

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-6b244a5d3be7811f16c312905c1c7fee137ac7a4_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column dela8e325894b03b8cb84b6af03b0d34d7e3  /benchmarks/graph_benchmarks_original/pannotia/color/color_max
Extracting PTX file and ptxas options    1: color_max.1.sm_52.ptx -arch=sm_52
y
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/color/color_max
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/color/color_max
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/color/color_max
Running md5sum using "md5sum /benchmarks/graph_benchmarks_original/pannotia/color/color_max "
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/color/color_max
Extracting specific PTX file named color_max.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6color2PiS_S_iii : hostFun 0x0x55f82d401d60, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing color_max.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6color1PiS_S_S_S_S_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6color2PiS_S_iii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file color_max.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from color_max.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z6color2PiS_S_iii' : regs=8, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6color1PiS_S_S_S_S_iii' : regs=22, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: __cudaRegisterFunction _Z6color1PiS_S_S_S_S_iii : hostFun 0x0x55f82d401ba0, fat_cubin_handle = 1
Opening file: ../datasets/coAuthorsDBLP.graph
This is an undirected graph
Read from file: num_nodes = 299067, num_edges = 1955352
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d720..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d718..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d710..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6color1PiS_S_S_S_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6color1PiS_S_S_S_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6color1PiS_S_S_S_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6color1PiS_S_S_S_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6color1PiS_S_S_S_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6color1PiS_S_S_S_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6color1PiS_S_S_S_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (color_max.1.sm_52.ptx:49) @%p1 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (color_max.1.sm_52.ptx:264) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b0 (color_max.1.sm_52.ptx:55) @%p2 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (color_max.1.sm_52.ptx:264) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (color_max.1.sm_52.ptx:62) @%p3 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (color_max.1.sm_52.ptx:67) mov.u32 %r98, -1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x100 (color_max.1.sm_52.ptx:69) @%p4 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x598 (color_max.1.sm_52.ptx:259) cvta.to.global.u64 %rd54, %rd13;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (color_max.1.sm_52.ptx:78) @%p5 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (color_max.1.sm_52.ptx:168) setp.lt.u32%p17, %r6, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x160 (color_max.1.sm_52.ptx:83) @%p6 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (color_max.1.sm_52.ptx:142) mul.wide.s32 %rd32, %r90, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x180 (color_max.1.sm_52.ptx:88) @%p7 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230 (color_max.1.sm_52.ptx:117) mul.wide.s32 %rd27, %r87, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d8 (color_max.1.sm_52.ptx:100) @!%p10 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (color_max.1.sm_52.ptx:114) add.s32 %r87, %r2, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1e0 (color_max.1.sm_52.ptx:101) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (color_max.1.sm_52.ptx:104) mov.u32 %r51, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x278 (color_max.1.sm_52.ptx:126) @!%p13 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (color_max.1.sm_52.ptx:139) add.s32 %r90, %r87, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x280 (color_max.1.sm_52.ptx:127) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (color_max.1.sm_52.ptx:130) mov.u32 %r57, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (color_max.1.sm_52.ptx:151) @!%p16 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (color_max.1.sm_52.ptx:164) add.s32 %r96, %r90, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x318 (color_max.1.sm_52.ptx:152) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (color_max.1.sm_52.ptx:155) mov.u32 %r62, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x370 (color_max.1.sm_52.ptx:169) @%p17 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x598 (color_max.1.sm_52.ptx:259) cvta.to.global.u64 %rd54, %rd13;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3c8 (color_max.1.sm_52.ptx:183) @!%p20 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (color_max.1.sm_52.ptx:196) ld.global.u32 %r70, [%rd57+4];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3d0 (color_max.1.sm_52.ptx:184) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (color_max.1.sm_52.ptx:187) mov.u32 %r67, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x440 (color_max.1.sm_52.ptx:202) @!%p23 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x488 (color_max.1.sm_52.ptx:215) ld.global.u32 %r75, [%rd57+8];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x448 (color_max.1.sm_52.ptx:203) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x450 (color_max.1.sm_52.ptx:206) mov.u32 %r72, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x4b8 (color_max.1.sm_52.ptx:221) @!%p26 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x500 (color_max.1.sm_52.ptx:234) ld.global.u32 %r80, [%rd57+12];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x4c0 (color_max.1.sm_52.ptx:222) bra.uni BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (color_max.1.sm_52.ptx:225) mov.u32 %r77, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x530 (color_max.1.sm_52.ptx:240) @!%p29 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (color_max.1.sm_52.ptx:253) add.s32 %r96, %r96, 4;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x538 (color_max.1.sm_52.ptx:241) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (color_max.1.sm_52.ptx:244) mov.u32 %r82, 1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x590 (color_max.1.sm_52.ptx:256) @%p30 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x598 (color_max.1.sm_52.ptx:259) cvta.to.global.u64 %rd54, %rd13;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6color1PiS_S_S_S_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6color1PiS_S_S_S_S_iii'.
GPGPU-Sim PTX: pushing kernel '_Z6color1PiS_S_S_S_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6color1PiS_S_S_S_S_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z6color1PiS_S_S_S_S_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 409899
gpu_sim_insn = 45400761
gpu_ipc =     110.7608
gpu_tot_sim_cycle = 409899
gpu_tot_sim_insn = 45400761
gpu_tot_ipc =     110.7608
gpu_tot_issued_cta = 1169
gpu_occupancy = 69.0601% 
gpu_tot_occupancy = 69.0601% 
max_total_param_size = 0
gpu_stall_dramfull = 66
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.5734
partiton_level_parallism_total  =       7.5734
partiton_level_parallism_util =       7.7669
partiton_level_parallism_util_total  =       7.7669
L2_BW  =     330.8053 GB/Sec
L2_BW_total  =     330.8053 GB/Sec
gpu_total_sim_rate=63675

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 201952, Miss = 93959, Miss_rate = 0.465, Pending_hits = 2611, Reservation_fails = 87288
	L1D_cache_core[1]: Access = 212343, Miss = 85237, Miss_rate = 0.401, Pending_hits = 2280, Reservation_fails = 70215
	L1D_cache_core[2]: Access = 225987, Miss = 94999, Miss_rate = 0.420, Pending_hits = 2545, Reservation_fails = 71092
	L1D_cache_core[3]: Access = 214963, Miss = 88887, Miss_rate = 0.413, Pending_hits = 2440, Reservation_fails = 79029
	L1D_cache_core[4]: Access = 237807, Miss = 99814, Miss_rate = 0.420, Pending_hits = 2781, Reservation_fails = 83464
	L1D_cache_core[5]: Access = 212605, Miss = 95459, Miss_rate = 0.449, Pending_hits = 2547, Reservation_fails = 84293
	L1D_cache_core[6]: Access = 207870, Miss = 90260, Miss_rate = 0.434, Pending_hits = 2262, Reservation_fails = 81588
	L1D_cache_core[7]: Access = 217885, Miss = 94992, Miss_rate = 0.436, Pending_hits = 2744, Reservation_fails = 75955
	L1D_cache_core[8]: Access = 219877, Miss = 99723, Miss_rate = 0.454, Pending_hits = 2627, Reservation_fails = 85251
	L1D_cache_core[9]: Access = 219441, Miss = 101688, Miss_rate = 0.463, Pending_hits = 2650, Reservation_fails = 85660
	L1D_cache_core[10]: Access = 212562, Miss = 88148, Miss_rate = 0.415, Pending_hits = 2410, Reservation_fails = 61737
	L1D_cache_core[11]: Access = 233342, Miss = 95095, Miss_rate = 0.408, Pending_hits = 2445, Reservation_fails = 93509
	L1D_cache_core[12]: Access = 194934, Miss = 89743, Miss_rate = 0.460, Pending_hits = 2687, Reservation_fails = 78980
	L1D_cache_core[13]: Access = 217449, Miss = 92508, Miss_rate = 0.425, Pending_hits = 2568, Reservation_fails = 77940
	L1D_cache_core[14]: Access = 237257, Miss = 99626, Miss_rate = 0.420, Pending_hits = 2844, Reservation_fails = 70196
	L1D_cache_core[15]: Access = 229221, Miss = 96829, Miss_rate = 0.422, Pending_hits = 2553, Reservation_fails = 70202
	L1D_cache_core[16]: Access = 211112, Miss = 90603, Miss_rate = 0.429, Pending_hits = 2528, Reservation_fails = 93344
	L1D_cache_core[17]: Access = 217548, Miss = 100551, Miss_rate = 0.462, Pending_hits = 2534, Reservation_fails = 100354
	L1D_cache_core[18]: Access = 202860, Miss = 87943, Miss_rate = 0.434, Pending_hits = 2375, Reservation_fails = 80297
	L1D_cache_core[19]: Access = 214456, Miss = 106591, Miss_rate = 0.497, Pending_hits = 2703, Reservation_fails = 106555
	L1D_cache_core[20]: Access = 216519, Miss = 100280, Miss_rate = 0.463, Pending_hits = 2680, Reservation_fails = 98268
	L1D_cache_core[21]: Access = 199196, Miss = 89705, Miss_rate = 0.450, Pending_hits = 2500, Reservation_fails = 87779
	L1D_cache_core[22]: Access = 216188, Miss = 97019, Miss_rate = 0.449, Pending_hits = 2480, Reservation_fails = 83340
	L1D_cache_core[23]: Access = 210585, Miss = 88646, Miss_rate = 0.421, Pending_hits = 2635, Reservation_fails = 81183
	L1D_cache_core[24]: Access = 213972, Miss = 90737, Miss_rate = 0.424, Pending_hits = 2511, Reservation_fails = 66334
	L1D_cache_core[25]: Access = 206300, Miss = 92342, Miss_rate = 0.448, Pending_hits = 2363, Reservation_fails = 69832
	L1D_cache_core[26]: Access = 222616, Miss = 95449, Miss_rate = 0.429, Pending_hits = 2698, Reservation_fails = 80723
	L1D_cache_core[27]: Access = 223961, Miss = 96291, Miss_rate = 0.430, Pending_hits = 2532, Reservation_fails = 84217
	L1D_cache_core[28]: Access = 221310, Miss = 103606, Miss_rate = 0.468, Pending_hits = 2769, Reservation_fails = 97019
	L1D_cache_core[29]: Access = 219610, Miss = 96680, Miss_rate = 0.440, Pending_hits = 2698, Reservation_fails = 82747
	L1D_total_cache_accesses = 6491728
	L1D_total_cache_misses = 2843410
	L1D_total_cache_miss_rate = 0.4380
	L1D_total_cache_pending_hits = 77000
	L1D_total_cache_reservation_fails = 2468391
	L1D_cache_data_port_util = 0.297
	L1D_cache_fill_port_util = 0.233
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3310407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2138129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2468290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 667867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 77000
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6193403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 298325

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 203847
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2264443
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 101
ctas_completed 1169, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3792, 4767, 6652, 4507, 5092, 6327, 4962, 3727, 5937, 4442, 4767, 4442, 4962, 4312, 4114, 5222, 5337, 5600, 4105, 6055, 5727, 4820, 5535, 5210, 7095, 5015, 5207, 4734, 5272, 4300, 4690, 5857, 
gpgpu_n_tot_thrd_icount = 156373568
gpgpu_n_tot_w_icount = 4886674
gpgpu_n_stall_shd_mem = 2504043
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2805996
gpgpu_n_mem_write_global = 298325
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8635856
gpgpu_n_store_insn = 2213043
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2394112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2212067
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 291976
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:575676	W0_Idle:445589	W0_Scoreboard:42195013	W1:1168320	W2:538647	W3:338948	W4:248663	W5:198845	W6:165388	W7:150028	W8:129399	W9:110047	W10:100901	W11:89779	W12:84250	W13:77654	W14:75692	W15:77427	W16:77136	W17:76115	W18:73562	W19:76868	W20:70240	W21:68497	W22:65768	W23:63929	W24:58960	W25:55848	W26:49035	W27:46758	W28:34012	W29:28957	W30:22214	W31:11040	W32:453747
single_issue_nums: WS0:1215606	WS1:1223287	WS2:1216993	WS3:1230788	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22447968 {8:2805996,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11933000 {40:298325,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 112239840 {40:2805996,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2386600 {8:298325,}
maxmflatency = 1255 
max_icnt2mem_latency = 855 
maxmrqlatency = 641 
max_icnt2sh_latency = 144 
averagemflatency = 372 
avg_icnt2mem_latency = 150 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 5 
mrq_lat_table:383130 	6516 	9002 	17748 	40503 	12275 	5339 	3272 	820 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	978982 	1515847 	609083 	409 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1416492 	459455 	438488 	737219 	52667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1740124 	803130 	401750 	130260 	26662 	2364 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	696 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        47        32        54        26        31        23        40        36        26        35        32        32 
dram[1]:        64        64        64        64        49        63        53        37        40        35        31        46        40        26        36        43 
dram[2]:        64        64        64        64        44        54        30        34        51        34        31        36        25        27        32        32 
dram[3]:        64        64        64        64        32        45        43        33        54        46        48        38        44        28        34        41 
dram[4]:        64        64        64        64        49        36        24        22        27        27        36        26        35        35        32        32 
dram[5]:        64        64        64        64        43        32        29        30        50        39        44        39        24        25        32        32 
dram[6]:        64        64        64        64        32        34        57        34        36        35        41        35        30        23        32        32 
dram[7]:        64        64        64        64        32        32        52        59        31        31        25        42        39        34        36        36 
dram[8]:        64        64        60        64        37        44        60        34        40        43        60        33        31        30        36        42 
dram[9]:        64        64        64        64        39        59        49        64        44        36        36        46        36        44        36        36 
dram[10]:        64        64        64        60        32        39        64        37        48        42        19        43        22        34        36        36 
dram[11]:        64        64        62        64        32        46        49        53        36        32        27        30        49        43        42        36 
maximum service time to same row:
dram[0]:      5694      5755      5915      5925      6923      7105      6671      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      5877      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      5909      5909      7144      7805      6722      6700      6722      6728      6706      6694      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      5916      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5686      5747 
dram[5]:      5785      5877      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      5909      5909      5926      5925      8656      6900      6709      6694      6733      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      5916      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      5878      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      5941      5716 
average row accesses per activate:
dram[0]:  1.856703  1.844789  1.810831  1.847793  1.914095  1.795235  1.739411  1.709335  1.644444  1.699258  1.680757  1.631039  1.764875  1.706931  1.721167  1.665404 
dram[1]:  1.900160  1.805128  1.870130  1.835677  1.806626  1.870655  1.747323  1.797935  1.787923  1.717568  1.625296  1.689005  1.709852  1.755682  1.679109  1.726009 
dram[2]:  1.885827  1.853734  1.816311  1.836310  1.857704  1.850769  1.690074  1.727209  1.691046  1.658986  1.645356  1.667937  1.680000  1.682686  1.677050  1.660026 
dram[3]:  1.872941  1.858020  1.747945  1.926435  1.934728  1.809414  1.738095  1.744847  1.743860  1.790133  1.700130  1.678043  1.661125  1.688459  1.712121  1.697439 
dram[4]:  1.835637  1.843093  1.861963  1.804049  1.827744  1.876176  1.677202  1.708104  1.718600  1.729673  1.629472  1.623109  1.693182  1.718792  1.719947  1.710688 
dram[5]:  1.890302  1.877857  1.805224  1.770938  1.844814  1.843653  1.721944  1.705683  1.759539  1.700740  1.660139  1.696710  1.720962  1.687136  1.710438  1.660424 
dram[6]:  1.855702  1.825660  1.831845  1.793377  1.857805  1.930486  1.718707  1.735315  1.731374  1.692892  1.675219  1.746767  1.627995  1.660702  1.673732  1.653459 
dram[7]:  1.867084  1.870399  1.860392  1.818513  1.826459  1.805638  1.681199  1.799548  1.710544  1.712905  1.652645  1.649134  1.752078  1.789017  1.682458  1.741762 
dram[8]:  1.838534  1.857143  1.736413  1.840892  1.824493  1.863457  1.801200  1.731385  1.680695  1.735664  1.685372  1.685039  1.684071  1.748796  1.686548  1.791279 
dram[9]:  1.929577  1.908293  1.831343  1.828700  1.828856  1.856471  1.721910  1.806402  1.703804  1.727462  1.690343  1.748133  1.713225  1.738621  1.745808  1.686364 
dram[10]:  1.861479  1.839342  1.822271  1.840875  1.841897  1.856138  1.760948  1.772299  1.744990  1.702027  1.669164  1.632865  1.693603  1.706458  1.701105  1.681197 
dram[11]:  1.899046  1.921053  1.824224  1.783394  1.777194  1.858156  1.756560  1.759286  1.680106  1.725572  1.704470  1.637601  1.722374  1.723861  1.666032  1.674792 
average row locality = 478636/273071 = 1.752790
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2365      2451      2393      2381      2248      2365      2381      2377      2481      2488      2632      2669      2430      2554      2505      2606 
dram[1]:      2334      2419      2400      2432      2299      2266      2407      2394      2396      2510      2718      2564      2502      2440      2532      2576 
dram[2]:      2350      2363      2424      2420      2315      2358      2461      2438      2441      2486      2696      2595      2488      2524      2606      2551 
dram[3]:      2343      2376      2504      2335      2265      2297      2366      2412      2452      2398      2576      2574      2566      2499      2567      2487 
dram[4]:      2345      2410      2380      2447      2352      2346      2453      2447      2471      2455      2655      2651      2501      2529      2572      2481 
dram[5]:      2332      2337      2371      2426      2282      2334      2368      2477      2412      2497      2596      2547      2472      2578      2508      2628 
dram[6]:      2346      2373      2414      2443      2357      2259      2458      2410      2500      2421      2645      2534      2550      2474      2574      2597 
dram[7]:      2342      2393      2324      2447      2299      2387      2422      2344      2450      2450      2561      2633      2498      2444      2596      2558 
dram[8]:      2311      2385      2508      2428      2291      2314      2358      2446      2483      2450      2641      2536      2516      2509      2626      2474 
dram[9]:      2283      2348      2406      2386      2337      2319      2409      2327      2476      2458      2681      2543      2507      2489      2571      2565 
dram[10]:      2346      2301      2423      2393      2283      2327      2412      2401      2491      2487      2642      2641      2483      2584      2586      2552 
dram[11]:      2343      2290      2422      2422      2324      2312      2368      2421      2510      2457      2523      2616      2493      2540      2592      2579 
total dram reads = 471156
bank skew: 2718/2248 = 1.21
chip skew: 39516/39017 = 1.01
number of total write accesses:
dram[0]:       180       180       192       188       188       184       168       160       140       128       128       128       128       128       128       128 
dram[1]:       180       180       192       192       184       192       164       176       128       128       128       128       128       128       128       128 
dram[2]:       180       180       192       192       192       192       168       176       132       136       128       128       128       128       128       128 
dram[3]:       180       180       192       192       188       192       172       172       132       132       128       128       128       128       128       128 
dram[4]:       180       180       192       192       184       192       164       160       132       136       128       128       128       128       128       128 
dram[5]:       184       184       192       192       192       192       164       176       128       128       128       128       128       128       128       128 
dram[6]:       184       184       192       192       188       184       164       168       132       128       128       128       128       128       128       128 
dram[7]:       184       184       192       192       192       188       184       176       128       128       128       128       128       128       128       128 
dram[8]:       184       184       192       192       192       188       172       168       132       128       128       128       128       128       128       128 
dram[9]:       184       180       192       192       184       192       172       172       128       132       128       128       128       128       128       128 
dram[10]:       184       184       192       192       188       188       164       172       136       128       128       128       128       128       128       128 
dram[11]:       184       184       192       192       180       184       168       168       128       132       128       128       128       128       128       128 
total dram writes = 29920
bank skew: 192/128 = 1.50
chip skew: 2516/2476 = 1.02
average mf latency per bank:
dram[0]:       2894      2565      2656      2587      2260      2221      2186      2158      1904      1864      1814      1705      1895      1655      2050      1968
dram[1]:       2831      2610      2680      2540      2256      2221      2150      2205      1904      1936      1642      1777      1692      1782      1942      1897
dram[2]:       2674      2751      2663      2639      2267      2377      2068      2031      1891      1960      1734      1798      1766      1768      1918      2034
dram[3]:       2897      2847      2548      2768      2457      2413      2083      2149      1949      2048      1776      1792      1703      1748      1957      2057
dram[4]:       2851      2846      2682      2488      2336      2319      2053      2104      2068      2019      1786      1617      1763      1729      2083      1993
dram[5]:       2801      2909      2630      2475      2273      2332      2088      2017      1971      1964      1627      1717      1794      1658      1951      1867
dram[6]:       2902      2649      2718      2524      2474      2498      2195      2175      1966      1958      1859      1881      1842      1780     30591      1779
dram[7]:       2678      2570      2803      2591      2345      2212      2153      2253      1863      1963      1808      1747      1840      1885      1956      2115
dram[8]:       2808      2827      2718      2585      2476      2314      2191      2080      1984      2034      1795      1783      1767      1702      2094      2052
dram[9]:       2969      2781      2536      2560      2190      2323      2104      2099      1866      1926      1668      1801      1707      1740      2023      2052
dram[10]:       2771      2841      2606      2629      2412      2320      2106      2023      2006      1883      1780      1685      1823      1694      1933      1999
dram[11]:       2677      2769      2634      2560      2305      2412      2156      2130      1919      1891      1748      1744      1656      1748      2003      2083
maximum mf latency per bank:
dram[0]:       1011      1014      1055      1020      1062      1022      1110       976       988      1030      1063      1024      1061      1054      1007      1012
dram[1]:        973      1114      1066      1154       999      1086      1047      1022       998       975      1089       967      1045      1039      1005      1119
dram[2]:       1023       994      1179      1255      1020      1047       986      1018      1043      1018      1085      1018      1039      1026      1049      1009
dram[3]:       1085       998      1042      1008      1130      1144      1036      1031      1038      1217      1090       999       993      1008      1098      1088
dram[4]:       1057      1112      1084      1046      1030      1015      1083      1051      1052       995      1040      1030      1015      1022       995       992
dram[5]:       1019      1050      1000      1148      1110      1151      1064      1003       965      1072       988      1006      1027      1044       965      1037
dram[6]:       1166      1000      1204      1240      1163      1042      1075      1045      1032      1023      1011      1040      1082       970      1081      1089
dram[7]:       1001      1085      1069      1079       990      1146      1076      1119      1029      1000       996       982      1061      1054      1128      1014
dram[8]:       1107      1065      1067      1020       973      1078      1036      1162      1050      1105      1071      1070      1047       966      1074      1075
dram[9]:       1040      1031      1053      1182       997      1010      1162      1059      1048      1082      1089      1061      1009       993      1003       976
dram[10]:       1066       994      1199      1242      1028      1109      1002       981      1070      1035      1099      1043      1016      1016      1005      1079
dram[11]:       1061      1004      1018      1176      1020      1057      1043      1008       998       988      1011       989      1066      1049      1014      1053
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1051171 n_nop=965133 n_act=22886 n_pre=22870 n_ref_event=0 n_req=39945 n_rd=39326 n_rd_L2_A=0 n_write=0 n_wr_bk=2476 bw_util=0.1591
n_activity=907374 dram_eff=0.1843
bk0: 2365a 968816i bk1: 2451a 967197i bk2: 2393a 968263i bk3: 2381a 969328i bk4: 2248a 975719i bk5: 2365a 968532i bk6: 2381a 965675i bk7: 2377a 963221i bk8: 2481a 958189i bk9: 2488a 960157i bk10: 2632a 953504i bk11: 2669a 950422i bk12: 2430a 964571i bk13: 2554a 958303i bk14: 2505a 961809i bk15: 2606a 954889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.427112
Row_Buffer_Locality_read = 0.430021
Row_Buffer_Locality_write = 0.242326
Bank_Level_Parallism = 2.019920
Bank_Level_Parallism_Col = 1.390785
Bank_Level_Parallism_Ready = 1.112766
write_to_read_ratio_blp_rw_average = 0.042657
GrpLevelPara = 1.289178 

BW Util details:
bwutil = 0.159068 
total_CMD = 1051171 
util_bw = 167208 
Wasted_Col = 372766 
Wasted_Row = 192311 
Idle = 318886 

BW Util Bottlenecks: 
RCDc_limit = 439906 
RCDWRc_limit = 5198 
WTRc_limit = 17353 
RTWc_limit = 11547 
CCDLc_limit = 24645 
rwq = 0 
CCDLc_limit_alone = 23123 
WTRc_limit_alone = 16411 
RTWc_limit_alone = 10967 

Commands details: 
total_CMD = 1051171 
n_nop = 965133 
Read = 39326 
Write = 0 
L2_Alloc = 0 
L2_WB = 2476 
n_act = 22886 
n_pre = 22870 
n_ref = 0 
n_req = 39945 
total_req = 41802 

Dual Bus Interface Util: 
issued_total_row = 45756 
issued_total_col = 41802 
Row_Bus_Util =  0.043529 
CoL_Bus_Util = 0.039767 
Either_Row_CoL_Bus_Util = 0.081850 
Issued_on_Two_Bus_Simul_Util = 0.001446 
issued_two_Eff = 0.017667 
queue_avg = 0.563100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.5631
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1051171 n_nop=965871 n_act=22566 n_pre=22550 n_ref_event=0 n_req=39810 n_rd=39189 n_rd_L2_A=0 n_write=0 n_wr_bk=2484 bw_util=0.1586
n_activity=900543 dram_eff=0.1851
bk0: 2334a 972903i bk1: 2419a 966430i bk2: 2400a 967496i bk3: 2432a 967070i bk4: 2299a 970294i bk5: 2266a 973391i bk6: 2407a 964607i bk7: 2394a 968734i bk8: 2396a 968249i bk9: 2510a 960748i bk10: 2718a 948445i bk11: 2564a 956911i bk12: 2502a 960353i bk13: 2440a 963622i bk14: 2532a 957333i bk15: 2576a 958756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433208
Row_Buffer_Locality_read = 0.436066
Row_Buffer_Locality_write = 0.252818
Bank_Level_Parallism = 2.024489
Bank_Level_Parallism_Col = 1.395157
Bank_Level_Parallism_Ready = 1.118866
write_to_read_ratio_blp_rw_average = 0.044337
GrpLevelPara = 1.294016 

BW Util details:
bwutil = 0.158577 
total_CMD = 1051171 
util_bw = 166692 
Wasted_Col = 368256 
Wasted_Row = 188294 
Idle = 327929 

BW Util Bottlenecks: 
RCDc_limit = 433048 
RCDWRc_limit = 4961 
WTRc_limit = 16903 
RTWc_limit = 11708 
CCDLc_limit = 25264 
rwq = 0 
CCDLc_limit_alone = 23568 
WTRc_limit_alone = 15878 
RTWc_limit_alone = 11037 

Commands details: 
total_CMD = 1051171 
n_nop = 965871 
Read = 39189 
Write = 0 
L2_Alloc = 0 
L2_WB = 2484 
n_act = 22566 
n_pre = 22550 
n_ref = 0 
n_req = 39810 
total_req = 41673 

Dual Bus Interface Util: 
issued_total_row = 45116 
issued_total_col = 41673 
Row_Bus_Util =  0.042920 
CoL_Bus_Util = 0.039644 
Either_Row_CoL_Bus_Util = 0.081148 
Issued_on_Two_Bus_Simul_Util = 0.001417 
issued_two_Eff = 0.017456 
queue_avg = 0.596645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.596645
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1051171 n_nop=964552 n_act=23128 n_pre=23112 n_ref_event=0 n_req=40143 n_rd=39516 n_rd_L2_A=0 n_write=0 n_wr_bk=2508 bw_util=0.1599
n_activity=908748 dram_eff=0.185
bk0: 2350a 970761i bk1: 2363a 970819i bk2: 2424a 965267i bk3: 2420a 965661i bk4: 2315a 970865i bk5: 2358a 970169i bk6: 2461a 961256i bk7: 2438a 962477i bk8: 2441a 961416i bk9: 2486a 958527i bk10: 2696a 950133i bk11: 2595a 954426i bk12: 2488a 957928i bk13: 2524a 956246i bk14: 2606a 953090i bk15: 2551a 955378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.423885
Row_Buffer_Locality_read = 0.426232
Row_Buffer_Locality_write = 0.275917
Bank_Level_Parallism = 2.051571
Bank_Level_Parallism_Col = 1.389619
Bank_Level_Parallism_Ready = 1.093524
write_to_read_ratio_blp_rw_average = 0.043257
GrpLevelPara = 1.298600 

BW Util details:
bwutil = 0.159913 
total_CMD = 1051171 
util_bw = 168096 
Wasted_Col = 375000 
Wasted_Row = 190614 
Idle = 317461 

BW Util Bottlenecks: 
RCDc_limit = 443765 
RCDWRc_limit = 4897 
WTRc_limit = 17829 
RTWc_limit = 11769 
CCDLc_limit = 25119 
rwq = 0 
CCDLc_limit_alone = 23410 
WTRc_limit_alone = 16822 
RTWc_limit_alone = 11067 

Commands details: 
total_CMD = 1051171 
n_nop = 964552 
Read = 39516 
Write = 0 
L2_Alloc = 0 
L2_WB = 2508 
n_act = 23128 
n_pre = 23112 
n_ref = 0 
n_req = 40143 
total_req = 42024 

Dual Bus Interface Util: 
issued_total_row = 46240 
issued_total_col = 42024 
Row_Bus_Util =  0.043989 
CoL_Bus_Util = 0.039978 
Either_Row_CoL_Bus_Util = 0.082402 
Issued_on_Two_Bus_Simul_Util = 0.001565 
issued_two_Eff = 0.018991 
queue_avg = 0.611397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.611397
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1051171 n_nop=966168 n_act=22494 n_pre=22478 n_ref_event=0 n_req=39642 n_rd=39017 n_rd_L2_A=0 n_write=0 n_wr_bk=2500 bw_util=0.158
n_activity=903708 dram_eff=0.1838
bk0: 2343a 970382i bk1: 2376a 969547i bk2: 2504a 960878i bk3: 2335a 971649i bk4: 2265a 974513i bk5: 2297a 971238i bk6: 2366a 964937i bk7: 2412a 964450i bk8: 2452a 964348i bk9: 2398a 968195i bk10: 2576a 956585i bk11: 2574a 956184i bk12: 2566a 953917i bk13: 2499a 958775i bk14: 2567a 957634i bk15: 2487a 960174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.432572
Row_Buffer_Locality_read = 0.435682
Row_Buffer_Locality_write = 0.238400
Bank_Level_Parallism = 2.014564
Bank_Level_Parallism_Col = 1.409607
Bank_Level_Parallism_Ready = 1.154828
write_to_read_ratio_blp_rw_average = 0.045286
GrpLevelPara = 1.293941 

BW Util details:
bwutil = 0.157984 
total_CMD = 1051171 
util_bw = 166068 
Wasted_Col = 368072 
Wasted_Row = 192800 
Idle = 324231 

BW Util Bottlenecks: 
RCDc_limit = 431232 
RCDWRc_limit = 5144 
WTRc_limit = 16101 
RTWc_limit = 12026 
CCDLc_limit = 24519 
rwq = 0 
CCDLc_limit_alone = 22917 
WTRc_limit_alone = 15234 
RTWc_limit_alone = 11291 

Commands details: 
total_CMD = 1051171 
n_nop = 966168 
Read = 39017 
Write = 0 
L2_Alloc = 0 
L2_WB = 2500 
n_act = 22494 
n_pre = 22478 
n_ref = 0 
n_req = 39642 
total_req = 41517 

Dual Bus Interface Util: 
issued_total_row = 44972 
issued_total_col = 41517 
Row_Bus_Util =  0.042783 
CoL_Bus_Util = 0.039496 
Either_Row_CoL_Bus_Util = 0.080865 
Issued_on_Two_Bus_Simul_Util = 0.001414 
issued_two_Eff = 0.017482 
queue_avg = 0.630838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.630838
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1051171 n_nop=964708 n_act=23021 n_pre=23005 n_ref_event=0 n_req=40115 n_rd=39495 n_rd_L2_A=0 n_write=0 n_wr_bk=2480 bw_util=0.1597
n_activity=908561 dram_eff=0.1848
bk0: 2345a 968744i bk1: 2410a 968344i bk2: 2380a 969275i bk3: 2447a 964566i bk4: 2352a 967405i bk5: 2346a 971263i bk6: 2453a 958898i bk7: 2447a 962286i bk8: 2471a 961549i bk9: 2455a 962832i bk10: 2655a 950482i bk11: 2651a 949884i bk12: 2501a 957571i bk13: 2529a 958878i bk14: 2572a 956394i bk15: 2481a 961005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.426175
Row_Buffer_Locality_read = 0.429042
Row_Buffer_Locality_write = 0.243548
Bank_Level_Parallism = 2.045641
Bank_Level_Parallism_Col = 1.403839
Bank_Level_Parallism_Ready = 1.132257
write_to_read_ratio_blp_rw_average = 0.043997
GrpLevelPara = 1.296002 

BW Util details:
bwutil = 0.159727 
total_CMD = 1051171 
util_bw = 167900 
Wasted_Col = 373888 
Wasted_Row = 191321 
Idle = 318062 

BW Util Bottlenecks: 
RCDc_limit = 442069 
RCDWRc_limit = 4976 
WTRc_limit = 17381 
RTWc_limit = 12322 
CCDLc_limit = 24590 
rwq = 0 
CCDLc_limit_alone = 22971 
WTRc_limit_alone = 16440 
RTWc_limit_alone = 11644 

Commands details: 
total_CMD = 1051171 
n_nop = 964708 
Read = 39495 
Write = 0 
L2_Alloc = 0 
L2_WB = 2480 
n_act = 23021 
n_pre = 23005 
n_ref = 0 
n_req = 40115 
total_req = 41975 

Dual Bus Interface Util: 
issued_total_row = 46026 
issued_total_col = 41975 
Row_Bus_Util =  0.043785 
CoL_Bus_Util = 0.039932 
Either_Row_CoL_Bus_Util = 0.082254 
Issued_on_Two_Bus_Simul_Util = 0.001463 
issued_two_Eff = 0.017788 
queue_avg = 0.585630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.58563
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 409987 -   mf: uid=11183886, sid4294967295:w4294967295, part=5, addr=0xc0bc7580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (409891), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1051171 n_nop=965464 n_act=22766 n_pre=22750 n_ref_event=0 n_req=39790 n_rd=39165 n_rd_L2_A=0 n_write=0 n_wr_bk=2500 bw_util=0.1585
n_activity=905681 dram_eff=0.184
bk0: 2332a 972198i bk1: 2337a 972286i bk2: 2371a 968025i bk3: 2426a 963997i bk4: 2282a 971303i bk5: 2334a 970254i bk6: 2368a 965870i bk7: 2477a 960534i bk8: 2412a 966408i bk9: 2497a 959836i bk10: 2596a 956147i bk11: 2547a 958669i bk12: 2472a 960961i bk13: 2578a 955726i bk14: 2508a 960374i bk15: 2628a 952072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.427896
Row_Buffer_Locality_read = 0.431406
Row_Buffer_Locality_write = 0.208000
Bank_Level_Parallism = 2.016924
Bank_Level_Parallism_Col = 1.389081
Bank_Level_Parallism_Ready = 1.110763
write_to_read_ratio_blp_rw_average = 0.044897
GrpLevelPara = 1.293321 

BW Util details:
bwutil = 0.158547 
total_CMD = 1051171 
util_bw = 166660 
Wasted_Col = 372395 
Wasted_Row = 191612 
Idle = 320504 

BW Util Bottlenecks: 
RCDc_limit = 437922 
RCDWRc_limit = 5396 
WTRc_limit = 17249 
RTWc_limit = 12020 
CCDLc_limit = 24461 
rwq = 0 
CCDLc_limit_alone = 22968 
WTRc_limit_alone = 16397 
RTWc_limit_alone = 11379 

Commands details: 
total_CMD = 1051171 
n_nop = 965464 
Read = 39165 
Write = 0 
L2_Alloc = 0 
L2_WB = 2500 
n_act = 22766 
n_pre = 22750 
n_ref = 0 
n_req = 39790 
total_req = 41665 

Dual Bus Interface Util: 
issued_total_row = 45516 
issued_total_col = 41665 
Row_Bus_Util =  0.043300 
CoL_Bus_Util = 0.039637 
Either_Row_CoL_Bus_Util = 0.081535 
Issued_on_Two_Bus_Simul_Util = 0.001402 
issued_two_Eff = 0.017198 
queue_avg = 0.575973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.575973
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1051171 n_nop=964946 n_act=22924 n_pre=22908 n_ref_event=0 n_req=39976 n_rd=39355 n_rd_L2_A=0 n_write=0 n_wr_bk=2484 bw_util=0.1592
n_activity=913572 dram_eff=0.1832
bk0: 2346a 970609i bk1: 2373a 968848i bk2: 2414a 967486i bk3: 2443a 963651i bk4: 2357a 969893i bk5: 2259a 975646i bk6: 2458a 962308i bk7: 2410a 964709i bk8: 2500a 962500i bk9: 2421a 963690i bk10: 2645a 954057i bk11: 2534a 960638i bk12: 2550a 954321i bk13: 2474a 958290i bk14: 2574a 955325i bk15: 2597a 954145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.426581
Row_Buffer_Locality_read = 0.429323
Row_Buffer_Locality_write = 0.252818
Bank_Level_Parallism = 2.026855
Bank_Level_Parallism_Col = 1.391360
Bank_Level_Parallism_Ready = 1.121188
write_to_read_ratio_blp_rw_average = 0.046609
GrpLevelPara = 1.287256 

BW Util details:
bwutil = 0.159209 
total_CMD = 1051171 
util_bw = 167356 
Wasted_Col = 374175 
Wasted_Row = 191969 
Idle = 317671 

BW Util Bottlenecks: 
RCDc_limit = 440964 
RCDWRc_limit = 4993 
WTRc_limit = 19389 
RTWc_limit = 13144 
CCDLc_limit = 23363 
rwq = 0 
CCDLc_limit_alone = 21492 
WTRc_limit_alone = 18229 
RTWc_limit_alone = 12433 

Commands details: 
total_CMD = 1051171 
n_nop = 964946 
Read = 39355 
Write = 0 
L2_Alloc = 0 
L2_WB = 2484 
n_act = 22924 
n_pre = 22908 
n_ref = 0 
n_req = 39976 
total_req = 41839 

Dual Bus Interface Util: 
issued_total_row = 45832 
issued_total_col = 41839 
Row_Bus_Util =  0.043601 
CoL_Bus_Util = 0.039802 
Either_Row_CoL_Bus_Util = 0.082028 
Issued_on_Two_Bus_Simul_Util = 0.001376 
issued_two_Eff = 0.016770 
queue_avg = 0.569294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.569294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1051171 n_nop=965817 n_act=22620 n_pre=22604 n_ref_event=0 n_req=39777 n_rd=39148 n_rd_L2_A=0 n_write=0 n_wr_bk=2516 bw_util=0.1585
n_activity=900106 dram_eff=0.1852
bk0: 2342a 970186i bk1: 2393a 969478i bk2: 2324a 969647i bk3: 2447a 963150i bk4: 2299a 970448i bk5: 2387a 966764i bk6: 2422a 958968i bk7: 2344a 968531i bk8: 2450a 961875i bk9: 2450a 960874i bk10: 2561a 955249i bk11: 2633a 952101i bk12: 2498a 960832i bk13: 2444a 963659i bk14: 2596a 954108i bk15: 2558a 959450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.431330
Row_Buffer_Locality_read = 0.434377
Row_Buffer_Locality_write = 0.241653
Bank_Level_Parallism = 2.049254
Bank_Level_Parallism_Col = 1.406399
Bank_Level_Parallism_Ready = 1.126259
write_to_read_ratio_blp_rw_average = 0.044708
GrpLevelPara = 1.301007 

BW Util details:
bwutil = 0.158543 
total_CMD = 1051171 
util_bw = 166656 
Wasted_Col = 366714 
Wasted_Row = 190737 
Idle = 327064 

BW Util Bottlenecks: 
RCDc_limit = 431865 
RCDWRc_limit = 5200 
WTRc_limit = 17098 
RTWc_limit = 11878 
CCDLc_limit = 24729 
rwq = 0 
CCDLc_limit_alone = 23016 
WTRc_limit_alone = 16059 
RTWc_limit_alone = 11204 

Commands details: 
total_CMD = 1051171 
n_nop = 965817 
Read = 39148 
Write = 0 
L2_Alloc = 0 
L2_WB = 2516 
n_act = 22620 
n_pre = 22604 
n_ref = 0 
n_req = 39777 
total_req = 41664 

Dual Bus Interface Util: 
issued_total_row = 45224 
issued_total_col = 41664 
Row_Bus_Util =  0.043022 
CoL_Bus_Util = 0.039636 
Either_Row_CoL_Bus_Util = 0.081199 
Issued_on_Two_Bus_Simul_Util = 0.001459 
issued_two_Eff = 0.017972 
queue_avg = 0.683553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.683553
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1051171 n_nop=965600 n_act=22707 n_pre=22691 n_ref_event=0 n_req=39901 n_rd=39276 n_rd_L2_A=0 n_write=0 n_wr_bk=2500 bw_util=0.159
n_activity=901538 dram_eff=0.1854
bk0: 2311a 969869i bk1: 2385a 969663i bk2: 2508a 959958i bk3: 2428a 967573i bk4: 2291a 968743i bk5: 2314a 971016i bk6: 2358a 968710i bk7: 2446a 962067i bk8: 2483a 959160i bk9: 2450a 962625i bk10: 2641a 953854i bk11: 2536a 958139i bk12: 2516a 956815i bk13: 2509a 961147i bk14: 2626a 955748i bk15: 2474a 964502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.430967
Row_Buffer_Locality_read = 0.434005
Row_Buffer_Locality_write = 0.240000
Bank_Level_Parallism = 2.044480
Bank_Level_Parallism_Col = 1.397140
Bank_Level_Parallism_Ready = 1.119981
write_to_read_ratio_blp_rw_average = 0.044764
GrpLevelPara = 1.290507 

BW Util details:
bwutil = 0.158969 
total_CMD = 1051171 
util_bw = 167104 
Wasted_Col = 368266 
Wasted_Row = 188756 
Idle = 327045 

BW Util Bottlenecks: 
RCDc_limit = 434471 
RCDWRc_limit = 5164 
WTRc_limit = 16202 
RTWc_limit = 11454 
CCDLc_limit = 24541 
rwq = 0 
CCDLc_limit_alone = 22964 
WTRc_limit_alone = 15243 
RTWc_limit_alone = 10836 

Commands details: 
total_CMD = 1051171 
n_nop = 965600 
Read = 39276 
Write = 0 
L2_Alloc = 0 
L2_WB = 2500 
n_act = 22707 
n_pre = 22691 
n_ref = 0 
n_req = 39901 
total_req = 41776 

Dual Bus Interface Util: 
issued_total_row = 45398 
issued_total_col = 41776 
Row_Bus_Util =  0.043188 
CoL_Bus_Util = 0.039742 
Either_Row_CoL_Bus_Util = 0.081405 
Issued_on_Two_Bus_Simul_Util = 0.001525 
issued_two_Eff = 0.018733 
queue_avg = 0.582066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.582066
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1051171 n_nop=966270 n_act=22403 n_pre=22387 n_ref_event=0 n_req=39729 n_rd=39105 n_rd_L2_A=0 n_write=0 n_wr_bk=2496 bw_util=0.1583
n_activity=901154 dram_eff=0.1847
bk0: 2283a 974277i bk1: 2348a 971897i bk2: 2406a 966766i bk3: 2386a 967352i bk4: 2337a 969711i bk5: 2319a 971370i bk6: 2409a 962917i bk7: 2327a 970881i bk8: 2476a 962769i bk9: 2458a 962561i bk10: 2681a 952776i bk11: 2543a 960719i bk12: 2507a 958972i bk13: 2489a 961373i bk14: 2571a 960372i bk15: 2565a 956539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.436155
Row_Buffer_Locality_read = 0.438946
Row_Buffer_Locality_write = 0.261218
Bank_Level_Parallism = 2.015036
Bank_Level_Parallism_Col = 1.387188
Bank_Level_Parallism_Ready = 1.114795
write_to_read_ratio_blp_rw_average = 0.045288
GrpLevelPara = 1.290731 

BW Util details:
bwutil = 0.158303 
total_CMD = 1051171 
util_bw = 166404 
Wasted_Col = 367145 
Wasted_Row = 189743 
Idle = 327879 

BW Util Bottlenecks: 
RCDc_limit = 430604 
RCDWRc_limit = 5092 
WTRc_limit = 16272 
RTWc_limit = 11908 
CCDLc_limit = 24472 
rwq = 0 
CCDLc_limit_alone = 22938 
WTRc_limit_alone = 15325 
RTWc_limit_alone = 11321 

Commands details: 
total_CMD = 1051171 
n_nop = 966270 
Read = 39105 
Write = 0 
L2_Alloc = 0 
L2_WB = 2496 
n_act = 22403 
n_pre = 22387 
n_ref = 0 
n_req = 39729 
total_req = 41601 

Dual Bus Interface Util: 
issued_total_row = 44790 
issued_total_col = 41601 
Row_Bus_Util =  0.042610 
CoL_Bus_Util = 0.039576 
Either_Row_CoL_Bus_Util = 0.080768 
Issued_on_Two_Bus_Simul_Util = 0.001417 
issued_two_Eff = 0.017550 
queue_avg = 0.619926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.619926
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1051171 n_nop=965282 n_act=22821 n_pre=22805 n_ref_event=0 n_req=39976 n_rd=39352 n_rd_L2_A=0 n_write=0 n_wr_bk=2496 bw_util=0.1592
n_activity=901793 dram_eff=0.1856
bk0: 2346a 968856i bk1: 2301a 969986i bk2: 2423a 964771i bk3: 2393a 967635i bk4: 2283a 972120i bk5: 2327a 972387i bk6: 2412a 964759i bk7: 2401a 966698i bk8: 2491a 962029i bk9: 2487a 962512i bk10: 2642a 952583i bk11: 2641a 950018i bk12: 2483a 958577i bk13: 2584a 956595i bk14: 2586a 955764i bk15: 2552a 957397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.429182
Row_Buffer_Locality_read = 0.431770
Row_Buffer_Locality_write = 0.266026
Bank_Level_Parallism = 2.045407
Bank_Level_Parallism_Col = 1.408013
Bank_Level_Parallism_Ready = 1.144985
write_to_read_ratio_blp_rw_average = 0.044384
GrpLevelPara = 1.299537 

BW Util details:
bwutil = 0.159243 
total_CMD = 1051171 
util_bw = 167392 
Wasted_Col = 371064 
Wasted_Row = 188303 
Idle = 324412 

BW Util Bottlenecks: 
RCDc_limit = 438330 
RCDWRc_limit = 4989 
WTRc_limit = 17453 
RTWc_limit = 11942 
CCDLc_limit = 24735 
rwq = 0 
CCDLc_limit_alone = 23028 
WTRc_limit_alone = 16433 
RTWc_limit_alone = 11255 

Commands details: 
total_CMD = 1051171 
n_nop = 965282 
Read = 39352 
Write = 0 
L2_Alloc = 0 
L2_WB = 2496 
n_act = 22821 
n_pre = 22805 
n_ref = 0 
n_req = 39976 
total_req = 41848 

Dual Bus Interface Util: 
issued_total_row = 45626 
issued_total_col = 41848 
Row_Bus_Util =  0.043405 
CoL_Bus_Util = 0.039811 
Either_Row_CoL_Bus_Util = 0.081708 
Issued_on_Two_Bus_Simul_Util = 0.001508 
issued_two_Eff = 0.018454 
queue_avg = 0.615865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.615865
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1051171 n_nop=965439 n_act=22751 n_pre=22735 n_ref_event=0 n_req=39832 n_rd=39212 n_rd_L2_A=0 n_write=0 n_wr_bk=2480 bw_util=0.1586
n_activity=908432 dram_eff=0.1836
bk0: 2343a 971246i bk1: 2290a 974773i bk2: 2422a 966429i bk3: 2422a 964530i bk4: 2324a 968938i bk5: 2312a 970976i bk6: 2368a 967289i bk7: 2421a 965668i bk8: 2510a 959031i bk9: 2457a 962051i bk10: 2523a 960356i bk11: 2616a 952860i bk12: 2493a 960206i bk13: 2540a 958838i bk14: 2592a 954311i bk15: 2579a 956456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428826
Row_Buffer_Locality_read = 0.431807
Row_Buffer_Locality_write = 0.240323
Bank_Level_Parallism = 2.013540
Bank_Level_Parallism_Col = 1.396159
Bank_Level_Parallism_Ready = 1.129577
write_to_read_ratio_blp_rw_average = 0.046112
GrpLevelPara = 1.290854 

BW Util details:
bwutil = 0.158650 
total_CMD = 1051171 
util_bw = 166768 
Wasted_Col = 371520 
Wasted_Row = 193997 
Idle = 318886 

BW Util Bottlenecks: 
RCDc_limit = 437166 
RCDWRc_limit = 5059 
WTRc_limit = 15642 
RTWc_limit = 12418 
CCDLc_limit = 24831 
rwq = 0 
CCDLc_limit_alone = 23042 
WTRc_limit_alone = 14722 
RTWc_limit_alone = 11549 

Commands details: 
total_CMD = 1051171 
n_nop = 965439 
Read = 39212 
Write = 0 
L2_Alloc = 0 
L2_WB = 2480 
n_act = 22751 
n_pre = 22735 
n_ref = 0 
n_req = 39832 
total_req = 41692 

Dual Bus Interface Util: 
issued_total_row = 45486 
issued_total_col = 41692 
Row_Bus_Util =  0.043272 
CoL_Bus_Util = 0.039662 
Either_Row_CoL_Bus_Util = 0.081559 
Issued_on_Two_Bus_Simul_Util = 0.001376 
issued_two_Eff = 0.016867 
queue_avg = 0.607373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.607373

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120460, Miss = 20991, Miss_rate = 0.174, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[1]: Access = 115739, Miss = 21447, Miss_rate = 0.185, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[2]: Access = 116856, Miss = 21144, Miss_rate = 0.181, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[3]: Access = 117174, Miss = 21157, Miss_rate = 0.181, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[4]: Access = 117243, Miss = 21337, Miss_rate = 0.182, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[5]: Access = 120303, Miss = 21291, Miss_rate = 0.177, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[6]: Access = 119254, Miss = 21195, Miss_rate = 0.178, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[7]: Access = 120687, Miss = 20934, Miss_rate = 0.173, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[8]: Access = 120751, Miss = 21285, Miss_rate = 0.176, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[9]: Access = 117611, Miss = 21322, Miss_rate = 0.181, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[10]: Access = 116028, Miss = 20901, Miss_rate = 0.180, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[11]: Access = 116130, Miss = 21384, Miss_rate = 0.184, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[12]: Access = 379740, Miss = 21404, Miss_rate = 0.056, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[13]: Access = 118086, Miss = 21071, Miss_rate = 0.178, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[14]: Access = 118931, Miss = 21052, Miss_rate = 0.177, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[15]: Access = 119121, Miss = 21216, Miss_rate = 0.178, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[16]: Access = 122582, Miss = 21294, Miss_rate = 0.174, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[17]: Access = 119271, Miss = 21102, Miss_rate = 0.177, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[18]: Access = 116960, Miss = 21230, Miss_rate = 0.182, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[19]: Access = 117947, Miss = 20995, Miss_rate = 0.178, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[20]: Access = 119092, Miss = 21222, Miss_rate = 0.178, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[21]: Access = 117854, Miss = 21242, Miss_rate = 0.180, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[22]: Access = 117424, Miss = 21131, Miss_rate = 0.180, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[23]: Access = 119077, Miss = 21193, Miss_rate = 0.178, Pending_hits = 48, Reservation_fails = 0
L2_total_cache_accesses = 3104321
L2_total_cache_misses = 508540
L2_total_cache_miss_rate = 0.1638
L2_total_cache_pending_hits = 1573
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2333267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 139309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 331847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1573
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2805996
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 298325
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.264
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=3104321
icnt_total_pkts_simt_to_mem=3104321
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3104321
Req_Network_cycles = 409899
Req_Network_injected_packets_per_cycle =       7.5734 
Req_Network_conflicts_per_cycle =      10.9527
Req_Network_conflicts_per_cycle_util =      11.2326
Req_Bank_Level_Parallism =       7.7669
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      25.1859
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3156

Reply_Network_injected_packets_num = 3104321
Reply_Network_cycles = 409899
Reply_Network_injected_packets_per_cycle =        7.5734
Reply_Network_conflicts_per_cycle =        5.7192
Reply_Network_conflicts_per_cycle_util =       5.8659
Reply_Bank_Level_Parallism =       7.7676
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0194
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2524
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 53 sec (713 sec)
gpgpu_simulation_rate = 63675 (inst/sec)
gpgpu_simulation_rate = 574 (cycle/sec)
gpgpu_silicon_slowdown = 2378048x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d758..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d754..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d750..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d74c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401d60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6color2PiS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6color2PiS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6color2PiS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6color2PiS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6color2PiS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6color2PiS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6color2PiS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x608 (color_max.1.sm_52.ptx:292) @%p1 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x688 (color_max.1.sm_52.ptx:313) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x638 (color_max.1.sm_52.ptx:299) @%p2 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x688 (color_max.1.sm_52.ptx:313) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x678 (color_max.1.sm_52.ptx:308) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x688 (color_max.1.sm_52.ptx:313) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6color2PiS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6color2PiS_S_iii'.
GPGPU-Sim PTX: pushing kernel '_Z6color2PiS_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6color2PiS_S_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z6color2PiS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 20219
gpu_sim_insn = 7179972
gpu_ipc =     355.1101
gpu_tot_sim_cycle = 430118
gpu_tot_sim_insn = 52580733
gpu_tot_ipc =     122.2472
gpu_tot_issued_cta = 2338
gpu_occupancy = 86.7727% 
gpu_tot_occupancy = 69.6955% 
max_total_param_size = 0
gpu_stall_dramfull = 66
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.2299
partiton_level_parallism_total  =       7.5572
partiton_level_parallism_util =       9.9376
partiton_level_parallism_util_total  =       7.8440
L2_BW  =     315.8034 GB/Sec
L2_BW_total  =     330.1000 GB/Sec
gpu_total_sim_rate=70201

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 206942, Miss = 97799, Miss_rate = 0.473, Pending_hits = 2611, Reservation_fails = 89434
	L1D_cache_core[1]: Access = 216975, Miss = 88789, Miss_rate = 0.409, Pending_hits = 2280, Reservation_fails = 72624
	L1D_cache_core[2]: Access = 230978, Miss = 98839, Miss_rate = 0.428, Pending_hits = 2545, Reservation_fails = 73463
	L1D_cache_core[3]: Access = 219594, Miss = 92439, Miss_rate = 0.421, Pending_hits = 2440, Reservation_fails = 81670
	L1D_cache_core[4]: Access = 242824, Miss = 103654, Miss_rate = 0.427, Pending_hits = 2781, Reservation_fails = 85694
	L1D_cache_core[5]: Access = 217524, Miss = 99227, Miss_rate = 0.456, Pending_hits = 2547, Reservation_fails = 86900
	L1D_cache_core[6]: Access = 212637, Miss = 93908, Miss_rate = 0.442, Pending_hits = 2262, Reservation_fails = 83931
	L1D_cache_core[7]: Access = 222625, Miss = 98640, Miss_rate = 0.443, Pending_hits = 2744, Reservation_fails = 78528
	L1D_cache_core[8]: Access = 224872, Miss = 103563, Miss_rate = 0.461, Pending_hits = 2627, Reservation_fails = 87432
	L1D_cache_core[9]: Access = 224070, Miss = 105240, Miss_rate = 0.470, Pending_hits = 2650, Reservation_fails = 88200
	L1D_cache_core[10]: Access = 217554, Miss = 91988, Miss_rate = 0.423, Pending_hits = 2410, Reservation_fails = 64357
	L1D_cache_core[11]: Access = 238354, Miss = 98935, Miss_rate = 0.415, Pending_hits = 2445, Reservation_fails = 95774
	L1D_cache_core[12]: Access = 199686, Miss = 93391, Miss_rate = 0.468, Pending_hits = 2687, Reservation_fails = 81036
	L1D_cache_core[13]: Access = 222428, Miss = 96348, Miss_rate = 0.433, Pending_hits = 2568, Reservation_fails = 80570
	L1D_cache_core[14]: Access = 242263, Miss = 103466, Miss_rate = 0.427, Pending_hits = 2844, Reservation_fails = 72579
	L1D_cache_core[15]: Access = 233863, Miss = 100381, Miss_rate = 0.429, Pending_hits = 2553, Reservation_fails = 72557
	L1D_cache_core[16]: Access = 216119, Miss = 94443, Miss_rate = 0.437, Pending_hits = 2528, Reservation_fails = 95244
	L1D_cache_core[17]: Access = 222541, Miss = 104391, Miss_rate = 0.469, Pending_hits = 2534, Reservation_fails = 102400
	L1D_cache_core[18]: Access = 207860, Miss = 91783, Miss_rate = 0.442, Pending_hits = 2375, Reservation_fails = 82732
	L1D_cache_core[19]: Access = 219468, Miss = 110431, Miss_rate = 0.503, Pending_hits = 2703, Reservation_fails = 109092
	L1D_cache_core[20]: Access = 221524, Miss = 104120, Miss_rate = 0.470, Pending_hits = 2680, Reservation_fails = 100687
	L1D_cache_core[21]: Access = 203810, Miss = 93257, Miss_rate = 0.458, Pending_hits = 2500, Reservation_fails = 90152
	L1D_cache_core[22]: Access = 220940, Miss = 100667, Miss_rate = 0.456, Pending_hits = 2480, Reservation_fails = 86063
	L1D_cache_core[23]: Access = 215229, Miss = 92198, Miss_rate = 0.428, Pending_hits = 2635, Reservation_fails = 83455
	L1D_cache_core[24]: Access = 218844, Miss = 94481, Miss_rate = 0.432, Pending_hits = 2511, Reservation_fails = 68356
	L1D_cache_core[25]: Access = 211319, Miss = 96182, Miss_rate = 0.455, Pending_hits = 2363, Reservation_fails = 72029
	L1D_cache_core[26]: Access = 227266, Miss = 99001, Miss_rate = 0.436, Pending_hits = 2698, Reservation_fails = 83275
	L1D_cache_core[27]: Access = 228843, Miss = 100035, Miss_rate = 0.437, Pending_hits = 2532, Reservation_fails = 86422
	L1D_cache_core[28]: Access = 226337, Miss = 107446, Miss_rate = 0.475, Pending_hits = 2769, Reservation_fails = 99241
	L1D_cache_core[29]: Access = 224621, Miss = 100520, Miss_rate = 0.448, Pending_hits = 2698, Reservation_fails = 85218
	L1D_total_cache_accesses = 6637910
	L1D_total_cache_misses = 2955562
	L1D_total_cache_miss_rate = 0.4453
	L1D_total_cache_pending_hits = 77000
	L1D_total_cache_reservation_fails = 2539115
	L1D_cache_data_port_util = 0.289
	L1D_cache_fill_port_util = 0.234
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3310407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2166167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2538434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 751981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 77000
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6305555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332355

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 273991
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2264443
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 681
ctas_completed 2338, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4062, 5037, 6922, 4777, 5362, 6597, 5232, 3997, 6207, 4712, 5037, 4712, 5232, 4582, 4384, 5492, 5607, 5870, 4375, 6325, 5997, 5090, 5805, 5480, 7365, 5285, 5477, 5004, 5542, 4569, 4960, 6127, 
gpgpu_n_tot_thrd_icount = 164450240
gpgpu_n_tot_w_icount = 5139070
gpgpu_n_stall_shd_mem = 2507526
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2918148
gpgpu_n_mem_write_global = 332355
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9533057
gpgpu_n_store_insn = 2304667
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3890432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2215550
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 291976
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:703436	W0_Idle:492169	W0_Scoreboard:43558425	W1:1168356	W2:538776	W3:339234	W4:249151	W5:199540	W6:166235	W7:150966	W8:130294	W9:110900	W10:101626	W11:90410	W12:84772	W13:78096	W14:76043	W15:77727	W16:77386	W17:76341	W18:73720	W19:76990	W20:70345	W21:68567	W22:65830	W23:63975	W24:59000	W25:55880	W26:49057	W27:46786	W28:34038	W29:28964	W30:22219	W31:11042	W32:696804
single_issue_nums: WS0:1278711	WS1:1286394	WS2:1280085	WS3:1293880	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23345184 {8:2918148,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13294200 {40:332355,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116725920 {40:2918148,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2658840 {8:332355,}
maxmflatency = 1319 
max_icnt2mem_latency = 855 
maxmrqlatency = 1196 
max_icnt2sh_latency = 144 
averagemflatency = 372 
avg_icnt2mem_latency = 147 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 5 
mrq_lat_table:391320 	8041 	11298 	22267 	51435 	25906 	19675 	13143 	3419 	237 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1017040 	1602809 	630158 	496 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1507085 	502453 	448869 	739429 	52667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1827444 	832631 	419442 	139573 	28981 	2401 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	723 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        47        44        54        56        36        56        40        48        39        48        36        40 
dram[1]:        64        64        64        64        49        63        53        44        40        39        46        48        40        64        36        64 
dram[2]:        64        64        64        64        64        64        31        34        51        38        36        44        36        40        39        49 
dram[3]:        64        64        64        64        44        45        43        40        54        52        48        48        44        33        40        56 
dram[4]:        64        64        64        64        49        44        32        36        34        52        48        48        35        60        44        44 
dram[5]:        64        64        64        64        43        57        36        46        50        48        48        48        40        41        40        48 
dram[6]:        64        64        64        64        40        37        57        34        48        36        58        48        51        41        39        48 
dram[7]:        64        64        64        64        64        45        52        59        52        36        37        51        40        37        36        52 
dram[8]:        64        64        60        64        40        44        60        48        40        43        60        47        40        41        36        52 
dram[9]:        64        64        64        64        40        59        49        64        54        64        36        48        36        60        36        36 
dram[10]:        64        64        64        60        43        40        64        37        48        56        47        43        37        37        36        36 
dram[11]:        64        64        64        64        40        46        49        53        50        60        36        59        52        43        42        52 
maximum service time to same row:
dram[0]:      5694      5755      5915      5925      6923      7105      6671      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      5877      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      5909      5909      7144      7805      6722      6700      6722      6728      6706      6694      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      5916      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5686      5747 
dram[5]:      5785      5877      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      5909      5909      5926      5925      8656      6900      6709      6694      6733      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      5916      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      5878      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      5941      5716 
average row accesses per activate:
dram[0]:  2.071644  2.041817  2.013100  2.061331  2.126119  1.989115  1.938462  1.911663  1.821268  1.898484  1.884450  1.837982  1.973445  1.921986  1.944667  1.882280 
dram[1]:  2.108696  1.989993  2.073244  2.037118  1.987943  2.073518  1.928721  2.009359  2.012903  1.911979  1.834591  1.926256  1.911184  1.981818  1.896442  1.946244 
dram[2]:  2.086990  2.069277  2.020863  2.027757  2.047656  2.023449  1.863726  1.911745  1.905144  1.850515  1.863825  1.897883  1.881818  1.882239  1.882463  1.874764 
dram[3]:  2.075038  2.057592  1.945418  2.161496  2.113301  2.007593  1.946517  1.931202  1.949966  1.999278  1.911409  1.901763  1.861076  1.922724  1.927331  1.917273 
dram[4]:  2.032306  2.041328  2.064564  1.990787  2.011153  2.057383  1.866798  1.882749  1.922304  1.928620  1.837085  1.817752  1.912760  1.942913  1.942122  1.943084 
dram[5]:  2.074846  2.091609  2.018950  1.962807  2.049613  2.048522  1.941958  1.877065  1.959184  1.904762  1.868923  1.911482  1.936242  1.894937  1.929466  1.878197 
dram[6]:  2.067578  2.050960  2.030523  1.998581  2.030967  2.132787  1.934051  1.924515  1.929286  1.897228  1.892440  1.963407  1.828183  1.879377  1.893417  1.861963 
dram[7]:  2.071810  2.095594  2.073846  2.030151  2.016043  1.974508  1.877770  2.009559  1.925776  1.912022  1.873599  1.864438  1.958812  2.001408  1.891046  1.969516 
dram[8]:  2.048818  2.064131  1.914610  2.040323  2.011450  2.070433  2.000000  1.943576  1.881123  1.922131  1.893893  1.910026  1.913212  1.968329  1.901365  2.022284 
dram[9]:  2.145749  2.129860  2.011687  2.036819  2.012003  2.024634  1.905415  2.011914  1.905585  1.923234  1.881356  1.968729  1.928100  1.967502  1.971877  1.903369 
dram[10]:  2.050152  2.047582  2.025271  2.051073  2.038790  2.076389  1.965638  1.965788  1.951897  1.885790  1.872044  1.837902  1.923483  1.922144  1.911858  1.893901 
dram[11]:  2.109728  2.134723  2.015942  1.987960  1.960294  2.058642  1.951498  1.946964  1.888098  1.949014  1.932336  1.856622  1.964643  1.940171  1.878094  1.894605 
average row locality = 546744/279126 = 1.958771
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2678      2763      2705      2695      2565      2693      2724      2721      2795      2832      3018      3049      2777      2933      2861      2982 
dram[1]:      2647      2715      2713      2739      2590      2575      2710      2743      2760      2841      3113      2982      2857      2786      2929      2950 
dram[2]:      2642      2680      2748      2715      2616      2627      2782      2768      2804      2824      3100      3000      2850      2878      2971      2924 
dram[3]:      2641      2682      2826      2656      2526      2596      2717      2730      2797      2721      2951      2972      2926      2888      2941      2841 
dram[4]:      2636      2697      2689      2748      2657      2641      2796      2746      2822      2789      3053      3024      2891      2913      2965      2880 
dram[5]:      2619      2647      2709      2736      2596      2654      2729      2790      2736      2832      2989      2932      2838      2946      2871      3028 
dram[6]:      2653      2707      2733      2755      2641      2554      2825      2729      2844      2758      3031      2903      2910      2850      2963      2980 
dram[7]:      2642      2736      2636      2767      2591      2663      2746      2682      2806      2799      2961      3019      2854      2795      2963      2915 
dram[8]:      2616      2698      2809      2723      2587      2627      2689      2808      2832      2766      3022      2924      2906      2873      3009      2847 
dram[9]:      2583      2669      2694      2705      2634      2582      2732      2654      2818      2783      3060      2911      2875      2858      2958      2938 
dram[10]:      2629      2599      2744      2710      2580      2643      2755      2710      2833      2792      3039      3036      2868      2964      2958      2924 
dram[11]:      2642      2593      2721      2747      2618      2620      2688      2742      2871      2819      2922      3008      2897      2903      2978      2963 
total dram reads = 536497
bank skew: 3113/2526 = 1.23
chip skew: 44947/44411 = 1.01
number of total write accesses:
dram[0]:       263       261       238       230       192       192       192       196       192       192       192       192       188       192       219       214 
dram[1]:       259       265       233       229       192       192       198       192       192       192       192       192       192       192       218       213 
dram[2]:       258       262       236       236       192       192       196       192       192       192       192       192       192       188       214       214 
dram[3]:       258       266       231       237       192       192       195       196       192       192       192       192       192       192       214       212 
dram[4]:       266       257       234       236       192       192       196       192       192       192       192       192       188       192       215       212 
dram[5]:       261       261       233       235       192       192       192       198       192       192       192       192       188       192       216       218 
dram[6]:       271       270       238       236       192       192       195       198       192       192       192       192       192       192       220       217 
dram[7]:       265       264       233       234       192       192       199       201       192       192       192       192       188       188       221       220 
dram[8]:       258       269       237       231       192       192       202       199       192       192       192       192       192       192       220       223 
dram[9]:       255       263       230       233       192       192       192       192       192       192       192       192       192       192       221       214 
dram[10]:       266       264       232       232       192       192       192       192       192       192       192       192       192       192       219       218 
dram[11]:       260       264       234       229       192       192       192       192       192       192       192       192       192       192       220       218 
total dram writes = 40212
bank skew: 271/188 = 1.44
chip skew: 3381/3336 = 1.01
average mf latency per bank:
dram[0]:       2600      2326      2431      2372      2090      2053      2001      1969      1762      1712      1646      1564      1728      1521      1852      1785
dram[1]:       2546      2369      2455      2343      2103      2067      1989      2023      1721      1778      1499      1598      1552      1635      1739      1723
dram[2]:       2425      2475      2433      2432      2115      2240      1912      1882      1717      1798      1574      1624      1606      1618      1742      1837
dram[3]:       2616      2560      2341      2519      2309      2250      1907      1987      1775      1876      1615      1621      1559      1585      1772      1867
dram[4]:       2571      2583      2451      2290      2170      2164      1884      1954      1878      1849      1617      1481      1595      1572      1861      1780
dram[5]:       2541      2617      2384      2271      2108      2162      1905      1878      1807      1801      1483      1563      1637      1522      1766      1684
dram[6]:       2605      2372      2476      2318      2311      2316      1998      2006      1794      1785      1694      1712      1687      1627     26065      1616
dram[7]:       2419      2302      2552      2373      2190      2086      1992      2061      1700      1792      1637      1594      1680      1719      1768      1916
dram[8]:       2532      2539      2498      2383      2302      2146      2009      1905      1811      1869      1636      1617      1609      1561      1886      1843
dram[9]:       2674      2492      2343      2340      2043      2192      1945      1934      1702      1770      1527      1642      1566      1591      1819      1851
dram[10]:       2514      2560      2380      2404      2243      2157      1930      1886      1833      1739      1610      1531      1649      1554      1745      1809
dram[11]:       2429      2498      2423      2347      2146      2235      1988      1967      1744      1722      1581      1592      1506      1604      1805      1878
maximum mf latency per bank:
dram[0]:       1011      1014      1055      1020      1062      1022      1110       976       988      1030      1063      1024      1061      1054      1007      1041
dram[1]:        973      1114      1066      1154       999      1086      1047      1022       998       975      1089       967      1045      1039      1005      1119
dram[2]:       1023       994      1179      1255      1020      1047       986      1018      1043      1018      1085      1018      1039      1026      1049      1019
dram[3]:       1085       998      1042      1008      1130      1144      1036      1031      1038      1217      1090       999       993      1008      1098      1099
dram[4]:       1057      1112      1084      1046      1030      1015      1083      1051      1052       995      1040      1030      1015      1022       995      1028
dram[5]:       1019      1050      1000      1148      1110      1151      1064      1003       965      1072       988      1006      1027      1044       965      1037
dram[6]:       1166      1000      1204      1240      1163      1042      1075      1045      1032      1023      1011      1040      1082      1066      1081      1089
dram[7]:       1001      1085      1069      1079       990      1146      1076      1119      1029      1000       996      1021      1061      1054      1128      1070
dram[8]:       1107      1065      1067      1020       973      1078      1036      1162      1050      1105      1071      1070      1047       966      1074      1075
dram[9]:       1040      1031      1053      1182       997      1010      1162      1059      1048      1082      1089      1061      1009       993      1003       976
dram[10]:       1066       994      1199      1242      1028      1109      1002       981      1070      1035      1099      1043      1016      1016      1005      1079
dram[11]:       1061      1004      1018      1176      1020      1057      1043      1008       998       988      1011      1114      1066      1049      1014      1319
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1103020 n_nop=1009643 n_act=23398 n_pre=23382 n_ref_event=0 n_req=45643 n_rd=44791 n_rd_L2_A=0 n_write=0 n_wr_bk=3345 bw_util=0.1746
n_activity=942076 dram_eff=0.2044
bk0: 2678a 1011300i bk1: 2763a 1009047i bk2: 2705a 1013984i bk3: 2695a 1014975i bk4: 2565a 1023007i bk5: 2693a 1015135i bk6: 2724a 1011681i bk7: 2721a 1008696i bk8: 2795a 1004507i bk9: 2832a 1004847i bk10: 3018a 996263i bk11: 3049a 995395i bk12: 2777a 1007695i bk13: 2933a 1001496i bk14: 2861a 1002377i bk15: 2982a 994843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487413
Row_Buffer_Locality_read = 0.489406
Row_Buffer_Locality_write = 0.382629
Bank_Level_Parallism = 2.101238
Bank_Level_Parallism_Col = 1.522043
Bank_Level_Parallism_Ready = 1.165806
write_to_read_ratio_blp_rw_average = 0.060213
GrpLevelPara = 1.376644 

BW Util details:
bwutil = 0.174561 
total_CMD = 1103020 
util_bw = 192544 
Wasted_Col = 379536 
Wasted_Row = 194051 
Idle = 336889 

BW Util Bottlenecks: 
RCDc_limit = 444329 
RCDWRc_limit = 5410 
WTRc_limit = 19623 
RTWc_limit = 16149 
CCDLc_limit = 28296 
rwq = 0 
CCDLc_limit_alone = 25855 
WTRc_limit_alone = 18538 
RTWc_limit_alone = 14793 

Commands details: 
total_CMD = 1103020 
n_nop = 1009643 
Read = 44791 
Write = 0 
L2_Alloc = 0 
L2_WB = 3345 
n_act = 23398 
n_pre = 23382 
n_ref = 0 
n_req = 45643 
total_req = 48136 

Dual Bus Interface Util: 
issued_total_row = 46780 
issued_total_col = 48136 
Row_Bus_Util =  0.042411 
CoL_Bus_Util = 0.043640 
Either_Row_CoL_Bus_Util = 0.084656 
Issued_on_Two_Bus_Simul_Util = 0.001395 
issued_two_Eff = 0.016482 
queue_avg = 1.542074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54207
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1103020 n_nop=1010389 n_act=23083 n_pre=23067 n_ref_event=0 n_req=45502 n_rd=44650 n_rd_L2_A=0 n_write=0 n_wr_bk=3343 bw_util=0.174
n_activity=934586 dram_eff=0.2054
bk0: 2647a 1015602i bk1: 2715a 1009607i bk2: 2713a 1012840i bk3: 2739a 1012310i bk4: 2590a 1017417i bk5: 2575a 1020342i bk6: 2710a 1011094i bk7: 2743a 1015533i bk8: 2760a 1013774i bk9: 2841a 1005711i bk10: 3113a 991728i bk11: 2982a 1000169i bk12: 2857a 1004439i bk13: 2786a 1006476i bk14: 2929a 998328i bk15: 2950a 1000027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492748
Row_Buffer_Locality_read = 0.494580
Row_Buffer_Locality_write = 0.396714
Bank_Level_Parallism = 2.103829
Bank_Level_Parallism_Col = 1.521204
Bank_Level_Parallism_Ready = 1.168498
write_to_read_ratio_blp_rw_average = 0.059902
GrpLevelPara = 1.377255 

BW Util details:
bwutil = 0.174042 
total_CMD = 1103020 
util_bw = 191972 
Wasted_Col = 374998 
Wasted_Row = 189511 
Idle = 346539 

BW Util Bottlenecks: 
RCDc_limit = 437464 
RCDWRc_limit = 5181 
WTRc_limit = 19302 
RTWc_limit = 16016 
CCDLc_limit = 28836 
rwq = 0 
CCDLc_limit_alone = 26326 
WTRc_limit_alone = 18073 
RTWc_limit_alone = 14735 

Commands details: 
total_CMD = 1103020 
n_nop = 1010389 
Read = 44650 
Write = 0 
L2_Alloc = 0 
L2_WB = 3343 
n_act = 23083 
n_pre = 23067 
n_ref = 0 
n_req = 45502 
total_req = 47993 

Dual Bus Interface Util: 
issued_total_row = 46150 
issued_total_col = 47993 
Row_Bus_Util =  0.041840 
CoL_Bus_Util = 0.043511 
Either_Row_CoL_Bus_Util = 0.083979 
Issued_on_Two_Bus_Simul_Util = 0.001371 
issued_two_Eff = 0.016323 
queue_avg = 1.547756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54776
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1103020 n_nop=1009168 n_act=23637 n_pre=23621 n_ref_event=0 n_req=45779 n_rd=44929 n_rd_L2_A=0 n_write=0 n_wr_bk=3340 bw_util=0.175
n_activity=942527 dram_eff=0.2048
bk0: 2642a 1015392i bk1: 2680a 1015145i bk2: 2748a 1010693i bk3: 2715a 1011513i bk4: 2616a 1018020i bk5: 2627a 1017817i bk6: 2782a 1007886i bk7: 2768a 1009198i bk8: 2804a 1004975i bk9: 2824a 1004000i bk10: 3100a 995838i bk11: 3000a 999602i bk12: 2850a 1001540i bk13: 2878a 1000574i bk14: 2971a 995415i bk15: 2924a 997131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483693
Row_Buffer_Locality_read = 0.485054
Row_Buffer_Locality_write = 0.411765
Bank_Level_Parallism = 2.114788
Bank_Level_Parallism_Col = 1.494955
Bank_Level_Parallism_Ready = 1.137824
write_to_read_ratio_blp_rw_average = 0.057648
GrpLevelPara = 1.374064 

BW Util details:
bwutil = 0.175043 
total_CMD = 1103020 
util_bw = 193076 
Wasted_Col = 381976 
Wasted_Row = 191780 
Idle = 336188 

BW Util Bottlenecks: 
RCDc_limit = 448188 
RCDWRc_limit = 5104 
WTRc_limit = 20818 
RTWc_limit = 16458 
CCDLc_limit = 28803 
rwq = 0 
CCDLc_limit_alone = 26269 
WTRc_limit_alone = 19626 
RTWc_limit_alone = 15116 

Commands details: 
total_CMD = 1103020 
n_nop = 1009168 
Read = 44929 
Write = 0 
L2_Alloc = 0 
L2_WB = 3340 
n_act = 23637 
n_pre = 23621 
n_ref = 0 
n_req = 45779 
total_req = 48269 

Dual Bus Interface Util: 
issued_total_row = 47258 
issued_total_col = 48269 
Row_Bus_Util =  0.042844 
CoL_Bus_Util = 0.043761 
Either_Row_CoL_Bus_Util = 0.085086 
Issued_on_Two_Bus_Simul_Util = 0.001519 
issued_two_Eff = 0.017847 
queue_avg = 1.517264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51726
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1103020 n_nop=1010844 n_act=22971 n_pre=22955 n_ref_event=0 n_req=45265 n_rd=44411 n_rd_L2_A=0 n_write=0 n_wr_bk=3345 bw_util=0.1732
n_activity=937520 dram_eff=0.2038
bk0: 2641a 1013290i bk1: 2682a 1013542i bk2: 2826a 1006220i bk3: 2656a 1016747i bk4: 2526a 1021892i bk5: 2596a 1018427i bk6: 2717a 1010976i bk7: 2730a 1011361i bk8: 2797a 1009242i bk9: 2721a 1013003i bk10: 2951a 1001705i bk11: 2972a 1000417i bk12: 2926a 998900i bk13: 2888a 1002215i bk14: 2941a 998271i bk15: 2841a 1001189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492522
Row_Buffer_Locality_read = 0.494630
Row_Buffer_Locality_write = 0.382904
Bank_Level_Parallism = 2.090257
Bank_Level_Parallism_Col = 1.532159
Bank_Level_Parallism_Ready = 1.200846
write_to_read_ratio_blp_rw_average = 0.061039
GrpLevelPara = 1.375115 

BW Util details:
bwutil = 0.173183 
total_CMD = 1103020 
util_bw = 191024 
Wasted_Col = 374472 
Wasted_Row = 194160 
Idle = 343364 

BW Util Bottlenecks: 
RCDc_limit = 435353 
RCDWRc_limit = 5346 
WTRc_limit = 18265 
RTWc_limit = 16579 
CCDLc_limit = 28007 
rwq = 0 
CCDLc_limit_alone = 25640 
WTRc_limit_alone = 17213 
RTWc_limit_alone = 15264 

Commands details: 
total_CMD = 1103020 
n_nop = 1010844 
Read = 44411 
Write = 0 
L2_Alloc = 0 
L2_WB = 3345 
n_act = 22971 
n_pre = 22955 
n_ref = 0 
n_req = 45265 
total_req = 47756 

Dual Bus Interface Util: 
issued_total_row = 45926 
issued_total_col = 47756 
Row_Bus_Util =  0.041637 
CoL_Bus_Util = 0.043296 
Either_Row_CoL_Bus_Util = 0.083567 
Issued_on_Two_Bus_Simul_Util = 0.001365 
issued_two_Eff = 0.016338 
queue_avg = 1.611268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61127
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1103020 n_nop=1009201 n_act=23559 n_pre=23543 n_ref_event=0 n_req=45798 n_rd=44947 n_rd_L2_A=0 n_write=0 n_wr_bk=3340 bw_util=0.1751
n_activity=943312 dram_eff=0.2048
bk0: 2636a 1012482i bk1: 2697a 1011879i bk2: 2689a 1015255i bk3: 2748a 1010112i bk4: 2657a 1014449i bk5: 2641a 1018727i bk6: 2796a 1005086i bk7: 2746a 1008915i bk8: 2822a 1005985i bk9: 2789a 1008340i bk10: 3053a 994642i bk11: 3024a 994547i bk12: 2891a 1000869i bk13: 2913a 1002660i bk14: 2965a 997346i bk15: 2880a 1000184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485633
Row_Buffer_Locality_read = 0.487485
Row_Buffer_Locality_write = 0.387779
Bank_Level_Parallism = 2.117677
Bank_Level_Parallism_Col = 1.521333
Bank_Level_Parallism_Ready = 1.173751
write_to_read_ratio_blp_rw_average = 0.059453
GrpLevelPara = 1.379290 

BW Util details:
bwutil = 0.175108 
total_CMD = 1103020 
util_bw = 193148 
Wasted_Col = 381129 
Wasted_Row = 192886 
Idle = 335857 

BW Util Bottlenecks: 
RCDc_limit = 446888 
RCDWRc_limit = 5148 
WTRc_limit = 20123 
RTWc_limit = 16710 
CCDLc_limit = 28222 
rwq = 0 
CCDLc_limit_alone = 25823 
WTRc_limit_alone = 18994 
RTWc_limit_alone = 15440 

Commands details: 
total_CMD = 1103020 
n_nop = 1009201 
Read = 44947 
Write = 0 
L2_Alloc = 0 
L2_WB = 3340 
n_act = 23559 
n_pre = 23543 
n_ref = 0 
n_req = 45798 
total_req = 48287 

Dual Bus Interface Util: 
issued_total_row = 47102 
issued_total_col = 48287 
Row_Bus_Util =  0.042703 
CoL_Bus_Util = 0.043777 
Either_Row_CoL_Bus_Util = 0.085056 
Issued_on_Two_Bus_Simul_Util = 0.001423 
issued_two_Eff = 0.016734 
queue_avg = 1.407564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40756
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1103020 n_nop=1009952 n_act=23292 n_pre=23276 n_ref_event=0 n_req=45507 n_rd=44652 n_rd_L2_A=0 n_write=0 n_wr_bk=3346 bw_util=0.1741
n_activity=940232 dram_eff=0.2042
bk0: 2619a 1015248i bk1: 2647a 1016335i bk2: 2709a 1012389i bk3: 2736a 1009712i bk4: 2596a 1018843i bk5: 2654a 1017590i bk6: 2729a 1012708i bk7: 2790a 1007441i bk8: 2736a 1011743i bk9: 2832a 1005100i bk10: 2989a 1000331i bk11: 2932a 1003030i bk12: 2838a 1004431i bk13: 2946a 999604i bk14: 2871a 1000911i bk15: 3028a 992690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488211
Row_Buffer_Locality_read = 0.490594
Row_Buffer_Locality_write = 0.363743
Bank_Level_Parallism = 2.089704
Bank_Level_Parallism_Col = 1.506778
Bank_Level_Parallism_Ready = 1.156210
write_to_read_ratio_blp_rw_average = 0.060404
GrpLevelPara = 1.372573 

BW Util details:
bwutil = 0.174060 
total_CMD = 1103020 
util_bw = 191992 
Wasted_Col = 379339 
Wasted_Row = 193031 
Idle = 338658 

BW Util Bottlenecks: 
RCDc_limit = 442497 
RCDWRc_limit = 5589 
WTRc_limit = 19945 
RTWc_limit = 16353 
CCDLc_limit = 28241 
rwq = 0 
CCDLc_limit_alone = 25918 
WTRc_limit_alone = 18885 
RTWc_limit_alone = 15090 

Commands details: 
total_CMD = 1103020 
n_nop = 1009952 
Read = 44652 
Write = 0 
L2_Alloc = 0 
L2_WB = 3346 
n_act = 23292 
n_pre = 23276 
n_ref = 0 
n_req = 45507 
total_req = 47998 

Dual Bus Interface Util: 
issued_total_row = 46568 
issued_total_col = 47998 
Row_Bus_Util =  0.042219 
CoL_Bus_Util = 0.043515 
Either_Row_CoL_Bus_Util = 0.084376 
Issued_on_Two_Bus_Simul_Util = 0.001358 
issued_two_Eff = 0.016096 
queue_avg = 1.448622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44862
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1103020 n_nop=1009444 n_act=23424 n_pre=23408 n_ref_event=0 n_req=45693 n_rd=44836 n_rd_L2_A=0 n_write=0 n_wr_bk=3381 bw_util=0.1749
n_activity=948425 dram_eff=0.2034
bk0: 2653a 1013133i bk1: 2707a 1012170i bk2: 2733a 1013097i bk3: 2755a 1009478i bk4: 2641a 1016945i bk5: 2554a 1022713i bk6: 2825a 1008628i bk7: 2729a 1011269i bk8: 2844a 1006246i bk9: 2758a 1008346i bk10: 3031a 997073i bk11: 2903a 1005124i bk12: 2910a 998597i bk13: 2850a 1001552i bk14: 2963a 996225i bk15: 2980a 994612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487383
Row_Buffer_Locality_read = 0.489161
Row_Buffer_Locality_write = 0.394399
Bank_Level_Parallism = 2.103987
Bank_Level_Parallism_Col = 1.517428
Bank_Level_Parallism_Ready = 1.163191
write_to_read_ratio_blp_rw_average = 0.063862
GrpLevelPara = 1.370562 

BW Util details:
bwutil = 0.174854 
total_CMD = 1103020 
util_bw = 192868 
Wasted_Col = 381369 
Wasted_Row = 193330 
Idle = 335453 

BW Util Bottlenecks: 
RCDc_limit = 445310 
RCDWRc_limit = 5231 
WTRc_limit = 22017 
RTWc_limit = 18362 
CCDLc_limit = 27595 
rwq = 0 
CCDLc_limit_alone = 24673 
WTRc_limit_alone = 20583 
RTWc_limit_alone = 16874 

Commands details: 
total_CMD = 1103020 
n_nop = 1009444 
Read = 44836 
Write = 0 
L2_Alloc = 0 
L2_WB = 3381 
n_act = 23424 
n_pre = 23408 
n_ref = 0 
n_req = 45693 
total_req = 48217 

Dual Bus Interface Util: 
issued_total_row = 46832 
issued_total_col = 48217 
Row_Bus_Util =  0.042458 
CoL_Bus_Util = 0.043714 
Either_Row_CoL_Bus_Util = 0.084836 
Issued_on_Two_Bus_Simul_Util = 0.001335 
issued_two_Eff = 0.015741 
queue_avg = 1.580860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1103020 n_nop=1010446 n_act=23101 n_pre=23085 n_ref_event=0 n_req=45433 n_rd=44575 n_rd_L2_A=0 n_write=0 n_wr_bk=3365 bw_util=0.1738
n_activity=934124 dram_eff=0.2053
bk0: 2642a 1013700i bk1: 2736a 1013511i bk2: 2636a 1015338i bk3: 2767a 1008099i bk4: 2591a 1018117i bk5: 2663a 1013770i bk6: 2746a 1006580i bk7: 2682a 1015325i bk8: 2806a 1006810i bk9: 2799a 1005122i bk10: 2961a 998874i bk11: 3019a 997098i bk12: 2854a 1004796i bk13: 2795a 1006552i bk14: 2963a 995005i bk15: 2915a 1000308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491537
Row_Buffer_Locality_read = 0.493685
Row_Buffer_Locality_write = 0.379953
Bank_Level_Parallism = 2.122207
Bank_Level_Parallism_Col = 1.527412
Bank_Level_Parallism_Ready = 1.173008
write_to_read_ratio_blp_rw_average = 0.061152
GrpLevelPara = 1.378706 

BW Util details:
bwutil = 0.173850 
total_CMD = 1103020 
util_bw = 191760 
Wasted_Col = 373434 
Wasted_Row = 192201 
Idle = 345625 

BW Util Bottlenecks: 
RCDc_limit = 436031 
RCDWRc_limit = 5458 
WTRc_limit = 18853 
RTWc_limit = 16056 
CCDLc_limit = 28279 
rwq = 0 
CCDLc_limit_alone = 25974 
WTRc_limit_alone = 17694 
RTWc_limit_alone = 14910 

Commands details: 
total_CMD = 1103020 
n_nop = 1010446 
Read = 44575 
Write = 0 
L2_Alloc = 0 
L2_WB = 3365 
n_act = 23101 
n_pre = 23085 
n_ref = 0 
n_req = 45433 
total_req = 47940 

Dual Bus Interface Util: 
issued_total_row = 46186 
issued_total_col = 47940 
Row_Bus_Util =  0.041872 
CoL_Bus_Util = 0.043462 
Either_Row_CoL_Bus_Util = 0.083928 
Issued_on_Two_Bus_Simul_Util = 0.001407 
issued_two_Eff = 0.016765 
queue_avg = 1.582339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58234
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1103020 n_nop=1010136 n_act=23208 n_pre=23192 n_ref_event=0 n_req=45596 n_rd=44736 n_rd_L2_A=0 n_write=0 n_wr_bk=3375 bw_util=0.1745
n_activity=936171 dram_eff=0.2056
bk0: 2616a 1014325i bk1: 2698a 1013577i bk2: 2809a 1004440i bk3: 2723a 1013839i bk4: 2587a 1016358i bk5: 2627a 1018285i bk6: 2689a 1014590i bk7: 2808a 1007927i bk8: 2832a 1003816i bk9: 2766a 1006454i bk10: 3022a 998461i bk11: 2924a 1002110i bk12: 2906a 998935i bk13: 2873a 1003562i bk14: 3009a 997137i bk15: 2847a 1004175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491052
Row_Buffer_Locality_read = 0.493182
Row_Buffer_Locality_write = 0.380233
Bank_Level_Parallism = 2.123366
Bank_Level_Parallism_Col = 1.525653
Bank_Level_Parallism_Ready = 1.163027
write_to_read_ratio_blp_rw_average = 0.062321
GrpLevelPara = 1.375192 

BW Util details:
bwutil = 0.174470 
total_CMD = 1103020 
util_bw = 192444 
Wasted_Col = 375276 
Wasted_Row = 190241 
Idle = 345059 

BW Util Bottlenecks: 
RCDc_limit = 438966 
RCDWRc_limit = 5381 
WTRc_limit = 18436 
RTWc_limit = 16373 
CCDLc_limit = 28307 
rwq = 0 
CCDLc_limit_alone = 25867 
WTRc_limit_alone = 17309 
RTWc_limit_alone = 15060 

Commands details: 
total_CMD = 1103020 
n_nop = 1010136 
Read = 44736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3375 
n_act = 23208 
n_pre = 23192 
n_ref = 0 
n_req = 45596 
total_req = 48111 

Dual Bus Interface Util: 
issued_total_row = 46400 
issued_total_col = 48111 
Row_Bus_Util =  0.042066 
CoL_Bus_Util = 0.043618 
Either_Row_CoL_Bus_Util = 0.084209 
Issued_on_Two_Bus_Simul_Util = 0.001475 
issued_two_Eff = 0.017516 
queue_avg = 1.546344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54634
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1103020 n_nop=1010940 n_act=22910 n_pre=22894 n_ref_event=0 n_req=45305 n_rd=44454 n_rd_L2_A=0 n_write=0 n_wr_bk=3336 bw_util=0.1733
n_activity=936223 dram_eff=0.2042
bk0: 2583a 1018246i bk1: 2669a 1014937i bk2: 2694a 1011862i bk3: 2705a 1011865i bk4: 2634a 1017076i bk5: 2582a 1019379i bk6: 2732a 1010386i bk7: 2654a 1018201i bk8: 2818a 1008893i bk9: 2783a 1007978i bk10: 3060a 995870i bk11: 2911a 1005730i bk12: 2875a 1002865i bk13: 2858a 1005338i bk14: 2958a 1000791i bk15: 2938a 998544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494360
Row_Buffer_Locality_read = 0.496221
Row_Buffer_Locality_write = 0.397180
Bank_Level_Parallism = 2.082543
Bank_Level_Parallism_Col = 1.500149
Bank_Level_Parallism_Ready = 1.153337
write_to_read_ratio_blp_rw_average = 0.061265
GrpLevelPara = 1.370326 

BW Util details:
bwutil = 0.173306 
total_CMD = 1103020 
util_bw = 191160 
Wasted_Col = 374821 
Wasted_Row = 191571 
Idle = 345468 

BW Util Bottlenecks: 
RCDc_limit = 435406 
RCDWRc_limit = 5353 
WTRc_limit = 19076 
RTWc_limit = 17399 
CCDLc_limit = 28887 
rwq = 0 
CCDLc_limit_alone = 26309 
WTRc_limit_alone = 17924 
RTWc_limit_alone = 15973 

Commands details: 
total_CMD = 1103020 
n_nop = 1010940 
Read = 44454 
Write = 0 
L2_Alloc = 0 
L2_WB = 3336 
n_act = 22910 
n_pre = 22894 
n_ref = 0 
n_req = 45305 
total_req = 47790 

Dual Bus Interface Util: 
issued_total_row = 45804 
issued_total_col = 47790 
Row_Bus_Util =  0.041526 
CoL_Bus_Util = 0.043327 
Either_Row_CoL_Bus_Util = 0.083480 
Issued_on_Two_Bus_Simul_Util = 0.001373 
issued_two_Eff = 0.016442 
queue_avg = 1.503893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1103020 n_nop=1009880 n_act=23314 n_pre=23298 n_ref_event=0 n_req=45638 n_rd=44784 n_rd_L2_A=0 n_write=0 n_wr_bk=3351 bw_util=0.1746
n_activity=935795 dram_eff=0.2058
bk0: 2629a 1012978i bk1: 2599a 1013556i bk2: 2744a 1010056i bk3: 2710a 1012157i bk4: 2580a 1019670i bk5: 2643a 1019749i bk6: 2755a 1011405i bk7: 2710a 1014256i bk8: 2833a 1008265i bk9: 2792a 1007869i bk10: 3039a 996267i bk11: 3036a 993567i bk12: 2868a 1002422i bk13: 2964a 1000018i bk14: 2958a 996071i bk15: 2924a 997565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489198
Row_Buffer_Locality_read = 0.490912
Row_Buffer_Locality_write = 0.399297
Bank_Level_Parallism = 2.118753
Bank_Level_Parallism_Col = 1.527869
Bank_Level_Parallism_Ready = 1.197211
write_to_read_ratio_blp_rw_average = 0.059516
GrpLevelPara = 1.380457 

BW Util details:
bwutil = 0.174557 
total_CMD = 1103020 
util_bw = 192540 
Wasted_Col = 377804 
Wasted_Row = 189736 
Idle = 342940 

BW Util Bottlenecks: 
RCDc_limit = 442457 
RCDWRc_limit = 5198 
WTRc_limit = 20086 
RTWc_limit = 16037 
CCDLc_limit = 28309 
rwq = 0 
CCDLc_limit_alone = 25809 
WTRc_limit_alone = 18899 
RTWc_limit_alone = 14724 

Commands details: 
total_CMD = 1103020 
n_nop = 1009880 
Read = 44784 
Write = 0 
L2_Alloc = 0 
L2_WB = 3351 
n_act = 23314 
n_pre = 23298 
n_ref = 0 
n_req = 45638 
total_req = 48135 

Dual Bus Interface Util: 
issued_total_row = 46612 
issued_total_col = 48135 
Row_Bus_Util =  0.042259 
CoL_Bus_Util = 0.043639 
Either_Row_CoL_Bus_Util = 0.084441 
Issued_on_Two_Bus_Simul_Util = 0.001457 
issued_two_Eff = 0.017254 
queue_avg = 1.529460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52946
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1103020 n_nop=1009935 n_act=23245 n_pre=23229 n_ref_event=0 n_req=45585 n_rd=44732 n_rd_L2_A=0 n_write=0 n_wr_bk=3345 bw_util=0.1743
n_activity=943354 dram_eff=0.2039
bk0: 2642a 1016155i bk1: 2593a 1018180i bk2: 2721a 1011167i bk3: 2747a 1009356i bk4: 2618a 1016246i bk5: 2620a 1018179i bk6: 2688a 1014623i bk7: 2742a 1012410i bk8: 2871a 1003410i bk9: 2819a 1006039i bk10: 2922a 1004316i bk11: 3008a 996503i bk12: 2897a 1002972i bk13: 2903a 1002246i bk14: 2978a 996379i bk15: 2963a 997219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490074
Row_Buffer_Locality_read = 0.491997
Row_Buffer_Locality_write = 0.389215
Bank_Level_Parallism = 2.088432
Bank_Level_Parallism_Col = 1.519029
Bank_Level_Parallism_Ready = 1.170792
write_to_read_ratio_blp_rw_average = 0.063570
GrpLevelPara = 1.373029 

BW Util details:
bwutil = 0.174347 
total_CMD = 1103020 
util_bw = 192308 
Wasted_Col = 378471 
Wasted_Row = 195514 
Idle = 336727 

BW Util Bottlenecks: 
RCDc_limit = 441486 
RCDWRc_limit = 5276 
WTRc_limit = 18001 
RTWc_limit = 17427 
CCDLc_limit = 28663 
rwq = 0 
CCDLc_limit_alone = 25969 
WTRc_limit_alone = 16876 
RTWc_limit_alone = 15858 

Commands details: 
total_CMD = 1103020 
n_nop = 1009935 
Read = 44732 
Write = 0 
L2_Alloc = 0 
L2_WB = 3345 
n_act = 23245 
n_pre = 23229 
n_ref = 0 
n_req = 45585 
total_req = 48077 

Dual Bus Interface Util: 
issued_total_row = 46474 
issued_total_col = 48077 
Row_Bus_Util =  0.042133 
CoL_Bus_Util = 0.043587 
Either_Row_CoL_Bus_Util = 0.084391 
Issued_on_Two_Bus_Simul_Util = 0.001329 
issued_two_Eff = 0.015749 
queue_avg = 1.597797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5978

========= L2 cache stats =========
L2_cache_bank[0]: Access = 126562, Miss = 23679, Miss_rate = 0.187, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[1]: Access = 121813, Miss = 24224, Miss_rate = 0.199, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[2]: Access = 122940, Miss = 23875, Miss_rate = 0.194, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[3]: Access = 123249, Miss = 23887, Miss_rate = 0.194, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[4]: Access = 123335, Miss = 24069, Miss_rate = 0.195, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[5]: Access = 126392, Miss = 23972, Miss_rate = 0.190, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[6]: Access = 125350, Miss = 23881, Miss_rate = 0.191, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[7]: Access = 126768, Miss = 23642, Miss_rate = 0.186, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[8]: Access = 126846, Miss = 24065, Miss_rate = 0.190, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[9]: Access = 123687, Miss = 23994, Miss_rate = 0.194, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[10]: Access = 122118, Miss = 23647, Miss_rate = 0.194, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[11]: Access = 122211, Miss = 24125, Miss_rate = 0.197, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[12]: Access = 385845, Miss = 24160, Miss_rate = 0.063, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[13]: Access = 124179, Miss = 23796, Miss_rate = 0.192, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[14]: Access = 125035, Miss = 23759, Miss_rate = 0.190, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[15]: Access = 125220, Miss = 23936, Miss_rate = 0.191, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[16]: Access = 128670, Miss = 24030, Miss_rate = 0.187, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[17]: Access = 125380, Miss = 23826, Miss_rate = 0.190, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[18]: Access = 123037, Miss = 23914, Miss_rate = 0.194, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[19]: Access = 124025, Miss = 23660, Miss_rate = 0.191, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[20]: Access = 125194, Miss = 23962, Miss_rate = 0.191, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[21]: Access = 123952, Miss = 23934, Miss_rate = 0.193, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[22]: Access = 123530, Miss = 23893, Miss_rate = 0.193, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[23]: Access = 125165, Miss = 23951, Miss_rate = 0.191, Pending_hits = 48, Reservation_fails = 0
L2_total_cache_accesses = 3250503
L2_total_cache_misses = 573881
L2_total_cache_miss_rate = 0.1766
L2_total_cache_pending_hits = 1573
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2380078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 154822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 381675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1573
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294971
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2918148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332355
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=3250503
icnt_total_pkts_simt_to_mem=3250503
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3250503
Req_Network_cycles = 430118
Req_Network_injected_packets_per_cycle =       7.5572 
Req_Network_conflicts_per_cycle =      10.6483
Req_Network_conflicts_per_cycle_util =      11.0523
Req_Bank_Level_Parallism =       7.8440
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      24.2448
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3149

Reply_Network_injected_packets_num = 3250503
Reply_Network_cycles = 430118
Reply_Network_injected_packets_per_cycle =        7.5572
Reply_Network_conflicts_per_cycle =        5.6213
Reply_Network_conflicts_per_cycle_util =       5.8348
Reply_Bank_Level_Parallism =       7.8444
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0236
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2519
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 29 sec (749 sec)
gpgpu_simulation_rate = 70201 (inst/sec)
gpgpu_simulation_rate = 574 (cycle/sec)
gpgpu_silicon_slowdown = 2378048x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d720..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d718..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d710..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color1PiS_S_S_S_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color1PiS_S_S_S_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6color1PiS_S_S_S_S_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z6color1PiS_S_S_S_S_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 377571
gpu_sim_insn = 37467312
gpu_ipc =      99.2325
gpu_tot_sim_cycle = 807689
gpu_tot_sim_insn = 90048045
gpu_tot_ipc =     111.4885
gpu_tot_issued_cta = 3507
gpu_occupancy = 68.1244% 
gpu_tot_occupancy = 68.9556% 
max_total_param_size = 0
gpu_stall_dramfull = 4713
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.8253
partiton_level_parallism_total  =       7.2151
partiton_level_parallism_util =       6.9945
partiton_level_parallism_util_total  =       7.4442
L2_BW  =     298.1277 GB/Sec
L2_BW_total  =     315.1539 GB/Sec
gpu_total_sim_rate=65252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384879, Miss = 168021, Miss_rate = 0.437, Pending_hits = 4499, Reservation_fails = 135346
	L1D_cache_core[1]: Access = 406248, Miss = 169605, Miss_rate = 0.417, Pending_hits = 4479, Reservation_fails = 119336
	L1D_cache_core[2]: Access = 421492, Miss = 176908, Miss_rate = 0.420, Pending_hits = 4621, Reservation_fails = 120051
	L1D_cache_core[3]: Access = 419746, Miss = 173526, Miss_rate = 0.413, Pending_hits = 4541, Reservation_fails = 139983
	L1D_cache_core[4]: Access = 428307, Miss = 183924, Miss_rate = 0.429, Pending_hits = 4903, Reservation_fails = 156314
	L1D_cache_core[5]: Access = 402706, Miss = 176642, Miss_rate = 0.439, Pending_hits = 4822, Reservation_fails = 136259
	L1D_cache_core[6]: Access = 400487, Miss = 170827, Miss_rate = 0.427, Pending_hits = 4367, Reservation_fails = 132457
	L1D_cache_core[7]: Access = 409072, Miss = 173288, Miss_rate = 0.424, Pending_hits = 4984, Reservation_fails = 126299
	L1D_cache_core[8]: Access = 417606, Miss = 185061, Miss_rate = 0.443, Pending_hits = 4791, Reservation_fails = 138092
	L1D_cache_core[9]: Access = 413147, Miss = 186743, Miss_rate = 0.452, Pending_hits = 4584, Reservation_fails = 149357
	L1D_cache_core[10]: Access = 410203, Miss = 170663, Miss_rate = 0.416, Pending_hits = 4539, Reservation_fails = 121419
	L1D_cache_core[11]: Access = 426870, Miss = 176490, Miss_rate = 0.413, Pending_hits = 4577, Reservation_fails = 144425
	L1D_cache_core[12]: Access = 383911, Miss = 167188, Miss_rate = 0.435, Pending_hits = 4686, Reservation_fails = 126209
	L1D_cache_core[13]: Access = 401491, Miss = 168498, Miss_rate = 0.420, Pending_hits = 4617, Reservation_fails = 126875
	L1D_cache_core[14]: Access = 415958, Miss = 181323, Miss_rate = 0.436, Pending_hits = 4723, Reservation_fails = 133441
	L1D_cache_core[15]: Access = 431161, Miss = 185714, Miss_rate = 0.431, Pending_hits = 4791, Reservation_fails = 128930
	L1D_cache_core[16]: Access = 398121, Miss = 169219, Miss_rate = 0.425, Pending_hits = 4553, Reservation_fails = 137089
	L1D_cache_core[17]: Access = 417792, Miss = 177406, Miss_rate = 0.425, Pending_hits = 4454, Reservation_fails = 164613
	L1D_cache_core[18]: Access = 385241, Miss = 169752, Miss_rate = 0.441, Pending_hits = 4713, Reservation_fails = 143867
	L1D_cache_core[19]: Access = 400489, Miss = 187309, Miss_rate = 0.468, Pending_hits = 4848, Reservation_fails = 158915
	L1D_cache_core[20]: Access = 413782, Miss = 183561, Miss_rate = 0.444, Pending_hits = 4796, Reservation_fails = 138567
	L1D_cache_core[21]: Access = 397025, Miss = 171945, Miss_rate = 0.433, Pending_hits = 4571, Reservation_fails = 134605
	L1D_cache_core[22]: Access = 420130, Miss = 182753, Miss_rate = 0.435, Pending_hits = 4830, Reservation_fails = 167447
	L1D_cache_core[23]: Access = 407104, Miss = 177420, Miss_rate = 0.436, Pending_hits = 5010, Reservation_fails = 159342
	L1D_cache_core[24]: Access = 402111, Miss = 166245, Miss_rate = 0.413, Pending_hits = 4446, Reservation_fails = 116539
	L1D_cache_core[25]: Access = 403734, Miss = 178773, Miss_rate = 0.443, Pending_hits = 4600, Reservation_fails = 137804
	L1D_cache_core[26]: Access = 407143, Miss = 173178, Miss_rate = 0.425, Pending_hits = 4824, Reservation_fails = 139347
	L1D_cache_core[27]: Access = 405544, Miss = 175799, Miss_rate = 0.433, Pending_hits = 4623, Reservation_fails = 143421
	L1D_cache_core[28]: Access = 410110, Miss = 186595, Miss_rate = 0.455, Pending_hits = 5003, Reservation_fails = 149361
	L1D_cache_core[29]: Access = 405732, Miss = 176270, Miss_rate = 0.434, Pending_hits = 4870, Reservation_fails = 139844
	L1D_total_cache_accesses = 12247342
	L1D_total_cache_misses = 5290646
	L1D_total_cache_miss_rate = 0.4320
	L1D_total_cache_pending_hits = 140665
	L1D_total_cache_reservation_fails = 4165554
	L1D_cache_data_port_util = 0.289
	L1D_cache_fill_port_util = 0.221
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6279151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 140665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3934143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4164850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1281862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 140665
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 536880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11635821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 611521

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 368737
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3796113
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 704
ctas_completed 3507, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
8630, 10640, 11834, 9159, 8805, 11736, 10029, 7302, 10984, 8910, 9625, 9186, 11562, 10019, 8848, 10243, 10686, 11315, 9196, 10708, 11323, 10439, 11611, 11864, 12388, 10920, 11112, 8726, 10053, 8558, 9787, 11025, 
gpgpu_n_tot_thrd_icount = 315416672
gpgpu_n_tot_w_icount = 9856771
gpgpu_n_stall_shd_mem = 4452239
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5216005
gpgpu_n_mem_write_global = 611521
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16575244
gpgpu_n_store_insn = 3972460
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6284544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3956224
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 496015
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1013956	W0_Idle:911773	W0_Scoreboard:82530008	W1:2325706	W2:1075359	W3:684921	W4:504674	W5:406851	W6:345114	W7:307421	W8:266985	W9:235978	W10:217222	W11:203919	W12:193714	W13:183551	W14:177562	W15:176740	W16:171961	W17:161916	W18:155073	W19:148844	W20:136772	W21:129729	W22:120782	W23:114418	W24:103062	W25:96117	W26:80913	W27:71682	W28:51007	W29:39763	W30:28120	W31:15647	W32:925248
single_issue_nums: WS0:2452652	WS1:2467094	WS2:2454444	WS3:2482581	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41728040 {8:5216005,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24460840 {40:611521,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208640200 {40:5216005,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4892168 {8:611521,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1196 
max_icnt2sh_latency = 144 
averagemflatency = 363 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:753173 	14313 	19966 	39623 	94609 	40781 	27612 	21652 	9129 	678 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2149640 	2619798 	1052495 	5593 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3063080 	759407 	683096 	1235186 	86757 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3513032 	1444671 	650381 	184127 	32792 	2492 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	1371 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        65        65        47        44        54        56        36        56        40        49        39        48        36        40 
dram[1]:        64        64        65        64        61        63        53        44        42        39        49        48        40        64        41        64 
dram[2]:        64        64        65        65        64        64        31        34        51        38        36        44        36        40        39        49 
dram[3]:        64        64        65        65        54        45        44        50        54        52        48        48        44        36        40        56 
dram[4]:        64        64        65        65        49        45        45        43        34        52        48        48        35        60        44        44 
dram[5]:        64        64        65        69        43        57        36        46        50        48        48        48        40        56        48        48 
dram[6]:        64        64        65        65        40        62        57        34        48        50        58        48        51        41        39        48 
dram[7]:        64        64        64        64        64        45        60        63        52        39        37        51        40        37        36        52 
dram[8]:        64        64        63        64        40        46        60        48        57        43        60        47        40        41        43        52 
dram[9]:        64        64        64        64        40        59        49        64        54        64        36        48        36        60        36        36 
dram[10]:        64        64        64        61        47        40        64        37        48        56        47        43        37        37        44        44 
dram[11]:        64        64        65        64        40        46        49        57        50        60        44        59        52        43        42        52 
maximum service time to same row:
dram[0]:      5694      6334      5915      5925      6923      7105      6671      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      5877      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      5909      5909      7144      7805      6722      6700      6722      6728      6706      6694      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5686      5747 
dram[5]:      5785      5877      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      5950      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      5916      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      5941      5716 
average row accesses per activate:
dram[0]:  2.003502  1.974263  1.867115  1.925175  1.957464  1.881822  1.831975  1.841231  1.747535  1.802066  1.780088  1.729330  1.848017  1.800721  1.807041  1.783964 
dram[1]:  1.994563  1.925230  1.969208  1.947698  1.892776  1.930260  1.843186  1.863411  1.864989  1.804854  1.736103  1.804150  1.811238  1.835805  1.817013  1.848051 
dram[2]:  1.970441  1.968357  1.927600  1.924466  1.911086  1.901664  1.776696  1.818056  1.808243  1.766897  1.736090  1.785805  1.808418  1.794652  1.802981  1.784161 
dram[3]:  2.005885  1.955648  1.855628  2.043810  2.043588  1.896578  1.833392  1.837209  1.841704  1.886388  1.791097  1.805161  1.780174  1.821130  1.825512  1.834423 
dram[4]:  1.959089  1.990355  1.971070  1.934366  1.921289  1.945698  1.787212  1.787694  1.802411  1.823428  1.736505  1.735912  1.801125  1.827667  1.809076  1.846365 
dram[5]:  1.969627  1.998044  1.903776  1.870832  1.971032  1.920796  1.835282  1.803802  1.833565  1.808582  1.742065  1.760608  1.840275  1.792980  1.803518  1.791680 
dram[6]:  1.976145  1.983180  1.912980  1.895923  1.924089  1.997582  1.823992  1.823098  1.814677  1.793245  1.779862  1.816929  1.745472  1.747736  1.809852  1.753583 
dram[7]:  1.978337  1.993570  1.950268  1.942689  1.949825  1.915172  1.812218  1.882331  1.793185  1.817812  1.780612  1.779201  1.841112  1.878894  1.807006  1.856853 
dram[8]:  1.960578  1.980490  1.839959  1.933457  1.917534  1.971009  1.860490  1.839721  1.804862  1.828691  1.792249  1.826030  1.795462  1.831579  1.834263  1.884134 
dram[9]:  2.082641  2.014844  1.929661  1.917495  1.930339  1.917688  1.804818  1.879247  1.807887  1.825462  1.768945  1.852941  1.818304  1.823728  1.854849  1.822903 
dram[10]:  1.982422  1.985754  1.912604  1.959368  1.937209  1.967767  1.887891  1.832446  1.865458  1.783891  1.767263  1.748322  1.807383  1.816721  1.798248  1.796666 
dram[11]:  2.016969  2.023781  1.957335  1.895856  1.867620  1.939985  1.837973  1.832101  1.791777  1.847014  1.788201  1.749385  1.818974  1.832046  1.777778  1.795905 
average row locality = 1021539/550279 = 1.856402
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5004      5147      5126      5081      4827      5066      5033      5074      5187      5280      5522      5603      5137      5366      5308      5474 
dram[1]:      4991      5081      5102      5146      4839      4839      5075      5128      5135      5301      5681      5436      5255      5194      5378      5414 
dram[2]:      4988      5018      5104      5081      4908      5002      5156      5100      5182      5231      5707      5483      5243      5308      5431      5365 
dram[3]:      4967      5013      5283      4945      4733      4901      5069      5078      5189      5069      5505      5468      5403      5319      5392      5196 
dram[4]:      4930      5013      5036      5104      4984      4944      5149      5154      5254      5149      5566      5571      5315      5355      5451      5251 
dram[5]:      4976      4960      5101      5187      4824      4976      5050      5178      5138      5267      5525      5432      5218      5389      5301      5509 
dram[6]:      4988      5040      5133      5160      4977      4814      5204      5089      5237      5125      5564      5410      5365      5276      5377      5497 
dram[7]:      4966      5123      4955      5145      4870      4983      5084      5001      5187      5239      5456      5569      5237      5240      5438      5353 
dram[8]:      4875      5029      5228      5088      4833      4824      5024      5145      5218      5124      5514      5414      5333      5266      5456      5281 
dram[9]:      4870      5011      5042      5063      4929      4866      5037      4952      5236      5206      5591      5353      5277      5283      5412      5343 
dram[10]:      4928      4871      5153      5067      4857      4926      5118      5029      5225      5254      5605      5603      5258      5413      5410      5362 
dram[11]:      4964      4874      5089      5120      4953      4934      5016      5069      5276      5160      5419      5561      5298      5327      5482      5393 
total dram reads = 995563
bank skew: 5707/4733 = 1.21
chip skew: 83307/82471 = 1.01
number of total write accesses:
dram[0]:       558       563       560       542       555       544       523       512       504       500       500       496       497       501       514       504 
dram[1]:       554       561       549       544       541       548       512       532       493       498       493       500       506       501       514       512 
dram[2]:       551       556       550       550       552       544       528       531       495       495       498       503       502       505       513       510 
dram[3]:       560       559       545       546       546       552       531       524       501       492       501       499       502       498       510       511 
dram[4]:       565       553       550       554       558       556       526       518       494       498       495       495       499       503       500       505 
dram[5]:       562       560       549       552       548       549       509       524       499       497       499       497       508       499       510       515 
dram[6]:       576       578       557       549       549       550       515       526       504       507       501       491       498       501       519       514 
dram[7]:       564       565       553       557       555       551       535       523       500       499       500       499       505       500       512       514 
dram[8]:       560       574       545       549       550       547       534       522       498       492       498       501       496       500       520       522 
dram[9]:       557       563       553       549       541       550       512       529       495       495       496       498       501       500       515       511 
dram[10]:       573       565       551       543       543       553       529       518       494       499       501       499       504       499       516       515 
dram[11]:       563       566       549       538       548       541       522       530       497       502       499       499       504       492       519       516 
total dram writes = 100664
bank skew: 578/491 = 1.18
chip skew: 8435/8358 = 1.01
average mf latency per bank:
dram[0]:       2417      2177      2206      2181      1877      1863      1810      1776      1610      1549      1512      1434      1572      1390      1712      1677
dram[1]:       2348      2190      2245      2158      1916      1863      1795      1826      1559      1622      1373      1483      1414      1471      1631      1605
dram[2]:       2221      2296      2260      2259      1918      2007      1734      1695      1582      1639      1441      1500      1460      1468      1610      1724
dram[3]:       2409      2379      2161      2326      2087      2017      1718      1779      1625      1694      1455      1481      1423      1450      1644      1729
dram[4]:       2377      2418      2264      2133      1959      1955      1720      1754      1713      1692      1488      1348      1466      1436      1742      1660
dram[5]:       2324      2430      2200      2066      1912      1953      1728      1695      1627      1642      1342      1415      1482      1395      1634      1583
dram[6]:       2385      2197      2253      2119      2067      2081      1821      1821      1635      1618      1541      1546      1522      1468     26124      1491
dram[7]:       2244      2131      2352      2205      1968      1882      1809      1866      1544      1622      1492      1460      1530      1555      1644      1790
dram[8]:       2350      2365      2316      2200      2066      1962      1800      1742      1649      1702      1513      1467      1462      1433      1760      1692
dram[9]:       2469      2292      2145      2150      1845      1957      1783      1731      1552      1606      1404      1495      1434      1445      1706      1738
dram[10]:       2309      2364      2191      2216      2015      1938      1737      1702      1685      1562      1482      1407      1500      1434      1621      1692
dram[11]:       2230      2287      2235      2163      1928      2003      1785      1786      1598      1579      1426      1442      1374      1480      1679      1762
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1314      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1349      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1350      1285      1553      1337      1606      1122      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1204      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1575      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1163      1498      1252      1514      1321      1347      1060      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1262      1249      1301      1585      1300      1382      1466      1411      1863      1419      1535      1316      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1377      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2071287 n_nop=1890276 n_act=46328 n_pre=46312 n_ref_event=0 n_req=85398 n_rd=83235 n_rd_L2_A=0 n_write=0 n_wr_bk=8373 bw_util=0.1769
n_activity=1800807 dram_eff=0.2035
bk0: 5004a 1892526i bk1: 5147a 1887603i bk2: 5126a 1882438i bk3: 5081a 1886827i bk4: 4827a 1897221i bk5: 5066a 1885736i bk6: 5033a 1880922i bk7: 5074a 1878997i bk8: 5187a 1873850i bk9: 5280a 1874023i bk10: 5522a 1858465i bk11: 5603a 1852523i bk12: 5137a 1878207i bk13: 5366a 1868472i bk14: 5308a 1867486i bk15: 5474a 1858338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.457528
Row_Buffer_Locality_read = 0.461140
Row_Buffer_Locality_write = 0.318539
Bank_Level_Parallism = 2.213202
Bank_Level_Parallism_Col = 1.597805
Bank_Level_Parallism_Ready = 1.208626
write_to_read_ratio_blp_rw_average = 0.068113
GrpLevelPara = 1.390000 

BW Util details:
bwutil = 0.176910 
total_CMD = 2071287 
util_bw = 366432 
Wasted_Col = 738645 
Wasted_Row = 369858 
Idle = 596352 

BW Util Bottlenecks: 
RCDc_limit = 862456 
RCDWRc_limit = 14020 
WTRc_limit = 63101 
RTWc_limit = 43184 
CCDLc_limit = 56992 
rwq = 0 
CCDLc_limit_alone = 50343 
WTRc_limit_alone = 59397 
RTWc_limit_alone = 40239 

Commands details: 
total_CMD = 2071287 
n_nop = 1890276 
Read = 83235 
Write = 0 
L2_Alloc = 0 
L2_WB = 8373 
n_act = 46328 
n_pre = 46312 
n_ref = 0 
n_req = 85398 
total_req = 91608 

Dual Bus Interface Util: 
issued_total_row = 92640 
issued_total_col = 91608 
Row_Bus_Util =  0.044726 
CoL_Bus_Util = 0.044228 
Either_Row_CoL_Bus_Util = 0.087391 
Issued_on_Two_Bus_Simul_Util = 0.001563 
issued_two_Eff = 0.017883 
queue_avg = 1.475444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47544
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2071287 n_nop=1891753 n_act=45697 n_pre=45681 n_ref_event=0 n_req=85155 n_rd=82995 n_rd_L2_A=0 n_write=0 n_wr_bk=8358 bw_util=0.1764
n_activity=1787897 dram_eff=0.2044
bk0: 4991a 1893458i bk1: 5081a 1887616i bk2: 5102a 1887311i bk3: 5146a 1885314i bk4: 4839a 1892237i bk5: 4839a 1893457i bk6: 5075a 1880948i bk7: 5128a 1882850i bk8: 5135a 1882761i bk9: 5301a 1870425i bk10: 5681a 1851590i bk11: 5436a 1865034i bk12: 5255a 1872743i bk13: 5194a 1875244i bk14: 5378a 1867931i bk15: 5414a 1870719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.463390
Row_Buffer_Locality_read = 0.466667
Row_Buffer_Locality_write = 0.337500
Bank_Level_Parallism = 2.220227
Bank_Level_Parallism_Col = 1.599109
Bank_Level_Parallism_Ready = 1.207247
write_to_read_ratio_blp_rw_average = 0.067945
GrpLevelPara = 1.391795 

BW Util details:
bwutil = 0.176418 
total_CMD = 2071287 
util_bw = 365412 
Wasted_Col = 727736 
Wasted_Row = 362149 
Idle = 615990 

BW Util Bottlenecks: 
RCDc_limit = 848882 
RCDWRc_limit = 13385 
WTRc_limit = 60232 
RTWc_limit = 42581 
CCDLc_limit = 57360 
rwq = 0 
CCDLc_limit_alone = 50792 
WTRc_limit_alone = 56496 
RTWc_limit_alone = 39749 

Commands details: 
total_CMD = 2071287 
n_nop = 1891753 
Read = 82995 
Write = 0 
L2_Alloc = 0 
L2_WB = 8358 
n_act = 45697 
n_pre = 45681 
n_ref = 0 
n_req = 85155 
total_req = 91353 

Dual Bus Interface Util: 
issued_total_row = 91378 
issued_total_col = 91353 
Row_Bus_Util =  0.044117 
CoL_Bus_Util = 0.044104 
Either_Row_CoL_Bus_Util = 0.086678 
Issued_on_Two_Bus_Simul_Util = 0.001543 
issued_two_Eff = 0.017807 
queue_avg = 1.495445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 807778 -   mf: uid=21233773, sid4294967295:w4294967295, part=2, addr=0xc0bd3280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (807682), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2071287 n_nop=1890019 n_act=46508 n_pre=46492 n_ref_event=0 n_req=85468 n_rd=83307 n_rd_L2_A=0 n_write=0 n_wr_bk=8383 bw_util=0.1771
n_activity=1799840 dram_eff=0.2038
bk0: 4988a 1893797i bk1: 5018a 1893947i bk2: 5104a 1885745i bk3: 5081a 1883986i bk4: 4908a 1891175i bk5: 5002a 1888418i bk6: 5156a 1875649i bk7: 5100a 1879932i bk8: 5182a 1875765i bk9: 5231a 1872242i bk10: 5707a 1851249i bk11: 5483a 1862061i bk12: 5243a 1873011i bk13: 5308a 1868249i bk14: 5431a 1863939i bk15: 5365a 1864801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.455855
Row_Buffer_Locality_read = 0.459061
Row_Buffer_Locality_write = 0.332254
Bank_Level_Parallism = 2.217303
Bank_Level_Parallism_Col = 1.577633
Bank_Level_Parallism_Ready = 1.187463
write_to_read_ratio_blp_rw_average = 0.066916
GrpLevelPara = 1.387702 

BW Util details:
bwutil = 0.177069 
total_CMD = 2071287 
util_bw = 366760 
Wasted_Col = 740180 
Wasted_Row = 365866 
Idle = 598481 

BW Util Bottlenecks: 
RCDc_limit = 865425 
RCDWRc_limit = 13524 
WTRc_limit = 64893 
RTWc_limit = 44580 
CCDLc_limit = 57973 
rwq = 0 
CCDLc_limit_alone = 51175 
WTRc_limit_alone = 61158 
RTWc_limit_alone = 41517 

Commands details: 
total_CMD = 2071287 
n_nop = 1890019 
Read = 83307 
Write = 0 
L2_Alloc = 0 
L2_WB = 8383 
n_act = 46508 
n_pre = 46492 
n_ref = 0 
n_req = 85468 
total_req = 91690 

Dual Bus Interface Util: 
issued_total_row = 93000 
issued_total_col = 91690 
Row_Bus_Util =  0.044900 
CoL_Bus_Util = 0.044267 
Either_Row_CoL_Bus_Util = 0.087515 
Issued_on_Two_Bus_Simul_Util = 0.001652 
issued_two_Eff = 0.018878 
queue_avg = 1.393698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2071287 n_nop=1893016 n_act=45236 n_pre=45220 n_ref_event=0 n_req=84693 n_rd=82530 n_rd_L2_A=0 n_write=0 n_wr_bk=8377 bw_util=0.1756
n_activity=1789182 dram_eff=0.2032
bk0: 4967a 1894151i bk1: 5013a 1891135i bk2: 5283a 1874779i bk3: 4945a 1897168i bk4: 4733a 1903843i bk5: 4901a 1892810i bk6: 5069a 1880951i bk7: 5078a 1884061i bk8: 5189a 1881536i bk9: 5069a 1887782i bk10: 5505a 1861987i bk11: 5468a 1863394i bk12: 5403a 1863699i bk13: 5319a 1869235i bk14: 5392a 1864769i bk15: 5196a 1874771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465883
Row_Buffer_Locality_read = 0.469187
Row_Buffer_Locality_write = 0.339806
Bank_Level_Parallism = 2.199518
Bank_Level_Parallism_Col = 1.610038
Bank_Level_Parallism_Ready = 1.237483
write_to_read_ratio_blp_rw_average = 0.069162
GrpLevelPara = 1.390460 

BW Util details:
bwutil = 0.175557 
total_CMD = 2071287 
util_bw = 363628 
Wasted_Col = 724438 
Wasted_Row = 368144 
Idle = 615077 

BW Util Bottlenecks: 
RCDc_limit = 842022 
RCDWRc_limit = 13362 
WTRc_limit = 59470 
RTWc_limit = 43613 
CCDLc_limit = 55917 
rwq = 0 
CCDLc_limit_alone = 49395 
WTRc_limit_alone = 55936 
RTWc_limit_alone = 40625 

Commands details: 
total_CMD = 2071287 
n_nop = 1893016 
Read = 82530 
Write = 0 
L2_Alloc = 0 
L2_WB = 8377 
n_act = 45236 
n_pre = 45220 
n_ref = 0 
n_req = 84693 
total_req = 90907 

Dual Bus Interface Util: 
issued_total_row = 90456 
issued_total_col = 90907 
Row_Bus_Util =  0.043671 
CoL_Bus_Util = 0.043889 
Either_Row_CoL_Bus_Util = 0.086068 
Issued_on_Two_Bus_Simul_Util = 0.001493 
issued_two_Eff = 0.017344 
queue_avg = 1.522951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52295
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2071287 n_nop=1890504 n_act=46186 n_pre=46170 n_ref_event=0 n_req=85387 n_rd=83226 n_rd_L2_A=0 n_write=0 n_wr_bk=8369 bw_util=0.1769
n_activity=1798997 dram_eff=0.2037
bk0: 4930a 1891890i bk1: 5013a 1890791i bk2: 5036a 1890801i bk3: 5104a 1883968i bk4: 4984a 1887123i bk5: 4944a 1892519i bk6: 5149a 1874633i bk7: 5154a 1874036i bk8: 5254a 1872273i bk9: 5149a 1878976i bk10: 5566a 1855546i bk11: 5571a 1854726i bk12: 5315a 1868414i bk13: 5355a 1868022i bk14: 5451a 1861540i bk15: 5251a 1873691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.459121
Row_Buffer_Locality_read = 0.462500
Row_Buffer_Locality_write = 0.329014
Bank_Level_Parallism = 2.227082
Bank_Level_Parallism_Col = 1.603352
Bank_Level_Parallism_Ready = 1.217166
write_to_read_ratio_blp_rw_average = 0.066786
GrpLevelPara = 1.393412 

BW Util details:
bwutil = 0.176885 
total_CMD = 2071287 
util_bw = 366380 
Wasted_Col = 734464 
Wasted_Row = 368111 
Idle = 602332 

BW Util Bottlenecks: 
RCDc_limit = 859504 
RCDWRc_limit = 13652 
WTRc_limit = 62385 
RTWc_limit = 44215 
CCDLc_limit = 56863 
rwq = 0 
CCDLc_limit_alone = 50056 
WTRc_limit_alone = 58496 
RTWc_limit_alone = 41297 

Commands details: 
total_CMD = 2071287 
n_nop = 1890504 
Read = 83226 
Write = 0 
L2_Alloc = 0 
L2_WB = 8369 
n_act = 46186 
n_pre = 46170 
n_ref = 0 
n_req = 85387 
total_req = 91595 

Dual Bus Interface Util: 
issued_total_row = 92356 
issued_total_col = 91595 
Row_Bus_Util =  0.044589 
CoL_Bus_Util = 0.044221 
Either_Row_CoL_Bus_Util = 0.087281 
Issued_on_Two_Bus_Simul_Util = 0.001529 
issued_two_Eff = 0.017524 
queue_avg = 1.448392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44839
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2071287 n_nop=1890738 n_act=46117 n_pre=46101 n_ref_event=0 n_req=85195 n_rd=83031 n_rd_L2_A=0 n_write=0 n_wr_bk=8377 bw_util=0.1765
n_activity=1797465 dram_eff=0.2034
bk0: 4976a 1893459i bk1: 4960a 1898299i bk2: 5101a 1885478i bk3: 5187a 1879539i bk4: 4824a 1899746i bk5: 4976a 1891354i bk6: 5050a 1885945i bk7: 5178a 1878302i bk8: 5138a 1883625i bk9: 5267a 1872413i bk10: 5525a 1861432i bk11: 5432a 1863840i bk12: 5218a 1876544i bk13: 5389a 1865758i bk14: 5301a 1869709i bk15: 5509a 1859361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.458712
Row_Buffer_Locality_read = 0.462803
Row_Buffer_Locality_write = 0.301756
Bank_Level_Parallism = 2.192091
Bank_Level_Parallism_Col = 1.573991
Bank_Level_Parallism_Ready = 1.186144
write_to_read_ratio_blp_rw_average = 0.068740
GrpLevelPara = 1.384035 

BW Util details:
bwutil = 0.176524 
total_CMD = 2071287 
util_bw = 365632 
Wasted_Col = 735774 
Wasted_Row = 369112 
Idle = 600769 

BW Util Bottlenecks: 
RCDc_limit = 858409 
RCDWRc_limit = 14274 
WTRc_limit = 63123 
RTWc_limit = 42939 
CCDLc_limit = 57035 
rwq = 0 
CCDLc_limit_alone = 50508 
WTRc_limit_alone = 59454 
RTWc_limit_alone = 40081 

Commands details: 
total_CMD = 2071287 
n_nop = 1890738 
Read = 83031 
Write = 0 
L2_Alloc = 0 
L2_WB = 8377 
n_act = 46117 
n_pre = 46101 
n_ref = 0 
n_req = 85195 
total_req = 91408 

Dual Bus Interface Util: 
issued_total_row = 92218 
issued_total_col = 91408 
Row_Bus_Util =  0.044522 
CoL_Bus_Util = 0.044131 
Either_Row_CoL_Bus_Util = 0.087168 
Issued_on_Two_Bus_Simul_Util = 0.001486 
issued_two_Eff = 0.017042 
queue_avg = 1.355591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35559
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2071287 n_nop=1890036 n_act=46332 n_pre=46316 n_ref_event=0 n_req=85428 n_rd=83256 n_rd_L2_A=0 n_write=0 n_wr_bk=8435 bw_util=0.1771
n_activity=1810534 dram_eff=0.2026
bk0: 4988a 1892326i bk1: 5040a 1892974i bk2: 5133a 1884714i bk3: 5160a 1880467i bk4: 4977a 1891720i bk5: 4814a 1899453i bk6: 5204a 1877212i bk7: 5089a 1879354i bk8: 5237a 1875774i bk9: 5125a 1877888i bk10: 5564a 1857196i bk11: 5410a 1868507i bk12: 5365a 1862938i bk13: 5276a 1863830i bk14: 5377a 1865800i bk15: 5497a 1859850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.457660
Row_Buffer_Locality_read = 0.460940
Row_Buffer_Locality_write = 0.331952
Bank_Level_Parallism = 2.208660
Bank_Level_Parallism_Col = 1.595111
Bank_Level_Parallism_Ready = 1.207636
write_to_read_ratio_blp_rw_average = 0.070402
GrpLevelPara = 1.384287 

BW Util details:
bwutil = 0.177071 
total_CMD = 2071287 
util_bw = 366764 
Wasted_Col = 741653 
Wasted_Row = 370238 
Idle = 592632 

BW Util Bottlenecks: 
RCDc_limit = 863770 
RCDWRc_limit = 13683 
WTRc_limit = 68040 
RTWc_limit = 47501 
CCDLc_limit = 55252 
rwq = 0 
CCDLc_limit_alone = 47487 
WTRc_limit_alone = 63566 
RTWc_limit_alone = 44210 

Commands details: 
total_CMD = 2071287 
n_nop = 1890036 
Read = 83256 
Write = 0 
L2_Alloc = 0 
L2_WB = 8435 
n_act = 46332 
n_pre = 46316 
n_ref = 0 
n_req = 85428 
total_req = 91691 

Dual Bus Interface Util: 
issued_total_row = 92648 
issued_total_col = 91691 
Row_Bus_Util =  0.044730 
CoL_Bus_Util = 0.044268 
Either_Row_CoL_Bus_Util = 0.087506 
Issued_on_Two_Bus_Simul_Util = 0.001491 
issued_two_Eff = 0.017037 
queue_avg = 1.462925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46293
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2071287 n_nop=1892160 n_act=45485 n_pre=45469 n_ref_event=0 n_req=85020 n_rd=82846 n_rd_L2_A=0 n_write=0 n_wr_bk=8432 bw_util=0.1763
n_activity=1784001 dram_eff=0.2047
bk0: 4966a 1891463i bk1: 5123a 1890879i bk2: 4955a 1889396i bk3: 5145a 1880792i bk4: 4870a 1894787i bk5: 4983a 1889175i bk6: 5084a 1876188i bk7: 5001a 1887956i bk8: 5187a 1874287i bk9: 5239a 1872284i bk10: 5456a 1862845i bk11: 5569a 1858113i bk12: 5237a 1873150i bk13: 5240a 1877416i bk14: 5438a 1861632i bk15: 5353a 1868363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465008
Row_Buffer_Locality_read = 0.468532
Row_Buffer_Locality_write = 0.330727
Bank_Level_Parallism = 2.228918
Bank_Level_Parallism_Col = 1.609858
Bank_Level_Parallism_Ready = 1.218828
write_to_read_ratio_blp_rw_average = 0.070009
GrpLevelPara = 1.392590 

BW Util details:
bwutil = 0.176273 
total_CMD = 2071287 
util_bw = 365112 
Wasted_Col = 724463 
Wasted_Row = 364744 
Idle = 616968 

BW Util Bottlenecks: 
RCDc_limit = 842858 
RCDWRc_limit = 13759 
WTRc_limit = 59572 
RTWc_limit = 45222 
CCDLc_limit = 57246 
rwq = 0 
CCDLc_limit_alone = 50351 
WTRc_limit_alone = 55859 
RTWc_limit_alone = 42040 

Commands details: 
total_CMD = 2071287 
n_nop = 1892160 
Read = 82846 
Write = 0 
L2_Alloc = 0 
L2_WB = 8432 
n_act = 45485 
n_pre = 45469 
n_ref = 0 
n_req = 85020 
total_req = 91278 

Dual Bus Interface Util: 
issued_total_row = 90954 
issued_total_col = 91278 
Row_Bus_Util =  0.043912 
CoL_Bus_Util = 0.044068 
Either_Row_CoL_Bus_Util = 0.086481 
Issued_on_Two_Bus_Simul_Util = 0.001499 
issued_two_Eff = 0.017334 
queue_avg = 1.564885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56489
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2071287 n_nop=1892609 n_act=45482 n_pre=45466 n_ref_event=0 n_req=84819 n_rd=82652 n_rd_L2_A=0 n_write=0 n_wr_bk=8408 bw_util=0.1759
n_activity=1785610 dram_eff=0.204
bk0: 4875a 1893649i bk1: 5029a 1892982i bk2: 5228a 1873043i bk3: 5088a 1887410i bk4: 4833a 1891307i bk5: 4824a 1899134i bk6: 5024a 1884172i bk7: 5145a 1877677i bk8: 5218a 1873860i bk9: 5124a 1877017i bk10: 5514a 1863079i bk11: 5414a 1869533i bk12: 5333a 1862731i bk13: 5266a 1872942i bk14: 5456a 1866816i bk15: 5281a 1874397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.463799
Row_Buffer_Locality_read = 0.467164
Row_Buffer_Locality_write = 0.335487
Bank_Level_Parallism = 2.227193
Bank_Level_Parallism_Col = 1.606905
Bank_Level_Parallism_Ready = 1.219068
write_to_read_ratio_blp_rw_average = 0.069918
GrpLevelPara = 1.389522 

BW Util details:
bwutil = 0.175852 
total_CMD = 2071287 
util_bw = 364240 
Wasted_Col = 724523 
Wasted_Row = 362659 
Idle = 619865 

BW Util Bottlenecks: 
RCDc_limit = 845474 
RCDWRc_limit = 13542 
WTRc_limit = 57725 
RTWc_limit = 43860 
CCDLc_limit = 56361 
rwq = 0 
CCDLc_limit_alone = 49627 
WTRc_limit_alone = 54023 
RTWc_limit_alone = 40828 

Commands details: 
total_CMD = 2071287 
n_nop = 1892609 
Read = 82652 
Write = 0 
L2_Alloc = 0 
L2_WB = 8408 
n_act = 45482 
n_pre = 45466 
n_ref = 0 
n_req = 84819 
total_req = 91060 

Dual Bus Interface Util: 
issued_total_row = 90948 
issued_total_col = 91060 
Row_Bus_Util =  0.043909 
CoL_Bus_Util = 0.043963 
Either_Row_CoL_Bus_Util = 0.086264 
Issued_on_Two_Bus_Simul_Util = 0.001608 
issued_two_Eff = 0.018637 
queue_avg = 1.487949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48795
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2071287 n_nop=1893213 n_act=45196 n_pre=45180 n_ref_event=0 n_req=84637 n_rd=82471 n_rd_L2_A=0 n_write=0 n_wr_bk=8365 bw_util=0.1754
n_activity=1783141 dram_eff=0.2038
bk0: 4870a 1904905i bk1: 5011a 1893263i bk2: 5042a 1885413i bk3: 5063a 1885023i bk4: 4929a 1891338i bk5: 4866a 1894101i bk6: 5037a 1880772i bk7: 4952a 1891539i bk8: 5236a 1877767i bk9: 5206a 1877437i bk10: 5591a 1856210i bk11: 5353a 1873889i bk12: 5277a 1871898i bk13: 5283a 1871104i bk14: 5412a 1868344i bk15: 5343a 1869016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466026
Row_Buffer_Locality_read = 0.469486
Row_Buffer_Locality_write = 0.334257
Bank_Level_Parallism = 2.206032
Bank_Level_Parallism_Col = 1.599964
Bank_Level_Parallism_Ready = 1.211079
write_to_read_ratio_blp_rw_average = 0.068892
GrpLevelPara = 1.390563 

BW Util details:
bwutil = 0.175419 
total_CMD = 2071287 
util_bw = 363344 
Wasted_Col = 722833 
Wasted_Row = 363281 
Idle = 621829 

BW Util Bottlenecks: 
RCDc_limit = 840954 
RCDWRc_limit = 13477 
WTRc_limit = 62429 
RTWc_limit = 45428 
CCDLc_limit = 57751 
rwq = 0 
CCDLc_limit_alone = 50512 
WTRc_limit_alone = 58395 
RTWc_limit_alone = 42223 

Commands details: 
total_CMD = 2071287 
n_nop = 1893213 
Read = 82471 
Write = 0 
L2_Alloc = 0 
L2_WB = 8365 
n_act = 45196 
n_pre = 45180 
n_ref = 0 
n_req = 84637 
total_req = 90836 

Dual Bus Interface Util: 
issued_total_row = 90376 
issued_total_col = 90836 
Row_Bus_Util =  0.043633 
CoL_Bus_Util = 0.043855 
Either_Row_CoL_Bus_Util = 0.085973 
Issued_on_Two_Bus_Simul_Util = 0.001515 
issued_two_Eff = 0.017622 
queue_avg = 1.473861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47386
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2071287 n_nop=1891442 n_act=45851 n_pre=45835 n_ref_event=0 n_req=85243 n_rd=83079 n_rd_L2_A=0 n_write=0 n_wr_bk=8402 bw_util=0.1767
n_activity=1787215 dram_eff=0.2047
bk0: 4928a 1892476i bk1: 4871a 1894962i bk2: 5153a 1881626i bk3: 5067a 1887995i bk4: 4857a 1895265i bk5: 4926a 1897266i bk6: 5118a 1885200i bk7: 5029a 1884772i bk8: 5225a 1880842i bk9: 5254a 1872975i bk10: 5605a 1857906i bk11: 5603a 1852079i bk12: 5258a 1869360i bk13: 5413a 1866272i bk14: 5410a 1863627i bk15: 5362a 1866567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.462138
Row_Buffer_Locality_read = 0.465172
Row_Buffer_Locality_write = 0.345656
Bank_Level_Parallism = 2.224566
Bank_Level_Parallism_Col = 1.606198
Bank_Level_Parallism_Ready = 1.223793
write_to_read_ratio_blp_rw_average = 0.067963
GrpLevelPara = 1.397568 

BW Util details:
bwutil = 0.176665 
total_CMD = 2071287 
util_bw = 365924 
Wasted_Col = 728961 
Wasted_Row = 362046 
Idle = 614356 

BW Util Bottlenecks: 
RCDc_limit = 852879 
RCDWRc_limit = 13363 
WTRc_limit = 63535 
RTWc_limit = 45040 
CCDLc_limit = 56712 
rwq = 0 
CCDLc_limit_alone = 49898 
WTRc_limit_alone = 59658 
RTWc_limit_alone = 42103 

Commands details: 
total_CMD = 2071287 
n_nop = 1891442 
Read = 83079 
Write = 0 
L2_Alloc = 0 
L2_WB = 8402 
n_act = 45851 
n_pre = 45835 
n_ref = 0 
n_req = 85243 
total_req = 91481 

Dual Bus Interface Util: 
issued_total_row = 91686 
issued_total_col = 91481 
Row_Bus_Util =  0.044265 
CoL_Bus_Util = 0.044166 
Either_Row_CoL_Bus_Util = 0.086828 
Issued_on_Two_Bus_Simul_Util = 0.001604 
issued_two_Eff = 0.018471 
queue_avg = 1.452293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45229
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2071287 n_nop=1891214 n_act=45877 n_pre=45861 n_ref_event=0 n_req=85096 n_rd=82935 n_rd_L2_A=0 n_write=0 n_wr_bk=8385 bw_util=0.1764
n_activity=1800404 dram_eff=0.2029
bk0: 4964a 1893511i bk1: 4874a 1899961i bk2: 5089a 1886899i bk3: 5120a 1883768i bk4: 4953a 1888763i bk5: 4934a 1893401i bk6: 5016a 1885372i bk7: 5069a 1883657i bk8: 5276a 1873616i bk9: 5160a 1881049i bk10: 5419a 1866529i bk11: 5561a 1856206i bk12: 5298a 1869574i bk13: 5327a 1871241i bk14: 5482a 1858942i bk15: 5393a 1864913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.460879
Row_Buffer_Locality_read = 0.464388
Row_Buffer_Locality_write = 0.326238
Bank_Level_Parallism = 2.196531
Bank_Level_Parallism_Col = 1.593835
Bank_Level_Parallism_Ready = 1.211570
write_to_read_ratio_blp_rw_average = 0.070040
GrpLevelPara = 1.384789 

BW Util details:
bwutil = 0.176354 
total_CMD = 2071287 
util_bw = 365280 
Wasted_Col = 734483 
Wasted_Row = 371143 
Idle = 600381 

BW Util Bottlenecks: 
RCDc_limit = 855338 
RCDWRc_limit = 13602 
WTRc_limit = 61186 
RTWc_limit = 44928 
CCDLc_limit = 57870 
rwq = 0 
CCDLc_limit_alone = 50607 
WTRc_limit_alone = 57166 
RTWc_limit_alone = 41685 

Commands details: 
total_CMD = 2071287 
n_nop = 1891214 
Read = 82935 
Write = 0 
L2_Alloc = 0 
L2_WB = 8385 
n_act = 45877 
n_pre = 45861 
n_ref = 0 
n_req = 85096 
total_req = 91320 

Dual Bus Interface Util: 
issued_total_row = 91738 
issued_total_col = 91320 
Row_Bus_Util =  0.044290 
CoL_Bus_Util = 0.044089 
Either_Row_CoL_Bus_Util = 0.086938 
Issued_on_Two_Bus_Simul_Util = 0.001441 
issued_two_Eff = 0.016577 
queue_avg = 1.483694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 225498, Miss = 44248, Miss_rate = 0.196, Pending_hits = 385, Reservation_fails = 87
L2_cache_bank[1]: Access = 217529, Miss = 45196, Miss_rate = 0.208, Pending_hits = 123, Reservation_fails = 518
L2_cache_bank[2]: Access = 218920, Miss = 44562, Miss_rate = 0.204, Pending_hits = 107, Reservation_fails = 122
L2_cache_bank[3]: Access = 219832, Miss = 44645, Miss_rate = 0.203, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[4]: Access = 219660, Miss = 44822, Miss_rate = 0.204, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[5]: Access = 225763, Miss = 44694, Miss_rate = 0.198, Pending_hits = 140, Reservation_fails = 267
L2_cache_bank[6]: Access = 223409, Miss = 44643, Miss_rate = 0.200, Pending_hits = 123, Reservation_fails = 268
L2_cache_bank[7]: Access = 225515, Miss = 44094, Miss_rate = 0.196, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[8]: Access = 225921, Miss = 44793, Miss_rate = 0.198, Pending_hits = 380, Reservation_fails = 341
L2_cache_bank[9]: Access = 220180, Miss = 44647, Miss_rate = 0.203, Pending_hits = 130, Reservation_fails = 258
L2_cache_bank[10]: Access = 217516, Miss = 44248, Miss_rate = 0.203, Pending_hits = 106, Reservation_fails = 559
L2_cache_bank[11]: Access = 217819, Miss = 45005, Miss_rate = 0.207, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[12]: Access = 724390, Miss = 44962, Miss_rate = 0.062, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[13]: Access = 220940, Miss = 44525, Miss_rate = 0.202, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[14]: Access = 222902, Miss = 44305, Miss_rate = 0.199, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[15]: Access = 223309, Miss = 44765, Miss_rate = 0.200, Pending_hits = 140, Reservation_fails = 499
L2_cache_bank[16]: Access = 228649, Miss = 44589, Miss_rate = 0.195, Pending_hits = 413, Reservation_fails = 95
L2_cache_bank[17]: Access = 223352, Miss = 44279, Miss_rate = 0.198, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[18]: Access = 219210, Miss = 44498, Miss_rate = 0.203, Pending_hits = 136, Reservation_fails = 222
L2_cache_bank[19]: Access = 220434, Miss = 44182, Miss_rate = 0.200, Pending_hits = 105, Reservation_fails = 38
L2_cache_bank[20]: Access = 222724, Miss = 44663, Miss_rate = 0.201, Pending_hits = 116, Reservation_fails = 76
L2_cache_bank[21]: Access = 221145, Miss = 44634, Miss_rate = 0.202, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[22]: Access = 220109, Miss = 44601, Miss_rate = 0.203, Pending_hits = 94, Reservation_fails = 122
L2_cache_bank[23]: Access = 222800, Miss = 44544, Miss_rate = 0.200, Pending_hits = 127, Reservation_fails = 0
L2_total_cache_accesses = 5827526
L2_total_cache_misses = 1070144
L2_total_cache_miss_rate = 0.1836
L2_total_cache_pending_hits = 3631
L2_total_cache_reservation_fails = 3472
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4216811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3631
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 291368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 704195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 536940
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55893
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5216005
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 611521
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3472
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=5827526
icnt_total_pkts_simt_to_mem=5827526
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5827526
Req_Network_cycles = 807689
Req_Network_injected_packets_per_cycle =       7.2151 
Req_Network_conflicts_per_cycle =       9.5494
Req_Network_conflicts_per_cycle_util =       9.8526
Req_Bank_Level_Parallism =       7.4442
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      21.1600
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3065

Reply_Network_injected_packets_num = 5827526
Reply_Network_cycles = 807689
Reply_Network_injected_packets_per_cycle =        7.2151
Reply_Network_conflicts_per_cycle =        4.9116
Reply_Network_conflicts_per_cycle_util =       5.0678
Reply_Bank_Level_Parallism =       7.4445
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8090
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2405
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 0 sec (1380 sec)
gpgpu_simulation_rate = 65252 (inst/sec)
gpgpu_simulation_rate = 585 (cycle/sec)
gpgpu_silicon_slowdown = 2333333x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d758..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d754..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d750..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d74c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401d60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color2PiS_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color2PiS_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6color2PiS_S_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z6color2PiS_S_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 20305
gpu_sim_insn = 6538604
gpu_ipc =     322.0194
gpu_tot_sim_cycle = 827994
gpu_tot_sim_insn = 96586649
gpu_tot_ipc =     116.6514
gpu_tot_issued_cta = 4676
gpu_occupancy = 86.2105% 
gpu_tot_occupancy = 69.2792% 
max_total_param_size = 0
gpu_stall_dramfull = 4713
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.6060
partiton_level_parallism_total  =       7.2001
partiton_level_parallism_util =       9.1534
partiton_level_parallism_util_total  =       7.4756
L2_BW  =     288.5483 GB/Sec
L2_BW_total  =     314.5014 GB/Sec
gpu_total_sim_rate=68307

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 389495, Miss = 171855, Miss_rate = 0.441, Pending_hits = 4499, Reservation_fails = 137609
	L1D_cache_core[1]: Access = 410513, Miss = 173155, Miss_rate = 0.422, Pending_hits = 4479, Reservation_fails = 121612
	L1D_cache_core[2]: Access = 426095, Miss = 180744, Miss_rate = 0.424, Pending_hits = 4621, Reservation_fails = 122402
	L1D_cache_core[3]: Access = 424309, Miss = 177360, Miss_rate = 0.418, Pending_hits = 4541, Reservation_fails = 142428
	L1D_cache_core[4]: Access = 432603, Miss = 187484, Miss_rate = 0.433, Pending_hits = 4903, Reservation_fails = 158341
	L1D_cache_core[5]: Access = 407316, Miss = 180464, Miss_rate = 0.443, Pending_hits = 4822, Reservation_fails = 138704
	L1D_cache_core[6]: Access = 404970, Miss = 174549, Miss_rate = 0.431, Pending_hits = 4367, Reservation_fails = 134553
	L1D_cache_core[7]: Access = 413674, Miss = 177124, Miss_rate = 0.428, Pending_hits = 4984, Reservation_fails = 128351
	L1D_cache_core[8]: Access = 422222, Miss = 188901, Miss_rate = 0.447, Pending_hits = 4791, Reservation_fails = 139649
	L1D_cache_core[9]: Access = 417727, Miss = 190563, Miss_rate = 0.456, Pending_hits = 4584, Reservation_fails = 151297
	L1D_cache_core[10]: Access = 414686, Miss = 174395, Miss_rate = 0.421, Pending_hits = 4539, Reservation_fails = 123395
	L1D_cache_core[11]: Access = 431095, Miss = 180024, Miss_rate = 0.418, Pending_hits = 4577, Reservation_fails = 147158
	L1D_cache_core[12]: Access = 388245, Miss = 170812, Miss_rate = 0.440, Pending_hits = 4686, Reservation_fails = 128685
	L1D_cache_core[13]: Access = 406079, Miss = 172324, Miss_rate = 0.424, Pending_hits = 4617, Reservation_fails = 128805
	L1D_cache_core[14]: Access = 420541, Miss = 185151, Miss_rate = 0.440, Pending_hits = 4723, Reservation_fails = 135520
	L1D_cache_core[15]: Access = 435760, Miss = 189522, Miss_rate = 0.435, Pending_hits = 4791, Reservation_fails = 131104
	L1D_cache_core[16]: Access = 402709, Miss = 173055, Miss_rate = 0.430, Pending_hits = 4553, Reservation_fails = 139059
	L1D_cache_core[17]: Access = 422375, Miss = 181224, Miss_rate = 0.429, Pending_hits = 4454, Reservation_fails = 166564
	L1D_cache_core[18]: Access = 389520, Miss = 173302, Miss_rate = 0.445, Pending_hits = 4713, Reservation_fails = 146390
	L1D_cache_core[19]: Access = 404838, Miss = 190953, Miss_rate = 0.472, Pending_hits = 4848, Reservation_fails = 160916
	L1D_cache_core[20]: Access = 418035, Miss = 187109, Miss_rate = 0.448, Pending_hits = 4796, Reservation_fails = 140671
	L1D_cache_core[21]: Access = 401631, Miss = 175781, Miss_rate = 0.438, Pending_hits = 4571, Reservation_fails = 137024
	L1D_cache_core[22]: Access = 424488, Miss = 186399, Miss_rate = 0.439, Pending_hits = 4830, Reservation_fails = 169039
	L1D_cache_core[23]: Access = 411681, Miss = 181230, Miss_rate = 0.440, Pending_hits = 5010, Reservation_fails = 161454
	L1D_cache_core[24]: Access = 406522, Miss = 169945, Miss_rate = 0.418, Pending_hits = 4446, Reservation_fails = 118824
	L1D_cache_core[25]: Access = 408201, Miss = 182499, Miss_rate = 0.447, Pending_hits = 4600, Reservation_fails = 139802
	L1D_cache_core[26]: Access = 411502, Miss = 176820, Miss_rate = 0.430, Pending_hits = 4824, Reservation_fails = 141065
	L1D_cache_core[27]: Access = 410154, Miss = 179631, Miss_rate = 0.438, Pending_hits = 4623, Reservation_fails = 145214
	L1D_cache_core[28]: Access = 414482, Miss = 190235, Miss_rate = 0.459, Pending_hits = 5003, Reservation_fails = 151534
	L1D_cache_core[29]: Access = 410008, Miss = 179814, Miss_rate = 0.439, Pending_hits = 4870, Reservation_fails = 142428
	L1D_total_cache_accesses = 12381476
	L1D_total_cache_misses = 5402424
	L1D_total_cache_miss_rate = 0.4363
	L1D_total_cache_pending_hits = 140665
	L1D_total_cache_reservation_fails = 4229597
	L1D_cache_data_port_util = 0.285
	L1D_cache_fill_port_util = 0.222
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6279151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 140665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3962173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4228774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1365610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 140665
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 559236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11747599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 633877

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 432661
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3796113
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 823
ctas_completed 4676, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
8900, 10910, 12103, 9427, 9075, 12005, 10299, 7572, 11254, 9178, 9895, 9456, 11832, 10288, 9118, 10513, 10955, 11585, 9466, 10977, 11593, 10709, 11881, 12134, 12657, 11190, 11382, 8996, 10323, 8827, 10057, 11295, 
gpgpu_n_tot_thrd_icount = 323483680
gpgpu_n_tot_w_icount = 10108865
gpgpu_n_stall_shd_mem = 4455834
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5327783
gpgpu_n_mem_write_global = 633877
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17289197
gpgpu_n_store_insn = 4002610
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7780864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3959819
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 496015
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1141845	W0_Idle:967555	W0_Scoreboard:83896847	W1:2326831	W2:1077202	W3:687285	W4:506748	W5:408116	W6:345829	W7:307873	W8:267365	W9:236355	W10:217722	W11:204481	W12:194554	W13:184528	W14:178826	W15:178548	W16:173961	W17:164316	W18:157881	W19:152380	W20:140948	W21:134777	W22:126582	W23:121242	W24:110222	W25:103621	W26:87689	W27:77248	W28:54911	W29:42051	W30:29152	W31:15935	W32:1093686
single_issue_nums: WS0:2515694	WS1:2530120	WS2:2517456	WS3:2545595	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 42622264 {8:5327783,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25355080 {40:633877,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 213111320 {40:5327783,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5071016 {8:633877,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1196 
max_icnt2sh_latency = 144 
averagemflatency = 364 
avg_icnt2mem_latency = 135 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 4 
mrq_lat_table:760390 	15616 	22245 	44461 	105668 	55635 	44175 	33324 	11704 	885 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2182416 	2699089 	1074484 	5671 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3150882 	795263 	692474 	1236284 	86757 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3603219 	1468872 	662786 	189441 	34639 	2672 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	1396 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        65        65        47        48        54        56        41        56        40        55        39        48        36        52 
dram[1]:        64        64        65        64        61        63        53        52        56        41        49        52        47        64        41        64 
dram[2]:        64        64        65        65        64        64        38        43        51        45        36        44        44        40        39        56 
dram[3]:        64        64        65        65        54        45        44        50        54        52        48        56        44        48        40        56 
dram[4]:        64        64        65        65        49        45        48        46        50        54        48        48        35        60        44        44 
dram[5]:        64        64        65        69        43        57        48        46        50        52        48        48        40        56        48        48 
dram[6]:        64        64        65        65        49        62        57        36        51        50        58        52        51        41        39        48 
dram[7]:        64        64        64        64        64        45        60        63        60        64        37        51        40        52        42        52 
dram[8]:        64        64        63        64        48        46        60        52        57        53        60        47        44        56        50        52 
dram[9]:        64        64        64        64        40        59        49        64        54        64        36        56        36        60        52        52 
dram[10]:        64        64        64        61        47        40        64        52        57        64        47        44        55        56        53        44 
dram[11]:        64        64        65        64        40        46        49        57        52        64        44        59        52        46        42        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      5925      6923      7105      6671      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      5877      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      5909      5909      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5686      5747 
dram[5]:      5785      5877      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      5950      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      5916      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      5941      5716 
average row accesses per activate:
dram[0]:  2.110472  2.076583  1.965662  2.030988  2.065733  1.983220  1.941775  1.950280  1.851430  1.905766  1.888682  1.838565  1.963580  1.915073  1.917377  1.896128 
dram[1]:  2.103409  2.022884  2.078409  2.054034  1.995118  2.032875  1.942019  1.974062  1.974825  1.907986  1.842448  1.921795  1.920466  1.946112  1.933833  1.958224 
dram[2]:  2.070941  2.078838  2.040757  2.030270  2.004483  1.996708  1.879070  1.927934  1.925126  1.872881  1.846539  1.907945  1.920851  1.904715  1.912932  1.899197 
dram[3]:  2.109345  2.059110  1.953898  2.157790  2.149210  2.002971  1.948540  1.939088  1.949419  1.996418  1.899624  1.922513  1.889171  1.938782  1.939295  1.954669 
dram[4]:  2.066081  2.093298  2.081010  2.035779  2.021434  2.043528  1.880388  1.890191  1.913029  1.930328  1.847013  1.844994  1.914678  1.947230  1.923840  1.966813 
dram[5]:  2.070369  2.102009  2.012221  1.970813  2.075746  2.026667  1.947829  1.897617  1.946355  1.921875  1.854268  1.875196  1.965247  1.907687  1.912901  1.904269 
dram[6]:  2.083650  2.095436  2.018299  2.009929  2.015985  2.103627  1.935113  1.922732  1.928046  1.910352  1.891432  1.927438  1.854631  1.863491  1.919689  1.862811 
dram[7]:  2.090909  2.098917  2.059735  2.053532  2.056175  2.013658  1.916867  1.992029  1.902871  1.932260  1.892778  1.893729  1.957980  2.000000  1.919897  1.973543 
dram[8]:  2.068393  2.084278  1.938477  2.037363  2.017143  2.080721  1.967983  1.949001  1.912216  1.932874  1.904269  1.940736  1.915906  1.952205  1.950049  1.996578 
dram[9]:  2.193840  2.125531  2.038334  2.028082  2.036077  2.008682  1.906929  1.988670  1.914695  1.934775  1.872334  1.971305  1.932226  1.942333  1.972286  1.941080 
dram[10]:  2.086386  2.096673  2.017895  2.065623  2.039403  2.069284  2.002840  1.936140  1.972796  1.886595  1.880342  1.863059  1.926676  1.933117  1.910138  1.911176 
dram[11]:  2.116134  2.133095  2.068914  2.006063  1.965492  2.045833  1.942918  1.935607  1.904746  1.970283  1.907786  1.858970  1.941429  1.955075  1.892712  1.912472 
average row locality = 1094116/556599 = 1.965717
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5333      5471      5455      5414      5167      5411      5392      5426      5551      5640      5930      6006      5518      5764      5692      5868 
dram[1]:      5324      5400      5438      5472      5169      5174      5416      5488      5504      5662      6089      5852      5627      5564      5776      5799 
dram[2]:      5290      5343      5454      5412      5222      5315      5512      5474      5565      5602      6125      5908      5632      5674      5820      5761 
dram[3]:      5271      5334      5611      5275      5027      5250      5459      5427      5560      5430      5912      5885      5806      5716      5786      5578 
dram[4]:      5239      5327      5369      5422      5326      5255      5484      5502      5641      5508      5977      5974      5713      5760      5859      5652 
dram[5]:      5272      5270      5443      5516      5145      5328      5419      5509      5516      5637      5938      5836      5625      5787      5686      5910 
dram[6]:      5309      5383      5470      5515      5279      5134      5583      5430      5617      5503      5971      5806      5763      5685      5769      5900 
dram[7]:      5302      5452      5293      5483      5200      5311      5436      5353      5557      5618      5858      5986      5635      5630      5833      5734 
dram[8]:      5184      5344      5550      5408      5151      5168      5388      5512      5585      5471      5923      5816      5735      5658      5855      5675 
dram[9]:      5174      5333      5375      5407      5274      5177      5388      5297      5602      5581      6001      5764      5674      5683      5819      5740 
dram[10]:      5241      5187      5482      5386      5187      5232      5498      5374      5586      5612      6016      6019      5664      5810      5815      5758 
dram[11]:      5260      5199      5430      5473      5267      5258      5370      5417      5675      5558      5835      5959      5723      5732      5892      5807 
total dram reads = 1065305
bank skew: 6125/5027 = 1.22
chip skew: 89117/88289 = 1.01
number of total write accesses:
dram[0]:       624       626       588       582       559       556       559       556       563       564       564       560       557       564       594       585 
dram[1]:       618       627       581       574       561       552       560       556       557       562       557       563       570       556       591       592 
dram[2]:       621       614       586       584       556       552       564       563       559       559       562       567       563       564       589       587 
dram[3]:       617       618       575       583       550       560       566       556       565       556       565       563       559       557       593       590 
dram[4]:       634       621       574       588       566       556       566       558       558       562       559       559       563       567       581       584 
dram[5]:       626       618       573       584       552       561       561       556       563       561       563       560       568       562       589       596 
dram[6]:       639       639       582       576       553       558       555       558       564       559       565       555       562       564       604       597 
dram[7]:       623       631       582       592       559       559       563       565       564       559       564       563       564       564       601       597 
dram[8]:       619       630       572       574       554       559       562       558       562       556       562       565       559       556       602       605 
dram[9]:       614       620       579       577       549       554       560       557       559       559       560       562       561       561       598       587 
dram[10]:       635       629       583       571       555       565       561       562       558       563       565       563       564       563       599       601 
dram[11]:       624       628       586       565       564       549       562       561       561       566       563       563       568       556       596       598 
total dram writes = 110409
bank skew: 639/549 = 1.16
chip skew: 9250/9157 = 1.01
average mf latency per bank:
dram[0]:       2301      2081      2118      2091      1807      1793      1732      1702      1544      1487      1442      1375      1503      1334      1635      1603
dram[1]:       2233      2091      2151      2074      1843      1797      1720      1752      1493      1556      1313      1415      1355      1412      1550      1532
dram[2]:       2124      2191      2160      2165      1853      1938      1663      1624      1510      1565      1377      1430      1397      1411      1535      1640
dram[3]:       2305      2270      2078      2226      2018      1938      1641      1710      1554      1619      1392      1416      1368      1390      1570      1651
dram[4]:       2266      2304      2171      2051      1886      1890      1655      1684      1634      1618      1420      1291      1401      1377      1653      1578
dram[5]:       2225      2320      2110      1985      1845      1876      1649      1636      1555      1571      1287      1354      1418      1340      1557      1509
dram[6]:       2275      2092      2162      2030      2000      2004      1740      1750      1563      1552      1471      1478      1456      1404     24215      1428
dram[7]:       2139      2036      2252      2116      1898      1819      1739      1787      1480      1553      1428      1395      1463      1488      1566      1706
dram[8]:       2244      2261      2226      2116      1992      1884      1725      1670      1580      1633      1445      1405      1399      1375      1674      1611
dram[9]:       2358      2188      2058      2061      1776      1891      1703      1664      1488      1535      1341      1426      1370      1381      1619      1652
dram[10]:       2204      2254      2103      2132      1940      1873      1662      1634      1613      1502      1415      1346      1431      1375      1540      1608
dram[11]:       2138      2179      2138      2071      1860      1933      1708      1714      1524      1506      1364      1383      1313      1417      1600      1676
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1314      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1349      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1350      1285      1553      1337      1606      1122      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1204      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1575      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1163      1498      1252      1514      1321      1347      1060      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1262      1249      1301      1585      1300      1382      1466      1411      1863      1419      1535      1316      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1377      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2123356 n_nop=1934654 n_act=46868 n_pre=46852 n_ref_event=0 n_req=91439 n_rd=89038 n_rd_L2_A=0 n_write=0 n_wr_bk=9201 bw_util=0.1851
n_activity=1835965 dram_eff=0.214
bk0: 5333a 1934312i bk1: 5471a 1929485i bk2: 5455a 1927432i bk3: 5414a 1931625i bk4: 5167a 1944632i bk5: 5411a 1932681i bk6: 5392a 1927190i bk7: 5426a 1925033i bk8: 5551a 1918357i bk9: 5640a 1919061i bk10: 5930a 1901950i bk11: 6006a 1895099i bk12: 5518a 1921545i bk13: 5764a 1911631i bk14: 5692a 1906040i bk15: 5868a 1899633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487462
Row_Buffer_Locality_read = 0.490779
Row_Buffer_Locality_write = 0.364432
Bank_Level_Parallism = 2.254626
Bank_Level_Parallism_Col = 1.662555
Bank_Level_Parallism_Ready = 1.224361
write_to_read_ratio_blp_rw_average = 0.076404
GrpLevelPara = 1.435358 

BW Util details:
bwutil = 0.185064 
total_CMD = 2123356 
util_bw = 392956 
Wasted_Col = 745389 
Wasted_Row = 371095 
Idle = 613916 

BW Util Bottlenecks: 
RCDc_limit = 867096 
RCDWRc_limit = 14231 
WTRc_limit = 65892 
RTWc_limit = 48664 
CCDLc_limit = 60977 
rwq = 0 
CCDLc_limit_alone = 53347 
WTRc_limit_alone = 61941 
RTWc_limit_alone = 44985 

Commands details: 
total_CMD = 2123356 
n_nop = 1934654 
Read = 89038 
Write = 0 
L2_Alloc = 0 
L2_WB = 9201 
n_act = 46868 
n_pre = 46852 
n_ref = 0 
n_req = 91439 
total_req = 98239 

Dual Bus Interface Util: 
issued_total_row = 93720 
issued_total_col = 98239 
Row_Bus_Util =  0.044138 
CoL_Bus_Util = 0.046266 
Either_Row_CoL_Bus_Util = 0.088870 
Issued_on_Two_Bus_Simul_Util = 0.001534 
issued_two_Eff = 0.017260 
queue_avg = 2.003986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00399
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2123356 n_nop=1936181 n_act=46242 n_pre=46226 n_ref_event=0 n_req=91149 n_rd=88754 n_rd_L2_A=0 n_write=0 n_wr_bk=9177 bw_util=0.1845
n_activity=1823123 dram_eff=0.2149
bk0: 5324a 1934819i bk1: 5400a 1930338i bk2: 5438a 1933228i bk3: 5472a 1931016i bk4: 5169a 1938160i bk5: 5174a 1940345i bk6: 5416a 1926672i bk7: 5488a 1929196i bk8: 5504a 1926541i bk9: 5662a 1914520i bk10: 6089a 1895613i bk11: 5852a 1907555i bk12: 5627a 1917336i bk13: 5564a 1919443i bk14: 5776a 1908652i bk15: 5799a 1911223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492699
Row_Buffer_Locality_read = 0.495741
Row_Buffer_Locality_write = 0.379958
Bank_Level_Parallism = 2.260128
Bank_Level_Parallism_Col = 1.662202
Bank_Level_Parallism_Ready = 1.230098
write_to_read_ratio_blp_rw_average = 0.075851
GrpLevelPara = 1.434688 

BW Util details:
bwutil = 0.184483 
total_CMD = 2123356 
util_bw = 391724 
Wasted_Col = 734379 
Wasted_Row = 363665 
Idle = 633588 

BW Util Bottlenecks: 
RCDc_limit = 853610 
RCDWRc_limit = 13604 
WTRc_limit = 62035 
RTWc_limit = 47020 
CCDLc_limit = 60833 
rwq = 0 
CCDLc_limit_alone = 53543 
WTRc_limit_alone = 58216 
RTWc_limit_alone = 43549 

Commands details: 
total_CMD = 2123356 
n_nop = 1936181 
Read = 88754 
Write = 0 
L2_Alloc = 0 
L2_WB = 9177 
n_act = 46242 
n_pre = 46226 
n_ref = 0 
n_req = 91149 
total_req = 97931 

Dual Bus Interface Util: 
issued_total_row = 92468 
issued_total_col = 97931 
Row_Bus_Util =  0.043548 
CoL_Bus_Util = 0.046121 
Either_Row_CoL_Bus_Util = 0.088151 
Issued_on_Two_Bus_Simul_Util = 0.001518 
issued_two_Eff = 0.017225 
queue_avg = 1.986017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98602
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2123356 n_nop=1934498 n_act=47013 n_pre=46997 n_ref_event=0 n_req=91504 n_rd=89109 n_rd_L2_A=0 n_write=0 n_wr_bk=9190 bw_util=0.1852
n_activity=1834196 dram_eff=0.2144
bk0: 5290a 1936523i bk1: 5343a 1936964i bk2: 5454a 1930920i bk3: 5412a 1928361i bk4: 5222a 1938852i bk5: 5315a 1935723i bk6: 5512a 1922003i bk7: 5474a 1926005i bk8: 5565a 1919033i bk9: 5602a 1915765i bk10: 6125a 1893707i bk11: 5908a 1904305i bk12: 5632a 1916788i bk13: 5674a 1912905i bk14: 5820a 1904333i bk15: 5761a 1905519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486230
Row_Buffer_Locality_read = 0.489154
Row_Buffer_Locality_write = 0.377453
Bank_Level_Parallism = 2.259095
Bank_Level_Parallism_Col = 1.643802
Bank_Level_Parallism_Ready = 1.207450
write_to_read_ratio_blp_rw_average = 0.075608
GrpLevelPara = 1.431098 

BW Util details:
bwutil = 0.185177 
total_CMD = 2123356 
util_bw = 393196 
Wasted_Col = 746341 
Wasted_Row = 366852 
Idle = 616967 

BW Util Bottlenecks: 
RCDc_limit = 869276 
RCDWRc_limit = 13694 
WTRc_limit = 67217 
RTWc_limit = 50091 
CCDLc_limit = 62044 
rwq = 0 
CCDLc_limit_alone = 54166 
WTRc_limit_alone = 63283 
RTWc_limit_alone = 46147 

Commands details: 
total_CMD = 2123356 
n_nop = 1934498 
Read = 89109 
Write = 0 
L2_Alloc = 0 
L2_WB = 9190 
n_act = 47013 
n_pre = 46997 
n_ref = 0 
n_req = 91504 
total_req = 98299 

Dual Bus Interface Util: 
issued_total_row = 94010 
issued_total_col = 98299 
Row_Bus_Util =  0.044274 
CoL_Bus_Util = 0.046294 
Either_Row_CoL_Bus_Util = 0.088943 
Issued_on_Two_Bus_Simul_Util = 0.001625 
issued_two_Eff = 0.018273 
queue_avg = 1.913992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91399
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2123356 n_nop=1937434 n_act=45777 n_pre=45761 n_ref_event=0 n_req=90725 n_rd=88327 n_rd_L2_A=0 n_write=0 n_wr_bk=9173 bw_util=0.1837
n_activity=1824341 dram_eff=0.2138
bk0: 5271a 1937872i bk1: 5334a 1933929i bk2: 5611a 1920994i bk3: 5275a 1942074i bk4: 5027a 1952142i bk5: 5250a 1939625i bk6: 5459a 1926814i bk7: 5427a 1930513i bk8: 5560a 1925509i bk9: 5430a 1929943i bk10: 5912a 1904413i bk11: 5885a 1906167i bk12: 5806a 1904033i bk13: 5716a 1913463i bk14: 5786a 1906133i bk15: 5578a 1915821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495431
Row_Buffer_Locality_read = 0.498568
Row_Buffer_Locality_write = 0.379900
Bank_Level_Parallism = 2.241146
Bank_Level_Parallism_Col = 1.674554
Bank_Level_Parallism_Ready = 1.253335
write_to_read_ratio_blp_rw_average = 0.077641
GrpLevelPara = 1.433964 

BW Util details:
bwutil = 0.183672 
total_CMD = 2123356 
util_bw = 390000 
Wasted_Col = 731210 
Wasted_Row = 369407 
Idle = 632739 

BW Util Bottlenecks: 
RCDc_limit = 846429 
RCDWRc_limit = 13595 
WTRc_limit = 61584 
RTWc_limit = 49438 
CCDLc_limit = 59783 
rwq = 0 
CCDLc_limit_alone = 52295 
WTRc_limit_alone = 57937 
RTWc_limit_alone = 45597 

Commands details: 
total_CMD = 2123356 
n_nop = 1937434 
Read = 88327 
Write = 0 
L2_Alloc = 0 
L2_WB = 9173 
n_act = 45777 
n_pre = 45761 
n_ref = 0 
n_req = 90725 
total_req = 97500 

Dual Bus Interface Util: 
issued_total_row = 91538 
issued_total_col = 97500 
Row_Bus_Util =  0.043110 
CoL_Bus_Util = 0.045918 
Either_Row_CoL_Bus_Util = 0.087560 
Issued_on_Two_Bus_Simul_Util = 0.001467 
issued_two_Eff = 0.016760 
queue_avg = 2.050562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2123356 n_nop=1934932 n_act=46718 n_pre=46702 n_ref_event=0 n_req=91405 n_rd=89008 n_rd_L2_A=0 n_write=0 n_wr_bk=9196 bw_util=0.185
n_activity=1833550 dram_eff=0.2142
bk0: 5239a 1936903i bk1: 5327a 1935074i bk2: 5369a 1935808i bk3: 5422a 1928743i bk4: 5326a 1933223i bk5: 5255a 1939836i bk6: 5484a 1920455i bk7: 5502a 1920069i bk8: 5641a 1916229i bk9: 5508a 1923113i bk10: 5977a 1899459i bk11: 5974a 1898374i bk12: 5713a 1912259i bk13: 5760a 1911023i bk14: 5859a 1904065i bk15: 5652a 1914897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488912
Row_Buffer_Locality_read = 0.492012
Row_Buffer_Locality_write = 0.373801
Bank_Level_Parallism = 2.263459
Bank_Level_Parallism_Col = 1.661356
Bank_Level_Parallism_Ready = 1.241823
write_to_read_ratio_blp_rw_average = 0.073193
GrpLevelPara = 1.436170 

BW Util details:
bwutil = 0.184998 
total_CMD = 2123356 
util_bw = 392816 
Wasted_Col = 740643 
Wasted_Row = 369390 
Idle = 620507 

BW Util Bottlenecks: 
RCDc_limit = 863786 
RCDWRc_limit = 13806 
WTRc_limit = 65179 
RTWc_limit = 48345 
CCDLc_limit = 60137 
rwq = 0 
CCDLc_limit_alone = 52568 
WTRc_limit_alone = 61072 
RTWc_limit_alone = 44883 

Commands details: 
total_CMD = 2123356 
n_nop = 1934932 
Read = 89008 
Write = 0 
L2_Alloc = 0 
L2_WB = 9196 
n_act = 46718 
n_pre = 46702 
n_ref = 0 
n_req = 91405 
total_req = 98204 

Dual Bus Interface Util: 
issued_total_row = 93420 
issued_total_col = 98204 
Row_Bus_Util =  0.043996 
CoL_Bus_Util = 0.046249 
Either_Row_CoL_Bus_Util = 0.088739 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.016983 
queue_avg = 1.959195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95919
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2123356 n_nop=1935195 n_act=46631 n_pre=46615 n_ref_event=0 n_req=91241 n_rd=88837 n_rd_L2_A=0 n_write=0 n_wr_bk=9193 bw_util=0.1847
n_activity=1832199 dram_eff=0.214
bk0: 5272a 1938311i bk1: 5270a 1943244i bk2: 5443a 1930849i bk3: 5516a 1924589i bk4: 5145a 1947583i bk5: 5328a 1938184i bk6: 5419a 1932616i bk7: 5509a 1924565i bk8: 5516a 1926833i bk9: 5637a 1917079i bk10: 5938a 1905091i bk11: 5836a 1907506i bk12: 5625a 1918785i bk13: 5787a 1906604i bk14: 5686a 1909829i bk15: 5910a 1899993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488947
Row_Buffer_Locality_read = 0.492723
Row_Buffer_Locality_write = 0.349418
Bank_Level_Parallism = 2.231759
Bank_Level_Parallism_Col = 1.636903
Bank_Level_Parallism_Ready = 1.208081
write_to_read_ratio_blp_rw_average = 0.076753
GrpLevelPara = 1.426469 

BW Util details:
bwutil = 0.184670 
total_CMD = 2123356 
util_bw = 392120 
Wasted_Col = 742026 
Wasted_Row = 370355 
Idle = 618855 

BW Util Bottlenecks: 
RCDc_limit = 862280 
RCDWRc_limit = 14494 
WTRc_limit = 65916 
RTWc_limit = 47335 
CCDLc_limit = 60554 
rwq = 0 
CCDLc_limit_alone = 53160 
WTRc_limit_alone = 62018 
RTWc_limit_alone = 43839 

Commands details: 
total_CMD = 2123356 
n_nop = 1935195 
Read = 88837 
Write = 0 
L2_Alloc = 0 
L2_WB = 9193 
n_act = 46631 
n_pre = 46615 
n_ref = 0 
n_req = 91241 
total_req = 98030 

Dual Bus Interface Util: 
issued_total_row = 93246 
issued_total_col = 98030 
Row_Bus_Util =  0.043914 
CoL_Bus_Util = 0.046167 
Either_Row_CoL_Bus_Util = 0.088615 
Issued_on_Two_Bus_Simul_Util = 0.001467 
issued_two_Eff = 0.016555 
queue_avg = 1.855987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85599
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2123356 n_nop=1934422 n_act=46862 n_pre=46846 n_ref_event=0 n_req=91522 n_rd=89117 n_rd_L2_A=0 n_write=0 n_wr_bk=9230 bw_util=0.1853
n_activity=1845538 dram_eff=0.2132
bk0: 5309a 1936086i bk1: 5383a 1937413i bk2: 5470a 1930966i bk3: 5515a 1925947i bk4: 5279a 1939300i bk5: 5134a 1945676i bk6: 5583a 1922760i bk7: 5430a 1925632i bk8: 5617a 1920522i bk9: 5503a 1920634i bk10: 5971a 1901668i bk11: 5806a 1912287i bk12: 5763a 1906213i bk13: 5685a 1907239i bk14: 5769a 1907375i bk15: 5900a 1899973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487981
Row_Buffer_Locality_read = 0.491096
Row_Buffer_Locality_write = 0.372557
Bank_Level_Parallism = 2.245203
Bank_Level_Parallism_Col = 1.653203
Bank_Level_Parallism_Ready = 1.227512
write_to_read_ratio_blp_rw_average = 0.077641
GrpLevelPara = 1.426584 

BW Util details:
bwutil = 0.185267 
total_CMD = 2123356 
util_bw = 393388 
Wasted_Col = 748205 
Wasted_Row = 371479 
Idle = 610284 

BW Util Bottlenecks: 
RCDc_limit = 868059 
RCDWRc_limit = 13940 
WTRc_limit = 70628 
RTWc_limit = 52005 
CCDLc_limit = 58668 
rwq = 0 
CCDLc_limit_alone = 50167 
WTRc_limit_alone = 65948 
RTWc_limit_alone = 48184 

Commands details: 
total_CMD = 2123356 
n_nop = 1934422 
Read = 89117 
Write = 0 
L2_Alloc = 0 
L2_WB = 9230 
n_act = 46862 
n_pre = 46846 
n_ref = 0 
n_req = 91522 
total_req = 98347 

Dual Bus Interface Util: 
issued_total_row = 93708 
issued_total_col = 98347 
Row_Bus_Util =  0.044132 
CoL_Bus_Util = 0.046317 
Either_Row_CoL_Bus_Util = 0.088979 
Issued_on_Two_Bus_Simul_Util = 0.001470 
issued_two_Eff = 0.016519 
queue_avg = 1.994570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99457
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2123356 n_nop=1936580 n_act=45998 n_pre=45982 n_ref_event=0 n_req=91093 n_rd=88681 n_rd_L2_A=0 n_write=0 n_wr_bk=9250 bw_util=0.1845
n_activity=1818467 dram_eff=0.2154
bk0: 5302a 1933288i bk1: 5452a 1933135i bk2: 5293a 1933982i bk3: 5483a 1925325i bk4: 5200a 1941858i bk5: 5311a 1935427i bk6: 5436a 1922740i bk7: 5353a 1933717i bk8: 5557a 1918993i bk9: 5618a 1917058i bk10: 5858a 1907178i bk11: 5986a 1901734i bk12: 5635a 1916295i bk13: 5630a 1921628i bk14: 5833a 1900606i bk15: 5734a 1907564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495044
Row_Buffer_Locality_read = 0.498292
Row_Buffer_Locality_write = 0.375622
Bank_Level_Parallism = 2.272429
Bank_Level_Parallism_Col = 1.677945
Bank_Level_Parallism_Ready = 1.242061
write_to_read_ratio_blp_rw_average = 0.078437
GrpLevelPara = 1.439323 

BW Util details:
bwutil = 0.184483 
total_CMD = 2123356 
util_bw = 391724 
Wasted_Col = 730483 
Wasted_Row = 365708 
Idle = 635441 

BW Util Bottlenecks: 
RCDc_limit = 846627 
RCDWRc_limit = 13927 
WTRc_limit = 61822 
RTWc_limit = 49881 
CCDLc_limit = 60937 
rwq = 0 
CCDLc_limit_alone = 53155 
WTRc_limit_alone = 57921 
RTWc_limit_alone = 46000 

Commands details: 
total_CMD = 2123356 
n_nop = 1936580 
Read = 88681 
Write = 0 
L2_Alloc = 0 
L2_WB = 9250 
n_act = 45998 
n_pre = 45982 
n_ref = 0 
n_req = 91093 
total_req = 97931 

Dual Bus Interface Util: 
issued_total_row = 91980 
issued_total_col = 97931 
Row_Bus_Util =  0.043318 
CoL_Bus_Util = 0.046121 
Either_Row_CoL_Bus_Util = 0.087963 
Issued_on_Two_Bus_Simul_Util = 0.001476 
issued_two_Eff = 0.016785 
queue_avg = 2.116164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.11616
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2123356 n_nop=1937108 n_act=46000 n_pre=45984 n_ref_event=0 n_req=90821 n_rd=88423 n_rd_L2_A=0 n_write=0 n_wr_bk=9195 bw_util=0.1839
n_activity=1820899 dram_eff=0.2144
bk0: 5184a 1937790i bk1: 5344a 1936334i bk2: 5550a 1919525i bk3: 5408a 1932545i bk4: 5151a 1938776i bk5: 5168a 1945833i bk6: 5388a 1929787i bk7: 5512a 1923383i bk8: 5585a 1918228i bk9: 5471a 1920763i bk10: 5923a 1905888i bk11: 5816a 1912001i bk12: 5735a 1905578i bk13: 5658a 1916430i bk14: 5855a 1907394i bk15: 5675a 1914188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493531
Row_Buffer_Locality_read = 0.496692
Row_Buffer_Locality_write = 0.376981
Bank_Level_Parallism = 2.267251
Bank_Level_Parallism_Col = 1.671228
Bank_Level_Parallism_Ready = 1.240699
write_to_read_ratio_blp_rw_average = 0.078054
GrpLevelPara = 1.432391 

BW Util details:
bwutil = 0.183894 
total_CMD = 2123356 
util_bw = 390472 
Wasted_Col = 731201 
Wasted_Row = 364235 
Idle = 637448 

BW Util Bottlenecks: 
RCDc_limit = 849927 
RCDWRc_limit = 13757 
WTRc_limit = 59697 
RTWc_limit = 48628 
CCDLc_limit = 60016 
rwq = 0 
CCDLc_limit_alone = 52512 
WTRc_limit_alone = 55792 
RTWc_limit_alone = 45029 

Commands details: 
total_CMD = 2123356 
n_nop = 1937108 
Read = 88423 
Write = 0 
L2_Alloc = 0 
L2_WB = 9195 
n_act = 46000 
n_pre = 45984 
n_ref = 0 
n_req = 90821 
total_req = 97618 

Dual Bus Interface Util: 
issued_total_row = 91984 
issued_total_col = 97618 
Row_Bus_Util =  0.043320 
CoL_Bus_Util = 0.045973 
Either_Row_CoL_Bus_Util = 0.087714 
Issued_on_Two_Bus_Simul_Util = 0.001580 
issued_two_Eff = 0.018008 
queue_avg = 2.018972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01897
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2123356 n_nop=1937592 n_act=45746 n_pre=45730 n_ref_event=0 n_req=90690 n_rd=88289 n_rd_L2_A=0 n_write=0 n_wr_bk=9157 bw_util=0.1836
n_activity=1818297 dram_eff=0.2144
bk0: 5174a 1949947i bk1: 5333a 1937830i bk2: 5375a 1931376i bk3: 5407a 1930332i bk4: 5274a 1937803i bk5: 5177a 1941135i bk6: 5388a 1926352i bk7: 5297a 1938155i bk8: 5602a 1922424i bk9: 5581a 1921422i bk10: 6001a 1898632i bk11: 5764a 1916206i bk12: 5674a 1914365i bk13: 5683a 1913967i bk14: 5819a 1909041i bk15: 5740a 1909344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495600
Row_Buffer_Locality_read = 0.498805
Row_Buffer_Locality_write = 0.377759
Bank_Level_Parallism = 2.245748
Bank_Level_Parallism_Col = 1.662102
Bank_Level_Parallism_Ready = 1.228084
write_to_read_ratio_blp_rw_average = 0.076928
GrpLevelPara = 1.432964 

BW Util details:
bwutil = 0.183570 
total_CMD = 2123356 
util_bw = 389784 
Wasted_Col = 729367 
Wasted_Row = 364665 
Idle = 639540 

BW Util Bottlenecks: 
RCDc_limit = 845651 
RCDWRc_limit = 13651 
WTRc_limit = 64348 
RTWc_limit = 49854 
CCDLc_limit = 61134 
rwq = 0 
CCDLc_limit_alone = 53213 
WTRc_limit_alone = 60170 
RTWc_limit_alone = 46111 

Commands details: 
total_CMD = 2123356 
n_nop = 1937592 
Read = 88289 
Write = 0 
L2_Alloc = 0 
L2_WB = 9157 
n_act = 45746 
n_pre = 45730 
n_ref = 0 
n_req = 90690 
total_req = 97446 

Dual Bus Interface Util: 
issued_total_row = 91476 
issued_total_col = 97446 
Row_Bus_Util =  0.043081 
CoL_Bus_Util = 0.045892 
Either_Row_CoL_Bus_Util = 0.087486 
Issued_on_Two_Bus_Simul_Util = 0.001487 
issued_two_Eff = 0.017000 
queue_avg = 1.976988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97699
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2123356 n_nop=1935890 n_act=46361 n_pre=46345 n_ref_event=0 n_req=91271 n_rd=88867 n_rd_L2_A=0 n_write=0 n_wr_bk=9237 bw_util=0.1848
n_activity=1821946 dram_eff=0.2154
bk0: 5241a 1937269i bk1: 5187a 1937982i bk2: 5482a 1926968i bk3: 5386a 1933102i bk4: 5187a 1942301i bk5: 5232a 1945349i bk6: 5498a 1931210i bk7: 5374a 1930013i bk8: 5586a 1924833i bk9: 5612a 1917052i bk10: 6016a 1902652i bk11: 6019a 1895278i bk12: 5664a 1913584i bk13: 5810a 1909425i bk14: 5815a 1905527i bk15: 5758a 1907605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492073
Row_Buffer_Locality_read = 0.494784
Row_Buffer_Locality_write = 0.391847
Bank_Level_Parallism = 2.260973
Bank_Level_Parallism_Col = 1.665023
Bank_Level_Parallism_Ready = 1.243608
write_to_read_ratio_blp_rw_average = 0.075443
GrpLevelPara = 1.439357 

BW Util details:
bwutil = 0.184809 
total_CMD = 2123356 
util_bw = 392416 
Wasted_Col = 735089 
Wasted_Row = 363419 
Idle = 632432 

BW Util Bottlenecks: 
RCDc_limit = 856803 
RCDWRc_limit = 13511 
WTRc_limit = 66097 
RTWc_limit = 48927 
CCDLc_limit = 59972 
rwq = 0 
CCDLc_limit_alone = 52566 
WTRc_limit_alone = 62054 
RTWc_limit_alone = 45564 

Commands details: 
total_CMD = 2123356 
n_nop = 1935890 
Read = 88867 
Write = 0 
L2_Alloc = 0 
L2_WB = 9237 
n_act = 46361 
n_pre = 46345 
n_ref = 0 
n_req = 91271 
total_req = 98104 

Dual Bus Interface Util: 
issued_total_row = 92706 
issued_total_col = 98104 
Row_Bus_Util =  0.043660 
CoL_Bus_Util = 0.046202 
Either_Row_CoL_Bus_Util = 0.088288 
Issued_on_Two_Bus_Simul_Util = 0.001575 
issued_two_Eff = 0.017838 
queue_avg = 1.984581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98458
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2123356 n_nop=1935519 n_act=46399 n_pre=46383 n_ref_event=0 n_req=91256 n_rd=88855 n_rd_L2_A=0 n_write=0 n_wr_bk=9210 bw_util=0.1847
n_activity=1835664 dram_eff=0.2137
bk0: 5260a 1938021i bk1: 5199a 1944520i bk2: 5430a 1932766i bk3: 5473a 1929080i bk4: 5267a 1936179i bk5: 5258a 1940480i bk6: 5370a 1931802i bk7: 5417a 1929800i bk8: 5675a 1916674i bk9: 5558a 1925836i bk10: 5835a 1911527i bk11: 5959a 1901193i bk12: 5723a 1912311i bk13: 5732a 1913627i bk14: 5892a 1900375i bk15: 5807a 1904635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491551
Row_Buffer_Locality_read = 0.494761
Row_Buffer_Locality_write = 0.372761
Bank_Level_Parallism = 2.232420
Bank_Level_Parallism_Col = 1.650824
Bank_Level_Parallism_Ready = 1.230471
write_to_read_ratio_blp_rw_average = 0.077223
GrpLevelPara = 1.427119 

BW Util details:
bwutil = 0.184736 
total_CMD = 2123356 
util_bw = 392260 
Wasted_Col = 740698 
Wasted_Row = 372357 
Idle = 618041 

BW Util Bottlenecks: 
RCDc_limit = 859337 
RCDWRc_limit = 13781 
WTRc_limit = 63562 
RTWc_limit = 48900 
CCDLc_limit = 61080 
rwq = 0 
CCDLc_limit_alone = 53225 
WTRc_limit_alone = 59385 
RTWc_limit_alone = 45222 

Commands details: 
total_CMD = 2123356 
n_nop = 1935519 
Read = 88855 
Write = 0 
L2_Alloc = 0 
L2_WB = 9210 
n_act = 46399 
n_pre = 46383 
n_ref = 0 
n_req = 91256 
total_req = 98065 

Dual Bus Interface Util: 
issued_total_row = 92782 
issued_total_col = 98065 
Row_Bus_Util =  0.043696 
CoL_Bus_Util = 0.046184 
Either_Row_CoL_Bus_Util = 0.088462 
Issued_on_Two_Bus_Simul_Util = 0.001418 
issued_two_Eff = 0.016025 
queue_avg = 2.034009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 231085, Miss = 47142, Miss_rate = 0.204, Pending_hits = 385, Reservation_fails = 87
L2_cache_bank[1]: Access = 223103, Miss = 48105, Miss_rate = 0.216, Pending_hits = 123, Reservation_fails = 518
L2_cache_bank[2]: Access = 224521, Miss = 47449, Miss_rate = 0.211, Pending_hits = 107, Reservation_fails = 122
L2_cache_bank[3]: Access = 225442, Miss = 47517, Miss_rate = 0.211, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[4]: Access = 225217, Miss = 47723, Miss_rate = 0.212, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[5]: Access = 231356, Miss = 47595, Miss_rate = 0.206, Pending_hits = 140, Reservation_fails = 267
L2_cache_bank[6]: Access = 228982, Miss = 47534, Miss_rate = 0.208, Pending_hits = 123, Reservation_fails = 268
L2_cache_bank[7]: Access = 231095, Miss = 47000, Miss_rate = 0.203, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[8]: Access = 231524, Miss = 47716, Miss_rate = 0.206, Pending_hits = 380, Reservation_fails = 341
L2_cache_bank[9]: Access = 225768, Miss = 47506, Miss_rate = 0.210, Pending_hits = 130, Reservation_fails = 258
L2_cache_bank[10]: Access = 223096, Miss = 47159, Miss_rate = 0.211, Pending_hits = 106, Reservation_fails = 559
L2_cache_bank[11]: Access = 223390, Miss = 47900, Miss_rate = 0.214, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[12]: Access = 729986, Miss = 47878, Miss_rate = 0.066, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[13]: Access = 226523, Miss = 47470, Miss_rate = 0.210, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[14]: Access = 228473, Miss = 47226, Miss_rate = 0.207, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[15]: Access = 228926, Miss = 47679, Miss_rate = 0.208, Pending_hits = 140, Reservation_fails = 499
L2_cache_bank[16]: Access = 234220, Miss = 47479, Miss_rate = 0.203, Pending_hits = 413, Reservation_fails = 95
L2_cache_bank[17]: Access = 228924, Miss = 47160, Miss_rate = 0.206, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[18]: Access = 224776, Miss = 47411, Miss_rate = 0.211, Pending_hits = 136, Reservation_fails = 222
L2_cache_bank[19]: Access = 226033, Miss = 47087, Miss_rate = 0.208, Pending_hits = 105, Reservation_fails = 38
L2_cache_bank[20]: Access = 228322, Miss = 47598, Miss_rate = 0.208, Pending_hits = 116, Reservation_fails = 76
L2_cache_bank[21]: Access = 226778, Miss = 47487, Miss_rate = 0.209, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[22]: Access = 225694, Miss = 47556, Miss_rate = 0.211, Pending_hits = 94, Reservation_fails = 122
L2_cache_bank[23]: Access = 228426, Miss = 47509, Miss_rate = 0.208, Pending_hits = 127, Reservation_fails = 0
L2_total_cache_accesses = 5961660
L2_total_cache_misses = 1139886
L2_total_cache_miss_rate = 0.1912
L2_total_cache_pending_hits = 3631
L2_total_cache_reservation_fails = 3472
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4258847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3631
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 307758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 757547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3631
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 559296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55893
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5327783
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 633877
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3472
L2_cache_data_port_util = 0.243
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=5961660
icnt_total_pkts_simt_to_mem=5961660
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5961660
Req_Network_cycles = 827994
Req_Network_injected_packets_per_cycle =       7.2001 
Req_Network_conflicts_per_cycle =       9.4031
Req_Network_conflicts_per_cycle_util =       9.7629
Req_Bank_Level_Parallism =       7.4756
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      20.7391
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3057

Reply_Network_injected_packets_num = 5961660
Reply_Network_cycles = 827994
Reply_Network_injected_packets_per_cycle =        7.2001
Reply_Network_conflicts_per_cycle =        4.8665
Reply_Network_conflicts_per_cycle_util =       5.0526
Reply_Bank_Level_Parallism =       7.4754
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8087
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2400
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 34 sec (1414 sec)
gpgpu_simulation_rate = 68307 (inst/sec)
gpgpu_simulation_rate = 585 (cycle/sec)
gpgpu_silicon_slowdown = 2333333x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d720..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d718..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d710..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color1PiS_S_S_S_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color1PiS_S_S_S_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6color1PiS_S_S_S_S_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z6color1PiS_S_S_S_S_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 360337
gpu_sim_insn = 33437840
gpu_ipc =      92.7960
gpu_tot_sim_cycle = 1188331
gpu_tot_sim_insn = 130024489
gpu_tot_ipc =     109.4177
gpu_tot_issued_cta = 5845
gpu_occupancy = 67.0673% 
gpu_tot_occupancy = 68.6018% 
max_total_param_size = 0
gpu_stall_dramfull = 5634
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.2420
partiton_level_parallism_total  =       6.9096
partiton_level_parallism_util =       6.4050
partiton_level_parallism_util_total  =       7.1483
L2_BW  =     272.6518 GB/Sec
L2_BW_total  =     301.8114 GB/Sec
gpu_total_sim_rate=65835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 555848, Miss = 236488, Miss_rate = 0.425, Pending_hits = 6372, Reservation_fails = 156623
	L1D_cache_core[1]: Access = 578827, Miss = 239421, Miss_rate = 0.414, Pending_hits = 6416, Reservation_fails = 149389
	L1D_cache_core[2]: Access = 599783, Miss = 249091, Miss_rate = 0.415, Pending_hits = 6547, Reservation_fails = 157109
	L1D_cache_core[3]: Access = 599835, Miss = 247509, Miss_rate = 0.413, Pending_hits = 6569, Reservation_fails = 188858
	L1D_cache_core[4]: Access = 596134, Miss = 255790, Miss_rate = 0.429, Pending_hits = 6917, Reservation_fails = 189988
	L1D_cache_core[5]: Access = 574830, Miss = 249549, Miss_rate = 0.434, Pending_hits = 6918, Reservation_fails = 158331
	L1D_cache_core[6]: Access = 579506, Miss = 239008, Miss_rate = 0.412, Pending_hits = 6391, Reservation_fails = 162978
	L1D_cache_core[7]: Access = 577980, Miss = 242862, Miss_rate = 0.420, Pending_hits = 6846, Reservation_fails = 153639
	L1D_cache_core[8]: Access = 590099, Miss = 255200, Miss_rate = 0.432, Pending_hits = 6641, Reservation_fails = 171258
	L1D_cache_core[9]: Access = 590397, Miss = 259983, Miss_rate = 0.440, Pending_hits = 6591, Reservation_fails = 183700
	L1D_cache_core[10]: Access = 568488, Miss = 236560, Miss_rate = 0.416, Pending_hits = 6476, Reservation_fails = 152157
	L1D_cache_core[11]: Access = 596619, Miss = 246368, Miss_rate = 0.413, Pending_hits = 6448, Reservation_fails = 177547
	L1D_cache_core[12]: Access = 557293, Miss = 237730, Miss_rate = 0.427, Pending_hits = 6706, Reservation_fails = 151072
	L1D_cache_core[13]: Access = 575899, Miss = 246457, Miss_rate = 0.428, Pending_hits = 6660, Reservation_fails = 168162
	L1D_cache_core[14]: Access = 595207, Miss = 259510, Miss_rate = 0.436, Pending_hits = 6895, Reservation_fails = 170743
	L1D_cache_core[15]: Access = 595582, Miss = 252626, Miss_rate = 0.424, Pending_hits = 6573, Reservation_fails = 152269
	L1D_cache_core[16]: Access = 585998, Miss = 241654, Miss_rate = 0.412, Pending_hits = 6394, Reservation_fails = 183359
	L1D_cache_core[17]: Access = 579162, Miss = 249470, Miss_rate = 0.431, Pending_hits = 6552, Reservation_fails = 205864
	L1D_cache_core[18]: Access = 560361, Miss = 242009, Miss_rate = 0.432, Pending_hits = 6686, Reservation_fails = 171870
	L1D_cache_core[19]: Access = 577563, Miss = 258753, Miss_rate = 0.448, Pending_hits = 6775, Reservation_fails = 175000
	L1D_cache_core[20]: Access = 580240, Miss = 250870, Miss_rate = 0.432, Pending_hits = 6616, Reservation_fails = 165154
	L1D_cache_core[21]: Access = 565848, Miss = 242188, Miss_rate = 0.428, Pending_hits = 6500, Reservation_fails = 195798
	L1D_cache_core[22]: Access = 589661, Miss = 258060, Miss_rate = 0.438, Pending_hits = 6759, Reservation_fails = 221061
	L1D_cache_core[23]: Access = 568789, Miss = 244259, Miss_rate = 0.429, Pending_hits = 6776, Reservation_fails = 193005
	L1D_cache_core[24]: Access = 573749, Miss = 237903, Miss_rate = 0.415, Pending_hits = 6359, Reservation_fails = 162439
	L1D_cache_core[25]: Access = 578656, Miss = 250192, Miss_rate = 0.432, Pending_hits = 6643, Reservation_fails = 176946
	L1D_cache_core[26]: Access = 564683, Miss = 239267, Miss_rate = 0.424, Pending_hits = 6631, Reservation_fails = 168628
	L1D_cache_core[27]: Access = 580344, Miss = 251614, Miss_rate = 0.434, Pending_hits = 6649, Reservation_fails = 174020
	L1D_cache_core[28]: Access = 574037, Miss = 257140, Miss_rate = 0.448, Pending_hits = 6878, Reservation_fails = 183406
	L1D_cache_core[29]: Access = 575746, Miss = 242497, Miss_rate = 0.421, Pending_hits = 6775, Reservation_fails = 163380
	L1D_total_cache_accesses = 17387164
	L1D_total_cache_misses = 7420028
	L1D_total_cache_miss_rate = 0.4268
	L1D_total_cache_pending_hits = 198959
	L1D_total_cache_reservation_fails = 5183753
	L1D_cache_data_port_util = 0.282
	L1D_cache_fill_port_util = 0.211
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8977311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 198959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5486747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5182920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1821635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 198959
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 790866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 83528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16484652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 902512

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 510402
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4672518
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 833
ctas_completed 5845, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13389, 15569, 18080, 14450, 13204, 16748, 14560, 13285, 16097, 13509, 15650, 15104, 16436, 14148, 14620, 15008, 15897, 15615, 15079, 16085, 16449, 15586, 18338, 17392, 18320, 17631, 16425, 12976, 14594, 13695, 15322, 15923, 
gpgpu_n_tot_thrd_icount = 470868000
gpgpu_n_tot_w_icount = 14714625
gpgpu_n_stall_shd_mem = 5963229
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7308382
gpgpu_n_mem_write_global = 902512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23444600
gpgpu_n_store_insn = 5390101
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10174976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5310342
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 652887
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1393300	W0_Idle:1462063	W0_Scoreboard:120971860	W1:3493423	W2:1622573	W3:1044899	W4:772105	W5:629876	W6:534577	W7:474438	W8:417783	W9:372933	W10:347118	W11:324110	W12:307887	W13:289042	W14:277359	W15:267013	W16:256338	W17:238027	W18:223187	W19:209415	W20:193037	W21:179640	W22:163241	W23:153028	W24:135541	W25:121775	W26:100352	W27:86785	W28:60087	W29:46195	W30:32277	W31:20571	W32:1319993
single_issue_nums: WS0:3659653	WS1:3682874	WS2:3667413	WS3:3704685	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 58467056 {8:7308382,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36100480 {40:902512,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 292335280 {40:7308382,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7220096 {8:902512,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1196 
max_icnt2sh_latency = 144 
averagemflatency = 356 
avg_icnt2mem_latency = 128 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:1104359 	21552 	30798 	61239 	147890 	69955 	52480 	41899 	15893 	1129 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3290777 	3542255 	1370154 	7708 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4649351 	967624 	906442 	1582284 	105193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5196038 	1940589 	820837 	214692 	36003 	2704 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	2040 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        65        65        47        48        54        56        41        56        40        55        39        48        36        52 
dram[1]:        64        64        65        64        61        63        53        52        56        41        52        52        47        64        43        64 
dram[2]:        64        64        65        69        64        64        38        43        51        45        36        44        44        40        39        56 
dram[3]:        64        64        65        65        54        45        44        50        54        52        48        56        44        48        40        56 
dram[4]:        64        64        65        65        49        45        48        46        50        54        48        48        35        60        44        44 
dram[5]:        64        64        65        69        43        57        48        46        50        52        48        48        40        56        48        62 
dram[6]:        64        64        65        65        57        62        57        36        51        50        58        52        51        41        39        48 
dram[7]:        64        64        64        64        64        45        61        63        60        64        37        51        40        52        42        52 
dram[8]:        64        64        64        64        48        46        60        52        57        53        60        47        44        56        50        52 
dram[9]:        64        64        64        64        40        59        55        64        54        64        36        56        36        60        52        52 
dram[10]:        64        64        64        61        47        40        64        52        57        64        47        44        55        56        53        44 
dram[11]:        64        64        65        64        40        46        49        57        52        64        44        59        52        46        46        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      5925      6923      7105      6671      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      5877      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      5909      5909      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5686      5747 
dram[5]:      5785      5877      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      5916      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      5941      5716 
average row accesses per activate:
dram[0]:  2.065852  2.013578  1.893144  1.966791  1.958805  1.902164  1.870805  1.887233  1.787008  1.823712  1.810638  1.768036  1.874971  1.835136  1.843168  1.831918 
dram[1]:  2.030532  1.977318  2.013486  1.990320  1.924750  1.931772  1.855875  1.888076  1.900665  1.836872  1.787854  1.833406  1.847543  1.871611  1.865766  1.881891 
dram[2]:  2.002838  1.999745  1.962069  1.974545  1.931876  1.935580  1.804587  1.851421  1.848087  1.794737  1.780908  1.830103  1.849284  1.844082  1.867772  1.839876 
dram[3]:  2.035106  2.012145  1.903316  2.043846  2.076880  1.927013  1.868618  1.865353  1.865513  1.919406  1.821353  1.855485  1.827451  1.868355  1.858669  1.904841 
dram[4]:  1.995306  2.029427  2.006405  1.982434  1.950000  1.970438  1.817871  1.826146  1.829339  1.857376  1.780437  1.768315  1.842848  1.871795  1.851526  1.894847 
dram[5]:  2.003838  2.023043  1.936666  1.907997  1.977528  1.925514  1.869771  1.833410  1.881788  1.852448  1.773729  1.794436  1.883662  1.847420  1.837453  1.843018 
dram[6]:  2.025091  2.026601  1.956532  1.925855  1.973597  2.007717  1.857999  1.863304  1.833596  1.836505  1.790799  1.863546  1.791846  1.796878  1.858914  1.808642 
dram[7]:  2.026343  2.035385  2.000517  1.986757  1.966076  1.960081  1.847161  1.906960  1.828494  1.850215  1.813734  1.810652  1.886006  1.895723  1.866563  1.919246 
dram[8]:  2.013015  2.011291  1.898448  1.958436  1.946184  2.004533  1.884745  1.880473  1.838746  1.871278  1.832148  1.861382  1.845913  1.879944  1.884719  1.916258 
dram[9]:  2.118073  2.032023  1.971778  1.945959  1.952610  1.940758  1.837673  1.888455  1.832138  1.867464  1.798175  1.888336  1.852288  1.866712  1.893435  1.884968 
dram[10]:  2.024967  2.026085  1.957608  2.002027  1.976550  1.996075  1.923839  1.857075  1.897062  1.811861  1.802081  1.794099  1.855089  1.868090  1.844101  1.824600 
dram[11]:  2.055171  2.064054  1.993726  1.942537  1.888862  1.986774  1.856701  1.866525  1.835457  1.881368  1.817553  1.779612  1.864287  1.874603  1.823807  1.830246 
average row locality = 1547207/817121 = 1.893486
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7535      7762      7772      7698      7373      7680      7576      7620      7865      8022      8289      8427      7785      8096      7984      8185 
dram[1]:      7537      7688      7678      7783      7287      7351      7717      7764      7775      7997      8493      8206      7859      7852      8053      8167 
dram[2]:      7518      7600      7734      7676      7365      7518      7799      7725      7796      7961      8563      8275      7914      7928      8103      8065 
dram[3]:      7522      7540      7975      7506      7137      7451      7751      7722      7864      7661      8341      8252      8165      7966      8123      7834 
dram[4]:      7405      7546      7597      7665      7524      7494      7747      7774      7944      7762      8407      8395      8008      8099      8204      7894 
dram[5]:      7583      7481      7745      7853      7332      7545      7683      7794      7816      7951      8393      8227      7906      8084      8021      8269 
dram[6]:      7501      7599      7732      7768      7462      7310      7836      7681      7929      7784      8379      8176      8085      7952      8015      8269 
dram[7]:      7520      7690      7501      7715      7412      7523      7677      7583      7839      7940      8230      8413      7917      7976      8201      8016 
dram[8]:      7334      7590      7845      7682      7285      7285      7603      7720      7872      7757      8280      8183      8020      7904      8156      7982 
dram[9]:      7360      7559      7658      7686      7469      7400      7608      7508      7952      7894      8446      8130      7956      7969      8188      7994 
dram[10]:      7459      7365      7753      7666      7352      7395      7730      7633      7850      7934      8437      8472      7906      8093      8132      8089 
dram[11]:      7463      7390      7712      7747      7517      7428      7587      7674      7986      7867      8185      8400      7979      8045      8287      8168 
total dram reads = 1502981
bank skew: 8563/7137 = 1.20
chip skew: 125683/124498 = 1.01
number of total write accesses:
dram[0]:       887       889       856       859       857       836       821       824       813       810       817       810       801       797       819       810 
dram[1]:       869       872       852       857       853       849       827       848       807       816       797       799       811       810       814       834 
dram[2]:       889       868       850       869       838       845       816       824       798       801       800       815       797       806       818       820 
dram[3]:       873       870       858       856       863       851       820       828       809       805       805       798       800       805       824       822 
dram[4]:       896       888       841       864       878       850       827       833       822       806       791       797       808       811       808       817 
dram[5]:       895       879       852       850       849       857       815       824       797       803       811       800       815       800       819       826 
dram[6]:       896       900       861       849       849       845       805       815       819       819       823       809       797       800       832       823 
dram[7]:       877       894       854       869       857       860       823       818       804       815       812       804       796       811       830       816 
dram[8]:       871       890       844       852       850       844       843       813       804       802       798       810       800       806       830       834 
dram[9]:       880       874       860       858       849       847       808       830       805       797       799       809       798       810       818       825 
dram[10]:       902       900       847       853       854       855       820       839       809       812       804       811       805       804       829       828 
dram[11]:       894       892       858       831       844       852       820       823       797       813       811       818       808       807       815       829 
total dram writes = 159715
bank skew: 902/791 = 1.14
chip skew: 13372/13254 = 1.01
average mf latency per bank:
dram[0]:       2207      1996      1998      1978      1695      1694      1649      1621      1459      1395      1368      1308      1419      1262      1561      1539
dram[1]:       2140      1998      2043      1963      1744      1693      1615      1654      1411      1471      1252      1346      1291      1329      1497      1456
dram[2]:       2009      2085      2052      2059      1758      1837      1569      1534      1441      1470      1317      1367      1319      1334      1473      1574
dram[3]:       2194      2174      1964      2100      1897      1834      1552      1600      1474      1526      1311      1345      1290      1328      1500      1579
dram[4]:       2181      2206      2068      1955      1781      1782      1562      1591      1544      1532      1350      1231      1323      1301      1596      1528
dram[5]:       2102      2218      2002      1879      1731      1770      1559      1544      1467      1485      1208      1277      1335      1275      1489      1454
dram[6]:       2180      2003      2038      1935      1886      1892      1655      1658      1468      1459      1391      1389      1369      1328     24894      1368
dram[7]:       2050      1945      2136      2012      1776      1715      1649      1690      1397      1461      1352      1325      1371      1397      1499      1643
dram[8]:       2153      2172      2109      2006      1878      1787      1635      1595      1491      1534      1378      1333      1321      1300      1613      1543
dram[9]:       2253      2096      1942      1944      1677      1775      1617      1561      1401      1452      1274      1346      1295      1312      1554      1596
dram[10]:       2103      2154      1998      2014      1836      1781      1573      1542      1536      1415      1345      1272      1359      1309      1475      1546
dram[11]:       2039      2077      2030      1965      1742      1818      1614      1617      1443      1421      1295      1306      1244      1344      1537      1606
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1190      1498      1267      1514      1321      1347      1060      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3047427 n_nop=2775653 n_act=68877 n_pre=68861 n_ref_event=0 n_req=129353 n_rd=125669 n_rd_L2_A=0 n_write=0 n_wr_bk=13306 bw_util=0.1824
n_activity=2656560 dram_eff=0.2093
bk0: 7535a 2777544i bk1: 7762a 2766684i bk2: 7772a 2756852i bk3: 7698a 2765612i bk4: 7373a 2777246i bk5: 7680a 2762358i bk6: 7576a 2758661i bk7: 7620a 2758383i bk8: 7865a 2744651i bk9: 8022a 2746323i bk10: 8289a 2726798i bk11: 8427a 2714208i bk12: 7785a 2752969i bk13: 8096a 2739047i bk14: 7984a 2736620i bk15: 8185a 2729305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467542
Row_Buffer_Locality_read = 0.471413
Row_Buffer_Locality_write = 0.335505
Bank_Level_Parallism = 2.272567
Bank_Level_Parallism_Col = 1.651253
Bank_Level_Parallism_Ready = 1.221179
write_to_read_ratio_blp_rw_average = 0.076367
GrpLevelPara = 1.421882 

BW Util details:
bwutil = 0.182416 
total_CMD = 3047427 
util_bw = 555900 
Wasted_Col = 1089161 
Wasted_Row = 540665 
Idle = 861701 

BW Util Bottlenecks: 
RCDc_limit = 1269524 
RCDWRc_limit = 22782 
WTRc_limit = 104108 
RTWc_limit = 77229 
CCDLc_limit = 87669 
rwq = 0 
CCDLc_limit_alone = 76319 
WTRc_limit_alone = 98202 
RTWc_limit_alone = 71785 

Commands details: 
total_CMD = 3047427 
n_nop = 2775653 
Read = 125669 
Write = 0 
L2_Alloc = 0 
L2_WB = 13306 
n_act = 68877 
n_pre = 68861 
n_ref = 0 
n_req = 129353 
total_req = 138975 

Dual Bus Interface Util: 
issued_total_row = 137738 
issued_total_col = 138975 
Row_Bus_Util =  0.045198 
CoL_Bus_Util = 0.045604 
Either_Row_CoL_Bus_Util = 0.089181 
Issued_on_Two_Bus_Simul_Util = 0.001621 
issued_two_Eff = 0.018173 
queue_avg = 1.795644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3047427 n_nop=2777939 n_act=67903 n_pre=67887 n_ref_event=0 n_req=128897 n_rd=125207 n_rd_L2_A=0 n_write=0 n_wr_bk=13315 bw_util=0.1818
n_activity=2641695 dram_eff=0.2097
bk0: 7537a 2774005i bk1: 7688a 2767451i bk2: 7678a 2771177i bk3: 7783a 2765046i bk4: 7287a 2776694i bk5: 7351a 2771770i bk6: 7717a 2752710i bk7: 7764a 2757601i bk8: 7775a 2759937i bk9: 7997a 2742521i bk10: 8493a 2719632i bk11: 8206a 2732449i bk12: 7859a 2750199i bk13: 7852a 2751082i bk14: 8053a 2740509i bk15: 8167a 2739388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473215
Row_Buffer_Locality_read = 0.477114
Row_Buffer_Locality_write = 0.340921
Bank_Level_Parallism = 2.272756
Bank_Level_Parallism_Col = 1.653242
Bank_Level_Parallism_Ready = 1.228112
write_to_read_ratio_blp_rw_average = 0.076429
GrpLevelPara = 1.420725 

BW Util details:
bwutil = 0.181822 
total_CMD = 3047427 
util_bw = 554088 
Wasted_Col = 1074829 
Wasted_Row = 532005 
Idle = 886505 

BW Util Bottlenecks: 
RCDc_limit = 1248705 
RCDWRc_limit = 22153 
WTRc_limit = 98097 
RTWc_limit = 76030 
CCDLc_limit = 87302 
rwq = 0 
CCDLc_limit_alone = 76129 
WTRc_limit_alone = 92219 
RTWc_limit_alone = 70735 

Commands details: 
total_CMD = 3047427 
n_nop = 2777939 
Read = 125207 
Write = 0 
L2_Alloc = 0 
L2_WB = 13315 
n_act = 67903 
n_pre = 67887 
n_ref = 0 
n_req = 128897 
total_req = 138522 

Dual Bus Interface Util: 
issued_total_row = 135790 
issued_total_col = 138522 
Row_Bus_Util =  0.044559 
CoL_Bus_Util = 0.045455 
Either_Row_CoL_Bus_Util = 0.088431 
Issued_on_Two_Bus_Simul_Util = 0.001583 
issued_two_Eff = 0.017901 
queue_avg = 1.785743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78574
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3047427 n_nop=2776038 n_act=68811 n_pre=68795 n_ref_event=0 n_req=129212 n_rd=125540 n_rd_L2_A=0 n_write=0 n_wr_bk=13254 bw_util=0.1822
n_activity=2648694 dram_eff=0.2096
bk0: 7518a 2775008i bk1: 7600a 2775423i bk2: 7734a 2764161i bk3: 7676a 2763683i bk4: 7365a 2775228i bk5: 7518a 2769914i bk6: 7799a 2750165i bk7: 7725a 2757871i bk8: 7796a 2750232i bk9: 7961a 2741963i bk10: 8563a 2713834i bk11: 8275a 2728704i bk12: 7914a 2747610i bk13: 7928a 2743820i bk14: 8103a 2738202i bk15: 8065a 2737378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.467464
Row_Buffer_Locality_read = 0.471125
Row_Buffer_Locality_write = 0.342320
Bank_Level_Parallism = 2.274972
Bank_Level_Parallism_Col = 1.637103
Bank_Level_Parallism_Ready = 1.211643
write_to_read_ratio_blp_rw_average = 0.075664
GrpLevelPara = 1.419533 

BW Util details:
bwutil = 0.182179 
total_CMD = 3047427 
util_bw = 555176 
Wasted_Col = 1086102 
Wasted_Row = 533967 
Idle = 872182 

BW Util Bottlenecks: 
RCDc_limit = 1267148 
RCDWRc_limit = 22364 
WTRc_limit = 106305 
RTWc_limit = 78516 
CCDLc_limit = 88376 
rwq = 0 
CCDLc_limit_alone = 76716 
WTRc_limit_alone = 100319 
RTWc_limit_alone = 72842 

Commands details: 
total_CMD = 3047427 
n_nop = 2776038 
Read = 125540 
Write = 0 
L2_Alloc = 0 
L2_WB = 13254 
n_act = 68811 
n_pre = 68795 
n_ref = 0 
n_req = 129212 
total_req = 138794 

Dual Bus Interface Util: 
issued_total_row = 137606 
issued_total_col = 138794 
Row_Bus_Util =  0.045155 
CoL_Bus_Util = 0.045545 
Either_Row_CoL_Bus_Util = 0.089055 
Issued_on_Two_Bus_Simul_Util = 0.001644 
issued_two_Eff = 0.018464 
queue_avg = 1.696223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69622
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3047427 n_nop=2779489 n_act=67269 n_pre=67253 n_ref_event=0 n_req=128494 n_rd=124810 n_rd_L2_A=0 n_write=0 n_wr_bk=13287 bw_util=0.1813
n_activity=2640694 dram_eff=0.2092
bk0: 7522a 2774752i bk1: 7540a 2775023i bk2: 7975a 2751279i bk3: 7506a 2778547i bk4: 7137a 2793970i bk5: 7451a 2773555i bk6: 7751a 2754673i bk7: 7722a 2760806i bk8: 7864a 2755435i bk9: 7661a 2766133i bk10: 8341a 2726210i bk11: 8252a 2733250i bk12: 8165a 2730163i bk13: 7966a 2746199i bk14: 8123a 2734519i bk15: 7834a 2752005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476481
Row_Buffer_Locality_read = 0.480210
Row_Buffer_Locality_write = 0.350163
Bank_Level_Parallism = 2.258802
Bank_Level_Parallism_Col = 1.662309
Bank_Level_Parallism_Ready = 1.242910
write_to_read_ratio_blp_rw_average = 0.077491
GrpLevelPara = 1.420445 

BW Util details:
bwutil = 0.181264 
total_CMD = 3047427 
util_bw = 552388 
Wasted_Col = 1069143 
Wasted_Row = 537021 
Idle = 888875 

BW Util Bottlenecks: 
RCDc_limit = 1239306 
RCDWRc_limit = 21701 
WTRc_limit = 97678 
RTWc_limit = 78750 
CCDLc_limit = 86422 
rwq = 0 
CCDLc_limit_alone = 75012 
WTRc_limit_alone = 91981 
RTWc_limit_alone = 73037 

Commands details: 
total_CMD = 3047427 
n_nop = 2779489 
Read = 124810 
Write = 0 
L2_Alloc = 0 
L2_WB = 13287 
n_act = 67269 
n_pre = 67253 
n_ref = 0 
n_req = 128494 
total_req = 138097 

Dual Bus Interface Util: 
issued_total_row = 134522 
issued_total_col = 138097 
Row_Bus_Util =  0.044143 
CoL_Bus_Util = 0.045316 
Either_Row_CoL_Bus_Util = 0.087923 
Issued_on_Two_Bus_Simul_Util = 0.001536 
issued_two_Eff = 0.017470 
queue_avg = 1.845922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84592
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3047427 n_nop=2776368 n_act=68476 n_pre=68460 n_ref_event=0 n_req=129155 n_rd=125465 n_rd_L2_A=0 n_write=0 n_wr_bk=13337 bw_util=0.1822
n_activity=2644865 dram_eff=0.2099
bk0: 7405a 2776375i bk1: 7546a 2774403i bk2: 7597a 2771414i bk3: 7665a 2765120i bk4: 7524a 2767903i bk5: 7494a 2773045i bk6: 7747a 2748062i bk7: 7774a 2747262i bk8: 7944a 2743943i bk9: 7762a 2755956i bk10: 8407a 2721971i bk11: 8395a 2718275i bk12: 8008a 2742288i bk13: 8099a 2738402i bk14: 8204a 2732113i bk15: 7894a 2748316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469831
Row_Buffer_Locality_read = 0.473487
Row_Buffer_Locality_write = 0.345528
Bank_Level_Parallism = 2.284125
Bank_Level_Parallism_Col = 1.658546
Bank_Level_Parallism_Ready = 1.243103
write_to_read_ratio_blp_rw_average = 0.073964
GrpLevelPara = 1.424286 

BW Util details:
bwutil = 0.182189 
total_CMD = 3047427 
util_bw = 555208 
Wasted_Col = 1080078 
Wasted_Row = 535544 
Idle = 876597 

BW Util Bottlenecks: 
RCDc_limit = 1261031 
RCDWRc_limit = 21929 
WTRc_limit = 104005 
RTWc_limit = 75732 
CCDLc_limit = 86242 
rwq = 0 
CCDLc_limit_alone = 74960 
WTRc_limit_alone = 97762 
RTWc_limit_alone = 70693 

Commands details: 
total_CMD = 3047427 
n_nop = 2776368 
Read = 125465 
Write = 0 
L2_Alloc = 0 
L2_WB = 13337 
n_act = 68476 
n_pre = 68460 
n_ref = 0 
n_req = 129155 
total_req = 138802 

Dual Bus Interface Util: 
issued_total_row = 136936 
issued_total_col = 138802 
Row_Bus_Util =  0.044935 
CoL_Bus_Util = 0.045547 
Either_Row_CoL_Bus_Util = 0.088947 
Issued_on_Two_Bus_Simul_Util = 0.001535 
issued_two_Eff = 0.017262 
queue_avg = 1.780670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78067
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3047427 n_nop=2775678 n_act=68728 n_pre=68712 n_ref_event=0 n_req=129372 n_rd=125683 n_rd_L2_A=0 n_write=0 n_wr_bk=13292 bw_util=0.1824
n_activity=2652035 dram_eff=0.2096
bk0: 7583a 2775966i bk1: 7481a 2783113i bk2: 7745a 2762615i bk3: 7853a 2755400i bk4: 7332a 2783780i bk5: 7545a 2771247i bk6: 7683a 2762540i bk7: 7794a 2754631i bk8: 7816a 2761143i bk9: 7951a 2747011i bk10: 8393a 2724701i bk11: 8227a 2731015i bk12: 7906a 2752374i bk13: 8084a 2740079i bk14: 8021a 2737779i bk15: 8269a 2729244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468772
Row_Buffer_Locality_read = 0.473159
Row_Buffer_Locality_write = 0.319328
Bank_Level_Parallism = 2.251404
Bank_Level_Parallism_Col = 1.626821
Bank_Level_Parallism_Ready = 1.204553
write_to_read_ratio_blp_rw_average = 0.076593
GrpLevelPara = 1.414240 

BW Util details:
bwutil = 0.182416 
total_CMD = 3047427 
util_bw = 555900 
Wasted_Col = 1087627 
Wasted_Row = 536532 
Idle = 867368 

BW Util Bottlenecks: 
RCDc_limit = 1265717 
RCDWRc_limit = 23476 
WTRc_limit = 104225 
RTWc_limit = 75659 
CCDLc_limit = 87317 
rwq = 0 
CCDLc_limit_alone = 76244 
WTRc_limit_alone = 98211 
RTWc_limit_alone = 70600 

Commands details: 
total_CMD = 3047427 
n_nop = 2775678 
Read = 125683 
Write = 0 
L2_Alloc = 0 
L2_WB = 13292 
n_act = 68728 
n_pre = 68712 
n_ref = 0 
n_req = 129372 
total_req = 138975 

Dual Bus Interface Util: 
issued_total_row = 137440 
issued_total_col = 138975 
Row_Bus_Util =  0.045100 
CoL_Bus_Util = 0.045604 
Either_Row_CoL_Bus_Util = 0.089173 
Issued_on_Two_Bus_Simul_Util = 0.001531 
issued_two_Eff = 0.017170 
queue_avg = 1.657380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65738
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3047427 n_nop=2775962 n_act=68604 n_pre=68588 n_ref_event=0 n_req=129163 n_rd=125478 n_rd_L2_A=0 n_write=0 n_wr_bk=13342 bw_util=0.1822
n_activity=2664181 dram_eff=0.2084
bk0: 7501a 2779417i bk1: 7599a 2779068i bk2: 7732a 2766407i bk3: 7768a 2758707i bk4: 7462a 2778524i bk5: 7310a 2782888i bk6: 7836a 2752477i bk7: 7681a 2756571i bk8: 7929a 2748678i bk9: 7784a 2750960i bk10: 8379a 2720117i bk11: 8176a 2739732i bk12: 8085a 2733950i bk13: 7952a 2736129i bk14: 8015a 2741259i bk15: 8269a 2728714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468865
Row_Buffer_Locality_read = 0.472633
Row_Buffer_Locality_write = 0.340570
Bank_Level_Parallism = 2.257088
Bank_Level_Parallism_Col = 1.639994
Bank_Level_Parallism_Ready = 1.222129
write_to_read_ratio_blp_rw_average = 0.077745
GrpLevelPara = 1.410695 

BW Util details:
bwutil = 0.182213 
total_CMD = 3047427 
util_bw = 555280 
Wasted_Col = 1092041 
Wasted_Row = 539912 
Idle = 860194 

BW Util Bottlenecks: 
RCDc_limit = 1266738 
RCDWRc_limit = 22596 
WTRc_limit = 109233 
RTWc_limit = 80730 
CCDLc_limit = 83974 
rwq = 0 
CCDLc_limit_alone = 71429 
WTRc_limit_alone = 102281 
RTWc_limit_alone = 75137 

Commands details: 
total_CMD = 3047427 
n_nop = 2775962 
Read = 125478 
Write = 0 
L2_Alloc = 0 
L2_WB = 13342 
n_act = 68604 
n_pre = 68588 
n_ref = 0 
n_req = 129163 
total_req = 138820 

Dual Bus Interface Util: 
issued_total_row = 137192 
issued_total_col = 138820 
Row_Bus_Util =  0.045019 
CoL_Bus_Util = 0.045553 
Either_Row_CoL_Bus_Util = 0.089080 
Issued_on_Two_Bus_Simul_Util = 0.001492 
issued_two_Eff = 0.016750 
queue_avg = 1.749134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74913
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3047427 n_nop=2778574 n_act=67533 n_pre=67517 n_ref_event=0 n_req=128848 n_rd=125153 n_rd_L2_A=0 n_write=0 n_wr_bk=13340 bw_util=0.1818
n_activity=2632337 dram_eff=0.2104
bk0: 7520a 2772491i bk1: 7690a 2773647i bk2: 7501a 2771786i bk3: 7715a 2761674i bk4: 7412a 2775379i bk5: 7523a 2770628i bk6: 7677a 2751141i bk7: 7583a 2766022i bk8: 7839a 2748838i bk9: 7940a 2744735i bk10: 8230a 2730766i bk11: 8413a 2721605i bk12: 7917a 2747949i bk13: 7976a 2748310i bk14: 8201a 2729317i bk15: 8016a 2743112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475871
Row_Buffer_Locality_read = 0.479669
Row_Buffer_Locality_write = 0.347226
Bank_Level_Parallism = 2.288648
Bank_Level_Parallism_Col = 1.671693
Bank_Level_Parallism_Ready = 1.238218
write_to_read_ratio_blp_rw_average = 0.078628
GrpLevelPara = 1.426241 

BW Util details:
bwutil = 0.181784 
total_CMD = 3047427 
util_bw = 553972 
Wasted_Col = 1066531 
Wasted_Row = 532550 
Idle = 894374 

BW Util Bottlenecks: 
RCDc_limit = 1238057 
RCDWRc_limit = 22214 
WTRc_limit = 98953 
RTWc_limit = 80577 
CCDLc_limit = 87611 
rwq = 0 
CCDLc_limit_alone = 75929 
WTRc_limit_alone = 93043 
RTWc_limit_alone = 74805 

Commands details: 
total_CMD = 3047427 
n_nop = 2778574 
Read = 125153 
Write = 0 
L2_Alloc = 0 
L2_WB = 13340 
n_act = 67533 
n_pre = 67517 
n_ref = 0 
n_req = 128848 
total_req = 138493 

Dual Bus Interface Util: 
issued_total_row = 135050 
issued_total_col = 138493 
Row_Bus_Util =  0.044316 
CoL_Bus_Util = 0.045446 
Either_Row_CoL_Bus_Util = 0.088223 
Issued_on_Two_Bus_Simul_Util = 0.001539 
issued_two_Eff = 0.017444 
queue_avg = 1.892241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89224
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3047427 n_nop=2779978 n_act=67306 n_pre=67290 n_ref_event=0 n_req=128183 n_rd=124498 n_rd_L2_A=0 n_write=0 n_wr_bk=13291 bw_util=0.1809
n_activity=2629882 dram_eff=0.2096
bk0: 7334a 2779944i bk1: 7590a 2774212i bk2: 7845a 2753723i bk3: 7682a 2765012i bk4: 7285a 2774733i bk5: 7285a 2786417i bk6: 7603a 2760174i bk7: 7720a 2755103i bk8: 7872a 2747524i bk9: 7757a 2751621i bk10: 8280a 2730693i bk11: 8183a 2737917i bk12: 8020a 2733936i bk13: 7904a 2748913i bk14: 8156a 2739837i bk15: 7982a 2745496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474938
Row_Buffer_Locality_read = 0.478843
Row_Buffer_Locality_write = 0.343012
Bank_Level_Parallism = 2.280144
Bank_Level_Parallism_Col = 1.663782
Bank_Level_Parallism_Ready = 1.235461
write_to_read_ratio_blp_rw_average = 0.078655
GrpLevelPara = 1.420330 

BW Util details:
bwutil = 0.180859 
total_CMD = 3047427 
util_bw = 551156 
Wasted_Col = 1065311 
Wasted_Row = 532829 
Idle = 898131 

BW Util Bottlenecks: 
RCDc_limit = 1238080 
RCDWRc_limit = 22287 
WTRc_limit = 95687 
RTWc_limit = 79686 
CCDLc_limit = 86264 
rwq = 0 
CCDLc_limit_alone = 74738 
WTRc_limit_alone = 89751 
RTWc_limit_alone = 74096 

Commands details: 
total_CMD = 3047427 
n_nop = 2779978 
Read = 124498 
Write = 0 
L2_Alloc = 0 
L2_WB = 13291 
n_act = 67306 
n_pre = 67290 
n_ref = 0 
n_req = 128183 
total_req = 137789 

Dual Bus Interface Util: 
issued_total_row = 134596 
issued_total_col = 137789 
Row_Bus_Util =  0.044167 
CoL_Bus_Util = 0.045215 
Either_Row_CoL_Bus_Util = 0.087762 
Issued_on_Two_Bus_Simul_Util = 0.001620 
issued_two_Eff = 0.018456 
queue_avg = 1.823714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82371
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3047427 n_nop=2779313 n_act=67416 n_pre=67400 n_ref_event=0 n_req=128468 n_rd=124777 n_rd_L2_A=0 n_write=0 n_wr_bk=13267 bw_util=0.1812
n_activity=2633369 dram_eff=0.2097
bk0: 7360a 2793336i bk1: 7559a 2775799i bk2: 7658a 2763812i bk3: 7686a 2762640i bk4: 7469a 2773057i bk5: 7400a 2776737i bk6: 7608a 2756984i bk7: 7508a 2770000i bk8: 7952a 2749334i bk9: 7894a 2753154i bk10: 8446a 2718125i bk11: 8130a 2743420i bk12: 7956a 2743754i bk13: 7969a 2743728i bk14: 8188a 2736131i bk15: 7994a 2743724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475247
Row_Buffer_Locality_read = 0.479239
Row_Buffer_Locality_write = 0.340287
Bank_Level_Parallism = 2.267537
Bank_Level_Parallism_Col = 1.654939
Bank_Level_Parallism_Ready = 1.224308
write_to_read_ratio_blp_rw_average = 0.077104
GrpLevelPara = 1.421139 

BW Util details:
bwutil = 0.181194 
total_CMD = 3047427 
util_bw = 552176 
Wasted_Col = 1067436 
Wasted_Row = 532023 
Idle = 895792 

BW Util Bottlenecks: 
RCDc_limit = 1239943 
RCDWRc_limit = 22348 
WTRc_limit = 102900 
RTWc_limit = 79187 
CCDLc_limit = 87656 
rwq = 0 
CCDLc_limit_alone = 75926 
WTRc_limit_alone = 96713 
RTWc_limit_alone = 73644 

Commands details: 
total_CMD = 3047427 
n_nop = 2779313 
Read = 124777 
Write = 0 
L2_Alloc = 0 
L2_WB = 13267 
n_act = 67416 
n_pre = 67400 
n_ref = 0 
n_req = 128468 
total_req = 138044 

Dual Bus Interface Util: 
issued_total_row = 134816 
issued_total_col = 138044 
Row_Bus_Util =  0.044239 
CoL_Bus_Util = 0.045299 
Either_Row_CoL_Bus_Util = 0.087980 
Issued_on_Two_Bus_Simul_Util = 0.001557 
issued_two_Eff = 0.017701 
queue_avg = 1.787862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78786
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3047427 n_nop=2777844 n_act=67957 n_pre=67941 n_ref_event=0 n_req=128950 n_rd=125266 n_rd_L2_A=0 n_write=0 n_wr_bk=13372 bw_util=0.182
n_activity=2631600 dram_eff=0.2107
bk0: 7459a 2777113i bk1: 7365a 2778359i bk2: 7753a 2759412i bk3: 7666a 2768295i bk4: 7352a 2779719i bk5: 7395a 2783198i bk6: 7730a 2765732i bk7: 7633a 2759131i bk8: 7850a 2756804i bk9: 7934a 2745423i bk10: 8437a 2723637i bk11: 8472a 2717735i bk12: 7906a 2742665i bk13: 8093a 2741258i bk14: 8132a 2736116i bk15: 8089a 2734143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473013
Row_Buffer_Locality_read = 0.476482
Row_Buffer_Locality_write = 0.355049
Bank_Level_Parallism = 2.280934
Bank_Level_Parallism_Col = 1.652218
Bank_Level_Parallism_Ready = 1.232296
write_to_read_ratio_blp_rw_average = 0.075698
GrpLevelPara = 1.426111 

BW Util details:
bwutil = 0.181974 
total_CMD = 3047427 
util_bw = 554552 
Wasted_Col = 1071604 
Wasted_Row = 528742 
Idle = 892529 

BW Util Bottlenecks: 
RCDc_limit = 1250439 
RCDWRc_limit = 21778 
WTRc_limit = 104945 
RTWc_limit = 76744 
CCDLc_limit = 86615 
rwq = 0 
CCDLc_limit_alone = 75510 
WTRc_limit_alone = 98778 
RTWc_limit_alone = 71806 

Commands details: 
total_CMD = 3047427 
n_nop = 2777844 
Read = 125266 
Write = 0 
L2_Alloc = 0 
L2_WB = 13372 
n_act = 67957 
n_pre = 67941 
n_ref = 0 
n_req = 128950 
total_req = 138638 

Dual Bus Interface Util: 
issued_total_row = 135898 
issued_total_col = 138638 
Row_Bus_Util =  0.044594 
CoL_Bus_Util = 0.045493 
Either_Row_CoL_Bus_Util = 0.088462 
Issued_on_Two_Bus_Simul_Util = 0.001625 
issued_two_Eff = 0.018373 
queue_avg = 1.765305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7653
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3047427 n_nop=2776850 n_act=68257 n_pre=68241 n_ref_event=0 n_req=129112 n_rd=125435 n_rd_L2_A=0 n_write=0 n_wr_bk=13312 bw_util=0.1821
n_activity=2652473 dram_eff=0.2092
bk0: 7463a 2778745i bk1: 7390a 2786800i bk2: 7712a 2768108i bk3: 7747a 2763526i bk4: 7517a 2767174i bk5: 7428a 2778714i bk6: 7587a 2762250i bk7: 7674a 2761034i bk8: 7986a 2747211i bk9: 7867a 2756628i bk10: 8185a 2737097i bk11: 8400a 2721377i bk12: 7979a 2743087i bk13: 8045a 2742406i bk14: 8287a 2726235i bk15: 8168a 2730405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471335
Row_Buffer_Locality_read = 0.475410
Row_Buffer_Locality_write = 0.332336
Bank_Level_Parallism = 2.253288
Bank_Level_Parallism_Col = 1.641056
Bank_Level_Parallism_Ready = 1.225152
write_to_read_ratio_blp_rw_average = 0.077032
GrpLevelPara = 1.414472 

BW Util details:
bwutil = 0.182117 
total_CMD = 3047427 
util_bw = 554988 
Wasted_Col = 1083699 
Wasted_Row = 540103 
Idle = 868637 

BW Util Bottlenecks: 
RCDc_limit = 1258621 
RCDWRc_limit = 22419 
WTRc_limit = 103045 
RTWc_limit = 77892 
CCDLc_limit = 88216 
rwq = 0 
CCDLc_limit_alone = 76350 
WTRc_limit_alone = 96632 
RTWc_limit_alone = 72439 

Commands details: 
total_CMD = 3047427 
n_nop = 2776850 
Read = 125435 
Write = 0 
L2_Alloc = 0 
L2_WB = 13312 
n_act = 68257 
n_pre = 68241 
n_ref = 0 
n_req = 129112 
total_req = 138747 

Dual Bus Interface Util: 
issued_total_row = 136498 
issued_total_col = 138747 
Row_Bus_Util =  0.044791 
CoL_Bus_Util = 0.045529 
Either_Row_CoL_Bus_Util = 0.088789 
Issued_on_Two_Bus_Simul_Util = 0.001532 
issued_two_Eff = 0.017252 
queue_avg = 1.788041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78804

========= L2 cache stats =========
L2_cache_bank[0]: Access = 316399, Miss = 66823, Miss_rate = 0.211, Pending_hits = 564, Reservation_fails = 87
L2_cache_bank[1]: Access = 305766, Miss = 68136, Miss_rate = 0.223, Pending_hits = 187, Reservation_fails = 518
L2_cache_bank[2]: Access = 307280, Miss = 67047, Miss_rate = 0.218, Pending_hits = 181, Reservation_fails = 122
L2_cache_bank[3]: Access = 308711, Miss = 67453, Miss_rate = 0.218, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 307799, Miss = 67434, Miss_rate = 0.219, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[5]: Access = 317128, Miss = 67395, Miss_rate = 0.213, Pending_hits = 196, Reservation_fails = 479
L2_cache_bank[6]: Access = 313808, Miss = 67514, Miss_rate = 0.215, Pending_hits = 188, Reservation_fails = 388
L2_cache_bank[7]: Access = 316599, Miss = 66577, Miss_rate = 0.210, Pending_hits = 205, Reservation_fails = 162
L2_cache_bank[8]: Access = 317232, Miss = 67483, Miss_rate = 0.213, Pending_hits = 571, Reservation_fails = 627
L2_cache_bank[9]: Access = 309868, Miss = 67277, Miss_rate = 0.217, Pending_hits = 203, Reservation_fails = 623
L2_cache_bank[10]: Access = 305731, Miss = 67141, Miss_rate = 0.220, Pending_hits = 172, Reservation_fails = 565
L2_cache_bank[11]: Access = 305857, Miss = 67852, Miss_rate = 0.222, Pending_hits = 172, Reservation_fails = 67
L2_cache_bank[12]: Access = 1044546, Miss = 67601, Miss_rate = 0.065, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 310303, Miss = 67205, Miss_rate = 0.217, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[14]: Access = 312813, Miss = 66949, Miss_rate = 0.214, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[15]: Access = 313133, Miss = 67508, Miss_rate = 0.216, Pending_hits = 214, Reservation_fails = 823
L2_cache_bank[16]: Access = 320507, Miss = 67045, Miss_rate = 0.209, Pending_hits = 571, Reservation_fails = 95
L2_cache_bank[17]: Access = 314022, Miss = 66751, Miss_rate = 0.213, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[18]: Access = 308264, Miss = 67273, Miss_rate = 0.218, Pending_hits = 195, Reservation_fails = 613
L2_cache_bank[19]: Access = 309501, Miss = 66780, Miss_rate = 0.216, Pending_hits = 165, Reservation_fails = 38
L2_cache_bank[20]: Access = 312489, Miss = 67267, Miss_rate = 0.215, Pending_hits = 177, Reservation_fails = 283
L2_cache_bank[21]: Access = 311247, Miss = 67300, Miss_rate = 0.216, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[22]: Access = 308966, Miss = 67362, Miss_rate = 0.218, Pending_hits = 152, Reservation_fails = 122
L2_cache_bank[23]: Access = 312925, Miss = 67364, Miss_rate = 0.215, Pending_hits = 190, Reservation_fails = 0
L2_total_cache_accesses = 8210894
L2_total_cache_misses = 1614537
L2_total_cache_miss_rate = 0.1966
L2_total_cache_pending_hits = 5448
L2_total_cache_reservation_fails = 5612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5799953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 440544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1062437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5448
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 790956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28028
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 83528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7308382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 902512
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5612
L2_cache_data_port_util = 0.231
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=8210894
icnt_total_pkts_simt_to_mem=8210894
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8210894
Req_Network_cycles = 1188331
Req_Network_injected_packets_per_cycle =       6.9096 
Req_Network_conflicts_per_cycle =       8.6821
Req_Network_conflicts_per_cycle_util =       8.9820
Req_Bank_Level_Parallism =       7.1482
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      18.6333
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2924

Reply_Network_injected_packets_num = 8210894
Reply_Network_cycles = 1188331
Reply_Network_injected_packets_per_cycle =        6.9096
Reply_Network_conflicts_per_cycle =        4.3783
Reply_Network_conflicts_per_cycle_util =       4.5290
Reply_Bank_Level_Parallism =       7.1474
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6880
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2303
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 55 sec (1975 sec)
gpgpu_simulation_rate = 65835 (inst/sec)
gpgpu_simulation_rate = 601 (cycle/sec)
gpgpu_silicon_slowdown = 2271214x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d758..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d754..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d750..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d74c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401d60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color2PiS_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color2PiS_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6color2PiS_S_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z6color2PiS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 20327
gpu_sim_insn = 6327554
gpu_ipc =     311.2881
gpu_tot_sim_cycle = 1208658
gpu_tot_sim_insn = 136352043
gpu_tot_ipc =     112.8128
gpu_tot_issued_cta = 7014
gpu_occupancy = 84.9671% 
gpu_tot_occupancy = 68.8130% 
max_total_param_size = 0
gpu_stall_dramfull = 5634
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.3668
partiton_level_parallism_total  =       6.9005
partiton_level_parallism_util =       8.8648
partiton_level_parallism_util_total  =       7.1698
L2_BW  =     278.0998 GB/Sec
L2_BW_total  =     301.4126 GB/Sec
gpu_total_sim_rate=68006

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 559989, Miss = 240042, Miss_rate = 0.429, Pending_hits = 6372, Reservation_fails = 158696
	L1D_cache_core[1]: Access = 583179, Miss = 243143, Miss_rate = 0.417, Pending_hits = 6416, Reservation_fails = 151155
	L1D_cache_core[2]: Access = 604197, Miss = 252911, Miss_rate = 0.419, Pending_hits = 6547, Reservation_fails = 159226
	L1D_cache_core[3]: Access = 604024, Miss = 251113, Miss_rate = 0.416, Pending_hits = 6569, Reservation_fails = 190699
	L1D_cache_core[4]: Access = 600233, Miss = 259340, Miss_rate = 0.432, Pending_hits = 6917, Reservation_fails = 192088
	L1D_cache_core[5]: Access = 578980, Miss = 253089, Miss_rate = 0.437, Pending_hits = 6918, Reservation_fails = 161075
	L1D_cache_core[6]: Access = 583661, Miss = 242550, Miss_rate = 0.416, Pending_hits = 6391, Reservation_fails = 165357
	L1D_cache_core[7]: Access = 582316, Miss = 246566, Miss_rate = 0.423, Pending_hits = 6846, Reservation_fails = 155386
	L1D_cache_core[8]: Access = 594522, Miss = 259012, Miss_rate = 0.436, Pending_hits = 6641, Reservation_fails = 173468
	L1D_cache_core[9]: Access = 594720, Miss = 263695, Miss_rate = 0.443, Pending_hits = 6591, Reservation_fails = 185303
	L1D_cache_core[10]: Access = 572800, Miss = 240288, Miss_rate = 0.419, Pending_hits = 6476, Reservation_fails = 153841
	L1D_cache_core[11]: Access = 600997, Miss = 250156, Miss_rate = 0.416, Pending_hits = 6448, Reservation_fails = 179540
	L1D_cache_core[12]: Access = 561689, Miss = 241530, Miss_rate = 0.430, Pending_hits = 6706, Reservation_fails = 152856
	L1D_cache_core[13]: Access = 580344, Miss = 250279, Miss_rate = 0.431, Pending_hits = 6660, Reservation_fails = 170030
	L1D_cache_core[14]: Access = 599605, Miss = 263320, Miss_rate = 0.439, Pending_hits = 6895, Reservation_fails = 172816
	L1D_cache_core[15]: Access = 599896, Miss = 256330, Miss_rate = 0.427, Pending_hits = 6573, Reservation_fails = 154247
	L1D_cache_core[16]: Access = 590457, Miss = 245476, Miss_rate = 0.416, Pending_hits = 6394, Reservation_fails = 185504
	L1D_cache_core[17]: Access = 583489, Miss = 253194, Miss_rate = 0.434, Pending_hits = 6552, Reservation_fails = 208061
	L1D_cache_core[18]: Access = 564469, Miss = 245543, Miss_rate = 0.435, Pending_hits = 6686, Reservation_fails = 173664
	L1D_cache_core[19]: Access = 582016, Miss = 262571, Miss_rate = 0.451, Pending_hits = 6775, Reservation_fails = 177394
	L1D_cache_core[20]: Access = 584677, Miss = 254684, Miss_rate = 0.436, Pending_hits = 6616, Reservation_fails = 166722
	L1D_cache_core[21]: Access = 570119, Miss = 245874, Miss_rate = 0.431, Pending_hits = 6500, Reservation_fails = 197546
	L1D_cache_core[22]: Access = 593813, Miss = 261608, Miss_rate = 0.441, Pending_hits = 6759, Reservation_fails = 223383
	L1D_cache_core[23]: Access = 573202, Miss = 248061, Miss_rate = 0.433, Pending_hits = 6776, Reservation_fails = 194899
	L1D_cache_core[24]: Access = 578008, Miss = 241587, Miss_rate = 0.418, Pending_hits = 6359, Reservation_fails = 164203
	L1D_cache_core[25]: Access = 582999, Miss = 253924, Miss_rate = 0.436, Pending_hits = 6643, Reservation_fails = 178719
	L1D_cache_core[26]: Access = 568900, Miss = 242907, Miss_rate = 0.427, Pending_hits = 6631, Reservation_fails = 170448
	L1D_cache_core[27]: Access = 584641, Miss = 255326, Miss_rate = 0.437, Pending_hits = 6649, Reservation_fails = 175517
	L1D_cache_core[28]: Access = 578438, Miss = 260924, Miss_rate = 0.451, Pending_hits = 6878, Reservation_fails = 185743
	L1D_cache_core[29]: Access = 580201, Miss = 246319, Miss_rate = 0.425, Pending_hits = 6775, Reservation_fails = 165194
	L1D_total_cache_accesses = 17516581
	L1D_total_cache_misses = 7531362
	L1D_total_cache_miss_rate = 0.4300
	L1D_total_cache_pending_hits = 198959
	L1D_total_cache_reservation_fails = 5242780
	L1D_cache_data_port_util = 0.279
	L1D_cache_fill_port_util = 0.211
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8977311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 198959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5514773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5241861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1904943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 198959
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 808949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 83528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16595986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 920595

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 569343
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4672518
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 919
ctas_completed 7014, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13659, 15839, 18350, 14719, 13472, 17016, 14830, 13553, 16357, 13770, 15904, 15358, 16690, 14403, 14875, 15262, 16137, 15857, 15321, 16327, 16690, 15829, 18580, 17635, 18562, 17874, 16668, 13219, 14835, 13938, 15564, 16165, 
gpgpu_n_tot_thrd_icount = 478919680
gpgpu_n_tot_w_icount = 14966240
gpgpu_n_stall_shd_mem = 5966385
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7419716
gpgpu_n_mem_write_global = 920595
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 24098253
gpgpu_n_store_insn = 5413014
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11671296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5313498
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 652887
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1518663	W0_Idle:1505373	W0_Scoreboard:122362616	W1:3495332	W2:1625237	W3:1047120	W4:773535	W5:630720	W6:535143	W7:475071	W8:418540	W9:373865	W10:348265	W11:325770	W12:310023	W13:291522	W14:280191	W15:270309	W16:260634	W17:242747	W18:228555	W19:215327	W20:199373	W21:185888	W22:169065	W23:158540	W24:140085	W25:125063	W26:102752	W27:88271	W28:61087	W29:46731	W30:32461	W31:20675	W32:1488343
single_issue_nums: WS0:3722548	WS1:3745794	WS2:3730315	WS3:3767583	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59357728 {8:7419716,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36823800 {40:920595,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 296788640 {40:7419716,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7364760 {8:920595,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1336 
max_icnt2sh_latency = 144 
averagemflatency = 357 
avg_icnt2mem_latency = 127 
avg_mrq_latency = 19 
avg_icnt2sh_latency = 4 
mrq_lat_table:1111061 	22815 	32908 	65818 	159143 	85223 	70943 	53769 	18937 	1375 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3320508 	3618904 	1393114 	7785 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4739202 	998357 	913965 	1583594 	105193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5287629 	1962825 	831845 	218686 	36591 	2704 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	2066 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        65        65        48        63        64        56        41        56        53        56        40        48        36        52 
dram[1]:        64        64        65        64        61        63        56        52        56        48        52        52        47        64        43        64 
dram[2]:        64        64        65        69        64        64        38        48        51        56        56        44        56        40        44        56 
dram[3]:        64        64        65        65        54        45        44        50        54        64        48        56        44        48        52        56 
dram[4]:        64        64        65        65        49        45        48        46        50        54        48        48        44        60        44        51 
dram[5]:        64        64        65        69        43        57        48        46        50        52        56        48        50        56        48        62 
dram[6]:        64        64        65        65        57        62        57        46        51        56        58        52        51        48        39        48 
dram[7]:        64        64        64        64        64        45        61        63        60        64        40        51        45        52        46        52 
dram[8]:        64        64        64        64        48        46        60        52        57        53        60        47        44        56        50        52 
dram[9]:        64        64        64        64        40        59        55        64        56        64        52        56        40        60        52        52 
dram[10]:        64        64        64        64        47        60        64        52        57        64        49        51        55        56        56        50 
dram[11]:        64        64        65        64        40        46        49        57        52        64        48        59        52        55        46        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      5925      6923      7105      6671      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      5877      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      5909      5909      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5686      5747 
dram[5]:      5785      5877      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      5916      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      5941      5716 
average row accesses per activate:
dram[0]:  2.134908  2.087032  1.967325  2.041123  2.035778  1.972103  1.951109  1.961584  1.859649  1.898353  1.886100  1.841421  1.956108  1.914968  1.918685  1.909150 
dram[1]:  2.107549  2.046948  2.092242  2.065926  1.993919  2.010106  1.928356  1.961547  1.980660  1.908849  1.866082  1.913644  1.922187  1.949885  1.945126  1.958749 
dram[2]:  2.067961  2.075892  2.041861  2.055901  1.999496  2.002479  1.875000  1.927994  1.931334  1.867653  1.859041  1.913369  1.930458  1.919775  1.947743  1.917197 
dram[3]:  2.106753  2.088439  1.973029  2.127068  2.150854  2.001494  1.950058  1.940903  1.937371  1.999034  1.901456  1.937867  1.902313  1.950113  1.935320  1.983166 
dram[4]:  2.069099  2.106025  2.082973  2.056082  2.024451  2.040263  1.888436  1.895489  1.903419  1.934487  1.855126  1.842942  1.921865  1.956852  1.927530  1.978969 
dram[5]:  2.075127  2.097739  2.010600  1.983807  2.051348  1.999508  1.946542  1.899274  1.961887  1.927833  1.848559  1.873946  1.959844  1.927136  1.908170  1.920628 
dram[6]:  2.107597  2.110485  2.030983  2.007902  2.038882  2.080518  1.937972  1.934767  1.910228  1.912836  1.866048  1.939894  1.870719  1.880131  1.933482  1.888678 
dram[7]:  2.103181  2.112214  2.079116  2.065109  2.037726  2.033350  1.920028  1.984481  1.898629  1.926966  1.889055  1.891689  1.964409  1.974989  1.943897  1.995619 
dram[8]:  2.091581  2.082613  1.973137  2.035196  2.013330  2.080624  1.956594  1.955592  1.912142  1.943475  1.911973  1.939793  1.921421  1.963014  1.966823  1.995610 
dram[9]:  2.190621  2.107124  2.047135  2.028599  2.027143  2.008077  1.912223  1.965802  1.907090  1.949726  1.872941  1.972185  1.929710  1.948451  1.974342  1.970234 
dram[10]:  2.100286  2.104040  2.029204  2.082766  2.051640  2.067497  2.005278  1.935930  1.969281  1.884013  1.878074  1.871464  1.935688  1.950424  1.917814  1.899609 
dram[11]:  2.123251  2.140947  2.070377  2.022023  1.952220  2.057885  1.928555  1.942308  1.915780  1.961468  1.899528  1.859253  1.949267  1.961703  1.899873  1.907872 
average row locality = 1622036/823451 = 1.969803
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7865      8101      8120      8037      7728      8035      7941      7981      8242      8409      8705      8829      8184      8504      8381      8594 
dram[1]:      7886      8015      8031      8120      7631      7717      8077      8127      8159      8368      8918      8624      8233      8243      8467      8581 
dram[2]:      7827      7941      8094      8027      7698      7841      8162      8114      8201      8341      8992      8705      8314      8306      8504      8475 
dram[3]:      7845      7878      8314      7856      7446      7802      8156      8103      8237      8037      8772      8682      8564      8362      8515      8226 
dram[4]:      7725      7874      7937      8001      7874      7818      8106      8122      8334      8149      8828      8809      8419      8514      8609      8307 
dram[5]:      7905      7804      8098      8207      7673      7892      8061      8132      8203      8337      8807      8651      8305      8491      8412      8674 
dram[6]:      7859      7962      8079      8142      7783      7642      8230      8037      8314      8165      8801      8572      8504      8373      8404      8689 
dram[7]:      7862      8031      7845      8064      7755      7870      8042      7943      8210      8335      8633      8844      8316      8368      8612      8400 
dram[8]:      7659      7922      8202      8021      7615      7634      7964      8086      8248      8116      8687      8589      8418      8306      8579      8379 
dram[9]:      7678      7895      8002      8052      7826      7719      7975      7865      8341      8294      8856      8552      8357      8378      8592      8415 
dram[10]:      7793      7700      8090      8007      7706      7726      8118      8009      8224      8305      8850      8889      8310      8498      8518      8484 
dram[11]:      7774      7737      8049      8112      7850      7762      7941      8042      8404      8264      8609      8822      8408      8471      8699      8567 
total dram reads = 1574914
bank skew: 8992/7446 = 1.21
chip skew: 131656/130425 = 1.01
number of total write accesses:
dram[0]:       949       945       883       888       869       848       864       868       872       870       880       873       864       855       893       890 
dram[1]:       918       930       882       888       877       857       875       876       871       879       861       860       874       867       888       907 
dram[2]:       941       920       887       897       849       856       864       882       862       865       863       878       852       868       891       896 
dram[3]:       914       925       879       881       867       867       863       864       873       873       869       861       856       862       899       895 
dram[4]:       959       944       866       891       890       854       870       869       882       870       857       860       868       874       878       891 
dram[5]:       958       926       875       873       853       873       866       867       860       867       874       862       870       858       893       905 
dram[6]:       949       958       883       870       861       861       856       861       878       877       887       873       853       863       909       903 
dram[7]:       925       944       883       890       861       876       875       874       868       874       875       867       854       875       908       893 
dram[8]:       922       944       872       878       858       862       881       861       868       861       865       873       863       869       907       908 
dram[9]:       922       932       884       885       865       863       855       874       869       860       862       870       858       871       890       901 
dram[10]:       963       960       871       880       878       871       868       887       873       876       867       875       864       868       908       904 
dram[11]:       946       944       895       855       872       868       868       872       861       877       875       880       868       867       889       907 
total dram writes = 169337
bank skew: 963/848 = 1.14
chip skew: 14213/14048 = 1.01
average mf latency per bank:
dram[0]:       2139      1938      1946      1929      1652      1653      1601      1575      1418      1358      1327      1274      1375      1228      1512      1491
dram[1]:       2072      1942      1986      1913      1697      1649      1570      1612      1371      1432      1217      1307      1259      1291      1447      1412
dram[2]:       1955      2022      1991      2002      1715      1792      1525      1488      1395      1427      1279      1324      1282      1298      1426      1520
dram[3]:       2130      2105      1915      2041      1853      1785      1505      1555      1434      1481      1273      1304      1258      1292      1457      1528
dram[4]:       2113      2138      2011      1904      1736      1741      1520      1551      1495      1484      1308      1197      1284      1266      1545      1477
dram[5]:       2039      2152      1947      1830      1688      1725      1511      1506      1423      1442      1174      1239      1297      1241      1443      1412
dram[6]:       2107      1937      1983      1881      1840      1843      1602      1612      1424      1416      1349      1349      1328      1290     23677      1327
dram[7]:       1987      1890      2075      1959      1733      1674      1601      1639      1359      1418      1314      1287      1332      1357      1453      1594
dram[8]:       2087      2106      2049      1954      1831      1739      1590      1549      1448      1491      1339      1293      1285      1263      1557      1495
dram[9]:       2187      2031      1890      1889      1633      1734      1569      1518      1360      1410      1240      1306      1258      1273      1505      1539
dram[10]:       2038      2085      1946      1961      1785      1736      1526      1499      1494      1377      1306      1238      1320      1274      1434      1498
dram[11]:       1983      2012      1975      1911      1698      1773      1568      1571      1397      1380      1258      1270      1209      1308      1490      1557
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1190      1498      1267      1514      1321      1347      1060      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3099553 n_nop=2819944 n_act=69413 n_pre=69397 n_ref_event=0 n_req=135582 n_rd=131656 n_rd_L2_A=0 n_write=0 n_wr_bk=14111 bw_util=0.1881
n_activity=2692285 dram_eff=0.2166
bk0: 7865a 2821158i bk1: 8101a 2809101i bk2: 8120a 2802569i bk3: 8037a 2810737i bk4: 7728a 2824336i bk5: 8035a 2808962i bk6: 7941a 2805530i bk7: 7981a 2804067i bk8: 8242a 2787586i bk9: 8409a 2789819i bk10: 8705a 2769490i bk11: 8829a 2757996i bk12: 8184a 2797275i bk13: 8504a 2782841i bk14: 8381a 2778067i bk15: 8594a 2771760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488052
Row_Buffer_Locality_read = 0.491766
Row_Buffer_Locality_write = 0.363474
Bank_Level_Parallism = 2.296570
Bank_Level_Parallism_Col = 1.690168
Bank_Level_Parallism_Ready = 1.234014
write_to_read_ratio_blp_rw_average = 0.080983
GrpLevelPara = 1.449555 

BW Util details:
bwutil = 0.188114 
total_CMD = 3099553 
util_bw = 583068 
Wasted_Col = 1095907 
Wasted_Row = 542103 
Idle = 878475 

BW Util Bottlenecks: 
RCDc_limit = 1274047 
RCDWRc_limit = 22961 
WTRc_limit = 106712 
RTWc_limit = 81170 
CCDLc_limit = 91069 
rwq = 0 
CCDLc_limit_alone = 79072 
WTRc_limit_alone = 100601 
RTWc_limit_alone = 75284 

Commands details: 
total_CMD = 3099553 
n_nop = 2819944 
Read = 131656 
Write = 0 
L2_Alloc = 0 
L2_WB = 14111 
n_act = 69413 
n_pre = 69397 
n_ref = 0 
n_req = 135582 
total_req = 145767 

Dual Bus Interface Util: 
issued_total_row = 138810 
issued_total_col = 145767 
Row_Bus_Util =  0.044784 
CoL_Bus_Util = 0.047028 
Either_Row_CoL_Bus_Util = 0.090209 
Issued_on_Two_Bus_Simul_Util = 0.001603 
issued_two_Eff = 0.017768 
queue_avg = 2.184745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3099553 n_nop=2822221 n_act=68444 n_pre=68428 n_ref_event=0 n_req=135122 n_rd=131197 n_rd_L2_A=0 n_write=0 n_wr_bk=14110 bw_util=0.1875
n_activity=2676660 dram_eff=0.2171
bk0: 7886a 2818225i bk1: 8015a 2811396i bk2: 8031a 2816867i bk3: 8120a 2810998i bk4: 7631a 2823321i bk5: 7717a 2818689i bk6: 8077a 2798013i bk7: 8127a 2803729i bk8: 8159a 2804698i bk9: 8368a 2785727i bk10: 8918a 2763240i bk11: 8624a 2774391i bk12: 8233a 2793185i bk13: 8243a 2793204i bk14: 8467a 2780391i bk15: 8581a 2779583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493480
Row_Buffer_Locality_read = 0.497298
Row_Buffer_Locality_write = 0.365860
Bank_Level_Parallism = 2.300222
Bank_Level_Parallism_Col = 1.695760
Bank_Level_Parallism_Ready = 1.241030
write_to_read_ratio_blp_rw_average = 0.082007
GrpLevelPara = 1.450430 

BW Util details:
bwutil = 0.187520 
total_CMD = 3099553 
util_bw = 581228 
Wasted_Col = 1081195 
Wasted_Row = 532916 
Idle = 904214 

BW Util Bottlenecks: 
RCDc_limit = 1252593 
RCDWRc_limit = 22430 
WTRc_limit = 100551 
RTWc_limit = 81286 
CCDLc_limit = 91034 
rwq = 0 
CCDLc_limit_alone = 79075 
WTRc_limit_alone = 94538 
RTWc_limit_alone = 75340 

Commands details: 
total_CMD = 3099553 
n_nop = 2822221 
Read = 131197 
Write = 0 
L2_Alloc = 0 
L2_WB = 14110 
n_act = 68444 
n_pre = 68428 
n_ref = 0 
n_req = 135122 
total_req = 145307 

Dual Bus Interface Util: 
issued_total_row = 136872 
issued_total_col = 145307 
Row_Bus_Util =  0.044159 
CoL_Bus_Util = 0.046880 
Either_Row_CoL_Bus_Util = 0.089475 
Issued_on_Two_Bus_Simul_Util = 0.001564 
issued_two_Eff = 0.017477 
queue_avg = 2.195706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19571
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3099553 n_nop=2820350 n_act=69327 n_pre=69311 n_ref_event=0 n_req=135460 n_rd=131542 n_rd_L2_A=0 n_write=0 n_wr_bk=14071 bw_util=0.1879
n_activity=2683535 dram_eff=0.217
bk0: 7827a 2818479i bk1: 7941a 2818789i bk2: 8094a 2809411i bk3: 8027a 2809870i bk4: 7698a 2821017i bk5: 7841a 2816491i bk6: 8162a 2795764i bk7: 8114a 2802683i bk8: 8201a 2794709i bk9: 8341a 2784605i bk10: 8992a 2756509i bk11: 8705a 2771318i bk12: 8314a 2790497i bk13: 8306a 2786314i bk14: 8504a 2778804i bk15: 8475a 2778490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488218
Row_Buffer_Locality_read = 0.491805
Row_Buffer_Locality_write = 0.367790
Bank_Level_Parallism = 2.303744
Bank_Level_Parallism_Col = 1.682575
Bank_Level_Parallism_Ready = 1.226661
write_to_read_ratio_blp_rw_average = 0.081327
GrpLevelPara = 1.450129 

BW Util details:
bwutil = 0.187915 
total_CMD = 3099553 
util_bw = 582452 
Wasted_Col = 1092067 
Wasted_Row = 534996 
Idle = 890038 

BW Util Bottlenecks: 
RCDc_limit = 1270708 
RCDWRc_limit = 22524 
WTRc_limit = 108333 
RTWc_limit = 84264 
CCDLc_limit = 92001 
rwq = 0 
CCDLc_limit_alone = 79499 
WTRc_limit_alone = 102195 
RTWc_limit_alone = 77900 

Commands details: 
total_CMD = 3099553 
n_nop = 2820350 
Read = 131542 
Write = 0 
L2_Alloc = 0 
L2_WB = 14071 
n_act = 69327 
n_pre = 69311 
n_ref = 0 
n_req = 135460 
total_req = 145613 

Dual Bus Interface Util: 
issued_total_row = 138638 
issued_total_col = 145613 
Row_Bus_Util =  0.044728 
CoL_Bus_Util = 0.046979 
Either_Row_CoL_Bus_Util = 0.090078 
Issued_on_Two_Bus_Simul_Util = 0.001629 
issued_two_Eff = 0.018080 
queue_avg = 2.075306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07531
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3099553 n_nop=2823850 n_act=67791 n_pre=67775 n_ref_event=0 n_req=134713 n_rd=130795 n_rd_L2_A=0 n_write=0 n_wr_bk=14048 bw_util=0.1869
n_activity=2675609 dram_eff=0.2165
bk0: 7845a 2819763i bk1: 7878a 2819626i bk2: 8314a 2797162i bk3: 7856a 2823971i bk4: 7446a 2841586i bk5: 7802a 2820536i bk6: 8156a 2799602i bk7: 8103a 2806167i bk8: 8237a 2797772i bk9: 8037a 2807783i bk10: 8772a 2767905i bk11: 8682a 2774333i bk12: 8564a 2772432i bk13: 8362a 2789998i bk14: 8515a 2775809i bk15: 8226a 2793346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496775
Row_Buffer_Locality_read = 0.500394
Row_Buffer_Locality_write = 0.375957
Bank_Level_Parallism = 2.287706
Bank_Level_Parallism_Col = 1.707438
Bank_Level_Parallism_Ready = 1.254640
write_to_read_ratio_blp_rw_average = 0.083190
GrpLevelPara = 1.450103 

BW Util details:
bwutil = 0.186921 
total_CMD = 3099553 
util_bw = 579372 
Wasted_Col = 1075322 
Wasted_Row = 538155 
Idle = 906704 

BW Util Bottlenecks: 
RCDc_limit = 1243353 
RCDWRc_limit = 21936 
WTRc_limit = 99924 
RTWc_limit = 83529 
CCDLc_limit = 90109 
rwq = 0 
CCDLc_limit_alone = 77814 
WTRc_limit_alone = 94119 
RTWc_limit_alone = 77039 

Commands details: 
total_CMD = 3099553 
n_nop = 2823850 
Read = 130795 
Write = 0 
L2_Alloc = 0 
L2_WB = 14048 
n_act = 67791 
n_pre = 67775 
n_ref = 0 
n_req = 134713 
total_req = 144843 

Dual Bus Interface Util: 
issued_total_row = 135566 
issued_total_col = 144843 
Row_Bus_Util =  0.043737 
CoL_Bus_Util = 0.046730 
Either_Row_CoL_Bus_Util = 0.088949 
Issued_on_Two_Bus_Simul_Util = 0.001518 
issued_two_Eff = 0.017069 
queue_avg = 2.220432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3099553 n_nop=2820740 n_act=68996 n_pre=68980 n_ref_event=0 n_req=135352 n_rd=131426 n_rd_L2_A=0 n_write=0 n_wr_bk=14123 bw_util=0.1878
n_activity=2679663 dram_eff=0.2173
bk0: 7725a 2818939i bk1: 7874a 2816867i bk2: 7937a 2816746i bk3: 8001a 2810019i bk4: 7874a 2814061i bk5: 7818a 2820605i bk6: 8106a 2794511i bk7: 8122a 2793986i bk8: 8334a 2787269i bk9: 8149a 2799807i bk10: 8828a 2765439i bk11: 8809a 2761558i bk12: 8419a 2782248i bk13: 8514a 2778090i bk14: 8609a 2772352i bk15: 8307a 2787811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490262
Row_Buffer_Locality_read = 0.493776
Row_Buffer_Locality_write = 0.372644
Bank_Level_Parallism = 2.315594
Bank_Level_Parallism_Col = 1.707569
Bank_Level_Parallism_Ready = 1.256639
write_to_read_ratio_blp_rw_average = 0.079629
GrpLevelPara = 1.455180 

BW Util details:
bwutil = 0.187832 
total_CMD = 3099553 
util_bw = 582196 
Wasted_Col = 1086092 
Wasted_Row = 536538 
Idle = 894727 

BW Util Bottlenecks: 
RCDc_limit = 1264916 
RCDWRc_limit = 22116 
WTRc_limit = 106611 
RTWc_limit = 81430 
CCDLc_limit = 90072 
rwq = 0 
CCDLc_limit_alone = 77733 
WTRc_limit_alone = 100163 
RTWc_limit_alone = 75539 

Commands details: 
total_CMD = 3099553 
n_nop = 2820740 
Read = 131426 
Write = 0 
L2_Alloc = 0 
L2_WB = 14123 
n_act = 68996 
n_pre = 68980 
n_ref = 0 
n_req = 135352 
total_req = 145549 

Dual Bus Interface Util: 
issued_total_row = 137976 
issued_total_col = 145549 
Row_Bus_Util =  0.044515 
CoL_Bus_Util = 0.046958 
Either_Row_CoL_Bus_Util = 0.089953 
Issued_on_Two_Bus_Simul_Util = 0.001520 
issued_two_Eff = 0.016900 
queue_avg = 2.151836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15184
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3099553 n_nop=2820002 n_act=69262 n_pre=69246 n_ref_event=0 n_req=135576 n_rd=131652 n_rd_L2_A=0 n_write=0 n_wr_bk=14080 bw_util=0.1881
n_activity=2687056 dram_eff=0.2169
bk0: 7905a 2817519i bk1: 7804a 2824500i bk2: 8098a 2808324i bk3: 8207a 2801201i bk4: 7673a 2831555i bk5: 7892a 2818607i bk6: 8061a 2808670i bk7: 8132a 2800733i bk8: 8203a 2805013i bk9: 8337a 2791026i bk10: 8807a 2768417i bk11: 8651a 2774945i bk12: 8305a 2795769i bk13: 8491a 2781769i bk14: 8412a 2777440i bk15: 8674a 2770585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489143
Row_Buffer_Locality_read = 0.493369
Row_Buffer_Locality_write = 0.347350
Bank_Level_Parallism = 2.279114
Bank_Level_Parallism_Col = 1.670101
Bank_Level_Parallism_Ready = 1.215698
write_to_read_ratio_blp_rw_average = 0.081991
GrpLevelPara = 1.443016 

BW Util details:
bwutil = 0.188068 
total_CMD = 3099553 
util_bw = 582928 
Wasted_Col = 1093972 
Wasted_Row = 537470 
Idle = 885183 

BW Util Bottlenecks: 
RCDc_limit = 1269726 
RCDWRc_limit = 23666 
WTRc_limit = 106281 
RTWc_limit = 80744 
CCDLc_limit = 90974 
rwq = 0 
CCDLc_limit_alone = 79141 
WTRc_limit_alone = 100172 
RTWc_limit_alone = 75020 

Commands details: 
total_CMD = 3099553 
n_nop = 2820002 
Read = 131652 
Write = 0 
L2_Alloc = 0 
L2_WB = 14080 
n_act = 69262 
n_pre = 69246 
n_ref = 0 
n_req = 135576 
total_req = 145732 

Dual Bus Interface Util: 
issued_total_row = 138508 
issued_total_col = 145732 
Row_Bus_Util =  0.044686 
CoL_Bus_Util = 0.047017 
Either_Row_CoL_Bus_Util = 0.090191 
Issued_on_Two_Bus_Simul_Util = 0.001513 
issued_two_Eff = 0.016773 
queue_avg = 2.011873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01187
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3099553 n_nop=2820190 n_act=69128 n_pre=69112 n_ref_event=0 n_req=135483 n_rd=131556 n_rd_L2_A=0 n_write=0 n_wr_bk=14142 bw_util=0.188
n_activity=2699649 dram_eff=0.2159
bk0: 7859a 2821743i bk1: 7962a 2822899i bk2: 8079a 2812255i bk3: 8142a 2803955i bk4: 7783a 2825718i bk5: 7642a 2829029i bk6: 8230a 2797622i bk7: 8037a 2801718i bk8: 8314a 2790842i bk9: 8165a 2794327i bk10: 8801a 2762179i bk11: 8572a 2783159i bk12: 8504a 2774262i bk13: 8373a 2776114i bk14: 8404a 2780856i bk15: 8689a 2768223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489774
Row_Buffer_Locality_read = 0.493410
Row_Buffer_Locality_write = 0.367965
Bank_Level_Parallism = 2.289744
Bank_Level_Parallism_Col = 1.691064
Bank_Level_Parallism_Ready = 1.236397
write_to_read_ratio_blp_rw_average = 0.083999
GrpLevelPara = 1.442845 

BW Util details:
bwutil = 0.188025 
total_CMD = 3099553 
util_bw = 582792 
Wasted_Col = 1098252 
Wasted_Row = 541113 
Idle = 877396 

BW Util Bottlenecks: 
RCDc_limit = 1270508 
RCDWRc_limit = 22827 
WTRc_limit = 111328 
RTWc_limit = 86703 
CCDLc_limit = 87828 
rwq = 0 
CCDLc_limit_alone = 74251 
WTRc_limit_alone = 104296 
RTWc_limit_alone = 80158 

Commands details: 
total_CMD = 3099553 
n_nop = 2820190 
Read = 131556 
Write = 0 
L2_Alloc = 0 
L2_WB = 14142 
n_act = 69128 
n_pre = 69112 
n_ref = 0 
n_req = 135483 
total_req = 145698 

Dual Bus Interface Util: 
issued_total_row = 138240 
issued_total_col = 145698 
Row_Bus_Util =  0.044600 
CoL_Bus_Util = 0.047006 
Either_Row_CoL_Bus_Util = 0.090130 
Issued_on_Two_Bus_Simul_Util = 0.001476 
issued_two_Eff = 0.016377 
queue_avg = 2.133590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13359
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3099553 n_nop=2822869 n_act=68072 n_pre=68056 n_ref_event=0 n_req=135070 n_rd=131130 n_rd_L2_A=0 n_write=0 n_wr_bk=14142 bw_util=0.1875
n_activity=2667485 dram_eff=0.2178
bk0: 7862a 2815216i bk1: 8031a 2816969i bk2: 7845a 2816971i bk3: 8064a 2807852i bk4: 7755a 2822312i bk5: 7870a 2816374i bk6: 8042a 2797139i bk7: 7943a 2811436i bk8: 8210a 2793828i bk9: 8335a 2788126i bk10: 8633a 2774932i bk11: 8844a 2764149i bk12: 8316a 2788027i bk13: 8368a 2788039i bk14: 8612a 2768329i bk15: 8400a 2782746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496024
Row_Buffer_Locality_read = 0.499680
Row_Buffer_Locality_write = 0.374365
Bank_Level_Parallism = 2.320127
Bank_Level_Parallism_Col = 1.720365
Bank_Level_Parallism_Ready = 1.253054
write_to_read_ratio_blp_rw_average = 0.084041
GrpLevelPara = 1.457455 

BW Util details:
bwutil = 0.187475 
total_CMD = 3099553 
util_bw = 581088 
Wasted_Col = 1072603 
Wasted_Row = 533672 
Idle = 912190 

BW Util Bottlenecks: 
RCDc_limit = 1242167 
RCDWRc_limit = 22444 
WTRc_limit = 101298 
RTWc_limit = 85624 
CCDLc_limit = 90931 
rwq = 0 
CCDLc_limit_alone = 78400 
WTRc_limit_alone = 95254 
RTWc_limit_alone = 79137 

Commands details: 
total_CMD = 3099553 
n_nop = 2822869 
Read = 131130 
Write = 0 
L2_Alloc = 0 
L2_WB = 14142 
n_act = 68072 
n_pre = 68056 
n_ref = 0 
n_req = 135070 
total_req = 145272 

Dual Bus Interface Util: 
issued_total_row = 136128 
issued_total_col = 145272 
Row_Bus_Util =  0.043919 
CoL_Bus_Util = 0.046869 
Either_Row_CoL_Bus_Util = 0.089266 
Issued_on_Two_Bus_Simul_Util = 0.001522 
issued_two_Eff = 0.017045 
queue_avg = 2.276010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27601
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3099553 n_nop=2824343 n_act=67837 n_pre=67821 n_ref_event=0 n_req=134355 n_rd=130425 n_rd_L2_A=0 n_write=0 n_wr_bk=14092 bw_util=0.1865
n_activity=2665225 dram_eff=0.2169
bk0: 7659a 2823284i bk1: 7922a 2816641i bk2: 8202a 2799656i bk3: 8021a 2809763i bk4: 7615a 2821597i bk5: 7634a 2832306i bk6: 7964a 2806316i bk7: 8086a 2800069i bk8: 8248a 2792628i bk9: 8116a 2796184i bk10: 8687a 2774385i bk11: 8589a 2779901i bk12: 8418a 2776611i bk13: 8306a 2791726i bk14: 8579a 2778988i bk15: 8379a 2784974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495106
Row_Buffer_Locality_read = 0.498900
Row_Buffer_Locality_write = 0.369211
Bank_Level_Parallism = 2.309099
Bank_Level_Parallism_Col = 1.709445
Bank_Level_Parallism_Ready = 1.247871
write_to_read_ratio_blp_rw_average = 0.084523
GrpLevelPara = 1.451719 

BW Util details:
bwutil = 0.186500 
total_CMD = 3099553 
util_bw = 578068 
Wasted_Col = 1071849 
Wasted_Row = 534086 
Idle = 915550 

BW Util Bottlenecks: 
RCDc_limit = 1242345 
RCDWRc_limit = 22558 
WTRc_limit = 98238 
RTWc_limit = 85206 
CCDLc_limit = 89945 
rwq = 0 
CCDLc_limit_alone = 77613 
WTRc_limit_alone = 92153 
RTWc_limit_alone = 78959 

Commands details: 
total_CMD = 3099553 
n_nop = 2824343 
Read = 130425 
Write = 0 
L2_Alloc = 0 
L2_WB = 14092 
n_act = 67837 
n_pre = 67821 
n_ref = 0 
n_req = 134355 
total_req = 144517 

Dual Bus Interface Util: 
issued_total_row = 135658 
issued_total_col = 144517 
Row_Bus_Util =  0.043767 
CoL_Bus_Util = 0.046625 
Either_Row_CoL_Bus_Util = 0.088790 
Issued_on_Two_Bus_Simul_Util = 0.001602 
issued_two_Eff = 0.018041 
queue_avg = 2.201628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20163
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3099553 n_nop=2823624 n_act=67930 n_pre=67914 n_ref_event=0 n_req=134725 n_rd=130797 n_rd_L2_A=0 n_write=0 n_wr_bk=14061 bw_util=0.1869
n_activity=2668638 dram_eff=0.2171
bk0: 7678a 2839026i bk1: 7895a 2819859i bk2: 8002a 2809471i bk3: 8052a 2808067i bk4: 7826a 2819422i bk5: 7719a 2823484i bk6: 7975a 2803300i bk7: 7865a 2817092i bk8: 8341a 2791613i bk9: 8294a 2794814i bk10: 8856a 2760454i bk11: 8552a 2786264i bk12: 8357a 2786116i bk13: 8378a 2787529i bk14: 8592a 2776608i bk15: 8415a 2785512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495803
Row_Buffer_Locality_read = 0.499683
Row_Buffer_Locality_write = 0.366599
Bank_Level_Parallism = 2.294485
Bank_Level_Parallism_Col = 1.697847
Bank_Level_Parallism_Ready = 1.237922
write_to_read_ratio_blp_rw_average = 0.082688
GrpLevelPara = 1.450867 

BW Util details:
bwutil = 0.186941 
total_CMD = 3099553 
util_bw = 579432 
Wasted_Col = 1073587 
Wasted_Row = 533136 
Idle = 913398 

BW Util Bottlenecks: 
RCDc_limit = 1243904 
RCDWRc_limit = 22522 
WTRc_limit = 104999 
RTWc_limit = 84762 
CCDLc_limit = 91203 
rwq = 0 
CCDLc_limit_alone = 78629 
WTRc_limit_alone = 98680 
RTWc_limit_alone = 78507 

Commands details: 
total_CMD = 3099553 
n_nop = 2823624 
Read = 130797 
Write = 0 
L2_Alloc = 0 
L2_WB = 14061 
n_act = 67930 
n_pre = 67914 
n_ref = 0 
n_req = 134725 
total_req = 144858 

Dual Bus Interface Util: 
issued_total_row = 135844 
issued_total_col = 144858 
Row_Bus_Util =  0.043827 
CoL_Bus_Util = 0.046735 
Either_Row_CoL_Bus_Util = 0.089022 
Issued_on_Two_Bus_Simul_Util = 0.001540 
issued_two_Eff = 0.017298 
queue_avg = 2.164253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16425
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3099553 n_nop=2822163 n_act=68474 n_pre=68458 n_ref_event=0 n_req=135161 n_rd=131227 n_rd_L2_A=0 n_write=0 n_wr_bk=14213 bw_util=0.1877
n_activity=2667109 dram_eff=0.2181
bk0: 7793a 2820267i bk1: 7700a 2823113i bk2: 8090a 2805213i bk3: 8007a 2814405i bk4: 7706a 2826176i bk5: 7726a 2830225i bk6: 8118a 2811370i bk7: 8009a 2805320i bk8: 8224a 2801646i bk9: 8305a 2787993i bk10: 8850a 2766979i bk11: 8889a 2760567i bk12: 8310a 2785397i bk13: 8498a 2782577i bk14: 8518a 2776827i bk15: 8484a 2773280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493404
Row_Buffer_Locality_read = 0.496727
Row_Buffer_Locality_write = 0.382562
Bank_Level_Parallism = 2.308061
Bank_Level_Parallism_Col = 1.695882
Bank_Level_Parallism_Ready = 1.245097
write_to_read_ratio_blp_rw_average = 0.081444
GrpLevelPara = 1.455051 

BW Util details:
bwutil = 0.187692 
total_CMD = 3099553 
util_bw = 581760 
Wasted_Col = 1078233 
Wasted_Row = 529926 
Idle = 909634 

BW Util Bottlenecks: 
RCDc_limit = 1254686 
RCDWRc_limit = 21971 
WTRc_limit = 106881 
RTWc_limit = 81947 
CCDLc_limit = 90352 
rwq = 0 
CCDLc_limit_alone = 78404 
WTRc_limit_alone = 100582 
RTWc_limit_alone = 76298 

Commands details: 
total_CMD = 3099553 
n_nop = 2822163 
Read = 131227 
Write = 0 
L2_Alloc = 0 
L2_WB = 14213 
n_act = 68474 
n_pre = 68458 
n_ref = 0 
n_req = 135161 
total_req = 145440 

Dual Bus Interface Util: 
issued_total_row = 136932 
issued_total_col = 145440 
Row_Bus_Util =  0.044178 
CoL_Bus_Util = 0.046923 
Either_Row_CoL_Bus_Util = 0.089494 
Issued_on_Two_Bus_Simul_Util = 0.001607 
issued_two_Eff = 0.017960 
queue_avg = 2.155789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15579
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3099553 n_nop=2821030 n_act=68793 n_pre=68777 n_ref_event=0 n_req=135437 n_rd=131511 n_rd_L2_A=0 n_write=0 n_wr_bk=14144 bw_util=0.188
n_activity=2688017 dram_eff=0.2167
bk0: 7774a 2823105i bk1: 7737a 2830984i bk2: 8049a 2813747i bk3: 8112a 2808638i bk4: 7850a 2812693i bk5: 7762a 2825001i bk6: 7941a 2808300i bk7: 8042a 2806728i bk8: 8404a 2788712i bk9: 8264a 2798609i bk10: 8609a 2781086i bk11: 8822a 2764707i bk12: 8408a 2786692i bk13: 8471a 2784986i bk14: 8699a 2768419i bk15: 8567a 2771615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492066
Row_Buffer_Locality_read = 0.495974
Row_Buffer_Locality_write = 0.361182
Bank_Level_Parallism = 2.280384
Bank_Level_Parallism_Col = 1.683641
Bank_Level_Parallism_Ready = 1.237968
write_to_read_ratio_blp_rw_average = 0.082825
GrpLevelPara = 1.444463 

BW Util details:
bwutil = 0.187969 
total_CMD = 3099553 
util_bw = 582620 
Wasted_Col = 1090068 
Wasted_Row = 541093 
Idle = 885772 

BW Util Bottlenecks: 
RCDc_limit = 1262548 
RCDWRc_limit = 22589 
WTRc_limit = 105504 
RTWc_limit = 82883 
CCDLc_limit = 91707 
rwq = 0 
CCDLc_limit_alone = 79061 
WTRc_limit_alone = 98978 
RTWc_limit_alone = 76763 

Commands details: 
total_CMD = 3099553 
n_nop = 2821030 
Read = 131511 
Write = 0 
L2_Alloc = 0 
L2_WB = 14144 
n_act = 68793 
n_pre = 68777 
n_ref = 0 
n_req = 135437 
total_req = 145655 

Dual Bus Interface Util: 
issued_total_row = 137570 
issued_total_col = 145655 
Row_Bus_Util =  0.044384 
CoL_Bus_Util = 0.046992 
Either_Row_CoL_Bus_Util = 0.089859 
Issued_on_Two_Bus_Simul_Util = 0.001517 
issued_two_Eff = 0.016882 
queue_avg = 2.194103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1941

========= L2 cache stats =========
L2_cache_bank[0]: Access = 321789, Miss = 69810, Miss_rate = 0.217, Pending_hits = 564, Reservation_fails = 87
L2_cache_bank[1]: Access = 311161, Miss = 71136, Miss_rate = 0.229, Pending_hits = 187, Reservation_fails = 518
L2_cache_bank[2]: Access = 312680, Miss = 70050, Miss_rate = 0.224, Pending_hits = 181, Reservation_fails = 122
L2_cache_bank[3]: Access = 314121, Miss = 70440, Miss_rate = 0.224, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[4]: Access = 313148, Miss = 70434, Miss_rate = 0.225, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[5]: Access = 322473, Miss = 70397, Miss_rate = 0.218, Pending_hits = 196, Reservation_fails = 479
L2_cache_bank[6]: Access = 319204, Miss = 70485, Miss_rate = 0.221, Pending_hits = 188, Reservation_fails = 388
L2_cache_bank[7]: Access = 321984, Miss = 69591, Miss_rate = 0.216, Pending_hits = 205, Reservation_fails = 162
L2_cache_bank[8]: Access = 322640, Miss = 70479, Miss_rate = 0.218, Pending_hits = 571, Reservation_fails = 627
L2_cache_bank[9]: Access = 315230, Miss = 70242, Miss_rate = 0.223, Pending_hits = 203, Reservation_fails = 623
L2_cache_bank[10]: Access = 311129, Miss = 70126, Miss_rate = 0.225, Pending_hits = 172, Reservation_fails = 565
L2_cache_bank[11]: Access = 311267, Miss = 70836, Miss_rate = 0.228, Pending_hits = 172, Reservation_fails = 67
L2_cache_bank[12]: Access = 1049954, Miss = 70636, Miss_rate = 0.067, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 315687, Miss = 70248, Miss_rate = 0.223, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[14]: Access = 318225, Miss = 69927, Miss_rate = 0.220, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[15]: Access = 318534, Miss = 70507, Miss_rate = 0.221, Pending_hits = 214, Reservation_fails = 823
L2_cache_bank[16]: Access = 325897, Miss = 70022, Miss_rate = 0.215, Pending_hits = 571, Reservation_fails = 95
L2_cache_bank[17]: Access = 319436, Miss = 69701, Miss_rate = 0.218, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[18]: Access = 313620, Miss = 70263, Miss_rate = 0.224, Pending_hits = 195, Reservation_fails = 613
L2_cache_bank[19]: Access = 314871, Miss = 69810, Miss_rate = 0.222, Pending_hits = 165, Reservation_fails = 38
L2_cache_bank[20]: Access = 317904, Miss = 70257, Miss_rate = 0.221, Pending_hits = 177, Reservation_fails = 283
L2_cache_bank[21]: Access = 316634, Miss = 70271, Miss_rate = 0.222, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[22]: Access = 314394, Miss = 70380, Miss_rate = 0.224, Pending_hits = 152, Reservation_fails = 122
L2_cache_bank[23]: Access = 318329, Miss = 70422, Miss_rate = 0.221, Pending_hits = 190, Reservation_fails = 0
L2_total_cache_accesses = 8340311
L2_total_cache_misses = 1686470
L2_total_cache_miss_rate = 0.2022
L2_total_cache_pending_hits = 5448
L2_total_cache_reservation_fails = 5612
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5839354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 457354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1117560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5448
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 809039
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28028
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 83528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7419716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 920595
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5612
L2_cache_data_port_util = 0.229
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=8340311
icnt_total_pkts_simt_to_mem=8340311
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8340311
Req_Network_cycles = 1208658
Req_Network_injected_packets_per_cycle =       6.9005 
Req_Network_conflicts_per_cycle =       8.5923
Req_Network_conflicts_per_cycle_util =       8.9276
Req_Bank_Level_Parallism =       7.1698
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      18.3798
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2920

Reply_Network_injected_packets_num = 8340311
Reply_Network_cycles = 1208658
Reply_Network_injected_packets_per_cycle =        6.9005
Reply_Network_conflicts_per_cycle =        4.3523
Reply_Network_conflicts_per_cycle_util =       4.5212
Reply_Bank_Level_Parallism =       7.1683
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6860
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2300
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 25 sec (2005 sec)
gpgpu_simulation_rate = 68006 (inst/sec)
gpgpu_simulation_rate = 602 (cycle/sec)
gpgpu_silicon_slowdown = 2267441x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d720..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d718..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d710..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color1PiS_S_S_S_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color1PiS_S_S_S_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6color1PiS_S_S_S_S_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z6color1PiS_S_S_S_S_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 347245
gpu_sim_insn = 30425864
gpu_ipc =      87.6207
gpu_tot_sim_cycle = 1555903
gpu_tot_sim_insn = 166777907
gpu_tot_ipc =     107.1904
gpu_tot_issued_cta = 8183
gpu_occupancy = 66.2300% 
gpu_tot_occupancy = 68.2316% 
max_total_param_size = 0
gpu_stall_dramfull = 6235
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.6983
partiton_level_parallism_total  =       6.6322
partiton_level_parallism_util =       5.8678
partiton_level_parallism_util_total  =       6.8772
L2_BW  =     248.9026 GB/Sec
L2_BW_total  =     289.6935 GB/Sec
gpu_total_sim_rate=65224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 719241, Miss = 302231, Miss_rate = 0.420, Pending_hits = 8511, Reservation_fails = 170675
	L1D_cache_core[1]: Access = 735196, Miss = 300790, Miss_rate = 0.409, Pending_hits = 8297, Reservation_fails = 156411
	L1D_cache_core[2]: Access = 750776, Miss = 307654, Miss_rate = 0.410, Pending_hits = 8349, Reservation_fails = 164088
	L1D_cache_core[3]: Access = 749454, Miss = 307772, Miss_rate = 0.411, Pending_hits = 8273, Reservation_fails = 199441
	L1D_cache_core[4]: Access = 748862, Miss = 315923, Miss_rate = 0.422, Pending_hits = 8590, Reservation_fails = 203486
	L1D_cache_core[5]: Access = 734708, Miss = 313423, Miss_rate = 0.427, Pending_hits = 8720, Reservation_fails = 167812
	L1D_cache_core[6]: Access = 735967, Miss = 302063, Miss_rate = 0.410, Pending_hits = 8328, Reservation_fails = 171819
	L1D_cache_core[7]: Access = 731099, Miss = 304690, Miss_rate = 0.417, Pending_hits = 8551, Reservation_fails = 167398
	L1D_cache_core[8]: Access = 739528, Miss = 315959, Miss_rate = 0.427, Pending_hits = 8465, Reservation_fails = 178443
	L1D_cache_core[9]: Access = 742964, Miss = 324739, Miss_rate = 0.437, Pending_hits = 8368, Reservation_fails = 207628
	L1D_cache_core[10]: Access = 724774, Miss = 302592, Miss_rate = 0.417, Pending_hits = 8324, Reservation_fails = 163064
	L1D_cache_core[11]: Access = 748436, Miss = 306600, Miss_rate = 0.410, Pending_hits = 8176, Reservation_fails = 186533
	L1D_cache_core[12]: Access = 727089, Miss = 300264, Miss_rate = 0.413, Pending_hits = 8377, Reservation_fails = 180326
	L1D_cache_core[13]: Access = 725438, Miss = 305545, Miss_rate = 0.421, Pending_hits = 8552, Reservation_fails = 192738
	L1D_cache_core[14]: Access = 756239, Miss = 324791, Miss_rate = 0.429, Pending_hits = 8830, Reservation_fails = 179687
	L1D_cache_core[15]: Access = 754817, Miss = 312954, Miss_rate = 0.415, Pending_hits = 8333, Reservation_fails = 156219
	L1D_cache_core[16]: Access = 753083, Miss = 308441, Miss_rate = 0.410, Pending_hits = 8308, Reservation_fails = 196295
	L1D_cache_core[17]: Access = 735699, Miss = 312682, Miss_rate = 0.425, Pending_hits = 8433, Reservation_fails = 244772
	L1D_cache_core[18]: Access = 722036, Miss = 309908, Miss_rate = 0.429, Pending_hits = 8588, Reservation_fails = 205686
	L1D_cache_core[19]: Access = 724346, Miss = 317608, Miss_rate = 0.438, Pending_hits = 8468, Reservation_fails = 193465
	L1D_cache_core[20]: Access = 741682, Miss = 317295, Miss_rate = 0.428, Pending_hits = 8659, Reservation_fails = 190381
	L1D_cache_core[21]: Access = 722426, Miss = 305878, Miss_rate = 0.423, Pending_hits = 8242, Reservation_fails = 223065
	L1D_cache_core[22]: Access = 729478, Miss = 314432, Miss_rate = 0.431, Pending_hits = 8410, Reservation_fails = 227259
	L1D_cache_core[23]: Access = 727557, Miss = 308547, Miss_rate = 0.424, Pending_hits = 8677, Reservation_fails = 202136
	L1D_cache_core[24]: Access = 724061, Miss = 296431, Miss_rate = 0.409, Pending_hits = 8113, Reservation_fails = 177901
	L1D_cache_core[25]: Access = 733207, Miss = 306670, Miss_rate = 0.418, Pending_hits = 8314, Reservation_fails = 183605
	L1D_cache_core[26]: Access = 715243, Miss = 297779, Miss_rate = 0.416, Pending_hits = 8443, Reservation_fails = 174729
	L1D_cache_core[27]: Access = 742180, Miss = 315549, Miss_rate = 0.425, Pending_hits = 8517, Reservation_fails = 188827
	L1D_cache_core[28]: Access = 728490, Miss = 319924, Miss_rate = 0.439, Pending_hits = 8637, Reservation_fails = 198078
	L1D_cache_core[29]: Access = 730199, Miss = 308293, Miss_rate = 0.422, Pending_hits = 8866, Reservation_fails = 195628
	L1D_total_cache_accesses = 22054275
	L1D_total_cache_misses = 9287427
	L1D_total_cache_miss_rate = 0.4211
	L1D_total_cache_pending_hits = 253719
	L1D_total_cache_reservation_fails = 5647595
	L1D_cache_data_port_util = 0.276
	L1D_cache_fill_port_util = 0.202
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11481532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 253719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6837879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5646664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2301289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 253719
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1031597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20874419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1179856

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 627420
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5019244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 931
ctas_completed 8183, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18690, 21045, 23657, 19062, 18942, 21571, 19626, 18869, 20925, 19490, 20958, 19313, 21262, 19357, 18992, 20007, 20464, 20270, 20179, 21544, 20828, 20082, 22293, 22320, 23288, 22589, 20923, 18687, 20526, 19225, 21489, 21480, 
gpgpu_n_tot_thrd_icount = 623015328
gpgpu_n_tot_w_icount = 19469229
gpgpu_n_stall_shd_mem = 7198408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9139168
gpgpu_n_mem_write_global = 1179856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 29596192
gpgpu_n_store_insn = 6605310
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14065408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6418731
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 779677
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1755515	W0_Idle:1941704	W0_Scoreboard:157952584	W1:4670638	W2:2182710	W3:1416419	W4:1048910	W5:863839	W6:735247	W7:646000	W8:577471	W9:518868	W10:477160	W11:443487	W12:418358	W13:388945	W14:368614	W15:348148	W16:330139	W17:302190	W18:279027	W19:258183	W20:235130	W21:214488	W22:192628	W23:176782	W24:152448	W25:133966	W26:110037	W27:92225	W28:64871	W29:48550	W30:34283	W31:24920	W32:1714548
single_issue_nums: WS0:4842219	WS1:4872830	WS2:4856732	WS3:4897448	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73113344 {8:9139168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47194240 {40:1179856,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 365566720 {40:9139168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9438848 {8:1179856,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1336 
max_icnt2sh_latency = 144 
averagemflatency = 350 
avg_icnt2mem_latency = 121 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:1438343 	28215 	40818 	81688 	199768 	98835 	78946 	61758 	22605 	1581 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4359788 	4366172 	1584407 	8657 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6140588 	1128414 	1132954 	1801743 	115325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6788952 	2315138 	941332 	233801 	37065 	2705 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	2710 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        65        65        48        63        64        56        41        56        53        56        40        48        36        52 
dram[1]:        64        64        65        64        61        63        56        52        56        48        52        52        47        64        43        64 
dram[2]:        64        64        70        69        64        64        38        48        51        56        56        44        56        40        44        56 
dram[3]:        64        64        65        69        54        45        44        50        54        64        48        56        44        48        52        56 
dram[4]:        64        64        65        65        49        45        48        47        50        54        48        48        44        60        44        51 
dram[5]:        64        64        65        69        43        57        48        46        50        52        56        48        50        56        48        62 
dram[6]:        64        64        65        65        57        62        57        46        51        56        58        58        51        48        39        48 
dram[7]:        64        64        64        64        64        56        61        63        60        64        40        51        45        52        46        52 
dram[8]:        64        64        65        66        48        46        60        52        57        53        60        47        44        56        50        52 
dram[9]:        64        64        64        64        40        59        55        64        56        64        52        56        40        60        52        52 
dram[10]:        64        64        64        65        47        60        64        52        57        64        49        51        55        56        56        50 
dram[11]:        64        64        66        64        40        46        49        57        52        64        48        59        52        55        46        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      5925      6923      7105      6671      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      5877      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      5909      5909      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5686      5747 
dram[5]:      5785      5877      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      5916      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      7644      5716 
average row accesses per activate:
dram[0]:  2.080446  2.030587  1.920862  1.978416  1.965283  1.923485  1.889880  1.906038  1.805177  1.841521  1.825425  1.787987  1.901733  1.851758  1.856755  1.859561 
dram[1]:  2.061477  1.996780  2.040506  2.002070  1.938180  1.947814  1.874956  1.903891  1.911670  1.852621  1.812943  1.851120  1.867822  1.896173  1.891700  1.897900 
dram[2]:  2.005060  2.008672  1.980352  1.998675  1.947897  1.928959  1.827770  1.864526  1.861630  1.814562  1.805889  1.842621  1.883226  1.866828  1.895291  1.869328 
dram[3]:  2.040828  2.023931  1.915141  2.048499  2.089240  1.942363  1.890542  1.880389  1.882260  1.933099  1.843035  1.880427  1.854202  1.886312  1.883447  1.935671 
dram[4]:  2.009730  2.058438  2.006947  2.010924  1.959506  1.977863  1.835531  1.848707  1.847952  1.881745  1.803509  1.791562  1.866233  1.894484  1.862991  1.931896 
dram[5]:  2.025805  2.036646  1.959764  1.931492  1.988156  1.941532  1.884485  1.858920  1.910018  1.878714  1.799811  1.807136  1.889865  1.869935  1.858987  1.872879 
dram[6]:  2.045941  2.051413  1.987121  1.943375  2.000392  2.023622  1.882892  1.891814  1.845380  1.856694  1.812360  1.877881  1.820076  1.837182  1.882383  1.831020 
dram[7]:  2.043392  2.048045  2.018032  1.997350  1.975534  1.979447  1.861416  1.923617  1.849957  1.870074  1.834509  1.832320  1.916268  1.919717  1.895855  1.935695 
dram[8]:  2.049847  2.031948  1.942140  1.971380  1.950890  2.016781  1.887581  1.897754  1.859079  1.885816  1.860083  1.883077  1.858579  1.900424  1.911567  1.929672 
dram[9]:  2.126128  2.031116  1.992049  1.966933  1.961332  1.952564  1.853832  1.895952  1.853408  1.902560  1.821866  1.902326  1.871755  1.875236  1.907335  1.916652 
dram[10]:  2.040540  2.037656  1.957090  2.033456  1.994289  2.004969  1.945981  1.874217  1.921791  1.833248  1.811997  1.813171  1.872756  1.890430  1.855009  1.850143 
dram[11]:  2.070762  2.068440  2.018189  1.958126  1.901164  1.982289  1.877171  1.881362  1.859092  1.895201  1.837152  1.796597  1.887189  1.906402  1.844205  1.853996 
average row locality = 2052601/1073216 = 1.912570
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9924     10281     10276     10211      9809     10183     10064     10068     10423     10629     10961     11145     10329     10694     10613     10774 
dram[1]:      9989     10198     10152     10313      9645      9785     10233     10295     10339     10569     11203     10833     10349     10387     10595     10792 
dram[2]:      9962     10081     10260     10230      9767      9996     10308     10250     10358     10576     11275     10959     10477     10478     10660     10632 
dram[3]:     10006      9975     10554      9982      9456      9890     10351     10320     10412     10144     11051     10944     10761     10503     10712     10325 
dram[4]:      9776     10012     10073     10168      9977      9952     10267     10261     10510     10254     11097     11070     10597     10710     10832     10425 
dram[5]:     10093      9882     10290     10443      9748      9966     10239     10288     10363     10495     11102     10926     10448     10671     10619     10932 
dram[6]:      9987     10107     10165     10285      9883      9696     10365     10172     10505     10307     11032     10851     10692     10508     10538     10895 
dram[7]:     10014     10183      9968     10226      9850      9978     10197     10081     10389     10550     10871     11137     10489     10541     10829     10604 
dram[8]:      9693     10020     10352     10212      9646      9653     10108     10246     10381     10318     10892     10846     10592     10445     10763     10565 
dram[9]:      9794     10035     10192     10261      9920      9840     10087     10032     10532     10462     11149     10804     10504     10596     10826     10549 
dram[10]:      9922      9774     10298     10192      9801      9761     10234     10155     10372     10495     11167     11166     10430     10731     10728     10696 
dram[11]:      9865      9841     10221     10294      9963      9860     10054     10181     10583     10427     10829     11192     10545     10641     10954     10784 
total dram reads = 1990568
bank skew: 11275/9456 = 1.19
chip skew: 166505/164732 = 1.01
number of total write accesses:
dram[0]:      1184      1184      1147      1144      1128      1107      1092      1087      1098      1111      1097      1100      1087      1075      1098      1088 
dram[1]:      1162      1178      1136      1139      1134      1142      1122      1135      1088      1102      1067      1083      1097      1086      1098      1115 
dram[2]:      1184      1152      1122      1161      1119      1103      1084      1114      1078      1079      1091      1089      1069      1086      1100      1100 
dram[3]:      1153      1160      1133      1143      1145      1123      1118      1109      1089      1105      1099      1077      1075      1081      1120      1114 
dram[4]:      1204      1192      1130      1148      1169      1100      1090      1111      1111      1080      1079      1071      1092      1086      1084      1097 
dram[5]:      1208      1185      1142      1136      1108      1136      1084      1099      1088      1100      1089      1083      1101      1083      1101      1105 
dram[6]:      1188      1210      1154      1122      1132      1121      1072      1103      1107      1101      1112      1090      1081      1078      1119      1103 
dram[7]:      1173      1194      1144      1148      1118      1145      1115      1100      1096      1098      1106      1099      1071      1094      1117      1097 
dram[8]:      1161      1191      1136      1130      1113      1122      1111      1084      1094      1094      1081      1104      1091      1102      1101      1111 
dram[9]:      1159      1171      1137      1134      1123      1143      1077      1101      1083      1086      1088      1085      1079      1077      1097      1109 
dram[10]:      1213      1211      1134      1137      1142      1124      1108      1126      1094      1085      1085      1106      1079      1084      1122      1104 
dram[11]:      1203      1199      1141      1107      1139      1134      1123      1116      1086      1098      1098      1110      1096      1085      1082      1113 
total dram writes = 214245
bank skew: 1213/1067 = 1.14
chip skew: 17954/17731 = 1.01
average mf latency per bank:
dram[0]:       2068      1870      1868      1844      1573      1572      1527      1506      1353      1288      1270      1216      1305      1170      1446      1442
dram[1]:       2002      1859      1905      1831      1622      1567      1499      1538      1306      1369      1168      1253      1201      1234      1402      1361
dram[2]:       1874      1943      1913      1912      1632      1703      1458      1421      1333      1358      1228      1272      1218      1233      1374      1467
dram[3]:       2040      2025      1832      1943      1758      1703      1435      1470      1373      1412      1216      1244      1200      1232      1401      1477
dram[4]:       2042      2055      1922      1821      1652      1659      1451      1483      1427      1420      1256      1150      1224      1208      1493      1432
dram[5]:       1948      2076      1863      1741      1606      1649      1442      1436      1356      1372      1124      1181      1239      1182      1388      1363
dram[6]:       2031      1858      1903      1805      1750      1758      1535      1540      1358      1348      1296      1288      1264      1229     24238      1282
dram[7]:       1911      1811      1986      1866      1652      1591      1527      1564      1291      1342      1258      1228      1268      1295      1400      1533
dram[8]:       2013      2031      1970      1865      1743      1667      1519      1482      1382      1408      1287      1240      1221      1201      1501      1438
dram[9]:       2094      1949      1805      1791      1560      1640      1502      1439      1300      1347      1187      1248      1200      1214      1448      1494
dram[10]:       1953      2003      1850      1872      1698      1664      1458      1431      1428      1314      1245      1185      1261      1213      1381      1445
dram[11]:       1904      1928      1896      1825      1613      1683      1495      1495      1333      1318      1206      1207      1155      1248      1435      1506
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1190      1498      1267      1514      1321      1347      1149      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3990050 n_nop=3631489 n_act=90457 n_pre=90441 n_ref_event=0 n_req=171550 n_rd=166384 n_rd_L2_A=0 n_write=0 n_wr_bk=17827 bw_util=0.1847
n_activity=3476615 dram_eff=0.2119
bk0: 9924a 3632800i bk1: 10281a 3616328i bk2: 10276a 3606667i bk3: 10211a 3614054i bk4: 9809a 3629386i bk5: 10183a 3612364i bk6: 10064a 3605854i bk7: 10068a 3608394i bk8: 10423a 3585181i bk9: 10629a 3588741i bk10: 10961a 3563080i bk11: 11145a 3548220i bk12: 10329a 3600165i bk13: 10694a 3582252i bk14: 10613a 3576201i bk15: 10774a 3572760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472719
Row_Buffer_Locality_read = 0.476957
Row_Buffer_Locality_write = 0.336237
Bank_Level_Parallism = 2.299364
Bank_Level_Parallism_Col = 1.671204
Bank_Level_Parallism_Ready = 1.224591
write_to_read_ratio_blp_rw_average = 0.080099
GrpLevelPara = 1.435798 

BW Util details:
bwutil = 0.184670 
total_CMD = 3990050 
util_bw = 736844 
Wasted_Col = 1425090 
Wasted_Row = 704623 
Idle = 1123493 

BW Util Bottlenecks: 
RCDc_limit = 1658624 
RCDWRc_limit = 31854 
WTRc_limit = 143553 
RTWc_limit = 110111 
CCDLc_limit = 116183 
rwq = 0 
CCDLc_limit_alone = 100576 
WTRc_limit_alone = 135470 
RTWc_limit_alone = 102587 

Commands details: 
total_CMD = 3990050 
n_nop = 3631489 
Read = 166384 
Write = 0 
L2_Alloc = 0 
L2_WB = 17827 
n_act = 90457 
n_pre = 90441 
n_ref = 0 
n_req = 171550 
total_req = 184211 

Dual Bus Interface Util: 
issued_total_row = 180898 
issued_total_col = 184211 
Row_Bus_Util =  0.045337 
CoL_Bus_Util = 0.046168 
Either_Row_CoL_Bus_Util = 0.089864 
Issued_on_Two_Bus_Simul_Util = 0.001641 
issued_two_Eff = 0.018262 
queue_avg = 1.963461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96346
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3990050 n_nop=3634685 n_act=89091 n_pre=89075 n_ref_event=0 n_req=170852 n_rd=165677 n_rd_L2_A=0 n_write=0 n_wr_bk=17884 bw_util=0.184
n_activity=3457885 dram_eff=0.2123
bk0: 9989a 3628181i bk1: 10198a 3616829i bk2: 10152a 3625093i bk3: 10313a 3614728i bk4: 9645a 3629216i bk5: 9785a 3623821i bk6: 10233a 3598179i bk7: 10295a 3602965i bk8: 10339a 3604594i bk9: 10569a 3584161i bk10: 11203a 3557427i bk11: 10833a 3569996i bk12: 10349a 3594892i bk13: 10387a 3596284i bk14: 10595a 3582878i bk15: 10792a 3579093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478560
Row_Buffer_Locality_read = 0.482686
Row_Buffer_Locality_write = 0.346473
Bank_Level_Parallism = 2.302394
Bank_Level_Parallism_Col = 1.680535
Bank_Level_Parallism_Ready = 1.235267
write_to_read_ratio_blp_rw_average = 0.081351
GrpLevelPara = 1.435813 

BW Util details:
bwutil = 0.184019 
total_CMD = 3990050 
util_bw = 734244 
Wasted_Col = 1406945 
Wasted_Row = 694282 
Idle = 1154579 

BW Util Bottlenecks: 
RCDc_limit = 1630917 
RCDWRc_limit = 30626 
WTRc_limit = 136550 
RTWc_limit = 110848 
CCDLc_limit = 116699 
rwq = 0 
CCDLc_limit_alone = 101049 
WTRc_limit_alone = 128734 
RTWc_limit_alone = 103014 

Commands details: 
total_CMD = 3990050 
n_nop = 3634685 
Read = 165677 
Write = 0 
L2_Alloc = 0 
L2_WB = 17884 
n_act = 89091 
n_pre = 89075 
n_ref = 0 
n_req = 170852 
total_req = 183561 

Dual Bus Interface Util: 
issued_total_row = 178166 
issued_total_col = 183561 
Row_Bus_Util =  0.044653 
CoL_Bus_Util = 0.046005 
Either_Row_CoL_Bus_Util = 0.089063 
Issued_on_Two_Bus_Simul_Util = 0.001594 
issued_two_Eff = 0.017903 
queue_avg = 2.005362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00536
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3990050 n_nop=3631904 n_act=90408 n_pre=90392 n_ref_event=0 n_req=171427 n_rd=166269 n_rd_L2_A=0 n_write=0 n_wr_bk=17731 bw_util=0.1845
n_activity=3465102 dram_eff=0.2124
bk0: 9962a 3626453i bk1: 10081a 3625844i bk2: 10260a 3613630i bk3: 10230a 3614326i bk4: 9767a 3627644i bk5: 9996a 3616731i bk6: 10308a 3595040i bk7: 10250a 3604180i bk8: 10358a 3596361i bk9: 10576a 3583086i bk10: 11275a 3550033i bk11: 10959a 3565414i bk12: 10477a 3593445i bk13: 10478a 3589029i bk14: 10660a 3583901i bk15: 10632a 3582871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472621
Row_Buffer_Locality_read = 0.476553
Row_Buffer_Locality_write = 0.345870
Bank_Level_Parallism = 2.302771
Bank_Level_Parallism_Col = 1.659318
Bank_Level_Parallism_Ready = 1.214510
write_to_read_ratio_blp_rw_average = 0.080135
GrpLevelPara = 1.434692 

BW Util details:
bwutil = 0.184459 
total_CMD = 3990050 
util_bw = 736000 
Wasted_Col = 1421012 
Wasted_Row = 694643 
Idle = 1138395 

BW Util Bottlenecks: 
RCDc_limit = 1655528 
RCDWRc_limit = 30945 
WTRc_limit = 143991 
RTWc_limit = 110615 
CCDLc_limit = 116924 
rwq = 0 
CCDLc_limit_alone = 101073 
WTRc_limit_alone = 136068 
RTWc_limit_alone = 102687 

Commands details: 
total_CMD = 3990050 
n_nop = 3631904 
Read = 166269 
Write = 0 
L2_Alloc = 0 
L2_WB = 17731 
n_act = 90408 
n_pre = 90392 
n_ref = 0 
n_req = 171427 
total_req = 184000 

Dual Bus Interface Util: 
issued_total_row = 180800 
issued_total_col = 184000 
Row_Bus_Util =  0.045313 
CoL_Bus_Util = 0.046115 
Either_Row_CoL_Bus_Util = 0.089760 
Issued_on_Two_Bus_Simul_Util = 0.001668 
issued_two_Eff = 0.018579 
queue_avg = 1.848806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3990050 n_nop=3636137 n_act=88463 n_pre=88447 n_ref_event=0 n_req=170560 n_rd=165386 n_rd_L2_A=0 n_write=0 n_wr_bk=17844 bw_util=0.1837
n_activity=3458624 dram_eff=0.2119
bk0: 10006a 3626718i bk1: 9975a 3629094i bk2: 10554a 3594635i bk3: 9982a 3629846i bk4: 9456a 3652848i bk5: 9890a 3625788i bk6: 10351a 3596386i bk7: 10320a 3602813i bk8: 10412a 3600631i bk9: 10144a 3613027i bk10: 11051a 3562119i bk11: 10944a 3572221i bk12: 10761a 3570610i bk13: 10503a 3590268i bk14: 10712a 3577453i bk15: 10325a 3601947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481338
Row_Buffer_Locality_read = 0.485253
Row_Buffer_Locality_write = 0.356204
Bank_Level_Parallism = 2.290338
Bank_Level_Parallism_Col = 1.685836
Bank_Level_Parallism_Ready = 1.244532
write_to_read_ratio_blp_rw_average = 0.082065
GrpLevelPara = 1.435545 

BW Util details:
bwutil = 0.183687 
total_CMD = 3990050 
util_bw = 732920 
Wasted_Col = 1400510 
Wasted_Row = 700261 
Idle = 1156359 

BW Util Bottlenecks: 
RCDc_limit = 1621969 
RCDWRc_limit = 30255 
WTRc_limit = 133701 
RTWc_limit = 111405 
CCDLc_limit = 114580 
rwq = 0 
CCDLc_limit_alone = 99012 
WTRc_limit_alone = 126123 
RTWc_limit_alone = 103415 

Commands details: 
total_CMD = 3990050 
n_nop = 3636137 
Read = 165386 
Write = 0 
L2_Alloc = 0 
L2_WB = 17844 
n_act = 88463 
n_pre = 88447 
n_ref = 0 
n_req = 170560 
total_req = 183230 

Dual Bus Interface Util: 
issued_total_row = 176910 
issued_total_col = 183230 
Row_Bus_Util =  0.044338 
CoL_Bus_Util = 0.045922 
Either_Row_CoL_Bus_Util = 0.088699 
Issued_on_Two_Bus_Simul_Util = 0.001561 
issued_two_Eff = 0.017595 
queue_avg = 2.008749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00875
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3990050 n_nop=3632931 n_act=89780 n_pre=89764 n_ref_event=0 n_req=171133 n_rd=165981 n_rd_L2_A=0 n_write=0 n_wr_bk=17844 bw_util=0.1843
n_activity=3464565 dram_eff=0.2122
bk0: 9776a 3628788i bk1: 10012a 3626459i bk2: 10073a 3620630i bk3: 10168a 3616793i bk4: 9977a 3617637i bk5: 9952a 3625068i bk6: 10267a 3593070i bk7: 10261a 3594569i bk8: 10510a 3587713i bk9: 10254a 3604856i bk10: 11097a 3560205i bk11: 11070a 3556537i bk12: 10597a 3583318i bk13: 10710a 3575202i bk14: 10832a 3568979i bk15: 10425a 3594843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475390
Row_Buffer_Locality_read = 0.479242
Row_Buffer_Locality_write = 0.351320
Bank_Level_Parallism = 2.312301
Bank_Level_Parallism_Col = 1.686424
Bank_Level_Parallism_Ready = 1.247534
write_to_read_ratio_blp_rw_average = 0.078572
GrpLevelPara = 1.439917 

BW Util details:
bwutil = 0.184283 
total_CMD = 3990050 
util_bw = 735300 
Wasted_Col = 1412514 
Wasted_Row = 699180 
Idle = 1143056 

BW Util Bottlenecks: 
RCDc_limit = 1645223 
RCDWRc_limit = 30223 
WTRc_limit = 141952 
RTWc_limit = 108333 
CCDLc_limit = 114583 
rwq = 0 
CCDLc_limit_alone = 98753 
WTRc_limit_alone = 133660 
RTWc_limit_alone = 100795 

Commands details: 
total_CMD = 3990050 
n_nop = 3632931 
Read = 165981 
Write = 0 
L2_Alloc = 0 
L2_WB = 17844 
n_act = 89780 
n_pre = 89764 
n_ref = 0 
n_req = 171133 
total_req = 183825 

Dual Bus Interface Util: 
issued_total_row = 179544 
issued_total_col = 183825 
Row_Bus_Util =  0.044998 
CoL_Bus_Util = 0.046071 
Either_Row_CoL_Bus_Util = 0.089502 
Issued_on_Two_Bus_Simul_Util = 0.001566 
issued_two_Eff = 0.017501 
queue_avg = 1.976490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97649
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3990050 n_nop=3631461 n_act=90220 n_pre=90204 n_ref_event=0 n_req=171675 n_rd=166505 n_rd_L2_A=0 n_write=0 n_wr_bk=17848 bw_util=0.1848
n_activity=3472501 dram_eff=0.2124
bk0: 10093a 3623249i bk1: 9882a 3633773i bk2: 10290a 3612386i bk3: 10443a 3600781i bk4: 9748a 3637063i bk5: 9966a 3622130i bk6: 10239a 3607856i bk7: 10288a 3601020i bk8: 10363a 3609541i bk9: 10495a 3594581i bk10: 11102a 3562345i bk11: 10926a 3566458i bk12: 10448a 3596050i bk13: 10671a 3584521i bk14: 10619a 3577688i bk15: 10932a 3570163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474484
Row_Buffer_Locality_read = 0.479097
Row_Buffer_Locality_write = 0.325919
Bank_Level_Parallism = 2.284451
Bank_Level_Parallism_Col = 1.652189
Bank_Level_Parallism_Ready = 1.211012
write_to_read_ratio_blp_rw_average = 0.080948
GrpLevelPara = 1.429086 

BW Util details:
bwutil = 0.184813 
total_CMD = 3990050 
util_bw = 737412 
Wasted_Col = 1424429 
Wasted_Row = 698715 
Idle = 1129494 

BW Util Bottlenecks: 
RCDc_limit = 1653878 
RCDWRc_limit = 32285 
WTRc_limit = 143956 
RTWc_limit = 108368 
CCDLc_limit = 115979 
rwq = 0 
CCDLc_limit_alone = 100691 
WTRc_limit_alone = 135951 
RTWc_limit_alone = 101085 

Commands details: 
total_CMD = 3990050 
n_nop = 3631461 
Read = 166505 
Write = 0 
L2_Alloc = 0 
L2_WB = 17848 
n_act = 90220 
n_pre = 90204 
n_ref = 0 
n_req = 171675 
total_req = 184353 

Dual Bus Interface Util: 
issued_total_row = 180424 
issued_total_col = 184353 
Row_Bus_Util =  0.045218 
CoL_Bus_Util = 0.046203 
Either_Row_CoL_Bus_Util = 0.089871 
Issued_on_Two_Bus_Simul_Util = 0.001551 
issued_two_Eff = 0.017257 
queue_avg = 1.823936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82394
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3990050 n_nop=3632609 n_act=89788 n_pre=89772 n_ref_event=0 n_req=171157 n_rd=165988 n_rd_L2_A=0 n_write=0 n_wr_bk=17893 bw_util=0.1843
n_activity=3485426 dram_eff=0.211
bk0: 9987a 3632034i bk1: 10107a 3633906i bk2: 10165a 3622151i bk3: 10285a 3608309i bk4: 9883a 3635454i bk5: 9696a 3637974i bk6: 10365a 3598959i bk7: 10172a 3605312i bk8: 10505a 3590016i bk9: 10307a 3596955i bk10: 11032a 3557918i bk11: 10851a 3582409i bk12: 10692a 3574038i bk13: 10508a 3578973i bk14: 10538a 3585873i bk15: 10895a 3565324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475411
Row_Buffer_Locality_read = 0.479414
Row_Buffer_Locality_write = 0.346876
Bank_Level_Parallism = 2.283650
Bank_Level_Parallism_Col = 1.665829
Bank_Level_Parallism_Ready = 1.224206
write_to_read_ratio_blp_rw_average = 0.083064
GrpLevelPara = 1.427284 

BW Util details:
bwutil = 0.184340 
total_CMD = 3990050 
util_bw = 735524 
Wasted_Col = 1426036 
Wasted_Row = 702499 
Idle = 1125991 

BW Util Bottlenecks: 
RCDc_limit = 1650582 
RCDWRc_limit = 31081 
WTRc_limit = 146222 
RTWc_limit = 116312 
CCDLc_limit = 111946 
rwq = 0 
CCDLc_limit_alone = 94766 
WTRc_limit_alone = 137310 
RTWc_limit_alone = 108044 

Commands details: 
total_CMD = 3990050 
n_nop = 3632609 
Read = 165988 
Write = 0 
L2_Alloc = 0 
L2_WB = 17893 
n_act = 89788 
n_pre = 89772 
n_ref = 0 
n_req = 171157 
total_req = 183881 

Dual Bus Interface Util: 
issued_total_row = 179560 
issued_total_col = 183881 
Row_Bus_Util =  0.045002 
CoL_Bus_Util = 0.046085 
Either_Row_CoL_Bus_Util = 0.089583 
Issued_on_Two_Bus_Simul_Util = 0.001504 
issued_two_Eff = 0.016786 
queue_avg = 1.918449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91845
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3990050 n_nop=3634906 n_act=88776 n_pre=88760 n_ref_event=0 n_req=171086 n_rd=165907 n_rd_L2_A=0 n_write=0 n_wr_bk=17915 bw_util=0.1843
n_activity=3449237 dram_eff=0.2132
bk0: 10014a 3622089i bk1: 10183a 3625671i bk2: 9968a 3623298i bk3: 10226a 3610554i bk4: 9850a 3628306i bk5: 9978a 3622799i bk6: 10197a 3596655i bk7: 10081a 3614486i bk8: 10389a 3595574i bk9: 10550a 3589326i bk10: 10871a 3569894i bk11: 11137a 3556707i bk12: 10489a 3590290i bk13: 10541a 3591482i bk14: 10829a 3568858i bk15: 10604a 3586183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481103
Row_Buffer_Locality_read = 0.485157
Row_Buffer_Locality_write = 0.351226
Bank_Level_Parallism = 2.316079
Bank_Level_Parallism_Col = 1.698822
Bank_Level_Parallism_Ready = 1.241792
write_to_read_ratio_blp_rw_average = 0.082915
GrpLevelPara = 1.442945 

BW Util details:
bwutil = 0.184280 
total_CMD = 3990050 
util_bw = 735288 
Wasted_Col = 1396328 
Wasted_Row = 695318 
Idle = 1163116 

BW Util Bottlenecks: 
RCDc_limit = 1619723 
RCDWRc_limit = 30679 
WTRc_limit = 136540 
RTWc_limit = 115099 
CCDLc_limit = 116459 
rwq = 0 
CCDLc_limit_alone = 100217 
WTRc_limit_alone = 128643 
RTWc_limit_alone = 106754 

Commands details: 
total_CMD = 3990050 
n_nop = 3634906 
Read = 165907 
Write = 0 
L2_Alloc = 0 
L2_WB = 17915 
n_act = 88776 
n_pre = 88760 
n_ref = 0 
n_req = 171086 
total_req = 183822 

Dual Bus Interface Util: 
issued_total_row = 177536 
issued_total_col = 183822 
Row_Bus_Util =  0.044495 
CoL_Bus_Util = 0.046070 
Either_Row_CoL_Bus_Util = 0.089007 
Issued_on_Two_Bus_Simul_Util = 0.001557 
issued_two_Eff = 0.017497 
queue_avg = 2.071928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07193
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3990050 n_nop=3637407 n_act=88313 n_pre=88297 n_ref_event=0 n_req=169905 n_rd=164732 n_rd_L2_A=0 n_write=0 n_wr_bk=17826 bw_util=0.183
n_activity=3443591 dram_eff=0.2121
bk0: 9693a 3636759i bk1: 10020a 3628493i bk2: 10352a 3605090i bk3: 10212a 3611911i bk4: 9646a 3625152i bk5: 9653a 3640369i bk6: 10108a 3605850i bk7: 10246a 3600034i bk8: 10381a 3595830i bk9: 10318a 3595711i bk10: 10892a 3572216i bk11: 10846a 3578242i bk12: 10592a 3576618i bk13: 10445a 3593208i bk14: 10763a 3581976i bk15: 10565a 3587494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480233
Row_Buffer_Locality_read = 0.484466
Row_Buffer_Locality_write = 0.345448
Bank_Level_Parallism = 2.308034
Bank_Level_Parallism_Col = 1.688296
Bank_Level_Parallism_Ready = 1.238879
write_to_read_ratio_blp_rw_average = 0.083777
GrpLevelPara = 1.436735 

BW Util details:
bwutil = 0.183013 
total_CMD = 3990050 
util_bw = 730232 
Wasted_Col = 1394431 
Wasted_Row = 694150 
Idle = 1171237 

BW Util Bottlenecks: 
RCDc_limit = 1616161 
RCDWRc_limit = 30771 
WTRc_limit = 132825 
RTWc_limit = 115381 
CCDLc_limit = 115188 
rwq = 0 
CCDLc_limit_alone = 99141 
WTRc_limit_alone = 124912 
RTWc_limit_alone = 107247 

Commands details: 
total_CMD = 3990050 
n_nop = 3637407 
Read = 164732 
Write = 0 
L2_Alloc = 0 
L2_WB = 17826 
n_act = 88313 
n_pre = 88297 
n_ref = 0 
n_req = 169905 
total_req = 182558 

Dual Bus Interface Util: 
issued_total_row = 176610 
issued_total_col = 182558 
Row_Bus_Util =  0.044263 
CoL_Bus_Util = 0.045753 
Either_Row_CoL_Bus_Util = 0.088381 
Issued_on_Two_Bus_Simul_Util = 0.001635 
issued_two_Eff = 0.018503 
queue_avg = 2.007739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00774
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3990050 n_nop=3635308 n_act=88820 n_pre=88804 n_ref_event=0 n_req=170755 n_rd=165583 n_rd_L2_A=0 n_write=0 n_wr_bk=17749 bw_util=0.1838
n_activity=3448810 dram_eff=0.2126
bk0: 9794a 3650937i bk1: 10035a 3626225i bk2: 10192a 3613595i bk3: 10261a 3609504i bk4: 9920a 3624344i bk5: 9840a 3627934i bk6: 10087a 3604792i bk7: 10032a 3615811i bk8: 10532a 3590665i bk9: 10462a 3597758i bk10: 11149a 3554474i bk11: 10804a 3584233i bk12: 10504a 3587547i bk13: 10596a 3585593i bk14: 10826a 3576238i bk15: 10549a 3589533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479851
Row_Buffer_Locality_read = 0.484047
Row_Buffer_Locality_write = 0.345514
Bank_Level_Parallism = 2.298979
Bank_Level_Parallism_Col = 1.677438
Bank_Level_Parallism_Ready = 1.229056
write_to_read_ratio_blp_rw_average = 0.081422
GrpLevelPara = 1.436970 

BW Util details:
bwutil = 0.183789 
total_CMD = 3990050 
util_bw = 733328 
Wasted_Col = 1398891 
Wasted_Row = 693704 
Idle = 1164127 

BW Util Bottlenecks: 
RCDc_limit = 1624805 
RCDWRc_limit = 30685 
WTRc_limit = 140797 
RTWc_limit = 112768 
CCDLc_limit = 115874 
rwq = 0 
CCDLc_limit_alone = 99691 
WTRc_limit_alone = 132547 
RTWc_limit_alone = 104835 

Commands details: 
total_CMD = 3990050 
n_nop = 3635308 
Read = 165583 
Write = 0 
L2_Alloc = 0 
L2_WB = 17749 
n_act = 88820 
n_pre = 88804 
n_ref = 0 
n_req = 170755 
total_req = 183332 

Dual Bus Interface Util: 
issued_total_row = 177624 
issued_total_col = 183332 
Row_Bus_Util =  0.044517 
CoL_Bus_Util = 0.045947 
Either_Row_CoL_Bus_Util = 0.088907 
Issued_on_Two_Bus_Simul_Util = 0.001557 
issued_two_Eff = 0.017517 
queue_avg = 1.970284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97028
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3990050 n_nop=3634005 n_act=89343 n_pre=89327 n_ref_event=0 n_req=171094 n_rd=165922 n_rd_L2_A=0 n_write=0 n_wr_bk=17954 bw_util=0.1843
n_activity=3452852 dram_eff=0.213
bk0: 9922a 3627616i bk1: 9774a 3634045i bk2: 10298a 3605931i bk3: 10192a 3621459i bk4: 9801a 3632558i bk5: 9761a 3638818i bk6: 10234a 3614696i bk7: 10155a 3604510i bk8: 10372a 3605344i bk9: 10495a 3590003i bk10: 11167a 3558297i bk11: 11166a 3555315i bk12: 10430a 3586919i bk13: 10731a 3580669i bk14: 10728a 3577013i bk15: 10696a 3575560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477825
Row_Buffer_Locality_read = 0.481576
Row_Buffer_Locality_write = 0.357502
Bank_Level_Parallism = 2.304728
Bank_Level_Parallism_Col = 1.672143
Bank_Level_Parallism_Ready = 1.232743
write_to_read_ratio_blp_rw_average = 0.080189
GrpLevelPara = 1.438818 

BW Util details:
bwutil = 0.184335 
total_CMD = 3990050 
util_bw = 735504 
Wasted_Col = 1404787 
Wasted_Row = 692469 
Idle = 1157290 

BW Util Bottlenecks: 
RCDc_limit = 1637118 
RCDWRc_limit = 30258 
WTRc_limit = 143565 
RTWc_limit = 109060 
CCDLc_limit = 115180 
rwq = 0 
CCDLc_limit_alone = 99742 
WTRc_limit_alone = 135401 
RTWc_limit_alone = 101786 

Commands details: 
total_CMD = 3990050 
n_nop = 3634005 
Read = 165922 
Write = 0 
L2_Alloc = 0 
L2_WB = 17954 
n_act = 89343 
n_pre = 89327 
n_ref = 0 
n_req = 171094 
total_req = 183876 

Dual Bus Interface Util: 
issued_total_row = 178670 
issued_total_col = 183876 
Row_Bus_Util =  0.044779 
CoL_Bus_Util = 0.046084 
Either_Row_CoL_Bus_Util = 0.089233 
Issued_on_Two_Bus_Simul_Util = 0.001629 
issued_two_Eff = 0.018259 
queue_avg = 1.933164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93316
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3990050 n_nop=3632645 n_act=89773 n_pre=89757 n_ref_event=0 n_req=171407 n_rd=166234 n_rd_L2_A=0 n_write=0 n_wr_bk=17930 bw_util=0.1846
n_activity=3471392 dram_eff=0.2122
bk0: 9865a 3632167i bk1: 9841a 3639600i bk2: 10221a 3620373i bk3: 10294a 3610969i bk4: 9963a 3615216i bk5: 9860a 3627047i bk6: 10054a 3608025i bk7: 10181a 3608002i bk8: 10583a 3590023i bk9: 10427a 3601942i bk10: 10829a 3579598i bk11: 11192a 3553206i bk12: 10545a 3588996i bk13: 10641a 3586843i bk14: 10954a 3566870i bk15: 10784a 3571153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476258
Row_Buffer_Locality_read = 0.480678
Row_Buffer_Locality_write = 0.334235
Bank_Level_Parallism = 2.286382
Bank_Level_Parallism_Col = 1.664588
Bank_Level_Parallism_Ready = 1.230810
write_to_read_ratio_blp_rw_average = 0.081534
GrpLevelPara = 1.430594 

BW Util details:
bwutil = 0.184623 
total_CMD = 3990050 
util_bw = 736656 
Wasted_Col = 1418779 
Wasted_Row = 702162 
Idle = 1132453 

BW Util Bottlenecks: 
RCDc_limit = 1646130 
RCDWRc_limit = 31421 
WTRc_limit = 140868 
RTWc_limit = 109586 
CCDLc_limit = 116546 
rwq = 0 
CCDLc_limit_alone = 100514 
WTRc_limit_alone = 132547 
RTWc_limit_alone = 101875 

Commands details: 
total_CMD = 3990050 
n_nop = 3632645 
Read = 166234 
Write = 0 
L2_Alloc = 0 
L2_WB = 17930 
n_act = 89773 
n_pre = 89757 
n_ref = 0 
n_req = 171407 
total_req = 184164 

Dual Bus Interface Util: 
issued_total_row = 179530 
issued_total_col = 184164 
Row_Bus_Util =  0.044994 
CoL_Bus_Util = 0.046156 
Either_Row_CoL_Bus_Util = 0.089574 
Issued_on_Two_Bus_Simul_Util = 0.001576 
issued_two_Eff = 0.017596 
queue_avg = 1.978128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 396061, Miss = 88567, Miss_rate = 0.224, Pending_hits = 715, Reservation_fails = 87
L2_cache_bank[1]: Access = 382789, Miss = 90159, Miss_rate = 0.236, Pending_hits = 253, Reservation_fails = 531
L2_cache_bank[2]: Access = 384991, Miss = 88676, Miss_rate = 0.230, Pending_hits = 239, Reservation_fails = 555
L2_cache_bank[3]: Access = 386777, Miss = 89337, Miss_rate = 0.231, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[4]: Access = 385193, Miss = 89235, Miss_rate = 0.232, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[5]: Access = 397237, Miss = 89371, Miss_rate = 0.225, Pending_hits = 248, Reservation_fails = 742
L2_cache_bank[6]: Access = 393222, Miss = 89458, Miss_rate = 0.227, Pending_hits = 235, Reservation_fails = 388
L2_cache_bank[7]: Access = 396209, Miss = 88251, Miss_rate = 0.223, Pending_hits = 259, Reservation_fails = 162
L2_cache_bank[8]: Access = 396721, Miss = 89295, Miss_rate = 0.225, Pending_hits = 731, Reservation_fails = 1064
L2_cache_bank[9]: Access = 388327, Miss = 89025, Miss_rate = 0.229, Pending_hits = 262, Reservation_fails = 623
L2_cache_bank[10]: Access = 383232, Miss = 89093, Miss_rate = 0.232, Pending_hits = 230, Reservation_fails = 565
L2_cache_bank[11]: Access = 383051, Miss = 89778, Miss_rate = 0.234, Pending_hits = 215, Reservation_fails = 67
L2_cache_bank[12]: Access = 1344820, Miss = 89349, Miss_rate = 0.066, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[13]: Access = 388614, Miss = 89029, Miss_rate = 0.229, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[14]: Access = 392301, Miss = 88778, Miss_rate = 0.226, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[15]: Access = 391561, Miss = 89476, Miss_rate = 0.229, Pending_hits = 276, Reservation_fails = 1038
L2_cache_bank[16]: Access = 400618, Miss = 88605, Miss_rate = 0.221, Pending_hits = 712, Reservation_fails = 298
L2_cache_bank[17]: Access = 393606, Miss = 88469, Miss_rate = 0.225, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[18]: Access = 386346, Miss = 89161, Miss_rate = 0.231, Pending_hits = 255, Reservation_fails = 613
L2_cache_bank[19]: Access = 387619, Miss = 88737, Miss_rate = 0.229, Pending_hits = 221, Reservation_fails = 38
L2_cache_bank[20]: Access = 390795, Miss = 89123, Miss_rate = 0.228, Pending_hits = 221, Reservation_fails = 283
L2_cache_bank[21]: Access = 390097, Miss = 89156, Miss_rate = 0.229, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[22]: Access = 387069, Miss = 89187, Miss_rate = 0.230, Pending_hits = 201, Reservation_fails = 122
L2_cache_bank[23]: Access = 391768, Miss = 89392, Miss_rate = 0.228, Pending_hits = 255, Reservation_fails = 0
L2_total_cache_accesses = 10319024
L2_total_cache_misses = 2138707
L2_total_cache_miss_rate = 0.2073
L2_total_cache_pending_hits = 7028
L2_total_cache_reservation_fails = 7176
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7141572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1403780
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7028
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1031717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9139168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1179856
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7176
L2_cache_data_port_util = 0.219
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=10319024
icnt_total_pkts_simt_to_mem=10319024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10319024
Req_Network_cycles = 1555903
Req_Network_injected_packets_per_cycle =       6.6322 
Req_Network_conflicts_per_cycle =       8.0438
Req_Network_conflicts_per_cycle_util =       8.3410
Req_Bank_Level_Parallism =       6.8772
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      16.6437
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2803

Reply_Network_injected_packets_num = 10319024
Reply_Network_cycles = 1555903
Reply_Network_injected_packets_per_cycle =        6.6322
Reply_Network_conflicts_per_cycle =        3.9471
Reply_Network_conflicts_per_cycle_util =       4.0920
Reply_Bank_Level_Parallism =       6.8757
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5999
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2211
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 37 sec (2557 sec)
gpgpu_simulation_rate = 65224 (inst/sec)
gpgpu_simulation_rate = 608 (cycle/sec)
gpgpu_silicon_slowdown = 2245065x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d758..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d754..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d750..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d74c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401d60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color2PiS_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color2PiS_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6color2PiS_S_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z6color2PiS_S_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 20380
gpu_sim_insn = 6167163
gpu_ipc =     302.6086
gpu_tot_sim_cycle = 1576283
gpu_tot_sim_insn = 172945070
gpu_tot_ipc =     109.7170
gpu_tot_issued_cta = 9352
gpu_occupancy = 84.8574% 
gpu_tot_occupancy = 68.3967% 
max_total_param_size = 0
gpu_stall_dramfull = 6235
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.1519
partiton_level_parallism_total  =       6.6260
partiton_level_parallism_util =       8.5598
partiton_level_parallism_util_total  =       6.8934
L2_BW  =     268.7134 GB/Sec
L2_BW_total  =     289.4222 GB/Sec
gpu_total_sim_rate=66825

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 723520, Miss = 306009, Miss_rate = 0.423, Pending_hits = 8511, Reservation_fails = 172759
	L1D_cache_core[1]: Access = 739465, Miss = 304574, Miss_rate = 0.412, Pending_hits = 8297, Reservation_fails = 158510
	L1D_cache_core[2]: Access = 755023, Miss = 311436, Miss_rate = 0.412, Pending_hits = 8349, Reservation_fails = 166063
	L1D_cache_core[3]: Access = 753629, Miss = 311450, Miss_rate = 0.413, Pending_hits = 8273, Reservation_fails = 201355
	L1D_cache_core[4]: Access = 752747, Miss = 319353, Miss_rate = 0.424, Pending_hits = 8590, Reservation_fails = 205900
	L1D_cache_core[5]: Access = 738894, Miss = 317111, Miss_rate = 0.429, Pending_hits = 8720, Reservation_fails = 169636
	L1D_cache_core[6]: Access = 740087, Miss = 305667, Miss_rate = 0.413, Pending_hits = 8328, Reservation_fails = 173510
	L1D_cache_core[7]: Access = 735360, Miss = 308440, Miss_rate = 0.419, Pending_hits = 8551, Reservation_fails = 169465
	L1D_cache_core[8]: Access = 743633, Miss = 319563, Miss_rate = 0.430, Pending_hits = 8465, Reservation_fails = 180394
	L1D_cache_core[9]: Access = 747258, Miss = 328519, Miss_rate = 0.440, Pending_hits = 8368, Reservation_fails = 210400
	L1D_cache_core[10]: Access = 729078, Miss = 306386, Miss_rate = 0.420, Pending_hits = 8324, Reservation_fails = 164788
	L1D_cache_core[11]: Access = 752670, Miss = 310350, Miss_rate = 0.412, Pending_hits = 8176, Reservation_fails = 188263
	L1D_cache_core[12]: Access = 731377, Miss = 304056, Miss_rate = 0.416, Pending_hits = 8377, Reservation_fails = 182673
	L1D_cache_core[13]: Access = 729287, Miss = 308961, Miss_rate = 0.424, Pending_hits = 8552, Reservation_fails = 195419
	L1D_cache_core[14]: Access = 760301, Miss = 328383, Miss_rate = 0.432, Pending_hits = 8830, Reservation_fails = 181963
	L1D_cache_core[15]: Access = 758931, Miss = 316568, Miss_rate = 0.417, Pending_hits = 8333, Reservation_fails = 158265
	L1D_cache_core[16]: Access = 757375, Miss = 312227, Miss_rate = 0.412, Pending_hits = 8308, Reservation_fails = 197982
	L1D_cache_core[17]: Access = 739692, Miss = 316208, Miss_rate = 0.427, Pending_hits = 8433, Reservation_fails = 246782
	L1D_cache_core[18]: Access = 726343, Miss = 313708, Miss_rate = 0.432, Pending_hits = 8588, Reservation_fails = 207514
	L1D_cache_core[19]: Access = 728501, Miss = 321272, Miss_rate = 0.441, Pending_hits = 8468, Reservation_fails = 195298
	L1D_cache_core[20]: Access = 745928, Miss = 321047, Miss_rate = 0.430, Pending_hits = 8659, Reservation_fails = 192312
	L1D_cache_core[21]: Access = 726754, Miss = 309666, Miss_rate = 0.426, Pending_hits = 8242, Reservation_fails = 225409
	L1D_cache_core[22]: Access = 733651, Miss = 318114, Miss_rate = 0.434, Pending_hits = 8410, Reservation_fails = 229283
	L1D_cache_core[23]: Access = 731674, Miss = 312165, Miss_rate = 0.427, Pending_hits = 8677, Reservation_fails = 203922
	L1D_cache_core[24]: Access = 728349, Miss = 300225, Miss_rate = 0.412, Pending_hits = 8113, Reservation_fails = 179753
	L1D_cache_core[25]: Access = 737513, Miss = 310462, Miss_rate = 0.421, Pending_hits = 8314, Reservation_fails = 185578
	L1D_cache_core[26]: Access = 719240, Miss = 301309, Miss_rate = 0.419, Pending_hits = 8443, Reservation_fails = 176782
	L1D_cache_core[27]: Access = 746472, Miss = 319347, Miss_rate = 0.428, Pending_hits = 8517, Reservation_fails = 190972
	L1D_cache_core[28]: Access = 732617, Miss = 323528, Miss_rate = 0.442, Pending_hits = 8637, Reservation_fails = 199983
	L1D_cache_core[29]: Access = 734281, Miss = 311873, Miss_rate = 0.425, Pending_hits = 8866, Reservation_fails = 197624
	L1D_total_cache_accesses = 22179650
	L1D_total_cache_misses = 9397977
	L1D_total_cache_miss_rate = 0.4237
	L1D_total_cache_pending_hits = 253719
	L1D_total_cache_reservation_fails = 5708557
	L1D_cache_data_port_util = 0.274
	L1D_cache_fill_port_util = 0.202
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11481532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 253719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6865905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5707592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2383813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 253719
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1046422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20984969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1194681

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 688348
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5019244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 965
ctas_completed 9352, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18959, 21314, 23923, 19331, 19211, 21838, 19895, 19136, 21195, 19759, 21226, 19583, 21531, 19626, 19261, 20275, 20733, 20537, 20448, 21812, 21097, 20350, 22562, 22587, 23556, 22856, 21193, 18955, 20795, 19494, 21759, 21747, 
gpgpu_n_tot_thrd_icount = 631048256
gpgpu_n_tot_w_icount = 19720258
gpgpu_n_stall_shd_mem = 7201162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9249718
gpgpu_n_mem_write_global = 1194681
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 30204019
gpgpu_n_store_insn = 6623322
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15561728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6421485
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 779677
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1883006	W0_Idle:2001764	W0_Scoreboard:159330820	W1:4673306	W2:2185592	W3:1418229	W4:1050061	W5:864534	W6:736367	W7:647203	W8:579025	W9:520640	W10:479617	W11:446463	W12:422007	W13:392833	W14:373350	W15:353516	W16:335939	W17:308294	W18:284635	W19:263847	W20:240034	W21:219040	W22:196284	W23:179590	W24:154680	W25:135262	W26:110869	W27:92839	W28:65231	W29:48750	W30:34363	W31:24976	W32:1882882
single_issue_nums: WS0:4904970	WS1:4935590	WS2:4919492	WS3:4960206	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73997744 {8:9249718,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47787240 {40:1194681,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 369988720 {40:9249718,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9557448 {8:1194681,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1336 
max_icnt2sh_latency = 144 
averagemflatency = 351 
avg_icnt2mem_latency = 120 
avg_mrq_latency = 20 
avg_icnt2sh_latency = 4 
mrq_lat_table:1444948 	29471 	42994 	86127 	210611 	114168 	98166 	75303 	25275 	1777 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4386769 	4440432 	1608516 	8682 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6225385 	1158971 	1140439 	1804279 	115325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6879651 	2335990 	950414 	237551 	38028 	2734 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	102 	2734 	235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        65        65        48        63        64        59        41        56        53        60        40        50        47        52 
dram[1]:        64        64        65        64        61        63        56        52        56        56        52        52        47        64        43        64 
dram[2]:        64        64        70        69        64        64        40        48        61        57        56        55        56        49        52        56 
dram[3]:        64        64        65        69        54        45        48        50        64        64        48        60        44        48        52        56 
dram[4]:        64        64        65        65        49        45        56        47        64        54        48        48        44        60        44        52 
dram[5]:        64        64        65        69        43        57        49        55        50        56        56        48        50        56        48        62 
dram[6]:        64        64        65        65        57        62        57        46        56        60        58        58        51        48        39        48 
dram[7]:        64        64        64        64        64        56        61        63        64        64        40        51        45        52        46        52 
dram[8]:        64        64        65        66        48        46        60        52        57        53        60        56        44        56        52        52 
dram[9]:        64        64        64        64        40        59        55        64        58        64        52        56        40        60        52        52 
dram[10]:        64        64        64        65        47        60        64        52        57        64        49        56        55        56        56        50 
dram[11]:        64        64        66        64        40        46        49        57        52        64        48        59        52        55        46        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      5925      6923      7105      6671      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      5877      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      5909      5909      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5686      5747 
dram[5]:      5785      5877      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      5916      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      7644      5716 
average row accesses per activate:
dram[0]:  2.136995  2.083049  1.978206  2.039260  2.020212  1.979640  1.946161  1.963699  1.863401  1.899816  1.883631  1.844662  1.963088  1.912803  1.914560  1.924321 
dram[1]:  2.118567  2.053998  2.100910  2.059936  1.993443  2.006885  1.929240  1.960791  1.972703  1.907138  1.872124  1.913876  1.929977  1.961911  1.956597  1.960455 
dram[2]:  2.057143  2.063911  2.042078  2.059378  2.002299  1.984564  1.886169  1.921661  1.924852  1.875933  1.863890  1.903556  1.945477  1.927182  1.960213  1.931525 
dram[3]:  2.097413  2.077432  1.971083  2.111771  2.144192  1.997920  1.952172  1.938894  1.938373  1.995408  1.900773  1.944223  1.910346  1.947989  1.941705  2.000000 
dram[4]:  2.067429  2.116591  2.063748  2.072082  2.016434  2.029243  1.895499  1.907369  1.907656  1.942427  1.863315  1.849695  1.924201  1.959815  1.918381  1.996788 
dram[5]:  2.076834  2.091179  2.018719  1.989307  2.043504  1.998687  1.946023  1.914590  1.969605  1.940311  1.856695  1.866592  1.953237  1.928571  1.915500  1.932506 
dram[6]:  2.104560  2.113902  2.044436  2.006200  2.053123  2.082214  1.943568  1.949453  1.905900  1.915769  1.869586  1.938649  1.878738  1.898565  1.940316  1.892770 
dram[7]:  2.100411  2.104481  2.076398  2.056874  2.032028  2.033588  1.919247  1.982714  1.911264  1.933231  1.893364  1.894988  1.976379  1.980661  1.955796  1.995773 
dram[8]:  2.109172  2.087617  1.997828  2.028471  2.008351  2.076506  1.941599  1.955333  1.917285  1.941539  1.919004  1.942153  1.919729  1.963308  1.974833  1.985235 
dram[9]:  2.185819  2.091245  2.049341  2.032735  2.019600  2.006871  1.909558  1.955968  1.913568  1.966128  1.879817  1.963108  1.932256  1.936570  1.969244  1.984753 
dram[10]:  2.095482  2.098439  2.013548  2.094111  2.051242  2.058672  2.004759  1.933144  1.980886  1.890783  1.873469  1.873467  1.934847  1.956188  1.913087  1.906833 
dram[11]:  2.122133  2.122634  2.075048  2.020191  1.947378  2.035549  1.930793  1.939615  1.920468  1.959986  1.899213  1.855968  1.954914  1.972121  1.902712  1.914082 
average row locality = 2128887/1079798 = 1.971560
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10261     10622     10642     10563     10165     10558     10440     10433     10813     11027     11376     11555     10731     11104     11011     11201 
dram[1]:     10342     10549     10508     10662     10004     10162     10597     10671     10732     10942     11634     11265     10745     10797     11017     11204 
dram[2]:     10294     10422     10633     10582     10120     10344     10691     10632     10764     10979     11704     11392     10877     10863     11079     11047 
dram[3]:     10339     10313     10914     10340      9766     10239     10770     10708     10772     10530     11468     11380     11153     10905     11109     10717 
dram[4]:     10117     10365     10408     10527     10341     10286     10663     10642     10904     10637     11532     11488     10993     11133     11224     10840 
dram[5]:     10415     10207     10662     10822     10099     10320     10630     10653     10751     10882     11523     11349     10868     11067     11011     11334 
dram[6]:     10340     10488     10520     10671     10218     10051     10763     10546     10905     10697     11451     11268     11105     10920     10929     11306 
dram[7]:     10361     10530     10315     10583     10202     10324     10577     10447     10784     10960     11282     11579     10883     10936     11239     10985 
dram[8]:     10033     10351     10707     10564     10009     10014     10472     10614     10769     10692     11301     11252     11004     10849     11186     10944 
dram[9]:     10125     10382     10540     10652     10280     10183     10461     10420     10938     10871     11571     11214     10911     10997     11234     10973 
dram[10]:     10256     10121     10656     10547     10154     10089     10619     10539     10756     10873     11606     11588     10837     11148     11139     11089 
dram[11]:     10180     10176     10560     10674     10287     10207     10407     10560     10994     10837     11256     11625     10990     11057     11364     11189 
total dram reads = 2063930
bank skew: 11704/9766 = 1.20
chip skew: 172593/170761 = 1.01
number of total write accesses:
dram[0]:      1224      1232      1163      1176      1150      1134      1140      1142      1161      1171      1158      1162      1150      1128      1165      1159 
dram[1]:      1207      1229      1161      1161      1162      1150      1173      1166      1149      1163      1129      1140      1156      1136      1166      1184 
dram[2]:      1234      1201      1144      1186      1130      1123      1136      1165      1141      1142      1154      1149      1121      1145      1171      1175 
dram[3]:      1202      1209      1150      1164      1149      1142      1154      1153      1151      1170      1165      1140      1133      1140      1193      1183 
dram[4]:      1261      1231      1151      1180      1185      1131      1151      1159      1171      1142      1143      1133      1153      1140      1146      1167 
dram[5]:      1257      1225      1161      1165      1128      1156      1140      1147      1150      1164      1150      1144      1158      1134      1173      1176 
dram[6]:      1237      1261      1174      1136      1147      1145      1133      1143      1167      1166      1172      1153      1135      1141      1189      1176 
dram[7]:      1219      1243      1162      1169      1142      1165      1161      1156      1161      1156      1168      1160      1127      1151      1192      1166 
dram[8]:      1202      1230      1154      1147      1141      1142      1166      1141      1157      1152      1146      1165      1152      1160      1171      1182 
dram[9]:      1207      1231      1159      1151      1151      1159      1135      1149      1143      1149      1151      1144      1137      1128      1167      1181 
dram[10]:      1257      1265      1162      1154      1174      1148      1154      1178      1155      1146      1147      1170      1137      1146      1193      1168 
dram[11]:      1244      1242      1175      1127      1163      1150      1166      1162      1148      1160      1161      1170      1156      1143      1153      1187 
total dram writes = 223618
bank skew: 1265/1121 = 1.13
chip skew: 18754/18517 = 1.01
average mf latency per bank:
dram[0]:       2021      1830      1830      1808      1542      1540      1493      1473      1326      1263      1242      1191      1274      1146      1412      1408
dram[1]:       1955      1818      1866      1796      1588      1537      1469      1507      1280      1344      1144      1225      1177      1208      1367      1331
dram[2]:       1833      1900      1872      1873      1601      1670      1425      1390      1302      1328      1201      1242      1192      1209      1343      1430
dram[3]:       1994      1979      1798      1905      1730      1670      1401      1437      1346      1381      1189      1217      1177      1209      1369      1444
dram[4]:       1993      2008      1885      1783      1619      1627      1417      1451      1396      1390      1227      1127      1199      1184      1458      1397
dram[5]:       1907      2031      1825      1705      1574      1618      1407      1407      1327      1342      1100      1155      1212      1161      1357      1334
dram[6]:       1984      1813      1865      1769      1717      1721      1497      1507      1329      1319      1267      1259      1236      1204     23338      1255
dram[7]:       1868      1772      1945      1829      1620      1563      1493      1529      1264      1316      1231      1203      1241      1269      1368      1499
dram[8]:       1967      1988      1930      1829      1704      1632      1485      1450      1352      1378      1258      1214      1194      1177      1462      1405
dram[9]:       2046      1902      1769      1753      1529      1610      1466      1407      1271      1316      1162      1223      1175      1190      1413      1455
dram[10]:       1910      1955      1811      1834      1661      1632      1426      1400      1399      1289      1216      1161      1235      1188      1349      1413
dram[11]:       1866      1886      1857      1786      1585      1650      1464      1462      1302      1288      1179      1180      1129      1223      1402      1470
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1190      1498      1267      1514      1321      1347      1149      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4042312 n_nop=3675753 n_act=91021 n_pre=91005 n_ref_event=0 n_req=177912 n_rd=172502 n_rd_L2_A=0 n_write=0 n_wr_bk=18615 bw_util=0.1891
n_activity=3512354 dram_eff=0.2177
bk0: 10261a 3676864i bk1: 10622a 3659855i bk2: 10642a 3652155i bk3: 10563a 3659463i bk4: 10165a 3675796i bk5: 10558a 3657944i bk6: 10440a 3650655i bk7: 10433a 3653535i bk8: 10813a 3629965i bk9: 11027a 3631023i bk10: 11376a 3604046i bk11: 11555a 3589747i bk12: 10731a 3643538i bk13: 11104a 3626237i bk14: 11011a 3616144i bk15: 11201a 3614942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488404
Row_Buffer_Locality_read = 0.492603
Row_Buffer_Locality_write = 0.354529
Bank_Level_Parallism = 2.321559
Bank_Level_Parallism_Col = 1.705664
Bank_Level_Parallism_Ready = 1.237268
write_to_read_ratio_blp_rw_average = 0.084092
GrpLevelPara = 1.459232 

BW Util details:
bwutil = 0.189117 
total_CMD = 4042312 
util_bw = 764468 
Wasted_Col = 1431398 
Wasted_Row = 705748 
Idle = 1140698 

BW Util Bottlenecks: 
RCDc_limit = 1662949 
RCDWRc_limit = 32026 
WTRc_limit = 145550 
RTWc_limit = 114876 
CCDLc_limit = 119468 
rwq = 0 
CCDLc_limit_alone = 103287 
WTRc_limit_alone = 137385 
RTWc_limit_alone = 106860 

Commands details: 
total_CMD = 4042312 
n_nop = 3675753 
Read = 172502 
Write = 0 
L2_Alloc = 0 
L2_WB = 18615 
n_act = 91021 
n_pre = 91005 
n_ref = 0 
n_req = 177912 
total_req = 191117 

Dual Bus Interface Util: 
issued_total_row = 182026 
issued_total_col = 191117 
Row_Bus_Util =  0.045030 
CoL_Bus_Util = 0.047279 
Either_Row_CoL_Bus_Util = 0.090681 
Issued_on_Two_Bus_Simul_Util = 0.001629 
issued_two_Eff = 0.017962 
queue_avg = 2.267037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26704
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4042312 n_nop=3678974 n_act=89640 n_pre=89624 n_ref_event=0 n_req=177240 n_rd=171831 n_rd_L2_A=0 n_write=0 n_wr_bk=18632 bw_util=0.1885
n_activity=3493461 dram_eff=0.2181
bk0: 10342a 3672390i bk1: 10549a 3661047i bk2: 10508a 3670841i bk3: 10662a 3660149i bk4: 10004a 3675354i bk5: 10162a 3670551i bk6: 10597a 3642621i bk7: 10671a 3648545i bk8: 10732a 3648674i bk9: 10942a 3627344i bk10: 11634a 3600570i bk11: 11265a 3612583i bk12: 10745a 3638737i bk13: 10797a 3640032i bk14: 11017a 3625111i bk15: 11204a 3619838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494256
Row_Buffer_Locality_read = 0.498362
Row_Buffer_Locality_write = 0.363838
Bank_Level_Parallism = 2.322516
Bank_Level_Parallism_Col = 1.712201
Bank_Level_Parallism_Ready = 1.246572
write_to_read_ratio_blp_rw_average = 0.084934
GrpLevelPara = 1.458589 

BW Util details:
bwutil = 0.188469 
total_CMD = 4042312 
util_bw = 761852 
Wasted_Col = 1413210 
Wasted_Row = 695357 
Idle = 1171893 

BW Util Bottlenecks: 
RCDc_limit = 1635075 
RCDWRc_limit = 30803 
WTRc_limit = 138911 
RTWc_limit = 115905 
CCDLc_limit = 120174 
rwq = 0 
CCDLc_limit_alone = 103784 
WTRc_limit_alone = 131001 
RTWc_limit_alone = 107425 

Commands details: 
total_CMD = 4042312 
n_nop = 3678974 
Read = 171831 
Write = 0 
L2_Alloc = 0 
L2_WB = 18632 
n_act = 89640 
n_pre = 89624 
n_ref = 0 
n_req = 177240 
total_req = 190463 

Dual Bus Interface Util: 
issued_total_row = 179264 
issued_total_col = 190463 
Row_Bus_Util =  0.044347 
CoL_Bus_Util = 0.047117 
Either_Row_CoL_Bus_Util = 0.089884 
Issued_on_Two_Bus_Simul_Util = 0.001581 
issued_two_Eff = 0.017584 
queue_avg = 2.323880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32388
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4042312 n_nop=3676208 n_act=90934 n_pre=90918 n_ref_event=0 n_req=177827 n_rd=172423 n_rd_L2_A=0 n_write=0 n_wr_bk=18517 bw_util=0.1889
n_activity=3500466 dram_eff=0.2182
bk0: 10294a 3670028i bk1: 10422a 3669593i bk2: 10633a 3658488i bk3: 10582a 3659790i bk4: 10120a 3672992i bk5: 10344a 3662756i bk6: 10691a 3640667i bk7: 10632a 3648634i bk8: 10764a 3638552i bk9: 10979a 3626345i bk10: 11704a 3593628i bk11: 11392a 3610330i bk12: 10877a 3637626i bk13: 10863a 3632528i bk14: 11079a 3624634i bk15: 11047a 3624178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488643
Row_Buffer_Locality_read = 0.492504
Row_Buffer_Locality_write = 0.365470
Bank_Level_Parallism = 2.324132
Bank_Level_Parallism_Col = 1.693372
Bank_Level_Parallism_Ready = 1.227478
write_to_read_ratio_blp_rw_average = 0.084088
GrpLevelPara = 1.458676 

BW Util details:
bwutil = 0.188941 
total_CMD = 4042312 
util_bw = 763760 
Wasted_Col = 1426878 
Wasted_Row = 695733 
Idle = 1155941 

BW Util Bottlenecks: 
RCDc_limit = 1659268 
RCDWRc_limit = 31135 
WTRc_limit = 146367 
RTWc_limit = 115747 
CCDLc_limit = 120430 
rwq = 0 
CCDLc_limit_alone = 103682 
WTRc_limit_alone = 138315 
RTWc_limit_alone = 107051 

Commands details: 
total_CMD = 4042312 
n_nop = 3676208 
Read = 172423 
Write = 0 
L2_Alloc = 0 
L2_WB = 18517 
n_act = 90934 
n_pre = 90918 
n_ref = 0 
n_req = 177827 
total_req = 190940 

Dual Bus Interface Util: 
issued_total_row = 181852 
issued_total_col = 190940 
Row_Bus_Util =  0.044987 
CoL_Bus_Util = 0.047235 
Either_Row_CoL_Bus_Util = 0.090568 
Issued_on_Two_Bus_Simul_Util = 0.001654 
issued_two_Eff = 0.018268 
queue_avg = 2.160669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16067
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4042312 n_nop=3680564 n_act=89001 n_pre=88985 n_ref_event=0 n_req=176832 n_rd=171423 n_rd_L2_A=0 n_write=0 n_wr_bk=18598 bw_util=0.188
n_activity=3493962 dram_eff=0.2175
bk0: 10339a 3671720i bk1: 10313a 3672551i bk2: 10914a 3640786i bk3: 10340a 3675876i bk4: 9766a 3700471i bk5: 10239a 3672110i bk6: 10770a 3641511i bk7: 10708a 3648614i bk8: 10772a 3642103i bk9: 10530a 3656707i bk10: 11468a 3605541i bk11: 11380a 3615930i bk12: 11153a 3613573i bk13: 10905a 3632949i bk14: 11109a 3619152i bk15: 10717a 3644263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496692
Row_Buffer_Locality_read = 0.500557
Row_Buffer_Locality_write = 0.374191
Bank_Level_Parallism = 2.310359
Bank_Level_Parallism_Col = 1.717397
Bank_Level_Parallism_Ready = 1.254491
write_to_read_ratio_blp_rw_average = 0.085896
GrpLevelPara = 1.458200 

BW Util details:
bwutil = 0.188032 
total_CMD = 4042312 
util_bw = 760084 
Wasted_Col = 1406750 
Wasted_Row = 701436 
Idle = 1174042 

BW Util Bottlenecks: 
RCDc_limit = 1626125 
RCDWRc_limit = 30424 
WTRc_limit = 136122 
RTWc_limit = 115817 
CCDLc_limit = 117817 
rwq = 0 
CCDLc_limit_alone = 101606 
WTRc_limit_alone = 128377 
RTWc_limit_alone = 107351 

Commands details: 
total_CMD = 4042312 
n_nop = 3680564 
Read = 171423 
Write = 0 
L2_Alloc = 0 
L2_WB = 18598 
n_act = 89001 
n_pre = 88985 
n_ref = 0 
n_req = 176832 
total_req = 190021 

Dual Bus Interface Util: 
issued_total_row = 177986 
issued_total_col = 190021 
Row_Bus_Util =  0.044031 
CoL_Bus_Util = 0.047008 
Either_Row_CoL_Bus_Util = 0.089490 
Issued_on_Two_Bus_Simul_Util = 0.001548 
issued_two_Eff = 0.017302 
queue_avg = 2.308098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3081
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4042312 n_nop=3677212 n_act=90326 n_pre=90310 n_ref_event=0 n_req=177502 n_rd=172100 n_rd_L2_A=0 n_write=0 n_wr_bk=18644 bw_util=0.1887
n_activity=3500209 dram_eff=0.218
bk0: 10117a 3669450i bk1: 10365a 3666821i bk2: 10408a 3666069i bk3: 10527a 3660602i bk4: 10341a 3664320i bk5: 10286a 3670635i bk6: 10663a 3637211i bk7: 10642a 3639879i bk8: 10904a 3630513i bk9: 10637a 3648281i bk10: 11532a 3604169i bk11: 11488a 3597988i bk12: 10993a 3626707i bk13: 11133a 3619473i bk14: 11224a 3610464i bk15: 10840a 3636517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491138
Row_Buffer_Locality_read = 0.494933
Row_Buffer_Locality_write = 0.370233
Bank_Level_Parallism = 2.336326
Bank_Level_Parallism_Col = 1.723568
Bank_Level_Parallism_Ready = 1.258943
write_to_read_ratio_blp_rw_average = 0.083028
GrpLevelPara = 1.464586 

BW Util details:
bwutil = 0.188747 
total_CMD = 4042312 
util_bw = 762976 
Wasted_Col = 1418859 
Wasted_Row = 700154 
Idle = 1160323 

BW Util Bottlenecks: 
RCDc_limit = 1649298 
RCDWRc_limit = 30412 
WTRc_limit = 144395 
RTWc_limit = 114031 
CCDLc_limit = 118373 
rwq = 0 
CCDLc_limit_alone = 101591 
WTRc_limit_alone = 135866 
RTWc_limit_alone = 105778 

Commands details: 
total_CMD = 4042312 
n_nop = 3677212 
Read = 172100 
Write = 0 
L2_Alloc = 0 
L2_WB = 18644 
n_act = 90326 
n_pre = 90310 
n_ref = 0 
n_req = 177502 
total_req = 190744 

Dual Bus Interface Util: 
issued_total_row = 180636 
issued_total_col = 190744 
Row_Bus_Util =  0.044686 
CoL_Bus_Util = 0.047187 
Either_Row_CoL_Bus_Util = 0.090320 
Issued_on_Two_Bus_Simul_Util = 0.001554 
issued_two_Eff = 0.017201 
queue_avg = 2.289324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28932
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4042312 n_nop=3675784 n_act=90776 n_pre=90760 n_ref_event=0 n_req=178006 n_rd=172593 n_rd_L2_A=0 n_write=0 n_wr_bk=18628 bw_util=0.1892
n_activity=3507594 dram_eff=0.2181
bk0: 10415a 3668254i bk1: 10207a 3678251i bk2: 10662a 3657549i bk3: 10822a 3645596i bk4: 10099a 3683538i bk5: 10320a 3668686i bk6: 10630a 3653577i bk7: 10653a 3646822i bk8: 10751a 3654348i bk9: 10882a 3639182i bk10: 11523a 3606143i bk11: 11349a 3610161i bk12: 10868a 3640835i bk13: 11067a 3627840i bk14: 11011a 3618821i bk15: 11334a 3612406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490051
Row_Buffer_Locality_read = 0.494562
Row_Buffer_Locality_write = 0.346204
Bank_Level_Parallism = 2.302516
Bank_Level_Parallism_Col = 1.680598
Bank_Level_Parallism_Ready = 1.222713
write_to_read_ratio_blp_rw_average = 0.084103
GrpLevelPara = 1.450107 

BW Util details:
bwutil = 0.189219 
total_CMD = 4042312 
util_bw = 764884 
Wasted_Col = 1430707 
Wasted_Row = 699679 
Idle = 1147042 

BW Util Bottlenecks: 
RCDc_limit = 1657979 
RCDWRc_limit = 32561 
WTRc_limit = 146790 
RTWc_limit = 112315 
CCDLc_limit = 119370 
rwq = 0 
CCDLc_limit_alone = 103348 
WTRc_limit_alone = 138570 
RTWc_limit_alone = 104513 

Commands details: 
total_CMD = 4042312 
n_nop = 3675784 
Read = 172593 
Write = 0 
L2_Alloc = 0 
L2_WB = 18628 
n_act = 90776 
n_pre = 90760 
n_ref = 0 
n_req = 178006 
total_req = 191221 

Dual Bus Interface Util: 
issued_total_row = 181536 
issued_total_col = 191221 
Row_Bus_Util =  0.044909 
CoL_Bus_Util = 0.047305 
Either_Row_CoL_Bus_Util = 0.090673 
Issued_on_Two_Bus_Simul_Util = 0.001541 
issued_two_Eff = 0.016995 
queue_avg = 2.108106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10811
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4042312 n_nop=3676813 n_act=90352 n_pre=90336 n_ref_event=0 n_req=177593 n_rd=172178 n_rd_L2_A=0 n_write=0 n_wr_bk=18675 bw_util=0.1889
n_activity=3521447 dram_eff=0.2168
bk0: 10340a 3676013i bk1: 10488a 3677708i bk2: 10520a 3667014i bk3: 10671a 3652816i bk4: 10218a 3682367i bk5: 10051a 3683237i bk6: 10763a 3643972i bk7: 10546a 3649973i bk8: 10905a 3631970i bk9: 10697a 3639990i bk10: 11451a 3600960i bk11: 11268a 3625225i bk12: 11105a 3616370i bk13: 10920a 3619471i bk14: 10929a 3628412i bk15: 11306a 3604911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491247
Row_Buffer_Locality_read = 0.495185
Row_Buffer_Locality_write = 0.366020
Bank_Level_Parallism = 2.307522
Bank_Level_Parallism_Col = 1.702843
Bank_Level_Parallism_Ready = 1.236471
write_to_read_ratio_blp_rw_average = 0.087446
GrpLevelPara = 1.451426 

BW Util details:
bwutil = 0.188855 
total_CMD = 4042312 
util_bw = 763412 
Wasted_Col = 1432279 
Wasted_Row = 703793 
Idle = 1142828 

BW Util Bottlenecks: 
RCDc_limit = 1654750 
RCDWRc_limit = 31298 
WTRc_limit = 148463 
RTWc_limit = 121755 
CCDLc_limit = 115385 
rwq = 0 
CCDLc_limit_alone = 97315 
WTRc_limit_alone = 139436 
RTWc_limit_alone = 112712 

Commands details: 
total_CMD = 4042312 
n_nop = 3676813 
Read = 172178 
Write = 0 
L2_Alloc = 0 
L2_WB = 18675 
n_act = 90352 
n_pre = 90336 
n_ref = 0 
n_req = 177593 
total_req = 190853 

Dual Bus Interface Util: 
issued_total_row = 180688 
issued_total_col = 190853 
Row_Bus_Util =  0.044699 
CoL_Bus_Util = 0.047214 
Either_Row_CoL_Bus_Util = 0.090418 
Issued_on_Two_Bus_Simul_Util = 0.001495 
issued_two_Eff = 0.016531 
queue_avg = 2.217252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21725
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4042312 n_nop=3679253 n_act=89313 n_pre=89297 n_ref_event=0 n_req=177413 n_rd=171987 n_rd_L2_A=0 n_write=0 n_wr_bk=18698 bw_util=0.1887
n_activity=3484705 dram_eff=0.2189
bk0: 10361a 3665772i bk1: 10530a 3668994i bk2: 10315a 3668558i bk3: 10583a 3655418i bk4: 10202a 3674172i bk5: 10324a 3668670i bk6: 10577a 3642154i bk7: 10447a 3660209i bk8: 10784a 3638759i bk9: 10960a 3632745i bk10: 11282a 3613263i bk11: 11579a 3599132i bk12: 10883a 3632597i bk13: 10936a 3634518i bk14: 11239a 3609266i bk15: 10985a 3628019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496581
Row_Buffer_Locality_read = 0.500544
Row_Buffer_Locality_write = 0.370992
Bank_Level_Parallism = 2.338453
Bank_Level_Parallism_Col = 1.733755
Bank_Level_Parallism_Ready = 1.254542
write_to_read_ratio_blp_rw_average = 0.086903
GrpLevelPara = 1.465612 

BW Util details:
bwutil = 0.188689 
total_CMD = 4042312 
util_bw = 762740 
Wasted_Col = 1402524 
Wasted_Row = 696380 
Idle = 1180668 

BW Util Bottlenecks: 
RCDc_limit = 1623890 
RCDWRc_limit = 30838 
WTRc_limit = 138651 
RTWc_limit = 120506 
CCDLc_limit = 119979 
rwq = 0 
CCDLc_limit_alone = 102923 
WTRc_limit_alone = 130639 
RTWc_limit_alone = 111462 

Commands details: 
total_CMD = 4042312 
n_nop = 3679253 
Read = 171987 
Write = 0 
L2_Alloc = 0 
L2_WB = 18698 
n_act = 89313 
n_pre = 89297 
n_ref = 0 
n_req = 177413 
total_req = 190685 

Dual Bus Interface Util: 
issued_total_row = 178610 
issued_total_col = 190685 
Row_Bus_Util =  0.044185 
CoL_Bus_Util = 0.047172 
Either_Row_CoL_Bus_Util = 0.089815 
Issued_on_Two_Bus_Simul_Util = 0.001543 
issued_two_Eff = 0.017176 
queue_avg = 2.378301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3783
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4042312 n_nop=3681754 n_act=88883 n_pre=88867 n_ref_event=0 n_req=176179 n_rd=170761 n_rd_L2_A=0 n_write=0 n_wr_bk=18608 bw_util=0.1874
n_activity=3479124 dram_eff=0.2177
bk0: 10033a 3680798i bk1: 10351a 3671805i bk2: 10707a 3651072i bk3: 10564a 3657275i bk4: 10009a 3671243i bk5: 10014a 3686565i bk6: 10472a 3651472i bk7: 10614a 3644656i bk8: 10769a 3640270i bk9: 10692a 3640137i bk10: 11301a 3614633i bk11: 11252a 3619015i bk12: 11004a 3620606i bk13: 10849a 3637102i bk14: 11186a 3623251i bk15: 10944a 3628655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495507
Row_Buffer_Locality_read = 0.499722
Row_Buffer_Locality_write = 0.362680
Bank_Level_Parallism = 2.329152
Bank_Level_Parallism_Col = 1.720867
Bank_Level_Parallism_Ready = 1.249228
write_to_read_ratio_blp_rw_average = 0.087710
GrpLevelPara = 1.460065 

BW Util details:
bwutil = 0.187387 
total_CMD = 4042312 
util_bw = 757476 
Wasted_Col = 1400986 
Wasted_Row = 695206 
Idle = 1188644 

BW Util Bottlenecks: 
RCDc_limit = 1620399 
RCDWRc_limit = 31038 
WTRc_limit = 135483 
RTWc_limit = 120739 
CCDLc_limit = 118720 
rwq = 0 
CCDLc_limit_alone = 101936 
WTRc_limit_alone = 127433 
RTWc_limit_alone = 112005 

Commands details: 
total_CMD = 4042312 
n_nop = 3681754 
Read = 170761 
Write = 0 
L2_Alloc = 0 
L2_WB = 18608 
n_act = 88883 
n_pre = 88867 
n_ref = 0 
n_req = 176179 
total_req = 189369 

Dual Bus Interface Util: 
issued_total_row = 177750 
issued_total_col = 189369 
Row_Bus_Util =  0.043972 
CoL_Bus_Util = 0.046847 
Either_Row_CoL_Bus_Util = 0.089196 
Issued_on_Two_Bus_Simul_Util = 0.001623 
issued_two_Eff = 0.018197 
queue_avg = 2.291835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29183
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4042312 n_nop=3679578 n_act=89351 n_pre=89335 n_ref_event=0 n_req=177170 n_rd=171752 n_rd_L2_A=0 n_write=0 n_wr_bk=18542 bw_util=0.1883
n_activity=3484095 dram_eff=0.2185
bk0: 10125a 3695593i bk1: 10382a 3669482i bk2: 10540a 3659165i bk3: 10652a 3654541i bk4: 10280a 3670848i bk5: 10183a 3674747i bk6: 10461a 3649276i bk7: 10420a 3660746i bk8: 10938a 3633581i bk9: 10871a 3638765i bk10: 11571a 3596231i bk11: 11214a 3625073i bk12: 10911a 3628943i bk13: 10997a 3629095i bk14: 11234a 3617272i bk15: 10973a 3628824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495688
Row_Buffer_Locality_read = 0.499802
Row_Buffer_Locality_write = 0.365264
Bank_Level_Parallism = 2.324217
Bank_Level_Parallism_Col = 1.716539
Bank_Level_Parallism_Ready = 1.241866
write_to_read_ratio_blp_rw_average = 0.085582
GrpLevelPara = 1.462234 

BW Util details:
bwutil = 0.188302 
total_CMD = 4042312 
util_bw = 761176 
Wasted_Col = 1404674 
Wasted_Row = 694725 
Idle = 1181737 

BW Util Bottlenecks: 
RCDc_limit = 1628519 
RCDWRc_limit = 30868 
WTRc_limit = 142683 
RTWc_limit = 118507 
CCDLc_limit = 119414 
rwq = 0 
CCDLc_limit_alone = 102337 
WTRc_limit_alone = 134343 
RTWc_limit_alone = 109770 

Commands details: 
total_CMD = 4042312 
n_nop = 3679578 
Read = 171752 
Write = 0 
L2_Alloc = 0 
L2_WB = 18542 
n_act = 89351 
n_pre = 89335 
n_ref = 0 
n_req = 177170 
total_req = 190294 

Dual Bus Interface Util: 
issued_total_row = 178686 
issued_total_col = 190294 
Row_Bus_Util =  0.044204 
CoL_Bus_Util = 0.047076 
Either_Row_CoL_Bus_Util = 0.089734 
Issued_on_Two_Bus_Simul_Util = 0.001545 
issued_two_Eff = 0.017219 
queue_avg = 2.273737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27374
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4042312 n_nop=3678309 n_act=89886 n_pre=89870 n_ref_event=0 n_req=177437 n_rd=172017 n_rd_L2_A=0 n_write=0 n_wr_bk=18754 bw_util=0.1888
n_activity=3488193 dram_eff=0.2188
bk0: 10256a 3671248i bk1: 10121a 3677629i bk2: 10656a 3651986i bk3: 10547a 3667472i bk4: 10154a 3678394i bk5: 10089a 3684634i bk6: 10619a 3659700i bk7: 10539a 3649212i bk8: 10756a 3649836i bk9: 10873a 3633430i bk10: 11606a 3599834i bk11: 11588a 3595886i bk12: 10837a 3631490i bk13: 11148a 3624265i bk14: 11139a 3616450i bk15: 11089a 3614069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493431
Row_Buffer_Locality_read = 0.497114
Row_Buffer_Locality_write = 0.376568
Bank_Level_Parallism = 2.328312
Bank_Level_Parallism_Col = 1.708902
Bank_Level_Parallism_Ready = 1.243474
write_to_read_ratio_blp_rw_average = 0.084557
GrpLevelPara = 1.462483 

BW Util details:
bwutil = 0.188774 
total_CMD = 4042312 
util_bw = 763084 
Wasted_Col = 1410908 
Wasted_Row = 693533 
Idle = 1174787 

BW Util Bottlenecks: 
RCDc_limit = 1641137 
RCDWRc_limit = 30427 
WTRc_limit = 145758 
RTWc_limit = 114710 
CCDLc_limit = 118868 
rwq = 0 
CCDLc_limit_alone = 102506 
WTRc_limit_alone = 137465 
RTWc_limit_alone = 106641 

Commands details: 
total_CMD = 4042312 
n_nop = 3678309 
Read = 172017 
Write = 0 
L2_Alloc = 0 
L2_WB = 18754 
n_act = 89886 
n_pre = 89870 
n_ref = 0 
n_req = 177437 
total_req = 190771 

Dual Bus Interface Util: 
issued_total_row = 179756 
issued_total_col = 190771 
Row_Bus_Util =  0.044469 
CoL_Bus_Util = 0.047194 
Either_Row_CoL_Bus_Util = 0.090048 
Issued_on_Two_Bus_Simul_Util = 0.001614 
issued_two_Eff = 0.017923 
queue_avg = 2.226243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22624
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4042312 n_nop=3676912 n_act=90331 n_pre=90315 n_ref_event=0 n_req=177776 n_rd=172363 n_rd_L2_A=0 n_write=0 n_wr_bk=18707 bw_util=0.1891
n_activity=3506999 dram_eff=0.2179
bk0: 10180a 3675579i bk1: 10176a 3682179i bk2: 10560a 3665632i bk3: 10674a 3656332i bk4: 10287a 3660903i bk5: 10207a 3673475i bk6: 10407a 3653978i bk7: 10560a 3653623i bk8: 10994a 3633340i bk9: 10837a 3644384i bk10: 11256a 3622338i bk11: 11625a 3595840i bk12: 10990a 3630315i bk13: 11057a 3629692i bk14: 11364a 3607732i bk15: 11189a 3612136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491883
Row_Buffer_Locality_read = 0.496296
Row_Buffer_Locality_write = 0.351376
Bank_Level_Parallism = 2.309664
Bank_Level_Parallism_Col = 1.700375
Bank_Level_Parallism_Ready = 1.240957
write_to_read_ratio_blp_rw_average = 0.085822
GrpLevelPara = 1.455105 

BW Util details:
bwutil = 0.189070 
total_CMD = 4042312 
util_bw = 764280 
Wasted_Col = 1424907 
Wasted_Row = 703304 
Idle = 1149821 

BW Util Bottlenecks: 
RCDc_limit = 1650117 
RCDWRc_limit = 31597 
WTRc_limit = 142741 
RTWc_limit = 115377 
CCDLc_limit = 120226 
rwq = 0 
CCDLc_limit_alone = 103309 
WTRc_limit_alone = 134287 
RTWc_limit_alone = 106914 

Commands details: 
total_CMD = 4042312 
n_nop = 3676912 
Read = 172363 
Write = 0 
L2_Alloc = 0 
L2_WB = 18707 
n_act = 90331 
n_pre = 90315 
n_ref = 0 
n_req = 177776 
total_req = 191070 

Dual Bus Interface Util: 
issued_total_row = 180646 
issued_total_col = 191070 
Row_Bus_Util =  0.044689 
CoL_Bus_Util = 0.047268 
Either_Row_CoL_Bus_Util = 0.090394 
Issued_on_Two_Bus_Simul_Util = 0.001562 
issued_two_Eff = 0.017285 
queue_avg = 2.274571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27457

========= L2 cache stats =========
L2_cache_bank[0]: Access = 401305, Miss = 91607, Miss_rate = 0.228, Pending_hits = 715, Reservation_fails = 87
L2_cache_bank[1]: Access = 388040, Miss = 93237, Miss_rate = 0.240, Pending_hits = 253, Reservation_fails = 531
L2_cache_bank[2]: Access = 390196, Miss = 91750, Miss_rate = 0.235, Pending_hits = 239, Reservation_fails = 555
L2_cache_bank[3]: Access = 391983, Miss = 92417, Miss_rate = 0.236, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[4]: Access = 390412, Miss = 92330, Miss_rate = 0.236, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[5]: Access = 402452, Miss = 92430, Miss_rate = 0.230, Pending_hits = 248, Reservation_fails = 742
L2_cache_bank[6]: Access = 398440, Miss = 92446, Miss_rate = 0.232, Pending_hits = 235, Reservation_fails = 388
L2_cache_bank[7]: Access = 401430, Miss = 91300, Miss_rate = 0.227, Pending_hits = 259, Reservation_fails = 162
L2_cache_bank[8]: Access = 401951, Miss = 92348, Miss_rate = 0.230, Pending_hits = 731, Reservation_fails = 1064
L2_cache_bank[9]: Access = 393526, Miss = 92091, Miss_rate = 0.234, Pending_hits = 262, Reservation_fails = 623
L2_cache_bank[10]: Access = 388439, Miss = 92150, Miss_rate = 0.237, Pending_hits = 230, Reservation_fails = 565
L2_cache_bank[11]: Access = 388297, Miss = 92809, Miss_rate = 0.239, Pending_hits = 215, Reservation_fails = 67
L2_cache_bank[12]: Access = 1350049, Miss = 92413, Miss_rate = 0.068, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[13]: Access = 393841, Miss = 92155, Miss_rate = 0.234, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[14]: Access = 397559, Miss = 91814, Miss_rate = 0.231, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[15]: Access = 396803, Miss = 92520, Miss_rate = 0.233, Pending_hits = 276, Reservation_fails = 1038
L2_cache_bank[16]: Access = 405834, Miss = 91659, Miss_rate = 0.226, Pending_hits = 712, Reservation_fails = 298
L2_cache_bank[17]: Access = 398809, Miss = 91444, Miss_rate = 0.229, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[18]: Access = 391558, Miss = 92217, Miss_rate = 0.236, Pending_hits = 255, Reservation_fails = 613
L2_cache_bank[19]: Access = 392838, Miss = 91850, Miss_rate = 0.234, Pending_hits = 221, Reservation_fails = 38
L2_cache_bank[20]: Access = 396008, Miss = 92194, Miss_rate = 0.233, Pending_hits = 221, Reservation_fails = 283
L2_cache_bank[21]: Access = 395321, Miss = 92180, Miss_rate = 0.233, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[22]: Access = 392308, Miss = 92211, Miss_rate = 0.235, Pending_hits = 201, Reservation_fails = 122
L2_cache_bank[23]: Access = 397000, Miss = 92497, Miss_rate = 0.233, Pending_hits = 255, Reservation_fails = 0
L2_total_cache_accesses = 10444399
L2_total_cache_misses = 2212069
L2_total_cache_miss_rate = 0.2118
L2_total_cache_pending_hits = 7028
L2_total_cache_reservation_fails = 7176
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7178760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 603981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1459949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7028
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1046542
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9249718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1194681
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7176
L2_cache_data_port_util = 0.218
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=10444399
icnt_total_pkts_simt_to_mem=10444399
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10444399
Req_Network_cycles = 1576283
Req_Network_injected_packets_per_cycle =       6.6260 
Req_Network_conflicts_per_cycle =       7.9810
Req_Network_conflicts_per_cycle_util =       8.3032
Req_Bank_Level_Parallism =       6.8934
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      16.4791
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2799

Reply_Network_injected_packets_num = 10444399
Reply_Network_cycles = 1576283
Reply_Network_injected_packets_per_cycle =        6.6260
Reply_Network_conflicts_per_cycle =        3.9316
Reply_Network_conflicts_per_cycle_util =       4.0892
Reply_Bank_Level_Parallism =       6.8915
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5992
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2209
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 8 sec (2588 sec)
gpgpu_simulation_rate = 66825 (inst/sec)
gpgpu_simulation_rate = 609 (cycle/sec)
gpgpu_silicon_slowdown = 2241379x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d720..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d718..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d710..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color1PiS_S_S_S_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color1PiS_S_S_S_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6color1PiS_S_S_S_S_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z6color1PiS_S_S_S_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 338503
gpu_sim_insn = 28102355
gpu_ipc =      83.0195
gpu_tot_sim_cycle = 1914786
gpu_tot_sim_insn = 201047425
gpu_tot_ipc =     104.9973
gpu_tot_issued_cta = 10521
gpu_occupancy = 65.2320% 
gpu_tot_occupancy = 67.8326% 
max_total_param_size = 0
gpu_stall_dramfull = 6387
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.2892
partiton_level_parallism_total  =       6.3896
partiton_level_parallism_util =       5.4639
partiton_level_parallism_util_total  =       6.6393
L2_BW  =     231.0310 GB/Sec
L2_BW_total  =     279.0996 GB/Sec
gpu_total_sim_rate=64770

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 856174, Miss = 354904, Miss_rate = 0.415, Pending_hits = 10054, Reservation_fails = 174052
	L1D_cache_core[1]: Access = 880554, Miss = 356939, Miss_rate = 0.405, Pending_hits = 10074, Reservation_fails = 160889
	L1D_cache_core[2]: Access = 894193, Miss = 364052, Miss_rate = 0.407, Pending_hits = 10012, Reservation_fails = 167029
	L1D_cache_core[3]: Access = 901808, Miss = 369167, Miss_rate = 0.409, Pending_hits = 10142, Reservation_fails = 202935
	L1D_cache_core[4]: Access = 888411, Miss = 370621, Miss_rate = 0.417, Pending_hits = 10348, Reservation_fails = 207175
	L1D_cache_core[5]: Access = 873610, Miss = 367631, Miss_rate = 0.421, Pending_hits = 10360, Reservation_fails = 171902
	L1D_cache_core[6]: Access = 873759, Miss = 355296, Miss_rate = 0.407, Pending_hits = 9984, Reservation_fails = 174714
	L1D_cache_core[7]: Access = 872285, Miss = 361134, Miss_rate = 0.414, Pending_hits = 10222, Reservation_fails = 174733
	L1D_cache_core[8]: Access = 888557, Miss = 377102, Miss_rate = 0.424, Pending_hits = 10281, Reservation_fails = 182510
	L1D_cache_core[9]: Access = 880011, Miss = 380209, Miss_rate = 0.432, Pending_hits = 10021, Reservation_fails = 211810
	L1D_cache_core[10]: Access = 878627, Miss = 357692, Miss_rate = 0.407, Pending_hits = 9909, Reservation_fails = 170053
	L1D_cache_core[11]: Access = 882988, Miss = 359121, Miss_rate = 0.407, Pending_hits = 9919, Reservation_fails = 192919
	L1D_cache_core[12]: Access = 864334, Miss = 353363, Miss_rate = 0.409, Pending_hits = 10071, Reservation_fails = 183567
	L1D_cache_core[13]: Access = 880625, Miss = 365722, Miss_rate = 0.415, Pending_hits = 10402, Reservation_fails = 196832
	L1D_cache_core[14]: Access = 910806, Miss = 382636, Miss_rate = 0.420, Pending_hits = 10498, Reservation_fails = 183675
	L1D_cache_core[15]: Access = 899470, Miss = 369089, Miss_rate = 0.410, Pending_hits = 10051, Reservation_fails = 183300
	L1D_cache_core[16]: Access = 902632, Miss = 370905, Miss_rate = 0.411, Pending_hits = 10214, Reservation_fails = 215041
	L1D_cache_core[17]: Access = 867124, Miss = 364665, Miss_rate = 0.421, Pending_hits = 10043, Reservation_fails = 248324
	L1D_cache_core[18]: Access = 864755, Miss = 364414, Miss_rate = 0.421, Pending_hits = 10262, Reservation_fails = 211897
	L1D_cache_core[19]: Access = 865429, Miss = 373355, Miss_rate = 0.431, Pending_hits = 10126, Reservation_fails = 198527
	L1D_cache_core[20]: Access = 874148, Miss = 368221, Miss_rate = 0.421, Pending_hits = 10251, Reservation_fails = 193459
	L1D_cache_core[21]: Access = 870036, Miss = 365904, Miss_rate = 0.421, Pending_hits = 9978, Reservation_fails = 226356
	L1D_cache_core[22]: Access = 865921, Miss = 368998, Miss_rate = 0.426, Pending_hits = 10140, Reservation_fails = 233504
	L1D_cache_core[23]: Access = 872974, Miss = 363089, Miss_rate = 0.416, Pending_hits = 10366, Reservation_fails = 205001
	L1D_cache_core[24]: Access = 856251, Miss = 346329, Miss_rate = 0.404, Pending_hits = 9593, Reservation_fails = 180829
	L1D_cache_core[25]: Access = 884785, Miss = 364605, Miss_rate = 0.412, Pending_hits = 10059, Reservation_fails = 189257
	L1D_cache_core[26]: Access = 859287, Miss = 355600, Miss_rate = 0.414, Pending_hits = 10180, Reservation_fails = 178452
	L1D_cache_core[27]: Access = 887340, Miss = 379458, Miss_rate = 0.428, Pending_hits = 10354, Reservation_fails = 212877
	L1D_cache_core[28]: Access = 876923, Miss = 378488, Miss_rate = 0.432, Pending_hits = 10498, Reservation_fails = 202017
	L1D_cache_core[29]: Access = 873159, Miss = 365070, Miss_rate = 0.418, Pending_hits = 10582, Reservation_fails = 199154
	L1D_total_cache_accesses = 26346976
	L1D_total_cache_misses = 10973779
	L1D_total_cache_miss_rate = 0.4165
	L1D_total_cache_pending_hits = 304994
	L1D_total_cache_reservation_fails = 5832790
	L1D_cache_data_port_util = 0.271
	L1D_cache_fill_port_util = 0.194
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13807183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 304994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8050791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5831808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2738747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 304994
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1261020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 137385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24901715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1445261

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 731815
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5099993
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 982
ctas_completed 10521, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
24155, 25668, 26816, 22653, 22782, 25020, 23105, 25345, 26327, 25096, 25665, 25434, 25678, 23958, 23837, 25161, 24650, 25428, 26716, 25832, 26187, 24241, 26605, 27111, 28917, 29346, 25910, 23620, 24979, 24199, 25664, 25250, 
gpgpu_n_tot_thrd_icount = 772058816
gpgpu_n_tot_w_icount = 24126838
gpgpu_n_stall_shd_mem = 8281543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10789538
gpgpu_n_mem_write_global = 1445261
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 35198268
gpgpu_n_store_insn = 7673204
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17955840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7397278
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 884265
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2115942	W0_Idle:2512078	W0_Scoreboard:193864294	W1:5854372	W2:2755263	W3:1797044	W4:1339332	W5:1104557	W6:940366	W7:827395	W8:738432	W9:664646	W10:602533	W11:559138	W12:522905	W13:481292	W14:449932	W15:416936	W16:393152	W17:354303	W18:322358	W19:292664	W20:264587	W21:239551	W22:211463	W23:189353	W24:162432	W25:140421	W26:115458	W27:96636	W28:66487	W29:49939	W30:37619	W31:27272	W32:2109000
single_issue_nums: WS0:6001852	WS1:6036133	WS2:6020943	WS3:6067910	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86316304 {8:10789538,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57810440 {40:1445261,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 431581520 {40:10789538,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11562088 {8:1445261,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1336 
max_icnt2sh_latency = 144 
averagemflatency = 345 
avg_icnt2mem_latency = 114 
avg_mrq_latency = 18 
avg_icnt2sh_latency = 4 
mrq_lat_table:1755963 	34517 	50268 	101105 	249819 	127123 	106019 	82455 	28170 	1932 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5365729 	5127547 	1732562 	8961 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7550026 	1288937 	1340671 	1934121 	121044 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8287626 	2620042 	1036273 	249692 	38401 	2734 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	119 	3379 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        66        65        48        63        64        59        41        56        53        60        40        50        47        52 
dram[1]:        64        64        65        64        61        63        56        52        56        56        52        52        47        64        43        64 
dram[2]:        64        64        70        74        64        64        40        48        61        57        56        55        56        49        52        56 
dram[3]:        64        64        65        69        54        45        48        50        64        64        48        60        44        48        52        56 
dram[4]:        64        64        65        73        49        45        56        47        64        54        48        48        44        60        44        52 
dram[5]:        64        64        65        69        43        57        49        55        50        56        56        48        50        56        48        62 
dram[6]:        64        64        65        65        57        62        57        46        56        60        58        58        51        48        39        48 
dram[7]:        64        64        64        64        64        56        61        63        64        64        40        51        45        52        46        52 
dram[8]:        64        64        65        66        48        46        60        52        57        53        60        56        44        56        52        52 
dram[9]:        64        64        68        64        40        59        55        64        58        64        52        56        40        60        52        52 
dram[10]:        64        64        64        65        47        60        64        52        57        64        49        56        55        56        56        50 
dram[11]:        64        64        66        64        40        46        49        57        52        64        48        59        52        55        46        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      5925      6923      7105      6671      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      5877      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      7046      5909      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5686      5747 
dram[5]:      5785      5877      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      5916      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      8061      5716 
average row accesses per activate:
dram[0]:  2.086542  2.031380  1.935436  1.987376  1.954623  1.937407  1.896414  1.904691  1.828190  1.849522  1.841799  1.805218  1.916351  1.864939  1.857496  1.879154 
dram[1]:  2.078853  2.019150  2.048469  2.017082  1.949897  1.966070  1.890224  1.909210  1.912319  1.866379  1.821663  1.859307  1.876640  1.914645  1.916524  1.912163 
dram[2]:  2.012806  2.012806  1.997399  2.005979  1.961665  1.944461  1.846262  1.869260  1.875533  1.825112  1.817185  1.856532  1.904415  1.871186  1.914517  1.881118 
dram[3]:  2.041806  2.026696  1.929341  2.052032  2.088479  1.936479  1.893362  1.884984  1.890746  1.947543  1.854526  1.887802  1.869249  1.897076  1.900516  1.943173 
dram[4]:  2.017730  2.062681  2.019179  2.020130  1.959491  1.984522  1.850614  1.858849  1.857044  1.899927  1.816443  1.798152  1.877987  1.905576  1.864740  1.937692 
dram[5]:  2.036681  2.046546  1.961229  1.940186  1.989951  1.952688  1.892996  1.866799  1.913873  1.886710  1.808854  1.819061  1.900699  1.883893  1.869277  1.888089 
dram[6]:  2.055297  2.070102  1.998305  1.963446  2.013359  2.029085  1.889367  1.911039  1.846196  1.879078  1.822831  1.889466  1.829836  1.852557  1.889219  1.845453 
dram[7]:  2.040114  2.045897  2.028926  2.009092  1.977087  1.989246  1.863149  1.927270  1.854550  1.890345  1.842520  1.851876  1.928179  1.926234  1.898675  1.952015 
dram[8]:  2.060143  2.044207  1.964925  1.978449  1.959498  2.010751  1.895617  1.903970  1.870583  1.894170  1.877581  1.883626  1.861950  1.903106  1.923055  1.927218 
dram[9]:  2.133775  2.038895  1.996480  1.986411  1.972153  1.959063  1.861365  1.907758  1.863908  1.927352  1.841646  1.909837  1.886827  1.885770  1.910809  1.940055 
dram[10]:  2.047933  2.051152  1.957343  2.036973  1.991599  2.004027  1.949036  1.893766  1.935422  1.846773  1.815914  1.831969  1.882737  1.904190  1.867277  1.857865 
dram[11]:  2.070575  2.073083  2.034693  1.979098  1.900805  1.979141  1.881619  1.895374  1.875873  1.896783  1.850573  1.803165  1.899053  1.925057  1.852359  1.863038 
average row locality = 2537418/1319798 = 1.922581
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12247     12703     12710     12646     12162     12586     12447     12422     12863     13148     13521     13709     12771     13130     13123     13271 
dram[1]:     12327     12631     12560     12695     11923     12102     12642     12721     12797     13018     13776     13339     12751     12852     13046     13277 
dram[2]:     12297     12450     12650     12668     12072     12370     12715     12662     12784     13099     13848     13492     12929     12900     13082     13109 
dram[3]:     12413     12314     13025     12365     11694     12270     12852     12784     12833     12512     13669     13493     13208     12959     13202     12746 
dram[4]:     12074     12398     12430     12631     12352     12279     12717     12668     12984     12607     13654     13619     13032     13199     13333     12861 
dram[5]:     12492     12178     12739     12951     12069     12302     12708     12712     12840     12961     13729     13506     12922     13129     13102     13486 
dram[6]:     12344     12491     12548     12701     12246     12007     12767     12606     12984     12726     13567     13428     13203     12927     12948     13372 
dram[7]:     12423     12573     12348     12622     12183     12352     12619     12494     12882     13006     13402     13759     12939     13019     13335     13050 
dram[8]:     11965     12363     12762     12622     11923     11937     12526     12642     12777     12783     13408     13432     13094     12888     13225     13006 
dram[9]:     12126     12405     12629     12742     12263     12218     12450     12480     13018     12913     13736     13323     12917     13098     13333     13010 
dram[10]:     12295     12108     12752     12645     12156     12028     12631     12535     12810     12905     13796     13692     12860     13232     13242     13181 
dram[11]:     12206     12182     12612     12750     12332     12210     12417     12582     13030     12917     13315     13844     13030     13135     13521     13304 
total dram reads = 2458186
bank skew: 13848/11694 = 1.18
chip skew: 205826/203353 = 1.01
number of total write accesses:
dram[0]:      1455      1465      1413      1412      1405      1371      1354      1340      1376      1391      1363      1373      1349      1343      1353      1349 
dram[1]:      1429      1468      1401      1403      1397      1394      1388      1364      1350      1358      1338      1332      1352      1336      1355      1373 
dram[2]:      1467      1433      1362      1434      1377      1357      1338      1373      1350      1342      1362      1349      1324      1335      1362      1368 
dram[3]:      1426      1437      1386      1413      1395      1386      1373      1355      1357      1375      1366      1348      1333      1341      1388      1372 
dram[4]:      1492      1454      1388      1421      1423      1372      1370      1383      1383      1343      1339      1318      1351      1350      1344      1353 
dram[5]:      1485      1463      1403      1407      1356      1382      1336      1363      1359      1376      1351      1348      1365      1348      1364      1367 
dram[6]:      1470      1494      1423      1376      1374      1373      1339      1374      1378      1362      1377      1360      1327      1341      1387      1358 
dram[7]:      1449      1471      1411      1407      1396      1404      1381      1372      1368      1357      1373      1372      1336      1355      1376      1353 
dram[8]:      1436      1465      1389      1382      1375      1369      1365      1343      1360      1355      1358      1367      1354      1370      1365      1381 
dram[9]:      1436      1452      1396      1395      1378      1403      1337      1362      1333      1360      1356      1338      1351      1336      1354      1372 
dram[10]:      1489      1496      1401      1396      1398      1382      1384      1385      1354      1356      1336      1372      1332      1357      1379      1351 
dram[11]:      1477      1485      1405      1376      1401      1392      1380      1393      1348      1365      1360      1363      1365      1334      1341      1379 
total dram writes = 264910
bank skew: 1496/1318 = 1.14
chip skew: 22181/21933 = 1.01
average mf latency per bank:
dram[0]:       1954      1770      1769      1741      1476      1479      1436      1420      1276      1207      1198      1147      1221      1104      1364      1365
dram[1]:       1897      1750      1792      1734      1526      1481      1414      1455      1230      1292      1104      1184      1132      1162      1327      1288
dram[2]:       1770      1834      1815      1801      1542      1603      1374      1338      1256      1272      1162      1202      1143      1159      1306      1384
dram[3]:       1923      1914      1732      1829      1659      1603      1346      1380      1298      1330      1143      1170      1132      1160      1325      1402
dram[4]:       1938      1943      1817      1710      1556      1564      1362      1399      1342      1339      1189      1090      1152      1135      1415      1357
dram[5]:       1835      1972      1764      1641      1514      1558      1351      1353      1271      1284      1059      1108      1163      1114      1313      1290
dram[6]:       1931      1754      1800      1708      1651      1655      1452      1448      1283      1266      1227      1207      1189      1156     23905      1217
dram[7]:       1803      1709      1874      1760      1556      1496      1432      1467      1204      1264      1186      1156      1186      1217      1326      1454
dram[8]:       1902      1922      1863      1756      1641      1572      1431      1398      1301      1315      1214      1168      1141      1127      1418      1357
dram[9]:       1972      1841      1698      1680      1474      1541      1412      1350      1224      1266      1120      1175      1129      1141      1366      1418
dram[10]:       1845      1890      1741      1763      1595      1574      1372      1354      1348      1241      1170      1123      1185      1140      1307      1371
dram[11]:       1797      1818      1797      1723      1517      1582      1410      1410      1257      1237      1139      1133      1087      1177      1357      1427
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1190      1498      1267      1514      1321      1347      1149      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4910390 n_nop=4468403 n_act=111236 n_pre=111220 n_ref_event=0 n_req=212077 n_rd=205459 n_rd_L2_A=0 n_write=0 n_wr_bk=22112 bw_util=0.1854
n_activity=4275051 dram_eff=0.2129
bk0: 12247a 4468591i bk1: 12703a 4446567i bk2: 12710a 4434607i bk3: 12646a 4443644i bk4: 12162a 4458878i bk5: 12586a 4441247i bk6: 12447a 4433877i bk7: 12422a 4435596i bk8: 12863a 4414101i bk9: 13148a 4411562i bk10: 13521a 4380501i bk11: 13709a 4362984i bk12: 12771a 4427280i bk13: 13130a 4410053i bk14: 13123a 4396200i bk15: 13271a 4398728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475502
Row_Buffer_Locality_read = 0.480023
Row_Buffer_Locality_write = 0.335147
Bank_Level_Parallism = 2.316458
Bank_Level_Parallism_Col = 1.683640
Bank_Level_Parallism_Ready = 1.226953
write_to_read_ratio_blp_rw_average = 0.083158
GrpLevelPara = 1.444586 

BW Util details:
bwutil = 0.185379 
total_CMD = 4910390 
util_bw = 910284 
Wasted_Col = 1750305 
Wasted_Row = 863771 
Idle = 1386030 

BW Util Bottlenecks: 
RCDc_limit = 2034171 
RCDWRc_limit = 40659 
WTRc_limit = 179708 
RTWc_limit = 142812 
CCDLc_limit = 142862 
rwq = 0 
CCDLc_limit_alone = 123542 
WTRc_limit_alone = 170000 
RTWc_limit_alone = 133200 

Commands details: 
total_CMD = 4910390 
n_nop = 4468403 
Read = 205459 
Write = 0 
L2_Alloc = 0 
L2_WB = 22112 
n_act = 111236 
n_pre = 111220 
n_ref = 0 
n_req = 212077 
total_req = 227571 

Dual Bus Interface Util: 
issued_total_row = 222456 
issued_total_col = 227571 
Row_Bus_Util =  0.045303 
CoL_Bus_Util = 0.046345 
Either_Row_CoL_Bus_Util = 0.090011 
Issued_on_Two_Bus_Simul_Util = 0.001637 
issued_two_Eff = 0.018191 
queue_avg = 2.077707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07771
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4910390 n_nop=4473218 n_act=109302 n_pre=109286 n_ref_event=0 n_req=211046 n_rd=204457 n_rd_L2_A=0 n_write=0 n_wr_bk=22038 bw_util=0.1845
n_activity=4249733 dram_eff=0.2132
bk0: 12327a 4465476i bk1: 12631a 4450618i bk2: 12560a 4457705i bk3: 12695a 4447677i bk4: 11923a 4464443i bk5: 12102a 4459980i bk6: 12642a 4425060i bk7: 12721a 4430619i bk8: 12797a 4430834i bk9: 13018a 4410403i bk10: 13776a 4377049i bk11: 13339a 4391783i bk12: 12751a 4421937i bk13: 12852a 4425686i bk14: 13046a 4411502i bk15: 13277a 4403761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482103
Row_Buffer_Locality_read = 0.486562
Row_Buffer_Locality_write = 0.343755
Bank_Level_Parallism = 2.313017
Bank_Level_Parallism_Col = 1.689282
Bank_Level_Parallism_Ready = 1.234568
write_to_read_ratio_blp_rw_average = 0.084034
GrpLevelPara = 1.444097 

BW Util details:
bwutil = 0.184503 
total_CMD = 4910390 
util_bw = 905980 
Wasted_Col = 1725459 
Wasted_Row = 851989 
Idle = 1426962 

BW Util Bottlenecks: 
RCDc_limit = 1996084 
RCDWRc_limit = 39136 
WTRc_limit = 171346 
RTWc_limit = 143985 
CCDLc_limit = 143488 
rwq = 0 
CCDLc_limit_alone = 123835 
WTRc_limit_alone = 161886 
RTWc_limit_alone = 133792 

Commands details: 
total_CMD = 4910390 
n_nop = 4473218 
Read = 204457 
Write = 0 
L2_Alloc = 0 
L2_WB = 22038 
n_act = 109302 
n_pre = 109286 
n_ref = 0 
n_req = 211046 
total_req = 226495 

Dual Bus Interface Util: 
issued_total_row = 218588 
issued_total_col = 226495 
Row_Bus_Util =  0.044515 
CoL_Bus_Util = 0.046126 
Either_Row_CoL_Bus_Util = 0.089030 
Issued_on_Two_Bus_Simul_Util = 0.001611 
issued_two_Eff = 0.018096 
queue_avg = 2.123532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12353
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4910390 n_nop=4469669 n_act=110935 n_pre=110919 n_ref_event=0 n_req=211718 n_rd=205127 n_rd_L2_A=0 n_write=0 n_wr_bk=21933 bw_util=0.185
n_activity=4256832 dram_eff=0.2134
bk0: 12297a 4460284i bk1: 12450a 4458315i bk2: 12650a 4447413i bk3: 12668a 4444209i bk4: 12072a 4461686i bk5: 12370a 4447895i bk6: 12715a 4425181i bk7: 12662a 4429852i bk8: 12784a 4422428i bk9: 13099a 4404943i bk10: 13848a 4371285i bk11: 13492a 4388070i bk12: 12929a 4422749i bk13: 12900a 4414986i bk14: 13082a 4411667i bk15: 13109a 4408065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476029
Row_Buffer_Locality_read = 0.480205
Row_Buffer_Locality_write = 0.346078
Bank_Level_Parallism = 2.314693
Bank_Level_Parallism_Col = 1.673226
Bank_Level_Parallism_Ready = 1.218291
write_to_read_ratio_blp_rw_average = 0.082736
GrpLevelPara = 1.445085 

BW Util details:
bwutil = 0.184963 
total_CMD = 4910390 
util_bw = 908240 
Wasted_Col = 1741802 
Wasted_Row = 854035 
Idle = 1406313 

BW Util Bottlenecks: 
RCDc_limit = 2027109 
RCDWRc_limit = 39286 
WTRc_limit = 179431 
RTWc_limit = 142863 
CCDLc_limit = 143526 
rwq = 0 
CCDLc_limit_alone = 123542 
WTRc_limit_alone = 169779 
RTWc_limit_alone = 132531 

Commands details: 
total_CMD = 4910390 
n_nop = 4469669 
Read = 205127 
Write = 0 
L2_Alloc = 0 
L2_WB = 21933 
n_act = 110935 
n_pre = 110919 
n_ref = 0 
n_req = 211718 
total_req = 227060 

Dual Bus Interface Util: 
issued_total_row = 221854 
issued_total_col = 227060 
Row_Bus_Util =  0.045181 
CoL_Bus_Util = 0.046241 
Either_Row_CoL_Bus_Util = 0.089753 
Issued_on_Two_Bus_Simul_Util = 0.001669 
issued_two_Eff = 0.018590 
queue_avg = 1.963918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96392
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4910390 n_nop=4473744 n_act=108979 n_pre=108963 n_ref_event=0 n_req=210948 n_rd=204339 n_rd_L2_A=0 n_write=0 n_wr_bk=22051 bw_util=0.1844
n_activity=4251789 dram_eff=0.213
bk0: 12413a 4458799i bk1: 12314a 4461999i bk2: 13025a 4423178i bk3: 12365a 4462305i bk4: 11694a 4491667i bk5: 12270a 4454903i bk6: 12852a 4419992i bk7: 12784a 4427628i bk8: 12833a 4425368i bk9: 12512a 4444924i bk10: 13669a 4381012i bk11: 13493a 4394884i bk12: 13208a 4396075i bk13: 12959a 4415911i bk14: 13202a 4402581i bk15: 12746a 4430095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483385
Row_Buffer_Locality_read = 0.487714
Row_Buffer_Locality_write = 0.349523
Bank_Level_Parallism = 2.305866
Bank_Level_Parallism_Col = 1.693028
Bank_Level_Parallism_Ready = 1.242411
write_to_read_ratio_blp_rw_average = 0.084468
GrpLevelPara = 1.444289 

BW Util details:
bwutil = 0.184417 
total_CMD = 4910390 
util_bw = 905560 
Wasted_Col = 1721767 
Wasted_Row = 859521 
Idle = 1423542 

BW Util Bottlenecks: 
RCDc_limit = 1992125 
RCDWRc_limit = 39127 
WTRc_limit = 171341 
RTWc_limit = 141884 
CCDLc_limit = 141250 
rwq = 0 
CCDLc_limit_alone = 121813 
WTRc_limit_alone = 161850 
RTWc_limit_alone = 131938 

Commands details: 
total_CMD = 4910390 
n_nop = 4473744 
Read = 204339 
Write = 0 
L2_Alloc = 0 
L2_WB = 22051 
n_act = 108979 
n_pre = 108963 
n_ref = 0 
n_req = 210948 
total_req = 226390 

Dual Bus Interface Util: 
issued_total_row = 217942 
issued_total_col = 226390 
Row_Bus_Util =  0.044384 
CoL_Bus_Util = 0.046104 
Either_Row_CoL_Bus_Util = 0.088923 
Issued_on_Two_Bus_Simul_Util = 0.001565 
issued_two_Eff = 0.017602 
queue_avg = 2.101833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10183
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4910390 n_nop=4470468 n_act=110387 n_pre=110371 n_ref_event=0 n_req=211427 n_rd=204838 n_rd_L2_A=0 n_write=0 n_wr_bk=22084 bw_util=0.1849
n_activity=4259315 dram_eff=0.2131
bk0: 12074a 4459003i bk1: 12398a 4455065i bk2: 12430a 4454494i bk3: 12631a 4445953i bk4: 12352a 4447305i bk5: 12279a 4457915i bk6: 12717a 4420017i bk7: 12668a 4420908i bk8: 12984a 4410837i bk9: 12607a 4437694i bk10: 13654a 4381197i bk11: 13619a 4372409i bk12: 13032a 4408360i bk13: 13199a 4401449i bk14: 13333a 4389198i bk15: 12861a 4421765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477905
Row_Buffer_Locality_read = 0.482015
Row_Buffer_Locality_write = 0.350129
Bank_Level_Parallism = 2.327919
Bank_Level_Parallism_Col = 1.703056
Bank_Level_Parallism_Ready = 1.249076
write_to_read_ratio_blp_rw_average = 0.082186
GrpLevelPara = 1.451098 

BW Util details:
bwutil = 0.184850 
total_CMD = 4910390 
util_bw = 907688 
Wasted_Col = 1734146 
Wasted_Row = 858759 
Idle = 1409797 

BW Util Bottlenecks: 
RCDc_limit = 2017560 
RCDWRc_limit = 38408 
WTRc_limit = 177382 
RTWc_limit = 143166 
CCDLc_limit = 141334 
rwq = 0 
CCDLc_limit_alone = 121191 
WTRc_limit_alone = 167399 
RTWc_limit_alone = 133006 

Commands details: 
total_CMD = 4910390 
n_nop = 4470468 
Read = 204838 
Write = 0 
L2_Alloc = 0 
L2_WB = 22084 
n_act = 110387 
n_pre = 110371 
n_ref = 0 
n_req = 211427 
total_req = 226922 

Dual Bus Interface Util: 
issued_total_row = 220758 
issued_total_col = 226922 
Row_Bus_Util =  0.044957 
CoL_Bus_Util = 0.046213 
Either_Row_CoL_Bus_Util = 0.089590 
Issued_on_Two_Bus_Simul_Util = 0.001580 
issued_two_Eff = 0.017635 
queue_avg = 2.105949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4910390 n_nop=4468043 n_act=111102 n_pre=111086 n_ref_event=0 n_req=212424 n_rd=205826 n_rd_L2_A=0 n_write=0 n_wr_bk=22073 bw_util=0.1856
n_activity=4269905 dram_eff=0.2135
bk0: 12492a 4457439i bk1: 12178a 4471212i bk2: 12739a 4441249i bk3: 12951a 4427256i bk4: 12069a 4470644i bk5: 12302a 4457115i bk6: 12708a 4436238i bk7: 12712a 4428086i bk8: 12840a 4438806i bk9: 12961a 4421936i bk10: 13729a 4381042i bk11: 13506a 4387511i bk12: 12922a 4425852i bk13: 13129a 4411799i bk14: 13102a 4402384i bk15: 13486a 4393716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476989
Row_Buffer_Locality_read = 0.481664
Row_Buffer_Locality_write = 0.331161
Bank_Level_Parallism = 2.293970
Bank_Level_Parallism_Col = 1.661055
Bank_Level_Parallism_Ready = 1.214095
write_to_read_ratio_blp_rw_average = 0.082834
GrpLevelPara = 1.436864 

BW Util details:
bwutil = 0.185646 
total_CMD = 4910390 
util_bw = 911596 
Wasted_Col = 1750800 
Wasted_Row = 857725 
Idle = 1390269 

BW Util Bottlenecks: 
RCDc_limit = 2031907 
RCDWRc_limit = 40631 
WTRc_limit = 182113 
RTWc_limit = 138870 
CCDLc_limit = 143237 
rwq = 0 
CCDLc_limit_alone = 123921 
WTRc_limit_alone = 172142 
RTWc_limit_alone = 129525 

Commands details: 
total_CMD = 4910390 
n_nop = 4468043 
Read = 205826 
Write = 0 
L2_Alloc = 0 
L2_WB = 22073 
n_act = 111102 
n_pre = 111086 
n_ref = 0 
n_req = 212424 
total_req = 227899 

Dual Bus Interface Util: 
issued_total_row = 222188 
issued_total_col = 227899 
Row_Bus_Util =  0.045249 
CoL_Bus_Util = 0.046412 
Either_Row_CoL_Bus_Util = 0.090084 
Issued_on_Two_Bus_Simul_Util = 0.001576 
issued_two_Eff = 0.017498 
queue_avg = 1.916882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91688
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4910390 n_nop=4470408 n_act=110224 n_pre=110208 n_ref_event=0 n_req=211466 n_rd=204865 n_rd_L2_A=0 n_write=0 n_wr_bk=22113 bw_util=0.1849
n_activity=4279736 dram_eff=0.2121
bk0: 12344a 4467544i bk1: 12491a 4469377i bk2: 12548a 4455166i bk3: 12701a 4440410i bk4: 12246a 4471455i bk5: 12007a 4474486i bk6: 12767a 4426978i bk7: 12606a 4435027i bk8: 12984a 4412626i bk9: 12726a 4426260i bk10: 13567a 4378998i bk11: 13428a 4403890i bk12: 13203a 4396522i bk13: 12927a 4402684i bk14: 12948a 4413167i bk15: 13372a 4388261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478767
Row_Buffer_Locality_read = 0.483001
Row_Buffer_Locality_write = 0.347372
Bank_Level_Parallism = 2.297715
Bank_Level_Parallism_Col = 1.679928
Bank_Level_Parallism_Ready = 1.226944
write_to_read_ratio_blp_rw_average = 0.085714
GrpLevelPara = 1.437194 

BW Util details:
bwutil = 0.184896 
total_CMD = 4910390 
util_bw = 907912 
Wasted_Col = 1746891 
Wasted_Row = 861523 
Idle = 1394064 

BW Util Bottlenecks: 
RCDc_limit = 2020596 
RCDWRc_limit = 39526 
WTRc_limit = 182242 
RTWc_limit = 149196 
CCDLc_limit = 137400 
rwq = 0 
CCDLc_limit_alone = 116065 
WTRc_limit_alone = 171585 
RTWc_limit_alone = 138518 

Commands details: 
total_CMD = 4910390 
n_nop = 4470408 
Read = 204865 
Write = 0 
L2_Alloc = 0 
L2_WB = 22113 
n_act = 110224 
n_pre = 110208 
n_ref = 0 
n_req = 211466 
total_req = 226978 

Dual Bus Interface Util: 
issued_total_row = 220432 
issued_total_col = 226978 
Row_Bus_Util =  0.044891 
CoL_Bus_Util = 0.046224 
Either_Row_CoL_Bus_Util = 0.089602 
Issued_on_Two_Bus_Simul_Util = 0.001513 
issued_two_Eff = 0.016883 
queue_avg = 2.011157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01116
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4910390 n_nop=4472314 n_act=109358 n_pre=109342 n_ref_event=0 n_req=211634 n_rd=205006 n_rd_L2_A=0 n_write=0 n_wr_bk=22181 bw_util=0.1851
n_activity=4242865 dram_eff=0.2142
bk0: 12423a 4452996i bk1: 12573a 4456621i bk2: 12348a 4455227i bk3: 12622a 4441839i bk4: 12183a 4459196i bk5: 12352a 4455002i bk6: 12619a 4420415i bk7: 12494a 4442423i bk8: 12882a 4417602i bk9: 13006a 4417564i bk10: 13402a 4389948i bk11: 13759a 4374202i bk12: 12939a 4415150i bk13: 13019a 4416489i bk14: 13335a 4389564i bk15: 13050a 4414406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483268
Row_Buffer_Locality_read = 0.487600
Row_Buffer_Locality_write = 0.349276
Bank_Level_Parallism = 2.331002
Bank_Level_Parallism_Col = 1.707737
Bank_Level_Parallism_Ready = 1.243220
write_to_read_ratio_blp_rw_average = 0.084966
GrpLevelPara = 1.450690 

BW Util details:
bwutil = 0.185066 
total_CMD = 4910390 
util_bw = 908748 
Wasted_Col = 1717602 
Wasted_Row = 855607 
Idle = 1428433 

BW Util Bottlenecks: 
RCDc_limit = 1990420 
RCDWRc_limit = 39354 
WTRc_limit = 173714 
RTWc_limit = 146398 
CCDLc_limit = 143423 
rwq = 0 
CCDLc_limit_alone = 123251 
WTRc_limit_alone = 164007 
RTWc_limit_alone = 135933 

Commands details: 
total_CMD = 4910390 
n_nop = 4472314 
Read = 205006 
Write = 0 
L2_Alloc = 0 
L2_WB = 22181 
n_act = 109358 
n_pre = 109342 
n_ref = 0 
n_req = 211634 
total_req = 227187 

Dual Bus Interface Util: 
issued_total_row = 218700 
issued_total_col = 227187 
Row_Bus_Util =  0.044538 
CoL_Bus_Util = 0.046267 
Either_Row_CoL_Bus_Util = 0.089214 
Issued_on_Two_Bus_Simul_Util = 0.001591 
issued_two_Eff = 0.017830 
queue_avg = 2.171608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.17161
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4910390 n_nop=4475705 n_act=108702 n_pre=108686 n_ref_event=0 n_req=209967 n_rd=203353 n_rd_L2_A=0 n_write=0 n_wr_bk=22034 bw_util=0.1836
n_activity=4233009 dram_eff=0.213
bk0: 11965a 4473247i bk1: 12363a 4462560i bk2: 12762a 4438150i bk3: 12622a 4442603i bk4: 11923a 4458564i bk5: 11937a 4475086i bk6: 12526a 4434134i bk7: 12642a 4425463i bk8: 12777a 4425984i bk9: 12783a 4423231i bk10: 13408a 4394142i bk11: 13432a 4394475i bk12: 13094a 4397583i bk13: 12888a 4418446i bk14: 13225a 4408594i bk15: 13006a 4412032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482300
Row_Buffer_Locality_read = 0.486882
Row_Buffer_Locality_write = 0.341397
Bank_Level_Parallism = 2.322162
Bank_Level_Parallism_Col = 1.698976
Bank_Level_Parallism_Ready = 1.238700
write_to_read_ratio_blp_rw_average = 0.086459
GrpLevelPara = 1.446067 

BW Util details:
bwutil = 0.183600 
total_CMD = 4910390 
util_bw = 901548 
Wasted_Col = 1714129 
Wasted_Row = 851661 
Idle = 1443052 

BW Util Bottlenecks: 
RCDc_limit = 1983503 
RCDWRc_limit = 39541 
WTRc_limit = 169335 
RTWc_limit = 149973 
CCDLc_limit = 142316 
rwq = 0 
CCDLc_limit_alone = 121898 
WTRc_limit_alone = 159665 
RTWc_limit_alone = 139225 

Commands details: 
total_CMD = 4910390 
n_nop = 4475705 
Read = 203353 
Write = 0 
L2_Alloc = 0 
L2_WB = 22034 
n_act = 108702 
n_pre = 108686 
n_ref = 0 
n_req = 209967 
total_req = 225387 

Dual Bus Interface Util: 
issued_total_row = 217388 
issued_total_col = 225387 
Row_Bus_Util =  0.044271 
CoL_Bus_Util = 0.045900 
Either_Row_CoL_Bus_Util = 0.088524 
Issued_on_Two_Bus_Simul_Util = 0.001648 
issued_two_Eff = 0.018611 
queue_avg = 2.098859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09886
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4910390 n_nop=4473082 n_act=109195 n_pre=109179 n_ref_event=0 n_req=211262 n_rd=204661 n_rd_L2_A=0 n_write=0 n_wr_bk=21959 bw_util=0.1846
n_activity=4243302 dram_eff=0.2136
bk0: 12126a 4488235i bk1: 12405a 4458714i bk2: 12629a 4442933i bk3: 12742a 4438423i bk4: 12263a 4457852i bk5: 12218a 4459028i bk6: 12450a 4432482i bk7: 12480a 4444629i bk8: 13018a 4415849i bk9: 12913a 4427049i bk10: 13736a 4373603i bk11: 13323a 4406590i bk12: 12917a 4413759i bk13: 13098a 4409612i bk14: 13333a 4399300i bk15: 13010a 4415994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483139
Row_Buffer_Locality_read = 0.487514
Row_Buffer_Locality_write = 0.347523
Bank_Level_Parallism = 2.313811
Bank_Level_Parallism_Col = 1.695192
Bank_Level_Parallism_Ready = 1.233162
write_to_read_ratio_blp_rw_average = 0.084341
GrpLevelPara = 1.448616 

BW Util details:
bwutil = 0.184604 
total_CMD = 4910390 
util_bw = 906480 
Wasted_Col = 1718536 
Wasted_Row = 853039 
Idle = 1432335 

BW Util Bottlenecks: 
RCDc_limit = 1992402 
RCDWRc_limit = 38856 
WTRc_limit = 176848 
RTWc_limit = 147354 
CCDLc_limit = 142640 
rwq = 0 
CCDLc_limit_alone = 122304 
WTRc_limit_alone = 166907 
RTWc_limit_alone = 136959 

Commands details: 
total_CMD = 4910390 
n_nop = 4473082 
Read = 204661 
Write = 0 
L2_Alloc = 0 
L2_WB = 21959 
n_act = 109195 
n_pre = 109179 
n_ref = 0 
n_req = 211262 
total_req = 226620 

Dual Bus Interface Util: 
issued_total_row = 218374 
issued_total_col = 226620 
Row_Bus_Util =  0.044472 
CoL_Bus_Util = 0.046151 
Either_Row_CoL_Bus_Util = 0.089058 
Issued_on_Two_Bus_Simul_Util = 0.001565 
issued_two_Eff = 0.017576 
queue_avg = 2.077683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07768
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4910390 n_nop=4471547 n_act=109901 n_pre=109885 n_ref_event=0 n_req=211464 n_rd=204868 n_rd_L2_A=0 n_write=0 n_wr_bk=22168 bw_util=0.1849
n_activity=4243434 dram_eff=0.214
bk0: 12295a 4460555i bk1: 12108a 4469303i bk2: 12752a 4434049i bk3: 12645a 4451228i bk4: 12156a 4465100i bk5: 12028a 4472785i bk6: 12631a 4443741i bk7: 12535a 4433458i bk8: 12810a 4436374i bk9: 12905a 4418398i bk10: 13796a 4372932i bk11: 13692a 4374277i bk12: 12860a 4415056i bk13: 13232a 4405894i bk14: 13242a 4398750i bk15: 13181a 4396676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480295
Row_Buffer_Locality_read = 0.484297
Row_Buffer_Locality_write = 0.355973
Bank_Level_Parallism = 2.320890
Bank_Level_Parallism_Col = 1.684950
Bank_Level_Parallism_Ready = 1.231934
write_to_read_ratio_blp_rw_average = 0.083234
GrpLevelPara = 1.447628 

BW Util details:
bwutil = 0.184943 
total_CMD = 4910390 
util_bw = 908144 
Wasted_Col = 1726251 
Wasted_Row = 848631 
Idle = 1427364 

BW Util Bottlenecks: 
RCDc_limit = 2009037 
RCDWRc_limit = 38657 
WTRc_limit = 179781 
RTWc_limit = 142547 
CCDLc_limit = 142321 
rwq = 0 
CCDLc_limit_alone = 122734 
WTRc_limit_alone = 169805 
RTWc_limit_alone = 132936 

Commands details: 
total_CMD = 4910390 
n_nop = 4471547 
Read = 204868 
Write = 0 
L2_Alloc = 0 
L2_WB = 22168 
n_act = 109901 
n_pre = 109885 
n_ref = 0 
n_req = 211464 
total_req = 227036 

Dual Bus Interface Util: 
issued_total_row = 219786 
issued_total_col = 227036 
Row_Bus_Util =  0.044759 
CoL_Bus_Util = 0.046236 
Either_Row_CoL_Bus_Util = 0.089370 
Issued_on_Two_Bus_Simul_Util = 0.001625 
issued_two_Eff = 0.018182 
queue_avg = 2.025602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0256
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4910390 n_nop=4469695 n_act=110493 n_pre=110477 n_ref_event=0 n_req=211985 n_rd=205387 n_rd_L2_A=0 n_write=0 n_wr_bk=22164 bw_util=0.1854
n_activity=4265245 dram_eff=0.2134
bk0: 12206a 4465059i bk1: 12182a 4473300i bk2: 12612a 4453895i bk3: 12750a 4441928i bk4: 12332a 4444591i bk5: 12210a 4457628i bk6: 12417a 4435377i bk7: 12582a 4436445i bk8: 13030a 4417066i bk9: 12917a 4425299i bk10: 13315a 4402438i bk11: 13844a 4367700i bk12: 13030a 4412722i bk13: 13135a 4413318i bk14: 13521a 4385118i bk15: 13304a 4391137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478770
Row_Buffer_Locality_read = 0.483516
Row_Buffer_Locality_write = 0.331009
Bank_Level_Parallism = 2.307723
Bank_Level_Parallism_Col = 1.680544
Bank_Level_Parallism_Ready = 1.230060
write_to_read_ratio_blp_rw_average = 0.084684
GrpLevelPara = 1.441697 

BW Util details:
bwutil = 0.185363 
total_CMD = 4910390 
util_bw = 910204 
Wasted_Col = 1741094 
Wasted_Row = 861055 
Idle = 1398037 

BW Util Bottlenecks: 
RCDc_limit = 2019347 
RCDWRc_limit = 40171 
WTRc_limit = 175543 
RTWc_limit = 144844 
CCDLc_limit = 143956 
rwq = 0 
CCDLc_limit_alone = 123605 
WTRc_limit_alone = 165440 
RTWc_limit_alone = 134596 

Commands details: 
total_CMD = 4910390 
n_nop = 4469695 
Read = 205387 
Write = 0 
L2_Alloc = 0 
L2_WB = 22164 
n_act = 110493 
n_pre = 110477 
n_ref = 0 
n_req = 211985 
total_req = 227551 

Dual Bus Interface Util: 
issued_total_row = 220970 
issued_total_col = 227551 
Row_Bus_Util =  0.045000 
CoL_Bus_Util = 0.046341 
Either_Row_CoL_Bus_Util = 0.089747 
Issued_on_Two_Bus_Simul_Util = 0.001594 
issued_two_Eff = 0.017758 
queue_avg = 2.076842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07684

========= L2 cache stats =========
L2_cache_bank[0]: Access = 468065, Miss = 109515, Miss_rate = 0.234, Pending_hits = 868, Reservation_fails = 87
L2_cache_bank[1]: Access = 452356, Miss = 111292, Miss_rate = 0.246, Pending_hits = 293, Reservation_fails = 531
L2_cache_bank[2]: Access = 454977, Miss = 109490, Miss_rate = 0.241, Pending_hits = 293, Reservation_fails = 555
L2_cache_bank[3]: Access = 457096, Miss = 110289, Miss_rate = 0.241, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[4]: Access = 455286, Miss = 110035, Miss_rate = 0.242, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[5]: Access = 469152, Miss = 110423, Miss_rate = 0.235, Pending_hits = 295, Reservation_fails = 845
L2_cache_bank[6]: Access = 464906, Miss = 110544, Miss_rate = 0.238, Pending_hits = 277, Reservation_fails = 388
L2_cache_bank[7]: Access = 468212, Miss = 109114, Miss_rate = 0.233, Pending_hits = 310, Reservation_fails = 162
L2_cache_bank[8]: Access = 468690, Miss = 110235, Miss_rate = 0.235, Pending_hits = 873, Reservation_fails = 1445
L2_cache_bank[9]: Access = 458847, Miss = 109938, Miss_rate = 0.240, Pending_hits = 316, Reservation_fails = 735
L2_cache_bank[10]: Access = 453214, Miss = 110302, Miss_rate = 0.243, Pending_hits = 277, Reservation_fails = 565
L2_cache_bank[11]: Access = 452818, Miss = 110903, Miss_rate = 0.245, Pending_hits = 258, Reservation_fails = 67
L2_cache_bank[12]: Access = 1629618, Miss = 110275, Miss_rate = 0.068, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[13]: Access = 458919, Miss = 109978, Miss_rate = 0.240, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[14]: Access = 463808, Miss = 109798, Miss_rate = 0.237, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[15]: Access = 462386, Miss = 110548, Miss_rate = 0.239, Pending_hits = 317, Reservation_fails = 1038
L2_cache_bank[16]: Access = 472961, Miss = 109364, Miss_rate = 0.231, Pending_hits = 843, Reservation_fails = 298
L2_cache_bank[17]: Access = 464902, Miss = 109326, Miss_rate = 0.235, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[18]: Access = 456491, Miss = 110121, Miss_rate = 0.241, Pending_hits = 312, Reservation_fails = 613
L2_cache_bank[19]: Access = 458295, Miss = 109837, Miss_rate = 0.240, Pending_hits = 259, Reservation_fails = 38
L2_cache_bank[20]: Access = 461484, Miss = 110210, Miss_rate = 0.239, Pending_hits = 262, Reservation_fails = 283
L2_cache_bank[21]: Access = 461187, Miss = 110024, Miss_rate = 0.239, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[22]: Access = 457844, Miss = 110130, Miss_rate = 0.241, Pending_hits = 257, Reservation_fails = 122
L2_cache_bank[23]: Access = 463285, Miss = 110586, Miss_rate = 0.239, Pending_hits = 291, Reservation_fails = 0
L2_total_cache_accesses = 12234799
L2_total_cache_misses = 2642277
L2_total_cache_miss_rate = 0.2160
L2_total_cache_pending_hits = 8396
L2_total_cache_reservation_fails = 7772
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8322956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 730118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7772
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1728068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8396
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1261170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46706
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 137385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10789538
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1445261
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7772
L2_cache_data_port_util = 0.209
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=12234799
icnt_total_pkts_simt_to_mem=12234799
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12234799
Req_Network_cycles = 1914786
Req_Network_injected_packets_per_cycle =       6.3896 
Req_Network_conflicts_per_cycle =       7.5575
Req_Network_conflicts_per_cycle_util =       7.8527
Req_Bank_Level_Parallism =       6.6392
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      14.9593
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2695

Reply_Network_injected_packets_num = 12234799
Reply_Network_cycles = 1914786
Reply_Network_injected_packets_per_cycle =        6.3896
Reply_Network_conflicts_per_cycle =        3.6240
Reply_Network_conflicts_per_cycle_util =       3.7644
Reply_Bank_Level_Parallism =       6.6373
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5370
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2130
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 44 sec (3104 sec)
gpgpu_simulation_rate = 64770 (inst/sec)
gpgpu_simulation_rate = 616 (cycle/sec)
gpgpu_silicon_slowdown = 2215909x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d758..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d754..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d750..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d74c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401d60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color2PiS_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color2PiS_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z6color2PiS_S_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z6color2PiS_S_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 20101
gpu_sim_insn = 6041079
gpu_ipc =     300.5363
gpu_tot_sim_cycle = 1934887
gpu_tot_sim_insn = 207088504
gpu_tot_ipc =     107.0287
gpu_tot_issued_cta = 11690
gpu_occupancy = 83.8782% 
gpu_tot_occupancy = 67.9603% 
max_total_param_size = 0
gpu_stall_dramfull = 6387
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.0263
partiton_level_parallism_total  =       6.3859
partiton_level_parallism_util =       8.4526
partiton_level_parallism_util_total  =       6.6533
L2_BW  =     263.2274 GB/Sec
L2_BW_total  =     278.9347 GB/Sec
gpu_total_sim_rate=66056

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 860311, Miss = 358644, Miss_rate = 0.417, Pending_hits = 10054, Reservation_fails = 175784
	L1D_cache_core[1]: Access = 884456, Miss = 360479, Miss_rate = 0.408, Pending_hits = 10074, Reservation_fails = 162781
	L1D_cache_core[2]: Access = 898353, Miss = 367790, Miss_rate = 0.409, Pending_hits = 10012, Reservation_fails = 168731
	L1D_cache_core[3]: Access = 905852, Miss = 372817, Miss_rate = 0.412, Pending_hits = 10142, Reservation_fails = 204770
	L1D_cache_core[4]: Access = 892527, Miss = 374351, Miss_rate = 0.419, Pending_hits = 10348, Reservation_fails = 208678
	L1D_cache_core[5]: Access = 877759, Miss = 371365, Miss_rate = 0.423, Pending_hits = 10360, Reservation_fails = 173667
	L1D_cache_core[6]: Access = 877620, Miss = 358756, Miss_rate = 0.409, Pending_hits = 9984, Reservation_fails = 176932
	L1D_cache_core[7]: Access = 876403, Miss = 364854, Miss_rate = 0.416, Pending_hits = 10222, Reservation_fails = 176444
	L1D_cache_core[8]: Access = 892689, Miss = 380820, Miss_rate = 0.427, Pending_hits = 10281, Reservation_fails = 184333
	L1D_cache_core[9]: Access = 884196, Miss = 383981, Miss_rate = 0.434, Pending_hits = 10021, Reservation_fails = 213400
	L1D_cache_core[10]: Access = 882715, Miss = 361404, Miss_rate = 0.409, Pending_hits = 9909, Reservation_fails = 171921
	L1D_cache_core[11]: Access = 887091, Miss = 362821, Miss_rate = 0.409, Pending_hits = 9919, Reservation_fails = 194640
	L1D_cache_core[12]: Access = 868210, Miss = 356861, Miss_rate = 0.411, Pending_hits = 10071, Reservation_fails = 185328
	L1D_cache_core[13]: Access = 884382, Miss = 369126, Miss_rate = 0.417, Pending_hits = 10402, Reservation_fails = 199151
	L1D_cache_core[14]: Access = 914955, Miss = 386370, Miss_rate = 0.422, Pending_hits = 10498, Reservation_fails = 185609
	L1D_cache_core[15]: Access = 903428, Miss = 372675, Miss_rate = 0.413, Pending_hits = 10051, Reservation_fails = 185025
	L1D_cache_core[16]: Access = 906602, Miss = 374475, Miss_rate = 0.413, Pending_hits = 10214, Reservation_fails = 217101
	L1D_cache_core[17]: Access = 871247, Miss = 368355, Miss_rate = 0.423, Pending_hits = 10043, Reservation_fails = 249944
	L1D_cache_core[18]: Access = 868739, Miss = 367972, Miss_rate = 0.424, Pending_hits = 10262, Reservation_fails = 213454
	L1D_cache_core[19]: Access = 869358, Miss = 376899, Miss_rate = 0.434, Pending_hits = 10126, Reservation_fails = 200140
	L1D_cache_core[20]: Access = 878276, Miss = 371959, Miss_rate = 0.424, Pending_hits = 10251, Reservation_fails = 195376
	L1D_cache_core[21]: Access = 874097, Miss = 369562, Miss_rate = 0.423, Pending_hits = 9978, Reservation_fails = 228171
	L1D_cache_core[22]: Access = 870074, Miss = 372756, Miss_rate = 0.428, Pending_hits = 10140, Reservation_fails = 235062
	L1D_cache_core[23]: Access = 877081, Miss = 366795, Miss_rate = 0.418, Pending_hits = 10366, Reservation_fails = 206827
	L1D_cache_core[24]: Access = 860343, Miss = 350037, Miss_rate = 0.407, Pending_hits = 9593, Reservation_fails = 182368
	L1D_cache_core[25]: Access = 888747, Miss = 368161, Miss_rate = 0.414, Pending_hits = 10059, Reservation_fails = 191121
	L1D_cache_core[26]: Access = 863343, Miss = 359252, Miss_rate = 0.416, Pending_hits = 10180, Reservation_fails = 180025
	L1D_cache_core[27]: Access = 891273, Miss = 383000, Miss_rate = 0.430, Pending_hits = 10354, Reservation_fails = 214873
	L1D_cache_core[28]: Access = 880725, Miss = 381962, Miss_rate = 0.434, Pending_hits = 10498, Reservation_fails = 204129
	L1D_cache_core[29]: Access = 877258, Miss = 368768, Miss_rate = 0.420, Pending_hits = 10582, Reservation_fails = 201058
	L1D_total_cache_accesses = 26468110
	L1D_total_cache_misses = 11083067
	L1D_total_cache_miss_rate = 0.4187
	L1D_total_cache_pending_hits = 304994
	L1D_total_cache_reservation_fails = 5886843
	L1D_cache_data_port_util = 0.269
	L1D_cache_fill_port_util = 0.194
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13807183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 304994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8078813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5885838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2820013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 304994
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1272866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 137385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25011003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1457107

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 785845
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5099993
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1005
ctas_completed 11690, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
24423, 25935, 27083, 22923, 23052, 25287, 23370, 25612, 26592, 25364, 25930, 25704, 25947, 24223, 24103, 25426, 24917, 25695, 26986, 26100, 26453, 24509, 26874, 27378, 29186, 29614, 26178, 23888, 25246, 24466, 25931, 25519, 
gpgpu_n_tot_thrd_icount = 780066240
gpgpu_n_tot_w_icount = 24377070
gpgpu_n_stall_shd_mem = 8284149
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10898826
gpgpu_n_mem_write_global = 1457107
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 35770071
gpgpu_n_store_insn = 7687106
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 19452160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7399884
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 884265
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2241425	W0_Idle:2553370	W0_Scoreboard:195234083	W1:5857659	W2:2757928	W3:1798669	W4:1340445	W5:1105828	W6:941961	W7:829436	W8:740963	W9:668071	W10:606277	W11:563325	W12:527921	W13:486820	W14:455844	W15:422360	W16:399008	W17:359487	W18:327110	W19:296656	W20:267995	W21:242415	W22:213607	W23:190945	W24:163584	W25:140973	W26:115866	W27:96954	W28:66671	W29:50043	W30:37643	W31:27280	W32:2277326
single_issue_nums: WS0:6064433	WS1:6098689	WS2:6083490	WS3:6130458	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87190608 {8:10898826,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 58284280 {40:1457107,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 435953040 {40:10898826,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11656856 {8:1457107,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1336 
max_icnt2sh_latency = 144 
averagemflatency = 346 
avg_icnt2mem_latency = 114 
avg_mrq_latency = 20 
avg_icnt2sh_latency = 4 
mrq_lat_table:1762037 	35721 	52386 	105484 	260822 	142844 	124771 	96794 	31208 	2108 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5389686 	5201483 	1755790 	8974 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7635605 	1315948 	1347458 	1935878 	121044 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8377727 	2638828 	1045028 	252863 	38722 	2734 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	121 	3405 	243 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        66        65        48        63        64        59        41        56        53        64        40        50        52        52 
dram[1]:        64        64        65        64        61        63        56        52        56        56        52        52        47        64        43        64 
dram[2]:        64        64        70        74        64        64        40        48        63        64        56        55        56        52        52        56 
dram[3]:        64        64        65        69        54        48        48        50        64        64        48        64        44        48        52        56 
dram[4]:        64        64        65        73        49        45        56        47        64        54        48        64        44        60        44        52 
dram[5]:        64        64        65        69        48        57        49        55        52        64        56        60        50        56        48        62 
dram[6]:        64        64        65        65        57        62        57        49        60        60        58        58        51        48        52        48 
dram[7]:        64        64        64        64        64        56        61        63        64        64        45        52        45        52        52        52 
dram[8]:        64        64        65        66        48        56        60        52        58        53        60        56        44        56        52        52 
dram[9]:        64        64        68        64        48        59        55        64        58        64        60        56        40        60        52        52 
dram[10]:        64        64        64        65        47        60        64        52        57        64        49        56        55        56        56        50 
dram[11]:        64        64        66        64        40        46        49        57        52        64        60        59        52        55        46        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      5925      6923      7105      6671      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      5877      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      7046      5909      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5686      5747 
dram[5]:      5785      5877      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      5916      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      8061      5716 
average row accesses per activate:
dram[0]:  2.132646  2.075564  1.980050  2.037284  1.999846  1.984141  1.944216  1.951706  1.876183  1.897067  1.890806  1.852064  1.966425  1.915489  1.905776  1.931365 
dram[1]:  2.124292  2.062941  2.097833  2.067004  1.998114  2.016562  1.933987  1.956566  1.961810  1.913609  1.871083  1.910842  1.923634  1.966652  1.967966  1.962639 
dram[2]:  2.056891  2.060917  2.046908  2.054376  2.007499  1.991514  1.891411  1.917058  1.927165  1.875034  1.865465  1.907979  1.953065  1.921484  1.964467  1.931545 
dram[3]:  2.086572  2.074929  1.973831  2.103244  2.137292  1.983731  1.945194  1.930623  1.936460  1.997300  1.903818  1.941320  1.916348  1.948544  1.949618  1.995007 
dram[4]:  2.062961  2.108307  2.064592  2.066913  2.006720  2.027380  1.898400  1.903691  1.905827  1.952436  1.865672  1.845043  1.924809  1.956619  1.915666  1.990998 
dram[5]:  2.081546  2.093594  2.010544  1.988434  2.039822  2.000000  1.944516  1.911410  1.963331  1.935525  1.856925  1.867274  1.950880  1.933592  1.916644  1.935514 
dram[6]:  2.102269  2.123011  2.044025  2.014620  2.055986  2.076986  1.939563  1.960649  1.898491  1.929457  1.871738  1.939361  1.877259  1.903333  1.936912  1.895453 
dram[7]:  2.087888  2.089205  2.076072  2.058751  2.021529  2.033339  1.909518  1.977246  1.904583  1.942043  1.891353  1.903528  1.977296  1.975422  1.948743  2.002310 
dram[8]:  2.105263  2.090159  2.009654  2.024482  2.009160  2.061132  1.939168  1.950791  1.921142  1.941698  1.927770  1.933993  1.912536  1.954824  1.977270  1.975450 
dram[9]:  2.181480  2.083925  2.043419  2.037399  2.019347  2.003393  1.909340  1.958745  1.915158  1.977672  1.890473  1.958876  1.937711  1.935789  1.960183  1.993530 
dram[10]:  2.093016  2.099658  2.003846  2.082583  2.041660  2.050016  2.000149  1.941605  1.982816  1.895661  1.864325  1.879767  1.935539  1.954236  1.916678  1.904102 
dram[11]:  2.111292  2.122509  2.080249  2.026780  1.940985  2.026525  1.924311  1.944259  1.924337  1.949405  1.901424  1.850573  1.952696  1.980459  1.899365  1.912409 
average row locality = 2614227/1326307 = 1.971057
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12586     13056     13071     13007     12523     12964     12823     12792     13261     13546     13936     14113     13171     13546     13514     13689 
dram[1]:     12672     12971     12934     13059     12296     12485     12994     13099     13199     13401     14212     13767     13129     13263     13455     13692 
dram[2]:     12632     12802     13018     13025     12430     12724     13086     13053     13183     13503     14276     13926     13317     13308     13489     13527 
dram[3]:     12756     12666     13383     12734     12033     12629     13276     13156     13201     12892     14088     13937     13603     13365     13606     13144 
dram[4]:     12411     12741     12776     12981     12716     12610     13110     13039     13378     13008     14086     14033     13429     13608     13762     13271 
dram[5]:     12830     12515     13115     13330     12444     12670     13112     13067     13233     13351     14163     13926     13328     13532     13503     13879 
dram[6]:     12691     12875     12896     13088     12577     12367     13159     12981     13412     13118     13997     13847     13611     13345     13338     13783 
dram[7]:     12791     12911     12699     12996     12536     12695     12999     12870     13293     13417     13820     14199     13340     13405     13738     13433 
dram[8]:     12307     12703     13116     12971     12300     12296     12875     13019     13173     13164     13825     13846     13507     13292     13649     13397 
dram[9]:     12465     12752     12985     13140     12626     12566     12831     12876     13439     13307     14163     13728     13330     13507     13734     13422 
dram[10]:     12638     12450     13116     12992     12518     12368     13025     12912     13193     13300     14233     14119     13274     13631     13658     13583 
dram[11]:     12519     12535     12955     13126     12668     12574     12772     12974     13438     13333     13735     14271     13453     13568     13921     13704 
total dram reads = 2532045
bank skew: 14276/12033 = 1.19
chip skew: 211998/209440 = 1.01
number of total write accesses:
dram[0]:      1490      1505      1428      1440      1421      1405      1412      1396      1438      1450      1423      1434      1405      1394      1412      1420 
dram[1]:      1473      1511      1420      1423      1421      1420      1440      1416      1410      1417      1399      1391      1405      1381      1420      1433 
dram[2]:      1510      1476      1396      1447      1398      1391      1392      1431      1410      1403      1422      1408      1369      1389      1427      1433 
dram[3]:      1468      1486      1402      1436      1418      1409      1423      1413      1418      1439      1422      1409      1384      1394      1450      1433 
dram[4]:      1538      1497      1414      1442      1446      1402      1429      1435      1441      1405      1401      1379      1405      1411      1408      1421 
dram[5]:      1532      1498      1425      1433      1383      1411      1394      1411      1421      1438      1411      1401      1416      1391      1425      1430 
dram[6]:      1515      1544      1448      1395      1407      1413      1396      1414      1438      1423      1434      1420      1374      1392      1450      1426 
dram[7]:      1488      1509      1430      1425      1424      1432      1431      1426      1430      1418      1434      1431      1390      1413      1436      1415 
dram[8]:      1472      1495      1414      1406      1407      1399      1420      1404      1420      1410      1420      1424      1408      1431      1429      1448 
dram[9]:      1476      1500      1417      1411      1406      1426      1399      1414      1394      1422      1416      1395      1407      1386      1422      1434 
dram[10]:      1531      1541      1427      1418      1440      1410      1436      1440      1414      1416      1394      1436      1391      1416      1446      1411 
dram[11]:      1514      1521      1433      1396      1442      1411      1429      1441      1414      1426      1421      1419      1420      1392      1408      1440 
total dram writes = 274100
bank skew: 1544/1369 = 1.13
chip skew: 22967/22702 = 1.01
average mf latency per bank:
dram[0]:       1919      1739      1741      1713      1454      1455      1409      1394      1253      1189      1178      1129      1200      1087      1339      1339
dram[1]:       1862      1720      1761      1706      1500      1457      1391      1429      1209      1271      1086      1163      1116      1143      1302      1265
dram[2]:       1739      1800      1782      1773      1518      1577      1350      1314      1236      1250      1142      1180      1125      1139      1282      1356
dram[3]:       1887      1877      1705      1797      1633      1579      1320      1357      1277      1307      1125      1149      1115      1142      1301      1375
dram[4]:       1901      1907      1786      1683      1531      1541      1337      1375      1318      1314      1167      1074      1133      1116      1386      1330
dram[5]:       1803      1936      1732      1613      1487      1532      1325      1331      1250      1263      1041      1090      1144      1098      1289      1268
dram[6]:       1896      1718      1770      1679      1625      1625      1425      1424      1257      1245      1204      1185      1169      1136     23189      1196
dram[7]:       1769      1681      1843      1731      1533      1475      1407      1441      1184      1244      1166      1136      1168      1197      1302      1428
dram[8]:       1866      1888      1832      1728      1610      1546      1406      1372      1278      1292      1192      1148      1121      1109      1390      1332
dram[9]:       1936      1808      1673      1651      1451      1519      1386      1325      1201      1246      1101      1155      1109      1123      1341      1390
dram[10]:       1812      1856      1713      1736      1567      1549      1347      1331      1325      1221      1150      1104      1164      1122      1282      1346
dram[11]:       1769      1785      1769      1694      1492      1555      1387      1384      1234      1215      1122      1114      1071      1156      1333      1402
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1190      1498      1267      1514      1321      1347      1149      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4961936 n_nop=4511996 n_act=111777 n_pre=111761 n_ref_event=0 n_req=218457 n_rd=211598 n_rd_L2_A=0 n_write=0 n_wr_bk=22873 bw_util=0.189
n_activity=4310167 dram_eff=0.2176
bk0: 12586a 4513189i bk1: 13056a 4489965i bk2: 13071a 4479887i bk3: 13007a 4488266i bk4: 12523a 4504472i bk5: 12964a 4484847i bk6: 12823a 4478218i bk7: 12792a 4479850i bk8: 13261a 4455666i bk9: 13546a 4455424i bk10: 13936a 4422109i bk11: 14113a 4406057i bk12: 13171a 4468899i bk13: 13546a 4452155i bk14: 13514a 4437812i bk15: 13689a 4440010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488343
Row_Buffer_Locality_read = 0.492864
Row_Buffer_Locality_write = 0.348885
Bank_Level_Parallism = 2.333303
Bank_Level_Parallism_Col = 1.710249
Bank_Level_Parallism_Ready = 1.237696
write_to_read_ratio_blp_rw_average = 0.086157
GrpLevelPara = 1.463785 

BW Util details:
bwutil = 0.189016 
total_CMD = 4961936 
util_bw = 937884 
Wasted_Col = 1756366 
Wasted_Row = 864815 
Idle = 1402871 

BW Util Bottlenecks: 
RCDc_limit = 2037950 
RCDWRc_limit = 40881 
WTRc_limit = 182084 
RTWc_limit = 147342 
CCDLc_limit = 146182 
rwq = 0 
CCDLc_limit_alone = 126206 
WTRc_limit_alone = 172214 
RTWc_limit_alone = 137236 

Commands details: 
total_CMD = 4961936 
n_nop = 4511996 
Read = 211598 
Write = 0 
L2_Alloc = 0 
L2_WB = 22873 
n_act = 111777 
n_pre = 111761 
n_ref = 0 
n_req = 218457 
total_req = 234471 

Dual Bus Interface Util: 
issued_total_row = 223538 
issued_total_col = 234471 
Row_Bus_Util =  0.045051 
CoL_Bus_Util = 0.047254 
Either_Row_CoL_Bus_Util = 0.090678 
Issued_on_Two_Bus_Simul_Util = 0.001626 
issued_two_Eff = 0.017934 
queue_avg = 2.334101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3341
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4961936 n_nop=4516777 n_act=109857 n_pre=109841 n_ref_event=0 n_req=217460 n_rd=210628 n_rd_L2_A=0 n_write=0 n_wr_bk=22780 bw_util=0.1882
n_activity=4284848 dram_eff=0.2179
bk0: 12672a 4508600i bk1: 12971a 4493464i bk2: 12934a 4502351i bk3: 13059a 4492506i bk4: 12296a 4509447i bk5: 12485a 4504655i bk6: 12994a 4469027i bk7: 13099a 4474952i bk8: 13199a 4472316i bk9: 13401a 4454917i bk10: 14212a 4420475i bk11: 13767a 4435040i bk12: 13129a 4463438i bk13: 13263a 4468836i bk14: 13455a 4453186i bk15: 13692a 4445239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494827
Row_Buffer_Locality_read = 0.499259
Row_Buffer_Locality_write = 0.358167
Bank_Level_Parallism = 2.329761
Bank_Level_Parallism_Col = 1.715206
Bank_Level_Parallism_Ready = 1.243619
write_to_read_ratio_blp_rw_average = 0.087067
GrpLevelPara = 1.463468 

BW Util details:
bwutil = 0.188159 
total_CMD = 4961936 
util_bw = 933632 
Wasted_Col = 1731627 
Wasted_Row = 852753 
Idle = 1443924 

BW Util Bottlenecks: 
RCDc_limit = 2000062 
RCDWRc_limit = 39327 
WTRc_limit = 173996 
RTWc_limit = 149631 
CCDLc_limit = 146997 
rwq = 0 
CCDLc_limit_alone = 126592 
WTRc_limit_alone = 164426 
RTWc_limit_alone = 138796 

Commands details: 
total_CMD = 4961936 
n_nop = 4516777 
Read = 210628 
Write = 0 
L2_Alloc = 0 
L2_WB = 22780 
n_act = 109857 
n_pre = 109841 
n_ref = 0 
n_req = 217460 
total_req = 233408 

Dual Bus Interface Util: 
issued_total_row = 219698 
issued_total_col = 233408 
Row_Bus_Util =  0.044277 
CoL_Bus_Util = 0.047040 
Either_Row_CoL_Bus_Util = 0.089715 
Issued_on_Two_Bus_Simul_Util = 0.001602 
issued_two_Eff = 0.017852 
queue_avg = 2.388414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38841
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4961936 n_nop=4513249 n_act=111459 n_pre=111443 n_ref_event=0 n_req=218136 n_rd=211299 n_rd_L2_A=0 n_write=0 n_wr_bk=22702 bw_util=0.1886
n_activity=4291919 dram_eff=0.2181
bk0: 12632a 4504430i bk1: 12802a 4503017i bk2: 13018a 4491948i bk3: 13025a 4489881i bk4: 12430a 4506590i bk5: 12724a 4493525i bk6: 13086a 4469470i bk7: 13053a 4473413i bk8: 13183a 4464910i bk9: 13503a 4447654i bk10: 14276a 4413103i bk11: 13926a 4430069i bk12: 13317a 4465821i bk13: 13308a 4457578i bk14: 13489a 4452474i bk15: 13527a 4448405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489044
Row_Buffer_Locality_read = 0.493168
Row_Buffer_Locality_write = 0.361562
Bank_Level_Parallism = 2.331535
Bank_Level_Parallism_Col = 1.700051
Bank_Level_Parallism_Ready = 1.229601
write_to_read_ratio_blp_rw_average = 0.085735
GrpLevelPara = 1.464215 

BW Util details:
bwutil = 0.188637 
total_CMD = 4961936 
util_bw = 936004 
Wasted_Col = 1747664 
Wasted_Row = 854973 
Idle = 1423295 

BW Util Bottlenecks: 
RCDc_limit = 2030842 
RCDWRc_limit = 39508 
WTRc_limit = 181678 
RTWc_limit = 148320 
CCDLc_limit = 147008 
rwq = 0 
CCDLc_limit_alone = 126138 
WTRc_limit_alone = 171883 
RTWc_limit_alone = 137245 

Commands details: 
total_CMD = 4961936 
n_nop = 4513249 
Read = 211299 
Write = 0 
L2_Alloc = 0 
L2_WB = 22702 
n_act = 111459 
n_pre = 111443 
n_ref = 0 
n_req = 218136 
total_req = 234001 

Dual Bus Interface Util: 
issued_total_row = 222902 
issued_total_col = 234001 
Row_Bus_Util =  0.044922 
CoL_Bus_Util = 0.047159 
Either_Row_CoL_Bus_Util = 0.090426 
Issued_on_Two_Bus_Simul_Util = 0.001656 
issued_two_Eff = 0.018311 
queue_avg = 2.211141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21114
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4961936 n_nop=4517370 n_act=109511 n_pre=109495 n_ref_event=0 n_req=217321 n_rd=210469 n_rd_L2_A=0 n_write=0 n_wr_bk=22804 bw_util=0.188
n_activity=4286369 dram_eff=0.2177
bk0: 12756a 4503189i bk1: 12666a 4505264i bk2: 13383a 4468654i bk3: 12734a 4506417i bk4: 12033a 4536621i bk5: 12629a 4500232i bk6: 13276a 4463472i bk7: 13156a 4472337i bk8: 13201a 4465960i bk9: 12892a 4486812i bk10: 14088a 4423418i bk11: 13937a 4436502i bk12: 13603a 4437908i bk13: 13365a 4458319i bk14: 13606a 4443374i bk15: 13144a 4469996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496086
Row_Buffer_Locality_read = 0.500378
Row_Buffer_Locality_write = 0.364273
Bank_Level_Parallism = 2.325146
Bank_Level_Parallism_Col = 1.722649
Bank_Level_Parallism_Ready = 1.252703
write_to_read_ratio_blp_rw_average = 0.087756
GrpLevelPara = 1.464246 

BW Util details:
bwutil = 0.188050 
total_CMD = 4961936 
util_bw = 933092 
Wasted_Col = 1727179 
Wasted_Row = 860460 
Idle = 1441205 

BW Util Bottlenecks: 
RCDc_limit = 1995894 
RCDWRc_limit = 39320 
WTRc_limit = 173499 
RTWc_limit = 146760 
CCDLc_limit = 144368 
rwq = 0 
CCDLc_limit_alone = 124164 
WTRc_limit_alone = 163847 
RTWc_limit_alone = 136208 

Commands details: 
total_CMD = 4961936 
n_nop = 4517370 
Read = 210469 
Write = 0 
L2_Alloc = 0 
L2_WB = 22804 
n_act = 109511 
n_pre = 109495 
n_ref = 0 
n_req = 217321 
total_req = 233273 

Dual Bus Interface Util: 
issued_total_row = 219006 
issued_total_col = 233273 
Row_Bus_Util =  0.044137 
CoL_Bus_Util = 0.047012 
Either_Row_CoL_Bus_Util = 0.089595 
Issued_on_Two_Bus_Simul_Util = 0.001554 
issued_two_Eff = 0.017350 
queue_avg = 2.360125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36013
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4961936 n_nop=4514039 n_act=110936 n_pre=110920 n_ref_event=0 n_req=217796 n_rd=210959 n_rd_L2_A=0 n_write=0 n_wr_bk=22874 bw_util=0.1885
n_activity=4294241 dram_eff=0.2178
bk0: 12411a 4503765i bk1: 12741a 4498212i bk2: 12776a 4499828i bk3: 12981a 4490888i bk4: 12716a 4492258i bk5: 12610a 4503266i bk6: 13110a 4463036i bk7: 13039a 4464571i bk8: 13378a 4450433i bk9: 13008a 4479946i bk10: 14086a 4423794i bk11: 14033a 4413649i bk12: 13429a 4449117i bk13: 13608a 4442633i bk14: 13762a 4429644i bk15: 13271a 4461564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490652
Row_Buffer_Locality_read = 0.494722
Row_Buffer_Locality_write = 0.365072
Bank_Level_Parallism = 2.347779
Bank_Level_Parallism_Col = 1.733551
Bank_Level_Parallism_Ready = 1.257397
write_to_read_ratio_blp_rw_average = 0.085951
GrpLevelPara = 1.470771 

BW Util details:
bwutil = 0.188501 
total_CMD = 4961936 
util_bw = 935332 
Wasted_Col = 1739970 
Wasted_Row = 859617 
Idle = 1427017 

BW Util Bottlenecks: 
RCDc_limit = 2021404 
RCDWRc_limit = 38603 
WTRc_limit = 179610 
RTWc_limit = 149070 
CCDLc_limit = 144939 
rwq = 0 
CCDLc_limit_alone = 123917 
WTRc_limit_alone = 169468 
RTWc_limit_alone = 138190 

Commands details: 
total_CMD = 4961936 
n_nop = 4514039 
Read = 210959 
Write = 0 
L2_Alloc = 0 
L2_WB = 22874 
n_act = 110936 
n_pre = 110920 
n_ref = 0 
n_req = 217796 
total_req = 233833 

Dual Bus Interface Util: 
issued_total_row = 221856 
issued_total_col = 233833 
Row_Bus_Util =  0.044712 
CoL_Bus_Util = 0.047125 
Either_Row_CoL_Bus_Util = 0.090267 
Issued_on_Two_Bus_Simul_Util = 0.001570 
issued_two_Eff = 0.017397 
queue_avg = 2.355950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4961936 n_nop=4511633 n_act=111636 n_pre=111620 n_ref_event=0 n_req=218834 n_rd=211998 n_rd_L2_A=0 n_write=0 n_wr_bk=22820 bw_util=0.1893
n_activity=4305197 dram_eff=0.2182
bk0: 12830a 4500881i bk1: 12515a 4514692i bk2: 13115a 4485660i bk3: 13330a 4472081i bk4: 12444a 4515095i bk5: 12670a 4501119i bk6: 13112a 4480525i bk7: 13067a 4472593i bk8: 13233a 4481447i bk9: 13351a 4462428i bk10: 14163a 4422869i bk11: 13926a 4429571i bk12: 13328a 4467805i bk13: 13532a 4453195i bk14: 13503a 4442040i bk15: 13879a 4434244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489869
Row_Buffer_Locality_read = 0.494491
Row_Buffer_Locality_write = 0.346548
Bank_Level_Parallism = 2.313579
Bank_Level_Parallism_Col = 1.691456
Bank_Level_Parallism_Ready = 1.222928
write_to_read_ratio_blp_rw_average = 0.086700
GrpLevelPara = 1.456851 

BW Util details:
bwutil = 0.189295 
total_CMD = 4961936 
util_bw = 939272 
Wasted_Col = 1756943 
Wasted_Row = 858574 
Idle = 1407147 

BW Util Bottlenecks: 
RCDc_limit = 2035798 
RCDWRc_limit = 40754 
WTRc_limit = 184474 
RTWc_limit = 145404 
CCDLc_limit = 147169 
rwq = 0 
CCDLc_limit_alone = 126777 
WTRc_limit_alone = 174324 
RTWc_limit_alone = 135162 

Commands details: 
total_CMD = 4961936 
n_nop = 4511633 
Read = 211998 
Write = 0 
L2_Alloc = 0 
L2_WB = 22820 
n_act = 111636 
n_pre = 111620 
n_ref = 0 
n_req = 218834 
total_req = 234818 

Dual Bus Interface Util: 
issued_total_row = 223256 
issued_total_col = 234818 
Row_Bus_Util =  0.044994 
CoL_Bus_Util = 0.047324 
Either_Row_CoL_Bus_Util = 0.090751 
Issued_on_Two_Bus_Simul_Util = 0.001566 
issued_two_Eff = 0.017257 
queue_avg = 2.157444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15744
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4961936 n_nop=4513918 n_act=110763 n_pre=110747 n_ref_event=0 n_req=217940 n_rd=211085 n_rd_L2_A=0 n_write=0 n_wr_bk=22889 bw_util=0.1886
n_activity=4315054 dram_eff=0.2169
bk0: 12691a 4508238i bk1: 12875a 4511213i bk2: 12896a 4499277i bk3: 13088a 4484735i bk4: 12577a 4516094i bk5: 12367a 4519228i bk6: 13159a 4471026i bk7: 12981a 4480220i bk8: 13412a 4455228i bk9: 13118a 4468657i bk10: 13997a 4419985i bk11: 13847a 4446360i bk12: 13611a 4439628i bk13: 13345a 4444131i bk14: 13338a 4453173i bk15: 13783a 4427417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491778
Row_Buffer_Locality_read = 0.495957
Row_Buffer_Locality_write = 0.363093
Bank_Level_Parallism = 2.317977
Bank_Level_Parallism_Col = 1.711119
Bank_Level_Parallism_Ready = 1.235896
write_to_read_ratio_blp_rw_average = 0.089539
GrpLevelPara = 1.458378 

BW Util details:
bwutil = 0.188615 
total_CMD = 4961936 
util_bw = 935896 
Wasted_Col = 1752757 
Wasted_Row = 862390 
Idle = 1410893 

BW Util Bottlenecks: 
RCDc_limit = 2024297 
RCDWRc_limit = 39677 
WTRc_limit = 184469 
RTWc_limit = 155525 
CCDLc_limit = 141123 
rwq = 0 
CCDLc_limit_alone = 118776 
WTRc_limit_alone = 173650 
RTWc_limit_alone = 143997 

Commands details: 
total_CMD = 4961936 
n_nop = 4513918 
Read = 211085 
Write = 0 
L2_Alloc = 0 
L2_WB = 22889 
n_act = 110763 
n_pre = 110747 
n_ref = 0 
n_req = 217940 
total_req = 233974 

Dual Bus Interface Util: 
issued_total_row = 221510 
issued_total_col = 233974 
Row_Bus_Util =  0.044642 
CoL_Bus_Util = 0.047154 
Either_Row_CoL_Bus_Util = 0.090291 
Issued_on_Two_Bus_Simul_Util = 0.001505 
issued_two_Eff = 0.016665 
queue_avg = 2.272010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27201
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4961936 n_nop=4515926 n_act=109902 n_pre=109886 n_ref_event=0 n_req=218015 n_rd=211142 n_rd_L2_A=0 n_write=0 n_wr_bk=22932 bw_util=0.1887
n_activity=4278079 dram_eff=0.2189
bk0: 12791a 4496073i bk1: 12911a 4498469i bk2: 12699a 4500759i bk3: 12996a 4486553i bk4: 12536a 4504054i bk5: 12695a 4499442i bk6: 12999a 4464857i bk7: 12870a 4487187i bk8: 13293a 4462017i bk9: 13417a 4459438i bk10: 13820a 4433107i bk11: 14199a 4415918i bk12: 13340a 4458218i bk13: 13405a 4458668i bk14: 13738a 4429724i bk15: 13433a 4454386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495897
Row_Buffer_Locality_read = 0.500208
Row_Buffer_Locality_write = 0.363451
Bank_Level_Parallism = 2.348689
Bank_Level_Parallism_Col = 1.735350
Bank_Level_Parallism_Ready = 1.251875
write_to_read_ratio_blp_rw_average = 0.088348
GrpLevelPara = 1.470319 

BW Util details:
bwutil = 0.188696 
total_CMD = 4961936 
util_bw = 936296 
Wasted_Col = 1723494 
Wasted_Row = 856684 
Idle = 1445462 

BW Util Bottlenecks: 
RCDc_limit = 1994249 
RCDWRc_limit = 39532 
WTRc_limit = 176004 
RTWc_limit = 151834 
CCDLc_limit = 146754 
rwq = 0 
CCDLc_limit_alone = 125767 
WTRc_limit_alone = 166134 
RTWc_limit_alone = 140717 

Commands details: 
total_CMD = 4961936 
n_nop = 4515926 
Read = 211142 
Write = 0 
L2_Alloc = 0 
L2_WB = 22932 
n_act = 109902 
n_pre = 109886 
n_ref = 0 
n_req = 218015 
total_req = 234074 

Dual Bus Interface Util: 
issued_total_row = 219788 
issued_total_col = 234074 
Row_Bus_Util =  0.044295 
CoL_Bus_Util = 0.047174 
Either_Row_CoL_Bus_Util = 0.089886 
Issued_on_Two_Bus_Simul_Util = 0.001582 
issued_two_Eff = 0.017605 
queue_avg = 2.423446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42345
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4961936 n_nop=4519362 n_act=109234 n_pre=109218 n_ref_event=0 n_req=216301 n_rd=209440 n_rd_L2_A=0 n_write=0 n_wr_bk=22807 bw_util=0.1872
n_activity=4267953 dram_eff=0.2177
bk0: 12307a 4516318i bk1: 12703a 4506675i bk2: 13116a 4483272i bk3: 12971a 4487991i bk4: 12300a 4503152i bk5: 12296a 4519203i bk6: 12875a 4479182i bk7: 13019a 4469021i bk8: 13173a 4469258i bk9: 13164a 4465247i bk10: 13825a 4435255i bk11: 13846a 4434829i bk12: 13507a 4439752i bk13: 13292a 4460068i bk14: 13649a 4449594i bk15: 13397a 4452794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495000
Row_Buffer_Locality_read = 0.499508
Row_Buffer_Locality_write = 0.357382
Bank_Level_Parallism = 2.340979
Bank_Level_Parallism_Col = 1.728302
Bank_Level_Parallism_Ready = 1.248102
write_to_read_ratio_blp_rw_average = 0.089949
GrpLevelPara = 1.466263 

BW Util details:
bwutil = 0.187223 
total_CMD = 4961936 
util_bw = 928988 
Wasted_Col = 1720213 
Wasted_Row = 852504 
Idle = 1460231 

BW Util Bottlenecks: 
RCDc_limit = 1987386 
RCDWRc_limit = 39706 
WTRc_limit = 171538 
RTWc_limit = 156347 
CCDLc_limit = 145975 
rwq = 0 
CCDLc_limit_alone = 124625 
WTRc_limit_alone = 161766 
RTWc_limit_alone = 144769 

Commands details: 
total_CMD = 4961936 
n_nop = 4519362 
Read = 209440 
Write = 0 
L2_Alloc = 0 
L2_WB = 22807 
n_act = 109234 
n_pre = 109218 
n_ref = 0 
n_req = 216301 
total_req = 232247 

Dual Bus Interface Util: 
issued_total_row = 218452 
issued_total_col = 232247 
Row_Bus_Util =  0.044026 
CoL_Bus_Util = 0.046806 
Either_Row_CoL_Bus_Util = 0.089194 
Issued_on_Two_Bus_Simul_Util = 0.001637 
issued_two_Eff = 0.018359 
queue_avg = 2.334431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33443
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4961936 n_nop=4516579 n_act=109745 n_pre=109729 n_ref_event=0 n_req=217716 n_rd=210871 n_rd_L2_A=0 n_write=0 n_wr_bk=22725 bw_util=0.1883
n_activity=4278479 dram_eff=0.2184
bk0: 12465a 4531338i bk1: 12752a 4501895i bk2: 12985a 4487897i bk3: 13140a 4482858i bk4: 12626a 4502961i bk5: 12566a 4503726i bk6: 12831a 4475491i bk7: 12876a 4488987i bk8: 13439a 4458411i bk9: 13307a 4470344i bk10: 14163a 4416609i bk11: 13728a 4448960i bk12: 13330a 4456953i bk13: 13507a 4452685i bk14: 13734a 4441448i bk15: 13422a 4457506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495935
Row_Buffer_Locality_read = 0.500282
Row_Buffer_Locality_write = 0.362016
Bank_Level_Parallism = 2.330445
Bank_Level_Parallism_Col = 1.721130
Bank_Level_Parallism_Ready = 1.241979
write_to_read_ratio_blp_rw_average = 0.087364
GrpLevelPara = 1.467915 

BW Util details:
bwutil = 0.188310 
total_CMD = 4961936 
util_bw = 934384 
Wasted_Col = 1724398 
Wasted_Row = 854016 
Idle = 1449138 

BW Util Bottlenecks: 
RCDc_limit = 1996102 
RCDWRc_limit = 39026 
WTRc_limit = 178905 
RTWc_limit = 151988 
CCDLc_limit = 145928 
rwq = 0 
CCDLc_limit_alone = 124965 
WTRc_limit_alone = 168836 
RTWc_limit_alone = 141094 

Commands details: 
total_CMD = 4961936 
n_nop = 4516579 
Read = 210871 
Write = 0 
L2_Alloc = 0 
L2_WB = 22725 
n_act = 109745 
n_pre = 109729 
n_ref = 0 
n_req = 217716 
total_req = 233596 

Dual Bus Interface Util: 
issued_total_row = 219474 
issued_total_col = 233596 
Row_Bus_Util =  0.044232 
CoL_Bus_Util = 0.047078 
Either_Row_CoL_Bus_Util = 0.089755 
Issued_on_Two_Bus_Simul_Util = 0.001554 
issued_two_Eff = 0.017319 
queue_avg = 2.326003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.326
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4961936 n_nop=4515072 n_act=110455 n_pre=110439 n_ref_event=0 n_req=217862 n_rd=211010 n_rd_L2_A=0 n_write=0 n_wr_bk=22967 bw_util=0.1886
n_activity=4278416 dram_eff=0.2188
bk0: 12638a 4503171i bk1: 12450a 4511756i bk2: 13116a 4478606i bk3: 12992a 4495116i bk4: 12518a 4509227i bk5: 12368a 4516846i bk6: 13025a 4487967i bk7: 12912a 4477743i bk8: 13193a 4481044i bk9: 13300a 4461822i bk10: 14233a 4414840i bk11: 14119a 4415495i bk12: 13274a 4458508i bk13: 13631a 4448223i bk14: 13658a 4438895i bk15: 13583a 4436806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493014
Row_Buffer_Locality_read = 0.496991
Row_Buffer_Locality_write = 0.370549
Bank_Level_Parallism = 2.339466
Bank_Level_Parallism_Col = 1.713333
Bank_Level_Parallism_Ready = 1.241461
write_to_read_ratio_blp_rw_average = 0.086541
GrpLevelPara = 1.467123 

BW Util details:
bwutil = 0.188618 
total_CMD = 4961936 
util_bw = 935908 
Wasted_Col = 1732308 
Wasted_Row = 849321 
Idle = 1444399 

BW Util Bottlenecks: 
RCDc_limit = 2013163 
RCDWRc_limit = 38862 
WTRc_limit = 182332 
RTWc_limit = 147946 
CCDLc_limit = 145669 
rwq = 0 
CCDLc_limit_alone = 125336 
WTRc_limit_alone = 172206 
RTWc_limit_alone = 137739 

Commands details: 
total_CMD = 4961936 
n_nop = 4515072 
Read = 211010 
Write = 0 
L2_Alloc = 0 
L2_WB = 22967 
n_act = 110455 
n_pre = 110439 
n_ref = 0 
n_req = 217862 
total_req = 233977 

Dual Bus Interface Util: 
issued_total_row = 220894 
issued_total_col = 233977 
Row_Bus_Util =  0.044518 
CoL_Bus_Util = 0.047154 
Either_Row_CoL_Bus_Util = 0.090058 
Issued_on_Two_Bus_Simul_Util = 0.001614 
issued_two_Eff = 0.017918 
queue_avg = 2.277601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2776
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4961936 n_nop=4513245 n_act=111048 n_pre=111032 n_ref_event=0 n_req=218389 n_rd=211546 n_rd_L2_A=0 n_write=0 n_wr_bk=22927 bw_util=0.189
n_activity=4300555 dram_eff=0.2181
bk0: 12519a 4507511i bk1: 12535a 4515761i bk2: 12955a 4498803i bk3: 13126a 4486202i bk4: 12668a 4489570i bk5: 12574a 4502176i bk6: 12772a 4479488i bk7: 12974a 4481508i bk8: 13438a 4455933i bk9: 13333a 4467219i bk10: 13735a 4441730i bk11: 14271a 4408473i bk12: 13453a 4453762i bk13: 13568a 4454869i bk14: 13921a 4426457i bk15: 13704a 4433071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491513
Row_Buffer_Locality_read = 0.496247
Row_Buffer_Locality_write = 0.345170
Bank_Level_Parallism = 2.328402
Bank_Level_Parallism_Col = 1.712281
Bank_Level_Parallism_Ready = 1.238335
write_to_read_ratio_blp_rw_average = 0.088565
GrpLevelPara = 1.462644 

BW Util details:
bwutil = 0.189017 
total_CMD = 4961936 
util_bw = 937892 
Wasted_Col = 1747116 
Wasted_Row = 862179 
Idle = 1414749 

BW Util Bottlenecks: 
RCDc_limit = 2023184 
RCDWRc_limit = 40421 
WTRc_limit = 177675 
RTWc_limit = 151473 
CCDLc_limit = 147562 
rwq = 0 
CCDLc_limit_alone = 126196 
WTRc_limit_alone = 167451 
RTWc_limit_alone = 140331 

Commands details: 
total_CMD = 4961936 
n_nop = 4513245 
Read = 211546 
Write = 0 
L2_Alloc = 0 
L2_WB = 22927 
n_act = 111048 
n_pre = 111032 
n_ref = 0 
n_req = 218389 
total_req = 234473 

Dual Bus Interface Util: 
issued_total_row = 222080 
issued_total_col = 234473 
Row_Bus_Util =  0.044757 
CoL_Bus_Util = 0.047254 
Either_Row_CoL_Bus_Util = 0.090427 
Issued_on_Two_Bus_Simul_Util = 0.001584 
issued_two_Eff = 0.017522 
queue_avg = 2.340351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34035

========= L2 cache stats =========
L2_cache_bank[0]: Access = 473112, Miss = 112556, Miss_rate = 0.238, Pending_hits = 868, Reservation_fails = 87
L2_cache_bank[1]: Access = 457426, Miss = 114390, Miss_rate = 0.250, Pending_hits = 293, Reservation_fails = 531
L2_cache_bank[2]: Access = 460012, Miss = 112559, Miss_rate = 0.245, Pending_hits = 293, Reservation_fails = 555
L2_cache_bank[3]: Access = 462134, Miss = 113391, Miss_rate = 0.245, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[4]: Access = 460308, Miss = 113089, Miss_rate = 0.246, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[5]: Access = 474197, Miss = 113541, Miss_rate = 0.239, Pending_hits = 295, Reservation_fails = 845
L2_cache_bank[6]: Access = 469967, Miss = 113594, Miss_rate = 0.242, Pending_hits = 277, Reservation_fails = 388
L2_cache_bank[7]: Access = 473250, Miss = 112194, Miss_rate = 0.237, Pending_hits = 310, Reservation_fails = 162
L2_cache_bank[8]: Access = 473735, Miss = 113327, Miss_rate = 0.239, Pending_hits = 873, Reservation_fails = 1445
L2_cache_bank[9]: Access = 463870, Miss = 112967, Miss_rate = 0.244, Pending_hits = 316, Reservation_fails = 735
L2_cache_bank[10]: Access = 458268, Miss = 113429, Miss_rate = 0.248, Pending_hits = 277, Reservation_fails = 565
L2_cache_bank[11]: Access = 457929, Miss = 113948, Miss_rate = 0.249, Pending_hits = 258, Reservation_fails = 67
L2_cache_bank[12]: Access = 1634645, Miss = 113349, Miss_rate = 0.069, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[13]: Access = 463997, Miss = 113124, Miss_rate = 0.244, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[14]: Access = 468889, Miss = 112883, Miss_rate = 0.241, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[15]: Access = 467416, Miss = 113599, Miss_rate = 0.243, Pending_hits = 317, Reservation_fails = 1038
L2_cache_bank[16]: Access = 477988, Miss = 112436, Miss_rate = 0.235, Pending_hits = 843, Reservation_fails = 298
L2_cache_bank[17]: Access = 469919, Miss = 112341, Miss_rate = 0.239, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[18]: Access = 461544, Miss = 113222, Miss_rate = 0.245, Pending_hits = 312, Reservation_fails = 613
L2_cache_bank[19]: Access = 463350, Miss = 112946, Miss_rate = 0.244, Pending_hits = 259, Reservation_fails = 38
L2_cache_bank[20]: Access = 466545, Miss = 113323, Miss_rate = 0.243, Pending_hits = 262, Reservation_fails = 283
L2_cache_bank[21]: Access = 466218, Miss = 113053, Miss_rate = 0.242, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[22]: Access = 462891, Miss = 113128, Miss_rate = 0.244, Pending_hits = 257, Reservation_fails = 122
L2_cache_bank[23]: Access = 468323, Miss = 113747, Miss_rate = 0.243, Pending_hits = 291, Reservation_fails = 0
L2_total_cache_accesses = 12355933
L2_total_cache_misses = 2716136
L2_total_cache_miss_rate = 0.2198
L2_total_cache_pending_hits = 8396
L2_total_cache_reservation_fails = 7772
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8358385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 747628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7772
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1784417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8396
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1273016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46706
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 137385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10898826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1457107
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7772
L2_cache_data_port_util = 0.208
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=12355933
icnt_total_pkts_simt_to_mem=12355933
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12355933
Req_Network_cycles = 1934887
Req_Network_injected_packets_per_cycle =       6.3859 
Req_Network_conflicts_per_cycle =       7.5103
Req_Network_conflicts_per_cycle_util =       7.8247
Req_Bank_Level_Parallism =       6.6532
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      14.8395
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2693

Reply_Network_injected_packets_num = 12355933
Reply_Network_cycles = 1934887
Reply_Network_injected_packets_per_cycle =        6.3859
Reply_Network_conflicts_per_cycle =        3.6125
Reply_Network_conflicts_per_cycle_util =       3.7623
Reply_Bank_Level_Parallism =       6.6507
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5362
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2129
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 15 sec (3135 sec)
gpgpu_simulation_rate = 66056 (inst/sec)
gpgpu_simulation_rate = 617 (cycle/sec)
gpgpu_silicon_slowdown = 2212317x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d720..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d718..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d710..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color1PiS_S_S_S_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color1PiS_S_S_S_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6color1PiS_S_S_S_S_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z6color1PiS_S_S_S_S_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 329179
gpu_sim_insn = 26263241
gpu_ipc =      79.7841
gpu_tot_sim_cycle = 2264066
gpu_tot_sim_insn = 233351745
gpu_tot_ipc =     103.0676
gpu_tot_issued_cta = 12859
gpu_occupancy = 64.5201% 
gpu_tot_occupancy = 67.4563% 
max_total_param_size = 0
gpu_stall_dramfull = 6387
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9320
partiton_level_parallism_total  =       6.1745
partiton_level_parallism_util =       5.1090
partiton_level_parallism_util_total  =       6.4276
L2_BW  =     215.4316 GB/Sec
L2_BW_total  =     269.7018 GB/Sec
gpu_total_sim_rate=63618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 982323, Miss = 402567, Miss_rate = 0.410, Pending_hits = 11583, Reservation_fails = 176932
	L1D_cache_core[1]: Access = 1011281, Miss = 405985, Miss_rate = 0.401, Pending_hits = 11710, Reservation_fails = 163628
	L1D_cache_core[2]: Access = 1028718, Miss = 417741, Miss_rate = 0.406, Pending_hits = 11668, Reservation_fails = 169690
	L1D_cache_core[3]: Access = 1032183, Miss = 418002, Miss_rate = 0.405, Pending_hits = 11639, Reservation_fails = 205698
	L1D_cache_core[4]: Access = 1027864, Miss = 423117, Miss_rate = 0.412, Pending_hits = 12143, Reservation_fails = 214932
	L1D_cache_core[5]: Access = 1006210, Miss = 421477, Miss_rate = 0.419, Pending_hits = 12030, Reservation_fails = 175929
	L1D_cache_core[6]: Access = 998618, Miss = 404154, Miss_rate = 0.405, Pending_hits = 11522, Reservation_fails = 177978
	L1D_cache_core[7]: Access = 1006664, Miss = 413754, Miss_rate = 0.411, Pending_hits = 11775, Reservation_fails = 177339
	L1D_cache_core[8]: Access = 1030713, Miss = 431416, Miss_rate = 0.419, Pending_hits = 11992, Reservation_fails = 185324
	L1D_cache_core[9]: Access = 1004907, Miss = 429688, Miss_rate = 0.428, Pending_hits = 11642, Reservation_fails = 214288
	L1D_cache_core[10]: Access = 1015204, Miss = 410896, Miss_rate = 0.405, Pending_hits = 11569, Reservation_fails = 173004
	L1D_cache_core[11]: Access = 1009229, Miss = 408658, Miss_rate = 0.405, Pending_hits = 11525, Reservation_fails = 195735
	L1D_cache_core[12]: Access = 995398, Miss = 402517, Miss_rate = 0.404, Pending_hits = 11721, Reservation_fails = 186132
	L1D_cache_core[13]: Access = 1008693, Miss = 413020, Miss_rate = 0.409, Pending_hits = 11878, Reservation_fails = 199730
	L1D_cache_core[14]: Access = 1043760, Miss = 433539, Miss_rate = 0.415, Pending_hits = 12115, Reservation_fails = 186396
	L1D_cache_core[15]: Access = 1037148, Miss = 421644, Miss_rate = 0.407, Pending_hits = 11750, Reservation_fails = 185996
	L1D_cache_core[16]: Access = 1033053, Miss = 423998, Miss_rate = 0.410, Pending_hits = 11904, Reservation_fails = 226557
	L1D_cache_core[17]: Access = 1011747, Miss = 418013, Miss_rate = 0.413, Pending_hits = 11779, Reservation_fails = 250774
	L1D_cache_core[18]: Access = 985526, Miss = 411753, Miss_rate = 0.418, Pending_hits = 11705, Reservation_fails = 214420
	L1D_cache_core[19]: Access = 1003052, Miss = 421682, Miss_rate = 0.420, Pending_hits = 11631, Reservation_fails = 201069
	L1D_cache_core[20]: Access = 996572, Miss = 415694, Miss_rate = 0.417, Pending_hits = 11681, Reservation_fails = 196375
	L1D_cache_core[21]: Access = 1005396, Miss = 418041, Miss_rate = 0.416, Pending_hits = 11711, Reservation_fails = 229017
	L1D_cache_core[22]: Access = 1006199, Miss = 423210, Miss_rate = 0.421, Pending_hits = 11808, Reservation_fails = 235951
	L1D_cache_core[23]: Access = 1000900, Miss = 411221, Miss_rate = 0.411, Pending_hits = 11912, Reservation_fails = 207640
	L1D_cache_core[24]: Access = 985575, Miss = 395090, Miss_rate = 0.401, Pending_hits = 11044, Reservation_fails = 183530
	L1D_cache_core[25]: Access = 1013431, Miss = 413618, Miss_rate = 0.408, Pending_hits = 11546, Reservation_fails = 191955
	L1D_cache_core[26]: Access = 989754, Miss = 407124, Miss_rate = 0.411, Pending_hits = 11781, Reservation_fails = 181127
	L1D_cache_core[27]: Access = 1023973, Miss = 433220, Miss_rate = 0.423, Pending_hits = 11956, Reservation_fails = 216278
	L1D_cache_core[28]: Access = 1011905, Miss = 430883, Miss_rate = 0.426, Pending_hits = 12073, Reservation_fails = 205196
	L1D_cache_core[29]: Access = 1025528, Miss = 417850, Miss_rate = 0.407, Pending_hits = 12235, Reservation_fails = 201928
	L1D_total_cache_accesses = 30331524
	L1D_total_cache_misses = 12499572
	L1D_total_cache_miss_rate = 0.4121
	L1D_total_cache_pending_hits = 353028
	L1D_total_cache_reservation_fails = 5930548
	L1D_cache_data_port_util = 0.266
	L1D_cache_fill_port_util = 0.187
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15999038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 353028
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9142276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5929536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3137838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 353028
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1479886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 163238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28632180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1699344

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 816559
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5112977
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1012
ctas_completed 12859, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
30789, 31019, 30708, 25831, 26699, 28472, 26842, 29364, 31992, 29274, 29354, 29326, 30382, 28787, 29647, 28641, 28396, 30750, 31008, 30768, 31384, 29153, 31760, 32823, 33666, 33879, 30772, 27859, 31279, 28817, 29715, 30390, 
gpgpu_n_tot_thrd_icount = 918109728
gpgpu_n_tot_w_icount = 28690929
gpgpu_n_stall_shd_mem = 9257262
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12280114
gpgpu_n_mem_write_global = 1699344
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 40363890
gpgpu_n_store_insn = 8627344
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21846272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8284526
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 972736
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2472474	W0_Idle:3030264	W0_Scoreboard:228736109	W1:7041175	W2:3335672	W3:2194318	W4:1634206	W5:1351271	W6:1151040	W7:1010813	W8:900020	W9:802660	W10:724553	W11:666707	W12:619999	W13:562628	W14:520765	W15:475808	W16:443484	W17:394795	W18:354848	W19:318292	W20:286693	W21:257066	W22:222191	W23:197043	W24:168666	W25:144562	W26:119524	W27:100131	W28:67967	W29:51799	W30:40979	W31:28049	W32:2503205
single_issue_nums: WS0:7140332	WS1:7174049	WS2:7163525	WS3:7213023	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98240912 {8:12280114,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67973760 {40:1699344,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 491204560 {40:12280114,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13594752 {8:1699344,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1336 
max_icnt2sh_latency = 144 
averagemflatency = 341 
avg_icnt2mem_latency = 109 
avg_mrq_latency = 19 
avg_icnt2sh_latency = 3 
mrq_lat_table:2058183 	40255 	59304 	119754 	298405 	155118 	132017 	103247 	33556 	2199 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6305292 	5825200 	1839893 	9073 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8880173 	1434094 	1524816 	2016372 	124003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9705844 	2865705 	1105983 	260318 	38843 	2734 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	143 	4028 	246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        66        65        48        63        64        59        41        56        53        64        40        50        52        52 
dram[1]:        64        64        65        66        61        63        56        52        56        56        52        52        47        64        43        64 
dram[2]:        64        64        70        74        64        64        40        48        63        64        56        55        56        52        52        56 
dram[3]:        64        64        65        77        54        48        48        50        64        64        48        64        44        48        52        56 
dram[4]:        64        64        67        73        49        45        56        47        64        54        48        64        44        60        44        52 
dram[5]:        64        64        67        69        48        57        49        55        52        64        56        60        50        56        48        62 
dram[6]:        64        64        65        65        57        62        57        49        60        60        58        58        51        48        52        48 
dram[7]:        64        64        64        64        64        56        61        63        64        64        45        52        45        52        52        52 
dram[8]:        64        64        65        67        48        56        60        52        58        53        60        56        44        56        52        52 
dram[9]:        64        64        68        64        48        59        55        64        58        64        60        56        40        60        52        52 
dram[10]:        64        64        64        65        47        60        64        52        57        64        49        56        55        56        56        50 
dram[11]:        64        64        66        64        40        46        49        57        52        64        60        59        52        55        46        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      5925      6923      7105      6671      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      5877      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      7046      5909      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5879      5747 
dram[5]:      5785      6856      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      6703      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      8061      5716 
average row accesses per activate:
dram[0]:  2.078287  2.038760  1.951177  1.987178  1.958388  1.942334  1.901623  1.901781  1.849234  1.866713  1.850168  1.813078  1.925336  1.875690  1.862679  1.896069 
dram[1]:  2.082415  2.021790  2.051026  2.032428  1.961394  1.977336  1.903309  1.916955  1.916911  1.883660  1.826776  1.875130  1.884798  1.917196  1.932189  1.921090 
dram[2]:  2.011594  2.015073  2.001035  2.012955  1.965654  1.954510  1.856443  1.872055  1.880347  1.838306  1.829681  1.864240  1.913154  1.879636  1.918449  1.888560 
dram[3]:  2.034097  2.031842  1.933528  2.054061  2.083563  1.935314  1.901220  1.888218  1.892417  1.950427  1.861514  1.907834  1.878738  1.902187  1.909005  1.939665 
dram[4]:  2.026276  2.066213  2.026789  2.023828  1.960285  1.981555  1.861516  1.872818  1.861140  1.907830  1.826087  1.801503  1.887051  1.910604  1.878504  1.945610 
dram[5]:  2.036777  2.051155  1.970808  1.948806  1.998785  1.969229  1.898185  1.873565  1.925726  1.890400  1.819426  1.829219  1.900301  1.884230  1.881446  1.900406 
dram[6]:  2.053010  2.071080  2.002619  1.976948  2.012319  2.029432  1.900403  1.919363  1.854905  1.889322  1.826597  1.896408  1.836770  1.869922  1.904370  1.850416 
dram[7]:  2.043321  2.052204  2.031872  2.013702  1.979457  2.004916  1.860616  1.929643  1.864756  1.905311  1.856232  1.869283  1.935721  1.929730  1.915573  1.958036 
dram[8]:  2.070801  2.045295  1.980995  1.979854  1.960940  2.006458  1.892662  1.902972  1.878883  1.900814  1.889800  1.889503  1.863599  1.903401  1.928323  1.929093 
dram[9]:  2.124626  2.039893  2.009873  1.991327  1.980206  1.961156  1.873892  1.916292  1.874853  1.937623  1.853091  1.912562  1.898623  1.889165  1.926763  1.950836 
dram[10]:  2.046395  2.053715  1.962259  2.034003  1.996376  2.004089  1.954304  1.903338  1.946300  1.857464  1.825431  1.840390  1.889305  1.906442  1.883566  1.858185 
dram[11]:  2.069858  2.081284  2.036311  1.984968  1.902697  1.977489  1.879896  1.901468  1.887156  1.896825  1.862029  1.811359  1.909878  1.941404  1.859095  1.870700 
average row locality = 3002090/1555917 = 1.929467
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14477     14991     15004     14990     14424     14896     14738     14668     15207     15527     16000     16171     15119     15480     15502     15605 
dram[1]:     14584     14956     14899     14984     14132     14334     14973     15047     15183     15359     16226     15717     15014     15208     15380     15639 
dram[2]:     14568     14708     14979     15037     14326     14625     15060     14999     15116     15531     16288     15946     15268     15219     15373     15468 
dram[3]:     14748     14593     15421     14701     13861     14553     15247     15131     15179     14810     16176     15927     15595     15343     15586     15119 
dram[4]:     14273     14671     14705     14963     14654     14537     15080     14954     15336     14917     16068     16059     15363     15584     15718     15163 
dram[5]:     14857     14387     15097     15337     14316     14543     15097     15010     15220     15346     16253     15955     15281     15510     15485     15888 
dram[6]:     14604     14763     14790     15033     14526     14257     15068     14930     15367     15012     16005     15879     15550     15252     15223     15738 
dram[7]:     14744     14876     14607     14938     14437     14597     14962     14808     15257     15361     15821     16228     15292     15335     15695     15410 
dram[8]:     14101     14639     15048     14934     14116     14112     14786     15004     15114     15142     15861     15923     15426     15231     15585     15351 
dram[9]:     14400     14708     14967     15116     14507     14493     14729     14851     15408     15252     16235     15743     15226     15499     15695     15367 
dram[10]:     14602     14338     15093     14996     14380     14210     14943     14792     15127     15209     16337     16115     15169     15616     15652     15552 
dram[11]:     14434     14446     14876     15087     14602     14443     14670     14934     15364     15282     15673     16386     15391     15553     15960     15692 
total dram reads = 2906420
bank skew: 16386/13861 = 1.18
chip skew: 243582/240373 = 1.01
number of total write accesses:
dram[0]:      1711      1711      1666      1662      1641      1620      1605      1589      1619      1641      1602      1620      1585      1577      1583      1600 
dram[1]:      1688      1726      1644      1652      1646      1639      1640      1611      1593      1600      1589      1571      1592      1579      1596      1604 
dram[2]:      1722      1695      1596      1682      1613      1618      1576      1629      1600      1585      1608      1590      1562      1569      1594      1594 
dram[3]:      1685      1703      1620      1655      1635      1628      1615      1601      1607      1624      1612      1588      1573      1584      1630      1607 
dram[4]:      1748      1711      1640      1660      1665      1618      1616      1627      1621      1581      1579      1558      1591      1592      1594      1592 
dram[5]:      1748      1717      1654      1664      1598      1632      1583      1610      1615      1645      1595      1594      1602      1590      1601      1613 
dram[6]:      1741      1760      1674      1617      1614      1638      1582      1607      1625      1618      1619      1604      1557      1580      1620      1595 
dram[7]:      1722      1727      1667      1636      1645      1659      1633      1622      1623      1612      1613      1609      1572      1587      1604      1583 
dram[8]:      1690      1703      1630      1618      1604      1609      1597      1592      1606      1598      1613      1613      1591      1610      1595      1624 
dram[9]:      1697      1722      1649      1626      1612      1646      1581      1606      1577      1629      1596      1583      1589      1558      1605      1609 
dram[10]:      1747      1760      1657      1649      1644      1619      1627      1622      1599      1591      1581      1614      1571      1592      1626      1590 
dram[11]:      1737      1754      1643      1615      1644      1619      1625      1628      1599      1610      1608      1594      1603      1565      1587      1621 
total dram writes = 311940
bank skew: 1760/1557 = 1.13
chip skew: 26114/25833 = 1.01
average mf latency per bank:
dram[0]:       1862      1693      1693      1656      1401      1404      1365      1351      1213      1148      1138      1091      1157      1051      1299      1306
dram[1]:       1810      1667      1697      1652      1449      1412      1343      1383      1167      1230      1053      1129      1080      1102      1267      1231
dram[2]:       1682      1748      1729      1709      1467      1525      1308      1272      1196      1207      1109      1143      1084      1099      1253      1322
dram[3]:       1826      1819      1645      1731      1577      1526      1278      1309      1237      1262      1089      1113      1076      1102      1265      1334
dram[4]:       1852      1849      1728      1622      1478      1488      1295      1334      1278      1271      1134      1040      1094      1077      1353      1299
dram[5]:       1740      1886      1679      1560      1440      1484      1279      1285      1207      1215      1009      1053      1106      1058      1254      1232
dram[6]:       1851      1673      1723      1628      1572      1569      1388      1381      1222      1205      1172      1146      1134      1096     23778      1164
dram[7]:       1718      1628      1785      1675      1482      1422      1358      1391      1141      1203      1132      1099      1125      1159      1269      1388
dram[8]:       1820      1832      1781      1670      1559      1497      1367      1326      1233      1244      1154      1112      1082      1070      1353      1295
dram[9]:       1872      1749      1613      1593      1404      1464      1342      1281      1163      1206      1067      1114      1073      1084      1302      1357
dram[10]:       1753      1802      1656      1675      1517      1500      1307      1295      1282      1186      1110      1071      1124      1082      1245      1310
dram[11]:       1712      1728      1720      1643      1442      1504      1341      1342      1197      1176      1090      1076      1037      1116      1296      1368
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1190      1498      1267      1514      1321      1347      1149      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5806103 n_nop=5284855 n_act=130978 n_pre=130962 n_ref_event=0 n_req=250776 n_rd=242799 n_rd_L2_A=0 n_write=0 n_wr_bk=26032 bw_util=0.1852
n_activity=5042790 dram_eff=0.2132
bk0: 14477a 5281170i bk1: 14991a 5258622i bk2: 15004a 5246746i bk3: 14990a 5251886i bk4: 14424a 5270864i bk5: 14896a 5247663i bk6: 14738a 5240318i bk7: 14668a 5243526i bk8: 15207a 5221903i bk9: 15527a 5219987i bk10: 16000a 5178779i bk11: 16171a 5160485i bk12: 15119a 5233850i bk13: 15480a 5216709i bk14: 15502a 5198687i bk15: 15605a 5206382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477717
Row_Buffer_Locality_read = 0.482506
Row_Buffer_Locality_write = 0.331954
Bank_Level_Parallism = 2.323756
Bank_Level_Parallism_Col = 1.689085
Bank_Level_Parallism_Ready = 1.226966
write_to_read_ratio_blp_rw_average = 0.085172
GrpLevelPara = 1.451472 

BW Util details:
bwutil = 0.185206 
total_CMD = 5806103 
util_bw = 1075324 
Wasted_Col = 2058925 
Wasted_Row = 1018107 
Idle = 1653747 

BW Util Bottlenecks: 
RCDc_limit = 2390972 
RCDWRc_limit = 49183 
WTRc_limit = 214776 
RTWc_limit = 173947 
CCDLc_limit = 168273 
rwq = 0 
CCDLc_limit_alone = 145187 
WTRc_limit_alone = 203318 
RTWc_limit_alone = 162319 

Commands details: 
total_CMD = 5806103 
n_nop = 5284855 
Read = 242799 
Write = 0 
L2_Alloc = 0 
L2_WB = 26032 
n_act = 130978 
n_pre = 130962 
n_ref = 0 
n_req = 250776 
total_req = 268831 

Dual Bus Interface Util: 
issued_total_row = 261940 
issued_total_col = 268831 
Row_Bus_Util =  0.045115 
CoL_Bus_Util = 0.046301 
Either_Row_CoL_Bus_Util = 0.089776 
Issued_on_Two_Bus_Simul_Util = 0.001640 
issued_two_Eff = 0.018270 
queue_avg = 2.144440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14444
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5806103 n_nop=5290527 n_act=128650 n_pre=128634 n_ref_event=0 n_req=249606 n_rd=241635 n_rd_L2_A=0 n_write=0 n_wr_bk=25970 bw_util=0.1844
n_activity=5012481 dram_eff=0.2136
bk0: 14584a 5278993i bk1: 14956a 5259324i bk2: 14899a 5269301i bk3: 14984a 5261558i bk4: 14132a 5278919i bk5: 14334a 5274157i bk6: 14973a 5231718i bk7: 15047a 5238617i bk8: 15183a 5234935i bk9: 15359a 5219549i bk10: 16226a 5179176i bk11: 15717a 5198027i bk12: 15014a 5229650i bk13: 15208a 5233018i bk14: 15380a 5219140i bk15: 15639a 5211718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484596
Row_Buffer_Locality_read = 0.489176
Row_Buffer_Locality_write = 0.345753
Bank_Level_Parallism = 2.316167
Bank_Level_Parallism_Col = 1.692073
Bank_Level_Parallism_Ready = 1.232605
write_to_read_ratio_blp_rw_average = 0.085761
GrpLevelPara = 1.449692 

BW Util details:
bwutil = 0.184361 
total_CMD = 5806103 
util_bw = 1070420 
Wasted_Col = 2031585 
Wasted_Row = 1004843 
Idle = 1699255 

BW Util Bottlenecks: 
RCDc_limit = 2346462 
RCDWRc_limit = 47198 
WTRc_limit = 204996 
RTWc_limit = 175488 
CCDLc_limit = 169052 
rwq = 0 
CCDLc_limit_alone = 145475 
WTRc_limit_alone = 193890 
RTWc_limit_alone = 163017 

Commands details: 
total_CMD = 5806103 
n_nop = 5290527 
Read = 241635 
Write = 0 
L2_Alloc = 0 
L2_WB = 25970 
n_act = 128650 
n_pre = 128634 
n_ref = 0 
n_req = 249606 
total_req = 267605 

Dual Bus Interface Util: 
issued_total_row = 257284 
issued_total_col = 267605 
Row_Bus_Util =  0.044313 
CoL_Bus_Util = 0.046090 
Either_Row_CoL_Bus_Util = 0.088799 
Issued_on_Two_Bus_Simul_Util = 0.001604 
issued_two_Eff = 0.018063 
queue_avg = 2.192476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19248
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5806103 n_nop=5285870 n_act=130766 n_pre=130750 n_ref_event=0 n_req=250468 n_rd=242511 n_rd_L2_A=0 n_write=0 n_wr_bk=25833 bw_util=0.1849
n_activity=5026148 dram_eff=0.2136
bk0: 14568a 5273160i bk1: 14708a 5272617i bk2: 14979a 5258428i bk3: 15037a 5255457i bk4: 14326a 5272888i bk5: 14625a 5259742i bk6: 15060a 5231721i bk7: 14999a 5235354i bk8: 15116a 5227168i bk9: 15531a 5208226i bk10: 16288a 5170913i bk11: 15946a 5188782i bk12: 15268a 5231814i bk13: 15219a 5222957i bk14: 15373a 5219343i bk15: 15468a 5214633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477917
Row_Buffer_Locality_read = 0.482234
Row_Buffer_Locality_write = 0.346362
Bank_Level_Parallism = 2.317803
Bank_Level_Parallism_Col = 1.677362
Bank_Level_Parallism_Ready = 1.218898
write_to_read_ratio_blp_rw_average = 0.084229
GrpLevelPara = 1.450204 

BW Util details:
bwutil = 0.184870 
total_CMD = 5806103 
util_bw = 1073376 
Wasted_Col = 2053777 
Wasted_Row = 1007856 
Idle = 1671094 

BW Util Bottlenecks: 
RCDc_limit = 2387819 
RCDWRc_limit = 47514 
WTRc_limit = 213104 
RTWc_limit = 174367 
CCDLc_limit = 169171 
rwq = 0 
CCDLc_limit_alone = 145366 
WTRc_limit_alone = 201826 
RTWc_limit_alone = 161840 

Commands details: 
total_CMD = 5806103 
n_nop = 5285870 
Read = 242511 
Write = 0 
L2_Alloc = 0 
L2_WB = 25833 
n_act = 130766 
n_pre = 130750 
n_ref = 0 
n_req = 250468 
total_req = 268344 

Dual Bus Interface Util: 
issued_total_row = 261516 
issued_total_col = 268344 
Row_Bus_Util =  0.045042 
CoL_Bus_Util = 0.046218 
Either_Row_CoL_Bus_Util = 0.089601 
Issued_on_Two_Bus_Simul_Util = 0.001658 
issued_two_Eff = 0.018505 
queue_avg = 2.024077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02408
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5806103 n_nop=5289619 n_act=128857 n_pre=128841 n_ref_event=0 n_req=249972 n_rd=241990 n_rd_L2_A=0 n_write=0 n_wr_bk=25967 bw_util=0.1846
n_activity=5023466 dram_eff=0.2134
bk0: 14748a 5267717i bk1: 14593a 5272041i bk2: 15421a 5229431i bk3: 14701a 5272688i bk4: 13861a 5305836i bk5: 14553a 5262956i bk6: 15247a 5222563i bk7: 15131a 5231930i bk8: 15179a 5229319i bk9: 14810a 5253907i bk10: 16176a 5178959i bk11: 15927a 5199740i bk12: 15595a 5198618i bk13: 15343a 5219982i bk14: 15586a 5207961i bk15: 15119a 5232950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484514
Row_Buffer_Locality_read = 0.489012
Row_Buffer_Locality_write = 0.348158
Bank_Level_Parallism = 2.315607
Bank_Level_Parallism_Col = 1.699188
Bank_Level_Parallism_Ready = 1.240779
write_to_read_ratio_blp_rw_average = 0.086502
GrpLevelPara = 1.451074 

BW Util details:
bwutil = 0.184604 
total_CMD = 5806103 
util_bw = 1071828 
Wasted_Col = 2034323 
Wasted_Row = 1014929 
Idle = 1685023 

BW Util Bottlenecks: 
RCDc_limit = 2352462 
RCDWRc_limit = 47466 
WTRc_limit = 203121 
RTWc_limit = 174483 
CCDLc_limit = 166364 
rwq = 0 
CCDLc_limit_alone = 143171 
WTRc_limit_alone = 192122 
RTWc_limit_alone = 162289 

Commands details: 
total_CMD = 5806103 
n_nop = 5289619 
Read = 241990 
Write = 0 
L2_Alloc = 0 
L2_WB = 25967 
n_act = 128857 
n_pre = 128841 
n_ref = 0 
n_req = 249972 
total_req = 267957 

Dual Bus Interface Util: 
issued_total_row = 257698 
issued_total_col = 267957 
Row_Bus_Util =  0.044384 
CoL_Bus_Util = 0.046151 
Either_Row_CoL_Bus_Util = 0.088955 
Issued_on_Two_Bus_Simul_Util = 0.001580 
issued_two_Eff = 0.017757 
queue_avg = 2.173706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.17371
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5806103 n_nop=5287192 n_act=130054 n_pre=130038 n_ref_event=0 n_req=250001 n_rd=242045 n_rd_L2_A=0 n_write=0 n_wr_bk=25993 bw_util=0.1847
n_activity=5028194 dram_eff=0.2132
bk0: 14273a 5275303i bk1: 14671a 5266845i bk2: 14705a 5267605i bk3: 14963a 5256865i bk4: 14654a 5255007i bk5: 14537a 5268333i bk6: 15080a 5224177i bk7: 14954a 5228712i bk8: 15336a 5213296i bk9: 14917a 5246409i bk10: 16068a 5182217i bk11: 16059a 5168588i bk12: 15363a 5212599i bk13: 15584a 5204202i bk14: 15718a 5192480i bk15: 15163a 5229016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479794
Row_Buffer_Locality_read = 0.484022
Row_Buffer_Locality_write = 0.351182
Bank_Level_Parallism = 2.333542
Bank_Level_Parallism_Col = 1.708699
Bank_Level_Parallism_Ready = 1.245965
write_to_read_ratio_blp_rw_average = 0.084905
GrpLevelPara = 1.456567 

BW Util details:
bwutil = 0.184659 
total_CMD = 5806103 
util_bw = 1072152 
Wasted_Col = 2043516 
Wasted_Row = 1014859 
Idle = 1675576 

BW Util Bottlenecks: 
RCDc_limit = 2374782 
RCDWRc_limit = 46386 
WTRc_limit = 209349 
RTWc_limit = 175232 
CCDLc_limit = 166520 
rwq = 0 
CCDLc_limit_alone = 142544 
WTRc_limit_alone = 197840 
RTWc_limit_alone = 162765 

Commands details: 
total_CMD = 5806103 
n_nop = 5287192 
Read = 242045 
Write = 0 
L2_Alloc = 0 
L2_WB = 25993 
n_act = 130054 
n_pre = 130038 
n_ref = 0 
n_req = 250001 
total_req = 268038 

Dual Bus Interface Util: 
issued_total_row = 260092 
issued_total_col = 268038 
Row_Bus_Util =  0.044796 
CoL_Bus_Util = 0.046165 
Either_Row_CoL_Bus_Util = 0.089373 
Issued_on_Two_Bus_Simul_Util = 0.001588 
issued_two_Eff = 0.017766 
queue_avg = 2.177861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.17786
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5806103 n_nop=5283556 n_act=131049 n_pre=131033 n_ref_event=0 n_req=251572 n_rd=243582 n_rd_L2_A=0 n_write=0 n_wr_bk=26061 bw_util=0.1858
n_activity=5040515 dram_eff=0.214
bk0: 14857a 5267280i bk1: 14387a 5286233i bk2: 15097a 5249824i bk3: 15337a 5235114i bk4: 14316a 5282757i bk5: 14543a 5268875i bk6: 15097a 5242342i bk7: 15010a 5233550i bk8: 15220a 5247734i bk9: 15346a 5223963i bk10: 16253a 5177991i bk11: 15955a 5185274i bk12: 15281a 5229507i bk13: 15510a 5212914i bk14: 15485a 5205553i bk15: 15888a 5196421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479088
Row_Buffer_Locality_read = 0.484001
Row_Buffer_Locality_write = 0.329287
Bank_Level_Parallism = 2.305965
Bank_Level_Parallism_Col = 1.673144
Bank_Level_Parallism_Ready = 1.214852
write_to_read_ratio_blp_rw_average = 0.085807
GrpLevelPara = 1.444393 

BW Util details:
bwutil = 0.185765 
total_CMD = 5806103 
util_bw = 1078572 
Wasted_Col = 2064561 
Wasted_Row = 1011313 
Idle = 1651657 

BW Util Bottlenecks: 
RCDc_limit = 2393193 
RCDWRc_limit = 49135 
WTRc_limit = 217757 
RTWc_limit = 174244 
CCDLc_limit = 170424 
rwq = 0 
CCDLc_limit_alone = 146640 
WTRc_limit_alone = 205912 
RTWc_limit_alone = 162305 

Commands details: 
total_CMD = 5806103 
n_nop = 5283556 
Read = 243582 
Write = 0 
L2_Alloc = 0 
L2_WB = 26061 
n_act = 131049 
n_pre = 131033 
n_ref = 0 
n_req = 251572 
total_req = 269643 

Dual Bus Interface Util: 
issued_total_row = 262082 
issued_total_col = 269643 
Row_Bus_Util =  0.045139 
CoL_Bus_Util = 0.046441 
Either_Row_CoL_Bus_Util = 0.090000 
Issued_on_Two_Bus_Simul_Util = 0.001581 
issued_two_Eff = 0.017564 
queue_avg = 1.996568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99657
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5806103 n_nop=5287297 n_act=129809 n_pre=129793 n_ref_event=0 n_req=249983 n_rd=241997 n_rd_L2_A=0 n_write=0 n_wr_bk=26051 bw_util=0.1847
n_activity=5047418 dram_eff=0.2124
bk0: 14604a 5277654i bk1: 14763a 5282457i bk2: 14790a 5266666i bk3: 15033a 5251178i bk4: 14526a 5282288i bk5: 14257a 5285268i bk6: 15068a 5236651i bk7: 14930a 5243371i bk8: 15367a 5218029i bk9: 15012a 5234417i bk10: 16005a 5177354i bk11: 15879a 5204039i bk12: 15550a 5203259i bk13: 15252a 5209272i bk14: 15223a 5222863i bk15: 15738a 5191441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480733
Row_Buffer_Locality_read = 0.485167
Row_Buffer_Locality_write = 0.346356
Bank_Level_Parallism = 2.305385
Bank_Level_Parallism_Col = 1.687400
Bank_Level_Parallism_Ready = 1.227401
write_to_read_ratio_blp_rw_average = 0.087941
GrpLevelPara = 1.445100 

BW Util details:
bwutil = 0.184666 
total_CMD = 5806103 
util_bw = 1072192 
Wasted_Col = 2056812 
Wasted_Row = 1015459 
Idle = 1661640 

BW Util Bottlenecks: 
RCDc_limit = 2376825 
RCDWRc_limit = 47881 
WTRc_limit = 217016 
RTWc_limit = 181664 
CCDLc_limit = 162256 
rwq = 0 
CCDLc_limit_alone = 136781 
WTRc_limit_alone = 204554 
RTWc_limit_alone = 168651 

Commands details: 
total_CMD = 5806103 
n_nop = 5287297 
Read = 241997 
Write = 0 
L2_Alloc = 0 
L2_WB = 26051 
n_act = 129809 
n_pre = 129793 
n_ref = 0 
n_req = 249983 
total_req = 268048 

Dual Bus Interface Util: 
issued_total_row = 259602 
issued_total_col = 268048 
Row_Bus_Util =  0.044712 
CoL_Bus_Util = 0.046167 
Either_Row_CoL_Bus_Util = 0.089355 
Issued_on_Two_Bus_Simul_Util = 0.001523 
issued_two_Eff = 0.017047 
queue_avg = 2.095808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09581
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5806103 n_nop=5289252 n_act=128823 n_pre=128807 n_ref_event=0 n_req=250353 n_rd=242368 n_rd_L2_A=0 n_write=0 n_wr_bk=26114 bw_util=0.185
n_activity=5007766 dram_eff=0.2145
bk0: 14744a 5262734i bk1: 14876a 5267586i bk2: 14607a 5268080i bk3: 14938a 5251862i bk4: 14437a 5269333i bk5: 14597a 5269202i bk6: 14962a 5224145i bk7: 14808a 5248684i bk8: 15257a 5225149i bk9: 15361a 5224884i bk10: 15821a 5195704i bk11: 16228a 5174592i bk12: 15292a 5223563i bk13: 15335a 5223263i bk14: 15695a 5196110i bk15: 15410a 5219988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485435
Row_Buffer_Locality_read = 0.490015
Row_Buffer_Locality_write = 0.346399
Bank_Level_Parallism = 2.336095
Bank_Level_Parallism_Col = 1.710559
Bank_Level_Parallism_Ready = 1.239924
write_to_read_ratio_blp_rw_average = 0.087202
GrpLevelPara = 1.457045 

BW Util details:
bwutil = 0.184965 
total_CMD = 5806103 
util_bw = 1073928 
Wasted_Col = 2023052 
Wasted_Row = 1007829 
Idle = 1701294 

BW Util Bottlenecks: 
RCDc_limit = 2341590 
RCDWRc_limit = 47542 
WTRc_limit = 206836 
RTWc_limit = 178394 
CCDLc_limit = 168565 
rwq = 0 
CCDLc_limit_alone = 144641 
WTRc_limit_alone = 195589 
RTWc_limit_alone = 165717 

Commands details: 
total_CMD = 5806103 
n_nop = 5289252 
Read = 242368 
Write = 0 
L2_Alloc = 0 
L2_WB = 26114 
n_act = 128823 
n_pre = 128807 
n_ref = 0 
n_req = 250353 
total_req = 268482 

Dual Bus Interface Util: 
issued_total_row = 257630 
issued_total_col = 268482 
Row_Bus_Util =  0.044372 
CoL_Bus_Util = 0.046241 
Either_Row_CoL_Bus_Util = 0.089019 
Issued_on_Two_Bus_Simul_Util = 0.001595 
issued_two_Eff = 0.017918 
queue_avg = 2.233017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23302
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5806103 n_nop=5292792 n_act=128298 n_pre=128282 n_ref_event=0 n_req=248342 n_rd=240373 n_rd_L2_A=0 n_write=0 n_wr_bk=25893 bw_util=0.1834
n_activity=4998555 dram_eff=0.2131
bk0: 14101a 5292045i bk1: 14639a 5276185i bk2: 15048a 5251108i bk3: 14934a 5251038i bk4: 14116a 5270573i bk5: 14112a 5287020i bk6: 14786a 5240642i bk7: 15004a 5228593i bk8: 15114a 5233733i bk9: 15142a 5228081i bk10: 15861a 5194602i bk11: 15923a 5194291i bk12: 15426a 5200899i bk13: 15231a 5222789i bk14: 15585a 5214277i bk15: 15351a 5216400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483390
Row_Buffer_Locality_read = 0.488112
Row_Buffer_Locality_write = 0.340946
Bank_Level_Parallism = 2.329155
Bank_Level_Parallism_Col = 1.703943
Bank_Level_Parallism_Ready = 1.235477
write_to_read_ratio_blp_rw_average = 0.088400
GrpLevelPara = 1.452524 

BW Util details:
bwutil = 0.183439 
total_CMD = 5806103 
util_bw = 1065064 
Wasted_Col = 2021643 
Wasted_Row = 1005694 
Idle = 1713702 

BW Util Bottlenecks: 
RCDc_limit = 2338330 
RCDWRc_limit = 47803 
WTRc_limit = 201826 
RTWc_limit = 183381 
CCDLc_limit = 168043 
rwq = 0 
CCDLc_limit_alone = 143561 
WTRc_limit_alone = 190648 
RTWc_limit_alone = 170077 

Commands details: 
total_CMD = 5806103 
n_nop = 5292792 
Read = 240373 
Write = 0 
L2_Alloc = 0 
L2_WB = 25893 
n_act = 128298 
n_pre = 128282 
n_ref = 0 
n_req = 248342 
total_req = 266266 

Dual Bus Interface Util: 
issued_total_row = 256580 
issued_total_col = 266266 
Row_Bus_Util =  0.044191 
CoL_Bus_Util = 0.045860 
Either_Row_CoL_Bus_Util = 0.088409 
Issued_on_Two_Bus_Simul_Util = 0.001642 
issued_two_Eff = 0.018575 
queue_avg = 2.158431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15843
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5806103 n_nop=5289581 n_act=128783 n_pre=128767 n_ref_event=0 n_req=250173 n_rd=242196 n_rd_L2_A=0 n_write=0 n_wr_bk=25885 bw_util=0.1847
n_activity=5007729 dram_eff=0.2141
bk0: 14400a 5300747i bk1: 14708a 5269833i bk2: 14967a 5255610i bk3: 15116a 5247185i bk4: 14507a 5270951i bk5: 14493a 5268889i bk6: 14729a 5240147i bk7: 14851a 5251360i bk8: 15408a 5222252i bk9: 15252a 5236292i bk10: 16235a 5173201i bk11: 15743a 5207260i bk12: 15226a 5223434i bk13: 15499a 5213813i bk14: 15695a 5207904i bk15: 15367a 5224258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485232
Row_Buffer_Locality_read = 0.489802
Row_Buffer_Locality_write = 0.346496
Bank_Level_Parallism = 2.318036
Bank_Level_Parallism_Col = 1.696572
Bank_Level_Parallism_Ready = 1.231123
write_to_read_ratio_blp_rw_average = 0.086036
GrpLevelPara = 1.453641 

BW Util details:
bwutil = 0.184689 
total_CMD = 5806103 
util_bw = 1072324 
Wasted_Col = 2027070 
Wasted_Row = 1005742 
Idle = 1700967 

BW Util Bottlenecks: 
RCDc_limit = 2347053 
RCDWRc_limit = 46934 
WTRc_limit = 210355 
RTWc_limit = 177642 
CCDLc_limit = 168045 
rwq = 0 
CCDLc_limit_alone = 144181 
WTRc_limit_alone = 198993 
RTWc_limit_alone = 165140 

Commands details: 
total_CMD = 5806103 
n_nop = 5289581 
Read = 242196 
Write = 0 
L2_Alloc = 0 
L2_WB = 25885 
n_act = 128783 
n_pre = 128767 
n_ref = 0 
n_req = 250173 
total_req = 268081 

Dual Bus Interface Util: 
issued_total_row = 257550 
issued_total_col = 268081 
Row_Bus_Util =  0.044358 
CoL_Bus_Util = 0.046172 
Either_Row_CoL_Bus_Util = 0.088962 
Issued_on_Two_Bus_Simul_Util = 0.001569 
issued_two_Eff = 0.017635 
queue_avg = 2.146635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5806103 n_nop=5288079 n_act=129577 n_pre=129561 n_ref_event=0 n_req=250092 n_rd=242131 n_rd_L2_A=0 n_write=0 n_wr_bk=26089 bw_util=0.1848
n_activity=5011040 dram_eff=0.2141
bk0: 14602a 5269261i bk1: 14338a 5282444i bk2: 15093a 5242462i bk3: 14996a 5259597i bk4: 14380a 5276823i bk5: 14210a 5284830i bk6: 14943a 5251304i bk7: 14792a 5242838i bk8: 15127a 5250317i bk9: 15209a 5229095i bk10: 16337a 5168155i bk11: 16115a 5174078i bk12: 15169a 5223587i bk13: 15616a 5210252i bk14: 15652a 5204716i bk15: 15552a 5197648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481891
Row_Buffer_Locality_read = 0.486150
Row_Buffer_Locality_write = 0.352343
Bank_Level_Parallism = 2.325329
Bank_Level_Parallism_Col = 1.688805
Bank_Level_Parallism_Ready = 1.230840
write_to_read_ratio_blp_rw_average = 0.085071
GrpLevelPara = 1.452206 

BW Util details:
bwutil = 0.184785 
total_CMD = 5806103 
util_bw = 1072880 
Wasted_Col = 2036594 
Wasted_Row = 1002712 
Idle = 1693917 

BW Util Bottlenecks: 
RCDc_limit = 2367116 
RCDWRc_limit = 46936 
WTRc_limit = 213332 
RTWc_limit = 172399 
CCDLc_limit = 167730 
rwq = 0 
CCDLc_limit_alone = 144710 
WTRc_limit_alone = 201849 
RTWc_limit_alone = 160862 

Commands details: 
total_CMD = 5806103 
n_nop = 5288079 
Read = 242131 
Write = 0 
L2_Alloc = 0 
L2_WB = 26089 
n_act = 129577 
n_pre = 129561 
n_ref = 0 
n_req = 250092 
total_req = 268220 

Dual Bus Interface Util: 
issued_total_row = 259138 
issued_total_col = 268220 
Row_Bus_Util =  0.044632 
CoL_Bus_Util = 0.046196 
Either_Row_CoL_Bus_Util = 0.089221 
Issued_on_Two_Bus_Simul_Util = 0.001608 
issued_two_Eff = 0.018018 
queue_avg = 2.089645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08964
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5806103 n_nop=5285988 n_act=130289 n_pre=130273 n_ref_event=0 n_req=250752 n_rd=242793 n_rd_L2_A=0 n_write=0 n_wr_bk=26052 bw_util=0.1852
n_activity=5033611 dram_eff=0.2136
bk0: 14434a 5276871i bk1: 14446a 5286370i bk2: 14876a 5267428i bk3: 15087a 5252388i bk4: 14602a 5251476i bk5: 14443a 5265792i bk6: 14670a 5241102i bk7: 14934a 5244238i bk8: 15364a 5220761i bk9: 15282a 5227704i bk10: 15673a 5203852i bk11: 16386a 5162523i bk12: 15391a 5218778i bk13: 15553a 5219869i bk14: 15960a 5186989i bk15: 15692a 5193943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480407
Row_Buffer_Locality_read = 0.485372
Row_Buffer_Locality_write = 0.328936
Bank_Level_Parallism = 2.320310
Bank_Level_Parallism_Col = 1.689551
Bank_Level_Parallism_Ready = 1.226351
write_to_read_ratio_blp_rw_average = 0.087067
GrpLevelPara = 1.449615 

BW Util details:
bwutil = 0.185215 
total_CMD = 5806103 
util_bw = 1075380 
Wasted_Col = 2052163 
Wasted_Row = 1013208 
Idle = 1665352 

BW Util Bottlenecks: 
RCDc_limit = 2378399 
RCDWRc_limit = 48412 
WTRc_limit = 209342 
RTWc_limit = 179448 
CCDLc_limit = 169867 
rwq = 0 
CCDLc_limit_alone = 145385 
WTRc_limit_alone = 197652 
RTWc_limit_alone = 166656 

Commands details: 
total_CMD = 5806103 
n_nop = 5285988 
Read = 242793 
Write = 0 
L2_Alloc = 0 
L2_WB = 26052 
n_act = 130289 
n_pre = 130273 
n_ref = 0 
n_req = 250752 
total_req = 268845 

Dual Bus Interface Util: 
issued_total_row = 260562 
issued_total_col = 268845 
Row_Bus_Util =  0.044877 
CoL_Bus_Util = 0.046304 
Either_Row_CoL_Bus_Util = 0.089581 
Issued_on_Two_Bus_Simul_Util = 0.001600 
issued_two_Eff = 0.017865 
queue_avg = 2.151873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15187

========= L2 cache stats =========
L2_cache_bank[0]: Access = 533083, Miss = 129614, Miss_rate = 0.243, Pending_hits = 969, Reservation_fails = 87
L2_cache_bank[1]: Access = 515025, Miss = 131473, Miss_rate = 0.255, Pending_hits = 346, Reservation_fails = 531
L2_cache_bank[2]: Access = 518202, Miss = 129523, Miss_rate = 0.250, Pending_hits = 351, Reservation_fails = 555
L2_cache_bank[3]: Access = 520547, Miss = 130359, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[4]: Access = 518682, Miss = 130095, Miss_rate = 0.251, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[5]: Access = 534159, Miss = 130686, Miss_rate = 0.245, Pending_hits = 334, Reservation_fails = 902
L2_cache_bank[6]: Access = 530080, Miss = 130932, Miss_rate = 0.247, Pending_hits = 322, Reservation_fails = 388
L2_cache_bank[7]: Access = 533247, Miss = 129317, Miss_rate = 0.243, Pending_hits = 346, Reservation_fails = 162
L2_cache_bank[8]: Access = 533817, Miss = 130315, Miss_rate = 0.244, Pending_hits = 1017, Reservation_fails = 1488
L2_cache_bank[9]: Access = 522357, Miss = 129991, Miss_rate = 0.249, Pending_hits = 366, Reservation_fails = 735
L2_cache_bank[10]: Access = 516822, Miss = 130778, Miss_rate = 0.253, Pending_hits = 328, Reservation_fails = 565
L2_cache_bank[11]: Access = 515601, Miss = 131115, Miss_rate = 0.254, Pending_hits = 301, Reservation_fails = 67
L2_cache_bank[12]: Access = 1900184, Miss = 130258, Miss_rate = 0.069, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[13]: Access = 522689, Miss = 130059, Miss_rate = 0.249, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[14]: Access = 528690, Miss = 129946, Miss_rate = 0.246, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[15]: Access = 526221, Miss = 130697, Miss_rate = 0.248, Pending_hits = 363, Reservation_fails = 1038
L2_cache_bank[16]: Access = 538315, Miss = 129191, Miss_rate = 0.240, Pending_hits = 960, Reservation_fails = 298
L2_cache_bank[17]: Access = 529479, Miss = 129449, Miss_rate = 0.244, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[18]: Access = 519709, Miss = 130279, Miss_rate = 0.251, Pending_hits = 355, Reservation_fails = 613
L2_cache_bank[19]: Access = 522008, Miss = 130133, Miss_rate = 0.249, Pending_hits = 301, Reservation_fails = 38
L2_cache_bank[20]: Access = 525436, Miss = 130440, Miss_rate = 0.248, Pending_hits = 312, Reservation_fails = 283
L2_cache_bank[21]: Access = 525347, Miss = 130009, Miss_rate = 0.247, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[22]: Access = 521787, Miss = 130098, Miss_rate = 0.249, Pending_hits = 293, Reservation_fails = 122
L2_cache_bank[23]: Access = 527971, Miss = 130941, Miss_rate = 0.248, Pending_hits = 329, Reservation_fails = 0
L2_total_cache_accesses = 13979458
L2_total_cache_misses = 3125698
L2_total_cache_miss_rate = 0.2236
L2_total_cache_pending_hits = 9682
L2_total_cache_reservation_fails = 7872
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9364012
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 870387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7872
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2036033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9682
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1480066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 163238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12280114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1699344
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7872
L2_cache_data_port_util = 0.200
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=13979458
icnt_total_pkts_simt_to_mem=13979458
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13979458
Req_Network_cycles = 2264066
Req_Network_injected_packets_per_cycle =       6.1745 
Req_Network_conflicts_per_cycle =       7.1611
Req_Network_conflicts_per_cycle_util =       7.4547
Req_Bank_Level_Parallism =       6.4276
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      13.5559
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2600

Reply_Network_injected_packets_num = 13979458
Reply_Network_cycles = 2264066
Reply_Network_injected_packets_per_cycle =        6.1745
Reply_Network_conflicts_per_cycle =        3.3521
Reply_Network_conflicts_per_cycle_util =       3.4881
Reply_Bank_Level_Parallism =       6.4250
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4859
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2058
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 8 sec (3668 sec)
gpgpu_simulation_rate = 63618 (inst/sec)
gpgpu_simulation_rate = 617 (cycle/sec)
gpgpu_silicon_slowdown = 2212317x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d758..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d754..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d750..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d74c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401d60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color2PiS_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color2PiS_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z6color2PiS_S_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z6color2PiS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 19972
gpu_sim_insn = 5943765
gpu_ipc =     297.6049
gpu_tot_sim_cycle = 2284038
gpu_tot_sim_insn = 239295510
gpu_tot_ipc =     104.7686
gpu_tot_issued_cta = 14028
gpu_occupancy = 82.7868% 
gpu_tot_occupancy = 67.5591% 
max_total_param_size = 0
gpu_stall_dramfull = 6387
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8792
partiton_level_parallism_total  =       6.1719
partiton_level_parallism_util =       8.2835
partiton_level_parallism_util_total  =       6.4396
L2_BW  =     256.8026 GB/Sec
L2_BW_total  =     269.5890 GB/Sec
gpu_total_sim_rate=64656

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 986312, Miss = 406219, Miss_rate = 0.412, Pending_hits = 11583, Reservation_fails = 178567
	L1D_cache_core[1]: Access = 1015302, Miss = 409669, Miss_rate = 0.403, Pending_hits = 11710, Reservation_fails = 165084
	L1D_cache_core[2]: Access = 1032784, Miss = 421431, Miss_rate = 0.408, Pending_hits = 11668, Reservation_fails = 171881
	L1D_cache_core[3]: Access = 1036022, Miss = 421526, Miss_rate = 0.407, Pending_hits = 11639, Reservation_fails = 207711
	L1D_cache_core[4]: Access = 1031926, Miss = 426833, Miss_rate = 0.414, Pending_hits = 12143, Reservation_fails = 216867
	L1D_cache_core[5]: Access = 1010179, Miss = 425107, Miss_rate = 0.421, Pending_hits = 12030, Reservation_fails = 177979
	L1D_cache_core[6]: Access = 1002473, Miss = 407740, Miss_rate = 0.407, Pending_hits = 11522, Reservation_fails = 179979
	L1D_cache_core[7]: Access = 1010562, Miss = 417324, Miss_rate = 0.413, Pending_hits = 11775, Reservation_fails = 178839
	L1D_cache_core[8]: Access = 1034572, Miss = 434944, Miss_rate = 0.420, Pending_hits = 11992, Reservation_fails = 186850
	L1D_cache_core[9]: Access = 1008933, Miss = 433380, Miss_rate = 0.430, Pending_hits = 11642, Reservation_fails = 215841
	L1D_cache_core[10]: Access = 1019143, Miss = 414498, Miss_rate = 0.407, Pending_hits = 11569, Reservation_fails = 174379
	L1D_cache_core[11]: Access = 1013232, Miss = 412354, Miss_rate = 0.407, Pending_hits = 11525, Reservation_fails = 197633
	L1D_cache_core[12]: Access = 999278, Miss = 406097, Miss_rate = 0.406, Pending_hits = 11721, Reservation_fails = 187782
	L1D_cache_core[13]: Access = 1012569, Miss = 416600, Miss_rate = 0.411, Pending_hits = 11878, Reservation_fails = 202136
	L1D_cache_core[14]: Access = 1047483, Miss = 436973, Miss_rate = 0.417, Pending_hits = 12115, Reservation_fails = 188070
	L1D_cache_core[15]: Access = 1041029, Miss = 425206, Miss_rate = 0.408, Pending_hits = 11750, Reservation_fails = 188044
	L1D_cache_core[16]: Access = 1036833, Miss = 427460, Miss_rate = 0.412, Pending_hits = 11904, Reservation_fails = 228227
	L1D_cache_core[17]: Access = 1015563, Miss = 421523, Miss_rate = 0.415, Pending_hits = 11779, Reservation_fails = 252571
	L1D_cache_core[18]: Access = 989330, Miss = 415235, Miss_rate = 0.420, Pending_hits = 11705, Reservation_fails = 216561
	L1D_cache_core[19]: Access = 1006896, Miss = 425200, Miss_rate = 0.422, Pending_hits = 11631, Reservation_fails = 202822
	L1D_cache_core[20]: Access = 1000603, Miss = 419372, Miss_rate = 0.419, Pending_hits = 11681, Reservation_fails = 198216
	L1D_cache_core[21]: Access = 1009326, Miss = 421643, Miss_rate = 0.418, Pending_hits = 11711, Reservation_fails = 230765
	L1D_cache_core[22]: Access = 1010015, Miss = 426724, Miss_rate = 0.422, Pending_hits = 11808, Reservation_fails = 237595
	L1D_cache_core[23]: Access = 1004658, Miss = 414649, Miss_rate = 0.413, Pending_hits = 11912, Reservation_fails = 209821
	L1D_cache_core[24]: Access = 989616, Miss = 398786, Miss_rate = 0.403, Pending_hits = 11044, Reservation_fails = 185072
	L1D_cache_core[25]: Access = 1017274, Miss = 417148, Miss_rate = 0.410, Pending_hits = 11546, Reservation_fails = 193614
	L1D_cache_core[26]: Access = 993693, Miss = 410742, Miss_rate = 0.413, Pending_hits = 11781, Reservation_fails = 182538
	L1D_cache_core[27]: Access = 1027959, Miss = 436898, Miss_rate = 0.425, Pending_hits = 11956, Reservation_fails = 217918
	L1D_cache_core[28]: Access = 1015820, Miss = 434499, Miss_rate = 0.428, Pending_hits = 12073, Reservation_fails = 206914
	L1D_cache_core[29]: Access = 1029558, Miss = 421550, Miss_rate = 0.409, Pending_hits = 12235, Reservation_fails = 203561
	L1D_total_cache_accesses = 30448943
	L1D_total_cache_misses = 12607330
	L1D_total_cache_miss_rate = 0.4140
	L1D_total_cache_pending_hits = 353028
	L1D_total_cache_reservation_fails = 5983837
	L1D_cache_data_port_util = 0.264
	L1D_cache_fill_port_util = 0.187
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15999038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 353028
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9170290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5982816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3217582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 353028
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1489547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 163238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28739938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1709005

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 869839
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5112977
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1021
ctas_completed 14028, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
31054, 31285, 30977, 26097, 26966, 28742, 27110, 29630, 32257, 29538, 29621, 29594, 30651, 29053, 29913, 28899, 28663, 31019, 31273, 31035, 31650, 29420, 32028, 33090, 33934, 34146, 31035, 28127, 31537, 29085, 29980, 30655, 
gpgpu_n_tot_thrd_icount = 926089696
gpgpu_n_tot_w_icount = 28940303
gpgpu_n_stall_shd_mem = 9259854
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12387872
gpgpu_n_mem_write_global = 1709005
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 40907889
gpgpu_n_store_insn = 8638422
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23342592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8287118
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 972736
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2597733	W0_Idle:3067733	W0_Scoreboard:230099515	W1:7044731	W2:3338104	W3:2195771	W4:1635810	W5:1353144	W6:1153525	W7:1013871	W8:904080	W9:806740	W10:729634	W11:672235	W12:625711	W13:568476	W14:526325	W15:480984	W16:448348	W17:398867	W18:358520	W19:321180	W20:289165	W21:259026	W22:223439	W23:197883	W24:169226	W25:144874	W26:119844	W27:100289	W28:68087	W29:51839	W30:40995	W31:28065	W32:2671515
single_issue_nums: WS0:7202665	WS1:7236442	WS2:7225847	WS3:7275349	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 99102976 {8:12387872,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68360200 {40:1709005,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 495514880 {40:12387872,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13672040 {8:1709005,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1336 
max_icnt2sh_latency = 144 
averagemflatency = 342 
avg_icnt2mem_latency = 109 
avg_mrq_latency = 20 
avg_icnt2sh_latency = 3 
mrq_lat_table:2064221 	41479 	61329 	124154 	309137 	171013 	151669 	116958 	36229 	2546 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6327734 	5898244 	1861773 	9126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8966284 	1458008 	1531355 	2017227 	124003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9795942 	2882734 	1112976 	263110 	39350 	2734 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	145 	4053 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        66        65        53        63        64        59        41        57        53        64        40        50        52        52 
dram[1]:        64        64        65        66        61        63        56        52        56        56        52        52        47        64        43        64 
dram[2]:        64        64        70        74        64        64        40        48        63        64        56        55        56        52        52        56 
dram[3]:        64        64        65        77        54        48        48        50        64        64        48        64        44        48        52        56 
dram[4]:        64        64        67        73        49        45        56        52        64        54        48        64        44        60        44        52 
dram[5]:        64        64        67        69        48        57        49        55        52        64        56        60        50        56        48        62 
dram[6]:        64        64        65        65        57        62        57        52        60        60        58        58        51        48        52        48 
dram[7]:        64        64        64        64        64        56        61        63        64        64        45        56        45        52        52        52 
dram[8]:        64        64        65        67        48        56        60        52        58        53        60        56        49        56        52        52 
dram[9]:        64        64        68        64        48        59        55        64        58        64        60        56        40        60        52        52 
dram[10]:        64        64        64        65        47        60        64        52        57        64        49        56        55        56        56        50 
dram[11]:        64        64        66        64        40        46        49        57        56        64        60        59        52        55        46        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      5925      6923      7105      6671      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      5877      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      7046      5909      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5879      5747 
dram[5]:      5785      6856      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      6703      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      8061      5716 
average row accesses per activate:
dram[0]:  2.117558  2.075506  1.989599  2.029788  2.000523  1.981784  1.942105  1.942764  1.887365  1.907276  1.892019  1.851836  1.964755  1.918764  1.901563  1.941694 
dram[1]:  2.120219  2.056342  2.093526  2.074094  2.003472  2.017663  1.942654  1.956987  1.957491  1.922358  1.868278  1.918280  1.924343  1.963134  1.973955  1.962208 
dram[2]:  2.050405  2.052895  2.042644  2.054752  2.003957  1.993051  1.893384  1.912907  1.923908  1.879373  1.871633  1.907684  1.953908  1.922747  1.961247  1.931424 
dram[3]:  2.071968  2.072669  1.972999  2.096084  2.123610  1.973863  1.945527  1.928528  1.930823  1.994160  1.902802  1.954014  1.920051  1.947312  1.952116  1.986764 
dram[4]:  2.064551  2.107969  2.064897  2.064840  1.997039  2.018361  1.900726  1.911878  1.901991  1.951975  1.867802  1.841220  1.925856  1.952268  1.920798  1.990474 
dram[5]:  2.075303  2.089914  2.010190  1.992145  2.039371  2.010303  1.941291  1.908719  1.967545  1.931797  1.857776  1.870335  1.941798  1.923727  1.921527  1.941597 
dram[6]:  2.090088  2.112862  2.041205  2.022098  2.047283  2.070480  1.942315  1.959480  1.899138  1.931746  1.866718  1.938820  1.876526  1.913105  1.944799  1.890907 
dram[7]:  2.084552  2.088874  2.074367  2.057492  2.016755  2.042449  1.901331  1.974372  1.907696  1.949234  1.896079  1.911794  1.975351  1.973016  1.957504  1.999755 
dram[8]:  2.110141  2.082216  2.019693  2.020975  2.003607  2.047612  1.930652  1.943724  1.921315  1.943563  1.930016  1.932370  1.906345  1.945268  1.972076  1.968784 
dram[9]:  2.164659  2.078716  2.049276  2.037518  2.019430  1.997788  1.914205  1.960567  1.919046  1.982103  1.892259  1.955991  1.942840  1.928462  1.967921  1.994614 
dram[10]:  2.084422  2.092170  2.001503  2.076561  2.035519  2.040401  1.995966  1.944293  1.989207  1.899623  1.866681  1.882827  1.932116  1.949033  1.924800  1.898248 
dram[11]:  2.102998  2.121752  2.073267  2.026019  1.936208  2.018582  1.918158  1.943646  1.928910  1.941050  1.905543  1.852236  1.956120  1.988299  1.899786  1.912573 
average row locality = 3078802/1562517 = 1.970412
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14824     15344     15365     15355     14810     15267     15122     15039     15594     15925     16425     16589     15502     15893     15893     16026 
dram[1]:     14923     15281     15272     15338     14496     14688     15343     15423     15573     15734     16657     16141     15386     15631     15784     16042 
dram[2]:     14908     15049     15354     15402     14684     14980     15413     15390     15525     15933     16726     16376     15653     15621     15770     15873 
dram[3]:     15089     14964     15793     15066     14198     14903     15666     15519     15539     15197     16602     16365     15999     15761     15984     15534 
dram[4]:     14605     15033     15048     15320     15004     14878     15467     15331     15734     15312     16501     16472     15753     15979     16139     15562 
dram[5]:     15202     14724     15468     15721     14675     14911     15500     15348     15618     15737     16668     16378     15686     15892     15889     16295 
dram[6]:     14937     15134     15135     15417     14860     14620     15461     15304     15792     15402     16426     16293     15944     15657     15605     16141 
dram[7]:     15125     15218     14972     15312     14780     14946     15349     15204     15657     15770     16229     16661     15685     15733     16103     15795 
dram[8]:     14440     14973     15401     15296     14496     14466     15147     15381     15510     15536     16280     16349     15842     15626     16001     15741 
dram[9]:     14742     15057     15329     15514     14873     14842     15114     15262     15829     15657     16652     16164     15642     15886     16090     15769 
dram[10]:     14937     14677     15454     15362     14738     14548     15323     15169     15525     15607     16774     16544     15584     16023     16055     15948 
dram[11]:     14748     14800     15205     15454     14942     14818     15028     15331     15772     15692     16092     16810     15818     15986     16364     16093 
total dram reads = 2980166
bank skew: 16810/14198 = 1.18
chip skew: 249712/246485 = 1.01
number of total write accesses:
dram[0]:      1745      1743      1685      1691      1666      1659      1660      1640      1678      1698      1662      1679      1635      1628      1642      1663 
dram[1]:      1723      1762      1668      1666      1669      1665      1687      1659      1649      1658      1646      1630      1641      1622      1659      1656 
dram[2]:      1762      1732      1637      1700      1651      1652      1633      1690      1659      1645      1667      1648      1604      1622      1650      1662 
dram[3]:      1726      1747      1646      1681      1661      1653      1674      1657      1668      1688      1667      1646      1617      1634      1686      1662 
dram[4]:      1795      1752      1653      1682      1695      1651      1671      1682      1680      1640      1640      1615      1641      1646      1650      1653 
dram[5]:      1786      1753      1680      1689      1632      1660      1638      1653      1675      1706      1651      1645      1647      1634      1659      1670 
dram[6]:      1780      1796      1702      1648      1650      1675      1639      1666      1684      1676      1671      1662      1607      1627      1672      1655 
dram[7]:      1758      1759      1677      1665      1681      1686      1686      1680      1682      1666      1671      1666      1621      1643      1656      1640 
dram[8]:      1719      1735      1657      1640      1643      1643      1654      1655      1664      1651      1672      1669      1635      1670      1661      1683 
dram[9]:      1729      1761      1671      1651      1651      1673      1641      1654      1637      1688      1653      1638      1643      1606      1673      1669 
dram[10]:      1776      1800      1686      1662      1683      1649      1680      1676      1659      1653      1637      1672      1624      1646      1685      1659 
dram[11]:      1765      1787      1663      1646      1691      1648      1678      1682      1659      1670      1667      1648      1658      1613      1644      1676 
total dram writes = 320863
bank skew: 1800/1604 = 1.12
chip skew: 26847/26614 = 1.01
average mf latency per bank:
dram[0]:       1834      1669      1670      1634      1381      1384      1344      1332      1196      1133      1122      1076      1142      1039      1280      1286
dram[1]:       1783      1645      1672      1631      1430      1394      1323      1361      1152      1213      1038      1112      1067      1087      1247      1214
dram[2]:       1658      1722      1701      1685      1446      1504      1289      1252      1178      1189      1092      1124      1071      1085      1235      1300
dram[3]:       1798      1789      1623      1706      1556      1508      1258      1290      1221      1243      1073      1097      1063      1088      1248      1314
dram[4]:       1824      1819      1706      1600      1458      1468      1275      1314      1259      1252      1116      1027      1079      1063      1330      1278
dram[5]:       1715      1858      1654      1539      1420      1463      1258      1270      1189      1198       995      1039      1091      1046      1235      1213
dram[6]:       1823      1647      1699      1604      1551      1544      1365      1360      1203      1188      1154      1130      1118      1082     23194      1147
dram[7]:       1689      1606      1760      1651      1463      1404      1338      1368      1126      1188      1115      1083      1109      1143      1250      1368
dram[8]:       1792      1805      1756      1647      1534      1477      1347      1307      1215      1226      1137      1096      1068      1056      1332      1276
dram[9]:       1843      1723      1592      1569      1384      1446      1321      1262      1146      1189      1052      1099      1058      1072      1282      1336
dram[10]:       1728      1774      1632      1652      1494      1480      1288      1276      1262      1169      1094      1057      1108      1068      1227      1290
dram[11]:       1690      1703      1699      1621      1422      1482      1322      1321      1179      1158      1074      1061      1024      1101      1277      1348
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1190      1498      1267      1514      1321      1347      1149      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5857319 n_nop=5328040 n_act=131553 n_pre=131537 n_ref_event=0 n_req=257196 n_rd=248973 n_rd_L2_A=0 n_write=0 n_wr_bk=26774 bw_util=0.1883
n_activity=5077878 dram_eff=0.2172
bk0: 14824a 5322345i bk1: 15344a 5300113i bk2: 15365a 5291377i bk3: 15355a 5296194i bk4: 14810a 5315288i bk5: 15267a 5292599i bk6: 15122a 5282735i bk7: 15039a 5287612i bk8: 15594a 5262423i bk9: 15925a 5262450i bk10: 16425a 5219760i bk11: 16589a 5200929i bk12: 15502a 5273829i bk13: 15893a 5259718i bk14: 15893a 5239644i bk15: 16026a 5247232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488518
Row_Buffer_Locality_read = 0.493298
Row_Buffer_Locality_write = 0.343792
Bank_Level_Parallism = 2.340709
Bank_Level_Parallism_Col = 1.714793
Bank_Level_Parallism_Ready = 1.233453
write_to_read_ratio_blp_rw_average = 0.088416
GrpLevelPara = 1.468739 

BW Util details:
bwutil = 0.188309 
total_CMD = 5857319 
util_bw = 1102988 
Wasted_Col = 2064978 
Wasted_Row = 1018951 
Idle = 1670402 

BW Util Bottlenecks: 
RCDc_limit = 2394801 
RCDWRc_limit = 49404 
WTRc_limit = 216693 
RTWc_limit = 180740 
CCDLc_limit = 172018 
rwq = 0 
CCDLc_limit_alone = 148011 
WTRc_limit_alone = 205131 
RTWc_limit_alone = 168295 

Commands details: 
total_CMD = 5857319 
n_nop = 5328040 
Read = 248973 
Write = 0 
L2_Alloc = 0 
L2_WB = 26774 
n_act = 131553 
n_pre = 131537 
n_ref = 0 
n_req = 257196 
total_req = 275747 

Dual Bus Interface Util: 
issued_total_row = 263090 
issued_total_col = 275747 
Row_Bus_Util =  0.044916 
CoL_Bus_Util = 0.047077 
Either_Row_CoL_Bus_Util = 0.090362 
Issued_on_Two_Bus_Simul_Util = 0.001632 
issued_two_Eff = 0.018059 
queue_avg = 2.365968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36597
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5857319 n_nop=5333929 n_act=129190 n_pre=129174 n_ref_event=0 n_req=255913 n_rd=247712 n_rd_L2_A=0 n_write=0 n_wr_bk=26660 bw_util=0.1874
n_activity=5047698 dram_eff=0.2174
bk0: 14923a 5321781i bk1: 15281a 5303005i bk2: 15272a 5313741i bk3: 15338a 5306780i bk4: 14496a 5323551i bk5: 14688a 5318610i bk6: 15343a 5274879i bk7: 15423a 5282703i bk8: 15573a 5276998i bk9: 15734a 5263524i bk10: 16657a 5221607i bk11: 16141a 5240827i bk12: 15386a 5270959i bk13: 15631a 5274030i bk14: 15784a 5259905i bk15: 16042a 5253563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495188
Row_Buffer_Locality_read = 0.499762
Row_Buffer_Locality_write = 0.357030
Bank_Level_Parallism = 2.330351
Bank_Level_Parallism_Col = 1.714347
Bank_Level_Parallism_Ready = 1.238750
write_to_read_ratio_blp_rw_average = 0.088605
GrpLevelPara = 1.465269 

BW Util details:
bwutil = 0.187370 
total_CMD = 5857319 
util_bw = 1097488 
Wasted_Col = 2038152 
Wasted_Row = 1005780 
Idle = 1715899 

BW Util Bottlenecks: 
RCDc_limit = 2350653 
RCDWRc_limit = 47431 
WTRc_limit = 207296 
RTWc_limit = 181315 
CCDLc_limit = 172867 
rwq = 0 
CCDLc_limit_alone = 148431 
WTRc_limit_alone = 196046 
RTWc_limit_alone = 168129 

Commands details: 
total_CMD = 5857319 
n_nop = 5333929 
Read = 247712 
Write = 0 
L2_Alloc = 0 
L2_WB = 26660 
n_act = 129190 
n_pre = 129174 
n_ref = 0 
n_req = 255913 
total_req = 274372 

Dual Bus Interface Util: 
issued_total_row = 258364 
issued_total_col = 274372 
Row_Bus_Util =  0.044110 
CoL_Bus_Util = 0.046843 
Either_Row_CoL_Bus_Util = 0.089357 
Issued_on_Two_Bus_Simul_Util = 0.001596 
issued_two_Eff = 0.017857 
queue_avg = 2.387190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38719
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5857319 n_nop=5329119 n_act=131301 n_pre=131285 n_ref_event=0 n_req=256872 n_rd=248657 n_rd_L2_A=0 n_write=0 n_wr_bk=26614 bw_util=0.188
n_activity=5061260 dram_eff=0.2176
bk0: 14908a 5315261i bk1: 15049a 5314088i bk2: 15354a 5302214i bk3: 15402a 5299587i bk4: 14684a 5316343i bk5: 14980a 5303690i bk6: 15413a 5276600i bk7: 15390a 5278948i bk8: 15525a 5270201i bk9: 15933a 5249334i bk10: 16726a 5212550i bk11: 16376a 5231419i bk12: 15653a 5274074i bk13: 15621a 5264956i bk14: 15770a 5259070i bk15: 15873a 5256022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488850
Row_Buffer_Locality_read = 0.493101
Row_Buffer_Locality_write = 0.360195
Bank_Level_Parallism = 2.333729
Bank_Level_Parallism_Col = 1.702168
Bank_Level_Parallism_Ready = 1.226850
write_to_read_ratio_blp_rw_average = 0.087012
GrpLevelPara = 1.466435 

BW Util details:
bwutil = 0.187984 
total_CMD = 5857319 
util_bw = 1101084 
Wasted_Col = 2059732 
Wasted_Row = 1008732 
Idle = 1687771 

BW Util Bottlenecks: 
RCDc_limit = 2391363 
RCDWRc_limit = 47682 
WTRc_limit = 215567 
RTWc_limit = 180423 
CCDLc_limit = 172828 
rwq = 0 
CCDLc_limit_alone = 148038 
WTRc_limit_alone = 204141 
RTWc_limit_alone = 167059 

Commands details: 
total_CMD = 5857319 
n_nop = 5329119 
Read = 248657 
Write = 0 
L2_Alloc = 0 
L2_WB = 26614 
n_act = 131301 
n_pre = 131285 
n_ref = 0 
n_req = 256872 
total_req = 275271 

Dual Bus Interface Util: 
issued_total_row = 262586 
issued_total_col = 275271 
Row_Bus_Util =  0.044830 
CoL_Bus_Util = 0.046996 
Either_Row_CoL_Bus_Util = 0.090178 
Issued_on_Two_Bus_Simul_Util = 0.001649 
issued_two_Eff = 0.018283 
queue_avg = 2.222429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5857319 n_nop=5332880 n_act=129378 n_pre=129362 n_ref_event=0 n_req=256408 n_rd=248179 n_rd_L2_A=0 n_write=0 n_wr_bk=26713 bw_util=0.1877
n_activity=5058357 dram_eff=0.2174
bk0: 15089a 5309503i bk1: 14964a 5312471i bk2: 15793a 5273266i bk3: 15066a 5316298i bk4: 14198a 5350792i bk5: 14903a 5308354i bk6: 15666a 5265879i bk7: 15519a 5274453i bk8: 15539a 5272954i bk9: 15197a 5297316i bk10: 16602a 5220730i bk11: 16365a 5242270i bk12: 15999a 5238235i bk13: 15761a 5262352i bk14: 15984a 5248440i bk15: 15534a 5271805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495421
Row_Buffer_Locality_read = 0.499885
Row_Buffer_Locality_write = 0.360797
Bank_Level_Parallism = 2.332525
Bank_Level_Parallism_Col = 1.725382
Bank_Level_Parallism_Ready = 1.249190
write_to_read_ratio_blp_rw_average = 0.089447
GrpLevelPara = 1.468650 

BW Util details:
bwutil = 0.187725 
total_CMD = 5857319 
util_bw = 1099568 
Wasted_Col = 2039918 
Wasted_Row = 1015787 
Idle = 1702046 

BW Util Bottlenecks: 
RCDc_limit = 2356045 
RCDWRc_limit = 47658 
WTRc_limit = 205443 
RTWc_limit = 180419 
CCDLc_limit = 169743 
rwq = 0 
CCDLc_limit_alone = 145620 
WTRc_limit_alone = 194264 
RTWc_limit_alone = 167475 

Commands details: 
total_CMD = 5857319 
n_nop = 5332880 
Read = 248179 
Write = 0 
L2_Alloc = 0 
L2_WB = 26713 
n_act = 129378 
n_pre = 129362 
n_ref = 0 
n_req = 256408 
total_req = 274892 

Dual Bus Interface Util: 
issued_total_row = 258740 
issued_total_col = 274892 
Row_Bus_Util =  0.044174 
CoL_Bus_Util = 0.046931 
Either_Row_CoL_Bus_Util = 0.089536 
Issued_on_Two_Bus_Simul_Util = 0.001569 
issued_two_Eff = 0.017529 
queue_avg = 2.406491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40649
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5857319 n_nop=5330486 n_act=130610 n_pre=130594 n_ref_event=0 n_req=256342 n_rd=248138 n_rd_L2_A=0 n_write=0 n_wr_bk=26746 bw_util=0.1877
n_activity=5063158 dram_eff=0.2172
bk0: 14605a 5318332i bk1: 15033a 5310155i bk2: 15048a 5312839i bk3: 15320a 5301344i bk4: 15004a 5300299i bk5: 14878a 5312682i bk6: 15467a 5267536i bk7: 15331a 5272422i bk8: 15734a 5254425i bk9: 15312a 5289394i bk10: 16501a 5224563i bk11: 16472a 5210784i bk12: 15753a 5254793i bk13: 15979a 5246105i bk14: 16139a 5233322i bk15: 15562a 5269287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490493
Row_Buffer_Locality_read = 0.494709
Row_Buffer_Locality_write = 0.362994
Bank_Level_Parallism = 2.348100
Bank_Level_Parallism_Col = 1.731240
Bank_Level_Parallism_Ready = 1.253074
write_to_read_ratio_blp_rw_average = 0.087623
GrpLevelPara = 1.472530 

BW Util details:
bwutil = 0.187720 
total_CMD = 5857319 
util_bw = 1099536 
Wasted_Col = 2049554 
Wasted_Row = 1015820 
Idle = 1692409 

BW Util Bottlenecks: 
RCDc_limit = 2378686 
RCDWRc_limit = 46579 
WTRc_limit = 211880 
RTWc_limit = 180978 
CCDLc_limit = 170021 
rwq = 0 
CCDLc_limit_alone = 145189 
WTRc_limit_alone = 200214 
RTWc_limit_alone = 167812 

Commands details: 
total_CMD = 5857319 
n_nop = 5330486 
Read = 248138 
Write = 0 
L2_Alloc = 0 
L2_WB = 26746 
n_act = 130610 
n_pre = 130594 
n_ref = 0 
n_req = 256342 
total_req = 274884 

Dual Bus Interface Util: 
issued_total_row = 261204 
issued_total_col = 274884 
Row_Bus_Util =  0.044594 
CoL_Bus_Util = 0.046930 
Either_Row_CoL_Bus_Util = 0.089944 
Issued_on_Two_Bus_Simul_Util = 0.001580 
issued_two_Eff = 0.017567 
queue_avg = 2.380024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38002
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5857319 n_nop=5326843 n_act=131606 n_pre=131590 n_ref_event=0 n_req=257947 n_rd=249712 n_rd_L2_A=0 n_write=0 n_wr_bk=26778 bw_util=0.1888
n_activity=5075639 dram_eff=0.2179
bk0: 15202a 5311252i bk1: 14724a 5329807i bk2: 15468a 5294466i bk3: 15721a 5280134i bk4: 14675a 5326932i bk5: 14911a 5313617i bk6: 15500a 5286863i bk7: 15348a 5276545i bk8: 15618a 5292166i bk9: 15737a 5264585i bk10: 16668a 5218860i bk11: 16378a 5227738i bk12: 15686a 5271313i bk13: 15892a 5255171i bk14: 15889a 5246360i bk15: 16295a 5236086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489802
Row_Buffer_Locality_read = 0.494678
Row_Buffer_Locality_write = 0.341955
Bank_Level_Parallism = 2.320699
Bank_Level_Parallism_Col = 1.695838
Bank_Level_Parallism_Ready = 1.222591
write_to_read_ratio_blp_rw_average = 0.088445
GrpLevelPara = 1.459585 

BW Util details:
bwutil = 0.188817 
total_CMD = 5857319 
util_bw = 1105960 
Wasted_Col = 2070634 
Wasted_Row = 1012258 
Idle = 1668467 

BW Util Bottlenecks: 
RCDc_limit = 2397029 
RCDWRc_limit = 49325 
WTRc_limit = 220090 
RTWc_limit = 179434 
CCDLc_limit = 174011 
rwq = 0 
CCDLc_limit_alone = 149329 
WTRc_limit_alone = 208110 
RTWc_limit_alone = 166732 

Commands details: 
total_CMD = 5857319 
n_nop = 5326843 
Read = 249712 
Write = 0 
L2_Alloc = 0 
L2_WB = 26778 
n_act = 131606 
n_pre = 131590 
n_ref = 0 
n_req = 257947 
total_req = 276490 

Dual Bus Interface Util: 
issued_total_row = 263196 
issued_total_col = 276490 
Row_Bus_Util =  0.044935 
CoL_Bus_Util = 0.047204 
Either_Row_CoL_Bus_Util = 0.090566 
Issued_on_Two_Bus_Simul_Util = 0.001572 
issued_two_Eff = 0.017362 
queue_avg = 2.191117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19112
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5857319 n_nop=5330559 n_act=130356 n_pre=130340 n_ref_event=0 n_req=256373 n_rd=248128 n_rd_L2_A=0 n_write=0 n_wr_bk=26810 bw_util=0.1878
n_activity=5082667 dram_eff=0.2164
bk0: 14937a 5319969i bk1: 15134a 5324444i bk2: 15135a 5311186i bk3: 15417a 5294701i bk4: 14860a 5326567i bk5: 14620a 5329668i bk6: 15461a 5280989i bk7: 15304a 5286751i bk8: 15792a 5259225i bk9: 15402a 5276829i bk10: 16426a 5218700i bk11: 16293a 5246924i bk12: 15944a 5243225i bk13: 15657a 5249134i bk14: 15605a 5263564i bk15: 16141a 5230726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491542
Row_Buffer_Locality_read = 0.495934
Row_Buffer_Locality_write = 0.359369
Bank_Level_Parallism = 2.322623
Bank_Level_Parallism_Col = 1.713970
Bank_Level_Parallism_Ready = 1.234513
write_to_read_ratio_blp_rw_average = 0.091047
GrpLevelPara = 1.462027 

BW Util details:
bwutil = 0.187757 
total_CMD = 5857319 
util_bw = 1099752 
Wasted_Col = 2062785 
Wasted_Row = 1016511 
Idle = 1678271 

BW Util Bottlenecks: 
RCDc_limit = 2380673 
RCDWRc_limit = 48055 
WTRc_limit = 219499 
RTWc_limit = 187832 
CCDLc_limit = 166017 
rwq = 0 
CCDLc_limit_alone = 139515 
WTRc_limit_alone = 206884 
RTWc_limit_alone = 173945 

Commands details: 
total_CMD = 5857319 
n_nop = 5330559 
Read = 248128 
Write = 0 
L2_Alloc = 0 
L2_WB = 26810 
n_act = 130356 
n_pre = 130340 
n_ref = 0 
n_req = 256373 
total_req = 274938 

Dual Bus Interface Util: 
issued_total_row = 260696 
issued_total_col = 274938 
Row_Bus_Util =  0.044508 
CoL_Bus_Util = 0.046939 
Either_Row_CoL_Bus_Util = 0.089932 
Issued_on_Two_Bus_Simul_Util = 0.001515 
issued_two_Eff = 0.016846 
queue_avg = 2.302053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30205
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5857319 n_nop=5332519 n_act=129370 n_pre=129354 n_ref_event=0 n_req=256763 n_rd=248539 n_rd_L2_A=0 n_write=0 n_wr_bk=26837 bw_util=0.1881
n_activity=5042916 dram_eff=0.2184
bk0: 15125a 5306293i bk1: 15218a 5311167i bk2: 14972a 5312426i bk3: 15312a 5296351i bk4: 14780a 5313676i bk5: 14946a 5313546i bk6: 15349a 5268727i bk7: 15204a 5293294i bk8: 15657a 5265805i bk9: 15770a 5266894i bk10: 16229a 5238239i bk11: 16661a 5216089i bk12: 15685a 5265060i bk13: 15733a 5264325i bk14: 16103a 5236346i bk15: 15795a 5260443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496150
Row_Buffer_Locality_read = 0.500698
Row_Buffer_Locality_write = 0.358706
Bank_Level_Parallism = 2.351389
Bank_Level_Parallism_Col = 1.734426
Bank_Level_Parallism_Ready = 1.248393
write_to_read_ratio_blp_rw_average = 0.090035
GrpLevelPara = 1.472922 

BW Util details:
bwutil = 0.188056 
total_CMD = 5857319 
util_bw = 1101504 
Wasted_Col = 2028958 
Wasted_Row = 1008888 
Idle = 1717969 

BW Util Bottlenecks: 
RCDc_limit = 2345419 
RCDWRc_limit = 47725 
WTRc_limit = 208764 
RTWc_limit = 183715 
CCDLc_limit = 171964 
rwq = 0 
CCDLc_limit_alone = 147237 
WTRc_limit_alone = 197405 
RTWc_limit_alone = 170347 

Commands details: 
total_CMD = 5857319 
n_nop = 5332519 
Read = 248539 
Write = 0 
L2_Alloc = 0 
L2_WB = 26837 
n_act = 129370 
n_pre = 129354 
n_ref = 0 
n_req = 256763 
total_req = 275376 

Dual Bus Interface Util: 
issued_total_row = 258724 
issued_total_col = 275376 
Row_Bus_Util =  0.044171 
CoL_Bus_Util = 0.047014 
Either_Row_CoL_Bus_Util = 0.089597 
Issued_on_Two_Bus_Simul_Util = 0.001588 
issued_two_Eff = 0.017721 
queue_avg = 2.452525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45253
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5857319 n_nop=5336074 n_act=128855 n_pre=128839 n_ref_event=0 n_req=254703 n_rd=246485 n_rd_L2_A=0 n_write=0 n_wr_bk=26651 bw_util=0.1865
n_activity=5033652 dram_eff=0.217
bk0: 14440a 5336297i bk1: 14973a 5319665i bk2: 15401a 5295213i bk3: 15296a 5295077i bk4: 14496a 5314548i bk5: 14466a 5330843i bk6: 15147a 5284282i bk7: 15381a 5272038i bk8: 15510a 5276031i bk9: 15536a 5270150i bk10: 16280a 5236294i bk11: 16349a 5236861i bk12: 15842a 5242146i bk13: 15626a 5264613i bk14: 16001a 5254195i bk15: 15741a 5257368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494105
Row_Buffer_Locality_read = 0.498809
Row_Buffer_Locality_write = 0.353006
Bank_Level_Parallism = 2.344659
Bank_Level_Parallism_Col = 1.727868
Bank_Level_Parallism_Ready = 1.244456
write_to_read_ratio_blp_rw_average = 0.091176
GrpLevelPara = 1.468792 

BW Util details:
bwutil = 0.186526 
total_CMD = 5857319 
util_bw = 1092544 
Wasted_Col = 2027599 
Wasted_Row = 1006730 
Idle = 1730446 

BW Util Bottlenecks: 
RCDc_limit = 2342073 
RCDWRc_limit = 48094 
WTRc_limit = 204681 
RTWc_limit = 188723 
CCDLc_limit = 171626 
rwq = 0 
CCDLc_limit_alone = 146286 
WTRc_limit_alone = 193253 
RTWc_limit_alone = 174811 

Commands details: 
total_CMD = 5857319 
n_nop = 5336074 
Read = 246485 
Write = 0 
L2_Alloc = 0 
L2_WB = 26651 
n_act = 128855 
n_pre = 128839 
n_ref = 0 
n_req = 254703 
total_req = 273136 

Dual Bus Interface Util: 
issued_total_row = 257694 
issued_total_col = 273136 
Row_Bus_Util =  0.043995 
CoL_Bus_Util = 0.046632 
Either_Row_CoL_Bus_Util = 0.088990 
Issued_on_Two_Bus_Simul_Util = 0.001636 
issued_two_Eff = 0.018389 
queue_avg = 2.377904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3779
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5857319 n_nop=5332726 n_act=129346 n_pre=129330 n_ref_event=0 n_req=256646 n_rd=248422 n_rd_L2_A=0 n_write=0 n_wr_bk=26638 bw_util=0.1878
n_activity=5042781 dram_eff=0.2182
bk0: 14742a 5342646i bk1: 15057a 5310484i bk2: 15329a 5300064i bk3: 15514a 5290893i bk4: 14873a 5314651i bk5: 14842a 5313346i bk6: 15114a 5283124i bk7: 15262a 5295530i bk8: 15829a 5264743i bk9: 15657a 5278113i bk10: 16652a 5214765i bk11: 16164a 5248811i bk12: 15642a 5266080i bk13: 15886a 5255280i bk14: 16090a 5248233i bk15: 15769a 5263914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496022
Row_Buffer_Locality_read = 0.500560
Row_Buffer_Locality_write = 0.358949
Bank_Level_Parallism = 2.335052
Bank_Level_Parallism_Col = 1.722473
Bank_Level_Parallism_Ready = 1.240003
write_to_read_ratio_blp_rw_average = 0.088935
GrpLevelPara = 1.471476 

BW Util details:
bwutil = 0.187840 
total_CMD = 5857319 
util_bw = 1100240 
Wasted_Col = 2032852 
Wasted_Row = 1006611 
Idle = 1717616 

BW Util Bottlenecks: 
RCDc_limit = 2350858 
RCDWRc_limit = 47116 
WTRc_limit = 212729 
RTWc_limit = 183167 
CCDLc_limit = 171535 
rwq = 0 
CCDLc_limit_alone = 146830 
WTRc_limit_alone = 201218 
RTWc_limit_alone = 169973 

Commands details: 
total_CMD = 5857319 
n_nop = 5332726 
Read = 248422 
Write = 0 
L2_Alloc = 0 
L2_WB = 26638 
n_act = 129346 
n_pre = 129330 
n_ref = 0 
n_req = 256646 
total_req = 275060 

Dual Bus Interface Util: 
issued_total_row = 258676 
issued_total_col = 275060 
Row_Bus_Util =  0.044163 
CoL_Bus_Util = 0.046960 
Either_Row_CoL_Bus_Util = 0.089562 
Issued_on_Two_Bus_Simul_Util = 0.001561 
issued_two_Eff = 0.017429 
queue_avg = 2.364248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36425
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5857319 n_nop=5331314 n_act=130133 n_pre=130117 n_ref_event=0 n_req=256479 n_rd=248268 n_rd_L2_A=0 n_write=0 n_wr_bk=26847 bw_util=0.1879
n_activity=5045819 dram_eff=0.2181
bk0: 14937a 5313496i bk1: 14677a 5325789i bk2: 15454a 5286864i bk3: 15362a 5304222i bk4: 14738a 5319870i bk5: 14548a 5329919i bk6: 15323a 5295325i bk7: 15169a 5285520i bk8: 15525a 5294182i bk9: 15607a 5269674i bk10: 16774a 5209710i bk11: 16544a 5216960i bk12: 15584a 5264910i bk13: 16023a 5251787i bk14: 16055a 5246084i bk15: 15948a 5237541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492625
Row_Buffer_Locality_read = 0.496886
Row_Buffer_Locality_write = 0.363780
Bank_Level_Parallism = 2.340616
Bank_Level_Parallism_Col = 1.712212
Bank_Level_Parallism_Ready = 1.237770
write_to_read_ratio_blp_rw_average = 0.088093
GrpLevelPara = 1.468044 

BW Util details:
bwutil = 0.187878 
total_CMD = 5857319 
util_bw = 1100460 
Wasted_Col = 2042588 
Wasted_Row = 1003438 
Idle = 1710833 

BW Util Bottlenecks: 
RCDc_limit = 2370741 
RCDWRc_limit = 47157 
WTRc_limit = 215700 
RTWc_limit = 177941 
CCDLc_limit = 171415 
rwq = 0 
CCDLc_limit_alone = 147521 
WTRc_limit_alone = 204089 
RTWc_limit_alone = 165658 

Commands details: 
total_CMD = 5857319 
n_nop = 5331314 
Read = 248268 
Write = 0 
L2_Alloc = 0 
L2_WB = 26847 
n_act = 130133 
n_pre = 130117 
n_ref = 0 
n_req = 256479 
total_req = 275115 

Dual Bus Interface Util: 
issued_total_row = 260250 
issued_total_col = 275115 
Row_Bus_Util =  0.044432 
CoL_Bus_Util = 0.046969 
Either_Row_CoL_Bus_Util = 0.089803 
Issued_on_Two_Bus_Simul_Util = 0.001598 
issued_two_Eff = 0.017795 
queue_avg = 2.297967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29797
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5857319 n_nop=5329256 n_act=130835 n_pre=130819 n_ref_event=0 n_req=257160 n_rd=248953 n_rd_L2_A=0 n_write=0 n_wr_bk=26795 bw_util=0.1883
n_activity=5068585 dram_eff=0.2176
bk0: 14748a 5319596i bk1: 14800a 5329097i bk2: 15205a 5312509i bk3: 15454a 5296728i bk4: 14942a 5295061i bk5: 14818a 5310240i bk6: 15028a 5285047i bk7: 15331a 5287908i bk8: 15772a 5260547i bk9: 15692a 5270425i bk10: 16092a 5245170i bk11: 16810a 5203907i bk12: 15818a 5257702i bk13: 15986a 5258871i bk14: 16364a 5227613i bk15: 16093a 5233993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491231
Row_Buffer_Locality_read = 0.496178
Row_Buffer_Locality_write = 0.341172
Bank_Level_Parallism = 2.338047
Bank_Level_Parallism_Col = 1.716564
Bank_Level_Parallism_Ready = 1.234280
write_to_read_ratio_blp_rw_average = 0.090240
GrpLevelPara = 1.467011 

BW Util details:
bwutil = 0.188310 
total_CMD = 5857319 
util_bw = 1102992 
Wasted_Col = 2058078 
Wasted_Row = 1014009 
Idle = 1682240 

BW Util Bottlenecks: 
RCDc_limit = 2382017 
RCDWRc_limit = 48652 
WTRc_limit = 211722 
RTWc_limit = 186656 
CCDLc_limit = 173724 
rwq = 0 
CCDLc_limit_alone = 148129 
WTRc_limit_alone = 199881 
RTWc_limit_alone = 172902 

Commands details: 
total_CMD = 5857319 
n_nop = 5329256 
Read = 248953 
Write = 0 
L2_Alloc = 0 
L2_WB = 26795 
n_act = 130835 
n_pre = 130819 
n_ref = 0 
n_req = 257160 
total_req = 275748 

Dual Bus Interface Util: 
issued_total_row = 261654 
issued_total_col = 275748 
Row_Bus_Util =  0.044671 
CoL_Bus_Util = 0.047078 
Either_Row_CoL_Bus_Util = 0.090154 
Issued_on_Two_Bus_Simul_Util = 0.001594 
issued_two_Eff = 0.017685 
queue_avg = 2.387105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38711

========= L2 cache stats =========
L2_cache_bank[0]: Access = 537998, Miss = 132678, Miss_rate = 0.247, Pending_hits = 969, Reservation_fails = 87
L2_cache_bank[1]: Access = 519915, Miss = 134583, Miss_rate = 0.259, Pending_hits = 346, Reservation_fails = 531
L2_cache_bank[2]: Access = 523095, Miss = 132566, Miss_rate = 0.253, Pending_hits = 351, Reservation_fails = 555
L2_cache_bank[3]: Access = 525452, Miss = 133393, Miss_rate = 0.254, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[4]: Access = 523553, Miss = 133150, Miss_rate = 0.254, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[5]: Access = 539081, Miss = 133777, Miss_rate = 0.248, Pending_hits = 334, Reservation_fails = 902
L2_cache_bank[6]: Access = 534970, Miss = 133989, Miss_rate = 0.250, Pending_hits = 322, Reservation_fails = 388
L2_cache_bank[7]: Access = 538129, Miss = 132449, Miss_rate = 0.246, Pending_hits = 346, Reservation_fails = 162
L2_cache_bank[8]: Access = 538680, Miss = 133369, Miss_rate = 0.248, Pending_hits = 1017, Reservation_fails = 1488
L2_cache_bank[9]: Access = 527278, Miss = 133030, Miss_rate = 0.252, Pending_hits = 366, Reservation_fails = 735
L2_cache_bank[10]: Access = 521739, Miss = 133878, Miss_rate = 0.257, Pending_hits = 328, Reservation_fails = 565
L2_cache_bank[11]: Access = 520519, Miss = 134145, Miss_rate = 0.258, Pending_hits = 301, Reservation_fails = 67
L2_cache_bank[12]: Access = 1905062, Miss = 133285, Miss_rate = 0.070, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[13]: Access = 527563, Miss = 133163, Miss_rate = 0.252, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[14]: Access = 533606, Miss = 133031, Miss_rate = 0.249, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[15]: Access = 531145, Miss = 133783, Miss_rate = 0.252, Pending_hits = 363, Reservation_fails = 1038
L2_cache_bank[16]: Access = 543197, Miss = 132271, Miss_rate = 0.244, Pending_hits = 960, Reservation_fails = 298
L2_cache_bank[17]: Access = 534334, Miss = 132481, Miss_rate = 0.248, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[18]: Access = 524576, Miss = 133383, Miss_rate = 0.254, Pending_hits = 355, Reservation_fails = 613
L2_cache_bank[19]: Access = 526908, Miss = 133255, Miss_rate = 0.253, Pending_hits = 301, Reservation_fails = 38
L2_cache_bank[20]: Access = 530302, Miss = 133527, Miss_rate = 0.252, Pending_hits = 312, Reservation_fails = 283
L2_cache_bank[21]: Access = 530240, Miss = 133059, Miss_rate = 0.251, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[22]: Access = 526653, Miss = 133097, Miss_rate = 0.253, Pending_hits = 293, Reservation_fails = 122
L2_cache_bank[23]: Access = 532882, Miss = 134102, Miss_rate = 0.252, Pending_hits = 329, Reservation_fails = 0
L2_total_cache_accesses = 14096877
L2_total_cache_misses = 3199444
L2_total_cache_miss_rate = 0.2270
L2_total_cache_pending_hits = 9682
L2_total_cache_reservation_fails = 7872
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9398024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 888099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7872
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2092067
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9682
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1489727
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 163238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12387872
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1709005
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7872
L2_cache_data_port_util = 0.199
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=14096877
icnt_total_pkts_simt_to_mem=14096877
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14096877
Req_Network_cycles = 2284038
Req_Network_injected_packets_per_cycle =       6.1719 
Req_Network_conflicts_per_cycle =       7.1227
Req_Network_conflicts_per_cycle_util =       7.4317
Req_Bank_Level_Parallism =       6.4396
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      13.4619
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2599

Reply_Network_injected_packets_num = 14096877
Reply_Network_cycles = 2284038
Reply_Network_injected_packets_per_cycle =        6.1719
Reply_Network_conflicts_per_cycle =        3.3431
Reply_Network_conflicts_per_cycle_util =       3.4864
Reply_Bank_Level_Parallism =       6.4365
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4853
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2057
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 41 sec (3701 sec)
gpgpu_simulation_rate = 64656 (inst/sec)
gpgpu_simulation_rate = 617 (cycle/sec)
gpgpu_silicon_slowdown = 2212317x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d720..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d718..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d710..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color1PiS_S_S_S_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color1PiS_S_S_S_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z6color1PiS_S_S_S_S_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z6color1PiS_S_S_S_S_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 322280
gpu_sim_insn = 24758701
gpu_ipc =      76.8236
gpu_tot_sim_cycle = 2606318
gpu_tot_sim_insn = 264054211
gpu_tot_ipc =     101.3131
gpu_tot_issued_cta = 15197
gpu_occupancy = 63.6587% 
gpu_tot_occupancy = 67.0728% 
max_total_param_size = 0
gpu_stall_dramfull = 6387
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6465
partiton_level_parallism_total  =       5.9833
partiton_level_parallism_util =       4.8249
partiton_level_parallism_util_total  =       6.2391
L2_BW  =     202.9613 GB/Sec
L2_BW_total  =     261.3503 GB/Sec
gpu_total_sim_rate=62780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1104429, Miss = 446663, Miss_rate = 0.404, Pending_hits = 13007, Reservation_fails = 179445
	L1D_cache_core[1]: Access = 1132645, Miss = 453183, Miss_rate = 0.400, Pending_hits = 13158, Reservation_fails = 165809
	L1D_cache_core[2]: Access = 1158648, Miss = 467813, Miss_rate = 0.404, Pending_hits = 13241, Reservation_fails = 172761
	L1D_cache_core[3]: Access = 1157184, Miss = 465451, Miss_rate = 0.402, Pending_hits = 13053, Reservation_fails = 208359
	L1D_cache_core[4]: Access = 1149717, Miss = 468257, Miss_rate = 0.407, Pending_hits = 13597, Reservation_fails = 217567
	L1D_cache_core[5]: Access = 1131446, Miss = 468873, Miss_rate = 0.414, Pending_hits = 13508, Reservation_fails = 179031
	L1D_cache_core[6]: Access = 1121629, Miss = 449293, Miss_rate = 0.401, Pending_hits = 13079, Reservation_fails = 180787
	L1D_cache_core[7]: Access = 1128486, Miss = 460509, Miss_rate = 0.408, Pending_hits = 13248, Reservation_fails = 179546
	L1D_cache_core[8]: Access = 1161582, Miss = 482242, Miss_rate = 0.415, Pending_hits = 13551, Reservation_fails = 187759
	L1D_cache_core[9]: Access = 1127213, Miss = 477630, Miss_rate = 0.424, Pending_hits = 13166, Reservation_fails = 216732
	L1D_cache_core[10]: Access = 1154431, Miss = 457091, Miss_rate = 0.396, Pending_hits = 13001, Reservation_fails = 175077
	L1D_cache_core[11]: Access = 1125148, Miss = 451293, Miss_rate = 0.401, Pending_hits = 12892, Reservation_fails = 198387
	L1D_cache_core[12]: Access = 1119705, Miss = 449793, Miss_rate = 0.402, Pending_hits = 13186, Reservation_fails = 188605
	L1D_cache_core[13]: Access = 1140545, Miss = 462564, Miss_rate = 0.406, Pending_hits = 13484, Reservation_fails = 203085
	L1D_cache_core[14]: Access = 1172742, Miss = 480120, Miss_rate = 0.409, Pending_hits = 13590, Reservation_fails = 188817
	L1D_cache_core[15]: Access = 1173246, Miss = 471532, Miss_rate = 0.402, Pending_hits = 13347, Reservation_fails = 189241
	L1D_cache_core[16]: Access = 1160403, Miss = 474076, Miss_rate = 0.409, Pending_hits = 13548, Reservation_fails = 229122
	L1D_cache_core[17]: Access = 1126274, Miss = 462684, Miss_rate = 0.411, Pending_hits = 13167, Reservation_fails = 253360
	L1D_cache_core[18]: Access = 1108920, Miss = 458262, Miss_rate = 0.413, Pending_hits = 13216, Reservation_fails = 217160
	L1D_cache_core[19]: Access = 1125079, Miss = 468597, Miss_rate = 0.417, Pending_hits = 13086, Reservation_fails = 203679
	L1D_cache_core[20]: Access = 1110132, Miss = 459591, Miss_rate = 0.414, Pending_hits = 13140, Reservation_fails = 198898
	L1D_cache_core[21]: Access = 1129827, Miss = 465547, Miss_rate = 0.412, Pending_hits = 13231, Reservation_fails = 231476
	L1D_cache_core[22]: Access = 1120554, Miss = 466536, Miss_rate = 0.416, Pending_hits = 13229, Reservation_fails = 238460
	L1D_cache_core[23]: Access = 1122186, Miss = 455195, Miss_rate = 0.406, Pending_hits = 13394, Reservation_fails = 210661
	L1D_cache_core[24]: Access = 1107405, Miss = 439969, Miss_rate = 0.397, Pending_hits = 12509, Reservation_fails = 185792
	L1D_cache_core[25]: Access = 1136470, Miss = 460727, Miss_rate = 0.405, Pending_hits = 13095, Reservation_fails = 194412
	L1D_cache_core[26]: Access = 1119360, Miss = 456905, Miss_rate = 0.408, Pending_hits = 13325, Reservation_fails = 183371
	L1D_cache_core[27]: Access = 1155783, Miss = 485447, Miss_rate = 0.420, Pending_hits = 13535, Reservation_fails = 219380
	L1D_cache_core[28]: Access = 1137505, Miss = 477963, Miss_rate = 0.420, Pending_hits = 13607, Reservation_fails = 207774
	L1D_cache_core[29]: Access = 1137855, Miss = 460755, Miss_rate = 0.405, Pending_hits = 13567, Reservation_fails = 204193
	L1D_total_cache_accesses = 34056549
	L1D_total_cache_misses = 13904561
	L1D_total_cache_miss_rate = 0.4083
	L1D_total_cache_pending_hits = 397757
	L1D_total_cache_reservation_fails = 6008746
	L1D_cache_data_port_util = 0.261
	L1D_cache_fill_port_util = 0.181
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18064425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 397757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10142480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6007713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3508372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 397757
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1689806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 188133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32113034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1943515

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 894437
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5113276
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1033
ctas_completed 15197, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36113, 35587, 34672, 29255, 30430, 32535, 30488, 35318, 36204, 34057, 33465, 33325, 35375, 32729, 34013, 35025, 33707, 36298, 36176, 35092, 36452, 34233, 36488, 38161, 38456, 38345, 35534, 33256, 36073, 32893, 33919, 33765, 
gpgpu_n_tot_thrd_icount = 1061510784
gpgpu_n_tot_w_icount = 33172212
gpgpu_n_stall_shd_mem = 10147309
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13650852
gpgpu_n_mem_write_global = 1943515
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45173124
gpgpu_n_store_insn = 9490944
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25736704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9098536
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1048773
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2828607	W0_Idle:3559966	W0_Scoreboard:262851183	W1:8236371	W2:3931149	W3:2594451	W4:1935121	W5:1604319	W6:1362811	W7:1190812	W8:1059235	W9:933620	W10:840998	W11:768222	W12:704912	W13:632742	W14:580924	W15:526222	W16:481987	W17:427462	W18:380563	W19:337083	W20:304561	W21:267603	W22:229264	W23:203375	W24:172380	W25:147077	W26:123006	W27:102913	W28:69165	W29:53525	W30:44869	W31:29542	W32:2895928
single_issue_nums: WS0:8258353	WS1:8291243	WS2:8283459	WS3:8339157	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 109206816 {8:13650852,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 77740600 {40:1943515,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 546034080 {40:13650852,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15548120 {8:1943515,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1336 
max_icnt2sh_latency = 144 
averagemflatency = 338 
avg_icnt2mem_latency = 105 
avg_mrq_latency = 19 
avg_icnt2sh_latency = 3 
mrq_lat_table:2346673 	45784 	68120 	137724 	345020 	182737 	158447 	122607 	38038 	2611 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7187283 	6475956 	1921957 	9171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	10139973 	1573667 	1681637 	2074260 	124830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11058884 	3066046 	1159257 	268014 	39401 	2734 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	162 	4668 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        66        65        53        63        64        59        41        57        53        64        40        50        52        52 
dram[1]:        64        64        65        66        61        63        56        52        56        56        52        52        47        64        43        64 
dram[2]:        64        64        71        74        64        64        40        50        63        64        56        55        56        52        52        56 
dram[3]:        64        64        66        77        54        48        48        50        64        64        48        64        44        48        52        56 
dram[4]:        64        64        67        73        49        45        56        52        64        54        48        64        44        60        44        52 
dram[5]:        64        64        67        69        48        57        49        55        52        64        56        60        50        56        48        62 
dram[6]:        64        64        65        69        57        62        57        52        60        60        58        58        51        48        52        48 
dram[7]:        64        64        64        66        64        56        61        63        64        64        45        56        45        52        52        52 
dram[8]:        64        64        65        67        48        56        60        52        58        53        60        56        49        56        52        52 
dram[9]:        64        64        68        64        48        59        55        64        58        64        60        56        40        60        52        52 
dram[10]:        64        64        64        65        47        60        64        52        57        64        49        56        55        56        56        50 
dram[11]:        64        64        66        64        40        46        49        57        56        64        60        59        52        55        46        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      7163      6923      7105      7041      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      6458      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      7046      6716      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5879      5747 
dram[5]:      5785      6856      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      6703      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      8061      5716 
average row accesses per activate:
dram[0]:  2.080522  2.043488  1.958425  1.997311  1.955492  1.946564  1.903692  1.905925  1.858291  1.877096  1.858375  1.823182  1.932425  1.880913  1.868063  1.904363 
dram[1]:  2.083143  2.027955  2.043724  2.043123  1.958745  1.979426  1.906899  1.919393  1.911593  1.888382  1.833349  1.886652  1.889291  1.920077  1.932038  1.925367 
dram[2]:  2.008546  2.010670  1.998204  2.011890  1.958959  1.957339  1.858391  1.874027  1.884923  1.849995  1.840632  1.874677  1.917577  1.888051  1.925172  1.893729 
dram[3]:  2.031380  2.038228  1.934819  2.049597  2.066085  1.937514  1.906322  1.893949  1.892474  1.949989  1.866543  1.922270  1.884466  1.905903  1.921225  1.942706 
dram[4]:  2.037024  2.068900  2.026173  2.026529  1.961738  1.979491  1.865903  1.879199  1.859335  1.915592  1.837351  1.808092  1.883333  1.914123  1.883820  1.943711 
dram[5]:  2.036062  2.049683  1.973086  1.956419  1.998945  1.973458  1.903383  1.878253  1.933262  1.893292  1.827780  1.834111  1.898019  1.886658  1.884990  1.908361 
dram[6]:  2.052756  2.067413  2.004109  1.992411  2.001849  2.027430  1.908808  1.923628  1.862034  1.890990  1.829382  1.902945  1.842612  1.878273  1.909844  1.855400 
dram[7]:  2.049243  2.044457  2.035572  2.023158  1.976103  2.008457  1.861762  1.933209  1.871498  1.909815  1.860710  1.881471  1.941827  1.930079  1.929032  1.953309 
dram[8]:  2.075979  2.050983  1.989274  1.984901  1.961547  2.001315  1.897411  1.898457  1.884381  1.909641  1.896186  1.895111  1.869837  1.907629  1.928174  1.929474 
dram[9]:  2.124505  2.042628  2.008329  1.998556  1.985612  1.957852  1.880292  1.919024  1.871139  1.946146  1.858693  1.914861  1.904923  1.891390  1.927146  1.958262 
dram[10]:  2.054303  2.055442  1.960816  2.036374  1.995916  2.005949  1.954440  1.912342  1.957182  1.864593  1.834902  1.851199  1.897238  1.913467  1.891608  1.859727 
dram[11]:  2.068866  2.088132  2.035347  1.985710  1.907163  1.978936  1.888226  1.909091  1.889929  1.900421  1.872244  1.814454  1.914007  1.950912  1.869337  1.873674 
average row locality = 3447828/1783209 = 1.933496
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16598     17202     17226     17240     16605     17129     16955     16825     17454     17778     18395     18551     17308     17727     17795     17836 
dram[1]:     16751     17146     17136     17191     16274     16452     17224     17266     17492     17634     18581     17991     17153     17446     17626     17911 
dram[2]:     16773     16903     17229     17355     16515     16809     17310     17244     17340     17844     18639     18305     17513     17459     17578     17720 
dram[3]:     16999     16818     17746     16944     15988     16753     17515     17392     17427     17043     18608     18303     17895     17645     17854     17417 
dram[4]:     16384     16860     16914     17226     16855     16695     17356     17154     17602     17112     18415     18386     17619     17860     18005     17368 
dram[5]:     17153     16508     17378     17599     16480     16672     17373     17182     17531     17615     18623     18289     17548     17764     17794     18197 
dram[6]:     16721     16927     16978     17279     16741     16419     17254     17141     17640     17230     18339     18238     17802     17440     17392     17974 
dram[7]:     16980     17083     16820     17160     16619     16770     17212     17021     17529     17633     18133     18618     17523     17549     17950     17654 
dram[8]:     16141     16807     17241     17170     16215     16165     16957     17268     17353     17402     18216     18349     17676     17457     17800     17573 
dram[9]:     16545     16921     17263     17412     16672     16696     16932     17132     17732     17528     18621     18074     17428     17750     17949     17621 
dram[10]:     16795     16475     17380     17284     16530     16285     17143     16970     17348     17425     18735     18430     17365     17926     17958     17821 
dram[11]:     16574     16596     17051     17349     16780     16622     16818     17179     17596     17501     17936     18812     17670     17839     18266     17947 
total dram reads = 3336539
bank skew: 18812/15988 = 1.18
chip skew: 279706/275790 = 1.01
number of total write accesses:
dram[0]:      1952      1941      1887      1894      1869      1847      1833      1821      1853      1877      1833      1852      1812      1798      1794      1824 
dram[1]:      1932      1964      1890      1879      1871      1862      1860      1842      1827      1826      1815      1805      1808      1809      1822      1822 
dram[2]:      1965      1940      1835      1912      1842      1854      1811      1873      1817      1817      1831      1816      1777      1787      1815      1825 
dram[3]:      1927      1949      1849      1878      1860      1863      1848      1825      1841      1862      1839      1814      1807      1805      1840      1823 
dram[4]:      1992      1955      1859      1893      1888      1843      1852      1875      1846      1813      1808      1791      1801      1828      1806      1810 
dram[5]:      1993      1956      1896      1898      1824      1859      1827      1847      1846      1876      1817      1813      1826      1807      1821      1843 
dram[6]:      1999      1996      1891      1857      1843      1865      1805      1828      1864      1845      1832      1828      1781      1801      1836      1828 
dram[7]:      1970      1964      1896      1870      1887      1893      1872      1853      1864      1853      1851      1838      1792      1809      1817      1814 
dram[8]:      1920      1927      1868      1850      1823      1843      1819      1822      1837      1833      1845      1832      1812      1832      1824      1843 
dram[9]:      1945      1967      1870      1861      1839      1876      1807      1838      1807      1854      1815      1809      1812      1779      1829      1826 
dram[10]:      1970      1997      1894      1875      1866      1844      1846      1853      1824      1821      1805      1835      1800      1814      1845      1816 
dram[11]:      1968      2019      1855      1850      1881      1839      1852      1859      1835      1841      1827      1822      1816      1793      1813      1831 
total dram writes = 355889
bank skew: 2019/1777 = 1.14
chip skew: 29843/29517 = 1.01
average mf latency per bank:
dram[0]:       1791      1628      1631      1591      1341      1343      1309      1297      1161      1103      1090      1044      1109      1011      1247      1260
dram[1]:       1738      1604      1620      1586      1390      1358      1286      1326      1118      1179      1012      1085      1040      1055      1217      1184
dram[2]:       1611      1677      1656      1633      1404      1463      1255      1219      1147      1156      1066      1094      1037      1053      1207      1271
dram[3]:       1749      1740      1574      1655      1508      1464      1225      1253      1189      1207      1044      1066      1030      1056      1220      1282
dram[4]:       1780      1772      1657      1551      1417      1427      1238      1280      1226      1218      1088      1001      1046      1031      1302      1253
dram[5]:       1663      1814      1609      1499      1380      1424      1223      1234      1155      1165       970      1011      1060      1016      1206      1184
dram[6]:       1785      1610      1654      1562      1503      1500      1333      1329      1171      1155      1125      1098      1088      1052     23684      1122
dram[7]:       1650      1563      1710      1607      1420      1361      1300      1331      1090      1153      1087      1053      1076      1113      1223      1337
dram[8]:       1754      1761      1711      1598      1494      1440      1314      1270      1178      1189      1105      1066      1036      1027      1303      1247
dram[9]:       1793      1675      1543      1520      1345      1400      1286      1227      1113      1156      1025      1066      1030      1042      1251      1308
dram[10]:       1683      1731      1584      1603      1452      1442      1255      1244      1228      1141      1063      1032      1077      1037      1199      1260
dram[11]:       1645      1657      1655      1578      1384      1439      1288      1289      1149      1128      1049      1030       998      1069      1246      1323
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1190      1498      1267      1514      1321      1347      1149      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6683794 n_nop=6086666 n_act=149887 n_pre=149871 n_ref_event=0 n_req=287907 n_rd=278624 n_rd_L2_A=0 n_write=0 n_wr_bk=29687 bw_util=0.1845
n_activity=5787776 dram_eff=0.2131
bk0: 16598a 6078781i bk1: 17202a 6054791i bk2: 17226a 6043137i bk3: 17240a 6048774i bk4: 16605a 6065077i bk5: 17129a 6041850i bk6: 16955a 6031954i bk7: 16825a 6036808i bk8: 17454a 6012294i bk9: 17778a 6013010i bk10: 18395a 5963398i bk11: 18551a 5944139i bk12: 17308a 6026724i bk13: 17727a 6009599i bk14: 17795a 5988541i bk15: 17836a 5998789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479398
Row_Buffer_Locality_read = 0.484337
Row_Buffer_Locality_write = 0.331143
Bank_Level_Parallism = 2.328559
Bank_Level_Parallism_Col = 1.692745
Bank_Level_Parallism_Ready = 1.223958
write_to_read_ratio_blp_rw_average = 0.087139
GrpLevelPara = 1.455890 

BW Util details:
bwutil = 0.184513 
total_CMD = 6683794 
util_bw = 1233244 
Wasted_Col = 2356733 
Wasted_Row = 1167053 
Idle = 1926764 

BW Util Bottlenecks: 
RCDc_limit = 2734382 
RCDWRc_limit = 57375 
WTRc_limit = 246442 
RTWc_limit = 205678 
CCDLc_limit = 192895 
rwq = 0 
CCDLc_limit_alone = 166177 
WTRc_limit_alone = 233492 
RTWc_limit_alone = 191910 

Commands details: 
total_CMD = 6683794 
n_nop = 6086666 
Read = 278624 
Write = 0 
L2_Alloc = 0 
L2_WB = 29687 
n_act = 149887 
n_pre = 149871 
n_ref = 0 
n_req = 287907 
total_req = 308311 

Dual Bus Interface Util: 
issued_total_row = 299758 
issued_total_col = 308311 
Row_Bus_Util =  0.044848 
CoL_Bus_Util = 0.046128 
Either_Row_CoL_Bus_Util = 0.089340 
Issued_on_Two_Bus_Simul_Util = 0.001637 
issued_two_Eff = 0.018323 
queue_avg = 2.194663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19466
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6683794 n_nop=6092738 n_act=147461 n_pre=147445 n_ref_event=0 n_req=286547 n_rd=277274 n_rd_L2_A=0 n_write=0 n_wr_bk=29634 bw_util=0.1837
n_activity=5757676 dram_eff=0.2132
bk0: 16751a 6077426i bk1: 17146a 6057590i bk2: 17136a 6065074i bk3: 17191a 6060496i bk4: 16274a 6074377i bk5: 16452a 6071737i bk6: 17224a 6020846i bk7: 17266a 6030870i bk8: 17492a 6021001i bk9: 17634a 6011102i bk10: 18581a 5965451i bk11: 17991a 5988849i bk12: 17153a 6022554i bk13: 17446a 6024432i bk14: 17626a 6009923i bk15: 17911a 6004928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485393
Row_Buffer_Locality_read = 0.490143
Row_Buffer_Locality_write = 0.343362
Bank_Level_Parallism = 2.320123
Bank_Level_Parallism_Col = 1.693189
Bank_Level_Parallism_Ready = 1.227927
write_to_read_ratio_blp_rw_average = 0.087456
GrpLevelPara = 1.452731 

BW Util details:
bwutil = 0.183673 
total_CMD = 6683794 
util_bw = 1227632 
Wasted_Col = 2329562 
Wasted_Row = 1154220 
Idle = 1972380 

BW Util Bottlenecks: 
RCDc_limit = 2687938 
RCDWRc_limit = 55304 
WTRc_limit = 235669 
RTWc_limit = 206506 
CCDLc_limit = 194232 
rwq = 0 
CCDLc_limit_alone = 166788 
WTRc_limit_alone = 222929 
RTWc_limit_alone = 191802 

Commands details: 
total_CMD = 6683794 
n_nop = 6092738 
Read = 277274 
Write = 0 
L2_Alloc = 0 
L2_WB = 29634 
n_act = 147461 
n_pre = 147445 
n_ref = 0 
n_req = 286547 
total_req = 306908 

Dual Bus Interface Util: 
issued_total_row = 294906 
issued_total_col = 306908 
Row_Bus_Util =  0.044123 
CoL_Bus_Util = 0.045918 
Either_Row_CoL_Bus_Util = 0.088431 
Issued_on_Two_Bus_Simul_Util = 0.001610 
issued_two_Eff = 0.018201 
queue_avg = 2.219216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21922
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6683794 n_nop=6086842 n_act=149963 n_pre=149947 n_ref_event=0 n_req=287794 n_rd=278536 n_rd_L2_A=0 n_write=0 n_wr_bk=29517 bw_util=0.1844
n_activity=5775704 dram_eff=0.2133
bk0: 16773a 6066934i bk1: 16903a 6067102i bk2: 17229a 6051679i bk3: 17355a 6047419i bk4: 16515a 6066679i bk5: 16809a 6052954i bk6: 17310a 6020795i bk7: 17244a 6026745i bk8: 17340a 6020657i bk9: 17844a 5998534i bk10: 18639a 5957221i bk11: 18305a 5976102i bk12: 17513a 6025880i bk13: 17459a 6015217i bk14: 17578a 6012477i bk15: 17720a 6007064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478926
Row_Buffer_Locality_read = 0.483345
Row_Buffer_Locality_write = 0.345971
Bank_Level_Parallism = 2.321336
Bank_Level_Parallism_Col = 1.679379
Bank_Level_Parallism_Ready = 1.217648
write_to_read_ratio_blp_rw_average = 0.085334
GrpLevelPara = 1.453240 

BW Util details:
bwutil = 0.184358 
total_CMD = 6683794 
util_bw = 1232212 
Wasted_Col = 2357400 
Wasted_Row = 1158196 
Idle = 1935986 

BW Util Bottlenecks: 
RCDc_limit = 2737123 
RCDWRc_limit = 55507 
WTRc_limit = 245733 
RTWc_limit = 202813 
CCDLc_limit = 193746 
rwq = 0 
CCDLc_limit_alone = 166270 
WTRc_limit_alone = 232868 
RTWc_limit_alone = 188202 

Commands details: 
total_CMD = 6683794 
n_nop = 6086842 
Read = 278536 
Write = 0 
L2_Alloc = 0 
L2_WB = 29517 
n_act = 149963 
n_pre = 149947 
n_ref = 0 
n_req = 287794 
total_req = 308053 

Dual Bus Interface Util: 
issued_total_row = 299910 
issued_total_col = 308053 
Row_Bus_Util =  0.044871 
CoL_Bus_Util = 0.046090 
Either_Row_CoL_Bus_Util = 0.089313 
Issued_on_Two_Bus_Simul_Util = 0.001647 
issued_two_Eff = 0.018445 
queue_avg = 2.058020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05802
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6683794 n_nop=6090343 n_act=148037 n_pre=148021 n_ref_event=0 n_req=287629 n_rd=278347 n_rd_L2_A=0 n_write=0 n_wr_bk=29630 bw_util=0.1843
n_activity=5772652 dram_eff=0.2134
bk0: 16999a 6060739i bk1: 16818a 6068096i bk2: 17746a 6020648i bk3: 16944a 6068178i bk4: 15988a 6102750i bk5: 16753a 6058129i bk6: 17515a 6012917i bk7: 17392a 6022517i bk8: 17427a 6022194i bk9: 17043a 6048434i bk10: 18608a 5963574i bk11: 18303a 5990153i bk12: 17895a 5985071i bk13: 17645a 6012023i bk14: 17854a 6001781i bk15: 17417a 6020838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485320
Row_Buffer_Locality_read = 0.489953
Row_Buffer_Locality_write = 0.346369
Bank_Level_Parallism = 2.318776
Bank_Level_Parallism_Col = 1.703415
Bank_Level_Parallism_Ready = 1.236859
write_to_read_ratio_blp_rw_average = 0.088327
GrpLevelPara = 1.456235 

BW Util details:
bwutil = 0.184313 
total_CMD = 6683794 
util_bw = 1231908 
Wasted_Col = 2336824 
Wasted_Row = 1165783 
Idle = 1949279 

BW Util Bottlenecks: 
RCDc_limit = 2701032 
RCDWRc_limit = 55680 
WTRc_limit = 233887 
RTWc_limit = 208400 
CCDLc_limit = 191275 
rwq = 0 
CCDLc_limit_alone = 164106 
WTRc_limit_alone = 221430 
RTWc_limit_alone = 193688 

Commands details: 
total_CMD = 6683794 
n_nop = 6090343 
Read = 278347 
Write = 0 
L2_Alloc = 0 
L2_WB = 29630 
n_act = 148037 
n_pre = 148021 
n_ref = 0 
n_req = 287629 
total_req = 307977 

Dual Bus Interface Util: 
issued_total_row = 296058 
issued_total_col = 307977 
Row_Bus_Util =  0.044295 
CoL_Bus_Util = 0.046078 
Either_Row_CoL_Bus_Util = 0.088790 
Issued_on_Two_Bus_Simul_Util = 0.001584 
issued_two_Eff = 0.017835 
queue_avg = 2.230654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23065
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6683794 n_nop=6088862 n_act=149073 n_pre=149057 n_ref_event=0 n_req=287080 n_rd=277811 n_rd_L2_A=0 n_write=0 n_wr_bk=29660 bw_util=0.184
n_activity=5773040 dram_eff=0.213
bk0: 16384a 6075252i bk1: 16860a 6063486i bk2: 16914a 6064386i bk3: 17226a 6052313i bk4: 16855a 6049734i bk5: 16695a 6063222i bk6: 17356a 6012702i bk7: 17154a 6018808i bk8: 17602a 6001791i bk9: 17112a 6042296i bk10: 18415a 5968893i bk11: 18386a 5953928i bk12: 17619a 6001856i bk13: 17860a 5994411i bk14: 18005a 5981165i bk15: 17368a 6020651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480734
Row_Buffer_Locality_read = 0.485103
Row_Buffer_Locality_write = 0.349768
Bank_Level_Parallism = 2.336785
Bank_Level_Parallism_Col = 1.710791
Bank_Level_Parallism_Ready = 1.244747
write_to_read_ratio_blp_rw_average = 0.086381
GrpLevelPara = 1.459946 

BW Util details:
bwutil = 0.184010 
total_CMD = 6683794 
util_bw = 1229884 
Wasted_Col = 2343695 
Wasted_Row = 1164785 
Idle = 1945430 

BW Util Bottlenecks: 
RCDc_limit = 2720553 
RCDWRc_limit = 54378 
WTRc_limit = 241619 
RTWc_limit = 206394 
CCDLc_limit = 190743 
rwq = 0 
CCDLc_limit_alone = 162986 
WTRc_limit_alone = 228616 
RTWc_limit_alone = 191640 

Commands details: 
total_CMD = 6683794 
n_nop = 6088862 
Read = 277811 
Write = 0 
L2_Alloc = 0 
L2_WB = 29660 
n_act = 149073 
n_pre = 149057 
n_ref = 0 
n_req = 287080 
total_req = 307471 

Dual Bus Interface Util: 
issued_total_row = 298130 
issued_total_col = 307471 
Row_Bus_Util =  0.044605 
CoL_Bus_Util = 0.046002 
Either_Row_CoL_Bus_Util = 0.089011 
Issued_on_Two_Bus_Simul_Util = 0.001596 
issued_two_Eff = 0.017933 
queue_avg = 2.220064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22006
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6683794 n_nop=6084420 n_act=150256 n_pre=150240 n_ref_event=0 n_req=289022 n_rd=279706 n_rd_L2_A=0 n_write=0 n_wr_bk=29749 bw_util=0.1852
n_activity=5793380 dram_eff=0.2137
bk0: 17153a 6061735i bk1: 16508a 6087391i bk2: 17378a 6044613i bk3: 17599a 6031006i bk4: 16480a 6077903i bk5: 16672a 6066767i bk6: 17373a 6034077i bk7: 17182a 6024626i bk8: 17531a 6043146i bk9: 17615a 6013210i bk10: 18623a 5964685i bk11: 18289a 5974429i bk12: 17548a 6018754i bk13: 17764a 6005782i bk14: 17794a 5994197i bk15: 18197a 5986369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480130
Row_Buffer_Locality_read = 0.485217
Row_Buffer_Locality_write = 0.327394
Bank_Level_Parallism = 2.307167
Bank_Level_Parallism_Col = 1.676011
Bank_Level_Parallism_Ready = 1.214122
write_to_read_ratio_blp_rw_average = 0.087462
GrpLevelPara = 1.447288 

BW Util details:
bwutil = 0.185197 
total_CMD = 6683794 
util_bw = 1237820 
Wasted_Col = 2369371 
Wasted_Row = 1162085 
Idle = 1914518 

BW Util Bottlenecks: 
RCDc_limit = 2742562 
RCDWRc_limit = 57602 
WTRc_limit = 249374 
RTWc_limit = 206361 
CCDLc_limit = 195026 
rwq = 0 
CCDLc_limit_alone = 167494 
WTRc_limit_alone = 235996 
RTWc_limit_alone = 192207 

Commands details: 
total_CMD = 6683794 
n_nop = 6084420 
Read = 279706 
Write = 0 
L2_Alloc = 0 
L2_WB = 29749 
n_act = 150256 
n_pre = 150240 
n_ref = 0 
n_req = 289022 
total_req = 309455 

Dual Bus Interface Util: 
issued_total_row = 300496 
issued_total_col = 309455 
Row_Bus_Util =  0.044959 
CoL_Bus_Util = 0.046299 
Either_Row_CoL_Bus_Util = 0.089676 
Issued_on_Two_Bus_Simul_Util = 0.001582 
issued_two_Eff = 0.017647 
queue_avg = 2.035041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03504
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6683794 n_nop=6089511 n_act=148621 n_pre=148605 n_ref_event=0 n_req=286789 n_rd=277515 n_rd_L2_A=0 n_write=0 n_wr_bk=29699 bw_util=0.1839
n_activity=5794592 dram_eff=0.2121
bk0: 16721a 6076219i bk1: 16927a 6081961i bk2: 16978a 6064041i bk3: 17279a 6048423i bk4: 16741a 6075964i bk5: 16419a 6084066i bk6: 17254a 6034980i bk7: 17141a 6038663i bk8: 17640a 6008424i bk9: 17230a 6027090i bk10: 18339a 5963542i bk11: 18238a 5995578i bk12: 17802a 5992774i bk13: 17440a 6002369i bk14: 17392a 6018525i bk15: 17974a 5979808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481779
Row_Buffer_Locality_read = 0.486406
Row_Buffer_Locality_write = 0.343325
Bank_Level_Parallism = 2.304393
Bank_Level_Parallism_Col = 1.687516
Bank_Level_Parallism_Ready = 1.222486
write_to_read_ratio_blp_rw_average = 0.089349
GrpLevelPara = 1.448160 

BW Util details:
bwutil = 0.183856 
total_CMD = 6683794 
util_bw = 1228856 
Wasted_Col = 2357702 
Wasted_Row = 1167865 
Idle = 1929371 

BW Util Bottlenecks: 
RCDc_limit = 2721008 
RCDWRc_limit = 56083 
WTRc_limit = 247889 
RTWc_limit = 211109 
CCDLc_limit = 185636 
rwq = 0 
CCDLc_limit_alone = 156689 
WTRc_limit_alone = 234123 
RTWc_limit_alone = 195928 

Commands details: 
total_CMD = 6683794 
n_nop = 6089511 
Read = 277515 
Write = 0 
L2_Alloc = 0 
L2_WB = 29699 
n_act = 148621 
n_pre = 148605 
n_ref = 0 
n_req = 286789 
total_req = 307214 

Dual Bus Interface Util: 
issued_total_row = 297226 
issued_total_col = 307214 
Row_Bus_Util =  0.044470 
CoL_Bus_Util = 0.045964 
Either_Row_CoL_Bus_Util = 0.088914 
Issued_on_Two_Bus_Simul_Util = 0.001520 
issued_two_Eff = 0.017091 
queue_avg = 2.125066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12507
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6683794 n_nop=6091080 n_act=147664 n_pre=147648 n_ref_event=0 n_req=287551 n_rd=278254 n_rd_L2_A=0 n_write=0 n_wr_bk=29843 bw_util=0.1844
n_activity=5753314 dram_eff=0.2142
bk0: 16980a 6061094i bk1: 17083a 6064076i bk2: 16820a 6066074i bk3: 17160a 6049342i bk4: 16619a 6063094i bk5: 16770a 6065946i bk6: 17212a 6013813i bk7: 17021a 6043755i bk8: 17529a 6015597i bk9: 17633a 6016429i bk10: 18133a 5985429i bk11: 18618a 5961600i bk12: 17523a 6017171i bk13: 17549a 6012840i bk14: 17950a 5990000i bk15: 17654a 6009517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486477
Row_Buffer_Locality_read = 0.491188
Row_Buffer_Locality_write = 0.345488
Bank_Level_Parallism = 2.336562
Bank_Level_Parallism_Col = 1.709991
Bank_Level_Parallism_Ready = 1.237500
write_to_read_ratio_blp_rw_average = 0.088560
GrpLevelPara = 1.459812 

BW Util details:
bwutil = 0.184384 
total_CMD = 6683794 
util_bw = 1232388 
Wasted_Col = 2320274 
Wasted_Row = 1157716 
Idle = 1973416 

BW Util Bottlenecks: 
RCDc_limit = 2682924 
RCDWRc_limit = 55648 
WTRc_limit = 239123 
RTWc_limit = 206817 
CCDLc_limit = 192827 
rwq = 0 
CCDLc_limit_alone = 165386 
WTRc_limit_alone = 226361 
RTWc_limit_alone = 192138 

Commands details: 
total_CMD = 6683794 
n_nop = 6091080 
Read = 278254 
Write = 0 
L2_Alloc = 0 
L2_WB = 29843 
n_act = 147664 
n_pre = 147648 
n_ref = 0 
n_req = 287551 
total_req = 308097 

Dual Bus Interface Util: 
issued_total_row = 295312 
issued_total_col = 308097 
Row_Bus_Util =  0.044183 
CoL_Bus_Util = 0.046096 
Either_Row_CoL_Bus_Util = 0.088679 
Issued_on_Two_Bus_Simul_Util = 0.001600 
issued_two_Eff = 0.018044 
queue_avg = 2.266052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26605
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6683794 n_nop=6095466 n_act=146986 n_pre=146970 n_ref_event=0 n_req=285045 n_rd=275790 n_rd_L2_A=0 n_write=0 n_wr_bk=29530 bw_util=0.1827
n_activity=5740187 dram_eff=0.2128
bk0: 16141a 6096692i bk1: 16807a 6075743i bk2: 17241a 6046851i bk3: 17170a 6045404i bk4: 16215a 6068336i bk5: 16165a 6085604i bk6: 16957a 6034435i bk7: 17268a 6016673i bk8: 17353a 6024325i bk9: 17402a 6019663i bk10: 18216a 5984139i bk11: 18349a 5980641i bk12: 17676a 5991078i bk13: 17457a 6014815i bk14: 17800a 6004952i bk15: 17573a 6008447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484348
Row_Buffer_Locality_read = 0.489260
Row_Buffer_Locality_write = 0.337979
Bank_Level_Parallism = 2.331194
Bank_Level_Parallism_Col = 1.704412
Bank_Level_Parallism_Ready = 1.232393
write_to_read_ratio_blp_rw_average = 0.089757
GrpLevelPara = 1.455860 

BW Util details:
bwutil = 0.182723 
total_CMD = 6683794 
util_bw = 1221280 
Wasted_Col = 2317668 
Wasted_Row = 1155548 
Idle = 1989298 

BW Util Bottlenecks: 
RCDc_limit = 2677772 
RCDWRc_limit = 55839 
WTRc_limit = 232631 
RTWc_limit = 213469 
CCDLc_limit = 192010 
rwq = 0 
CCDLc_limit_alone = 163891 
WTRc_limit_alone = 219911 
RTWc_limit_alone = 198070 

Commands details: 
total_CMD = 6683794 
n_nop = 6095466 
Read = 275790 
Write = 0 
L2_Alloc = 0 
L2_WB = 29530 
n_act = 146986 
n_pre = 146970 
n_ref = 0 
n_req = 285045 
total_req = 305320 

Dual Bus Interface Util: 
issued_total_row = 293956 
issued_total_col = 305320 
Row_Bus_Util =  0.043980 
CoL_Bus_Util = 0.045681 
Either_Row_CoL_Bus_Util = 0.088023 
Issued_on_Two_Bus_Simul_Util = 0.001638 
issued_two_Eff = 0.018609 
queue_avg = 2.205260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20526
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6683794 n_nop=6090947 n_act=147783 n_pre=147767 n_ref_event=0 n_req=287548 n_rd=278276 n_rd_L2_A=0 n_write=0 n_wr_bk=29534 bw_util=0.1842
n_activity=5753799 dram_eff=0.214
bk0: 16545a 6099773i bk1: 16921a 6064720i bk2: 17263a 6050056i bk3: 17412a 6040744i bk4: 16672a 6069494i bk5: 16696a 6062324i bk6: 16932a 6032588i bk7: 17132a 6041687i bk8: 17732a 6007893i bk9: 17528a 6029433i bk10: 18621a 5959164i bk11: 18074a 5995555i bk12: 17428a 6017995i bk13: 17750a 6003314i bk14: 17949a 5998065i bk15: 17621a 6016031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486065
Row_Buffer_Locality_read = 0.490833
Row_Buffer_Locality_write = 0.342968
Bank_Level_Parallism = 2.322311
Bank_Level_Parallism_Col = 1.699125
Bank_Level_Parallism_Ready = 1.229063
write_to_read_ratio_blp_rw_average = 0.087760
GrpLevelPara = 1.457840 

BW Util details:
bwutil = 0.184213 
total_CMD = 6683794 
util_bw = 1231240 
Wasted_Col = 2327373 
Wasted_Row = 1155611 
Idle = 1969570 

BW Util Bottlenecks: 
RCDc_limit = 2691668 
RCDWRc_limit = 54945 
WTRc_limit = 242075 
RTWc_limit = 208795 
CCDLc_limit = 192209 
rwq = 0 
CCDLc_limit_alone = 164875 
WTRc_limit_alone = 229367 
RTWc_limit_alone = 194169 

Commands details: 
total_CMD = 6683794 
n_nop = 6090947 
Read = 278276 
Write = 0 
L2_Alloc = 0 
L2_WB = 29534 
n_act = 147783 
n_pre = 147767 
n_ref = 0 
n_req = 287548 
total_req = 307810 

Dual Bus Interface Util: 
issued_total_row = 295550 
issued_total_col = 307810 
Row_Bus_Util =  0.044219 
CoL_Bus_Util = 0.046053 
Either_Row_CoL_Bus_Util = 0.088699 
Issued_on_Two_Bus_Simul_Util = 0.001573 
issued_two_Eff = 0.017733 
queue_avg = 2.191163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19116
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6683794 n_nop=6090294 n_act=148327 n_pre=148311 n_ref_event=0 n_req=287109 n_rd=277870 n_rd_L2_A=0 n_write=0 n_wr_bk=29705 bw_util=0.1841
n_activity=5753209 dram_eff=0.2138
bk0: 16795a 6070014i bk1: 16475a 6082660i bk2: 17380a 6035332i bk3: 17284a 6053877i bk4: 16530a 6073343i bk5: 16285a 6085580i bk6: 17143a 6045844i bk7: 16970a 6036869i bk8: 17348a 6049694i bk9: 17425a 6021777i bk10: 18735a 5952199i bk11: 18430a 5963617i bk12: 17365a 6017578i bk13: 17926a 5999105i bk14: 17958a 5996117i bk15: 17821a 5985691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483384
Row_Buffer_Locality_read = 0.487912
Row_Buffer_Locality_write = 0.347224
Bank_Level_Parallism = 2.325823
Bank_Level_Parallism_Col = 1.689489
Bank_Level_Parallism_Ready = 1.227295
write_to_read_ratio_blp_rw_average = 0.086579
GrpLevelPara = 1.455136 

BW Util details:
bwutil = 0.184072 
total_CMD = 6683794 
util_bw = 1230300 
Wasted_Col = 2333055 
Wasted_Row = 1152486 
Idle = 1967953 

BW Util Bottlenecks: 
RCDc_limit = 2707837 
RCDWRc_limit = 55146 
WTRc_limit = 244801 
RTWc_limit = 201238 
CCDLc_limit = 191849 
rwq = 0 
CCDLc_limit_alone = 165473 
WTRc_limit_alone = 231965 
RTWc_limit_alone = 187698 

Commands details: 
total_CMD = 6683794 
n_nop = 6090294 
Read = 277870 
Write = 0 
L2_Alloc = 0 
L2_WB = 29705 
n_act = 148327 
n_pre = 148311 
n_ref = 0 
n_req = 287109 
total_req = 307575 

Dual Bus Interface Util: 
issued_total_row = 296638 
issued_total_col = 307575 
Row_Bus_Util =  0.044382 
CoL_Bus_Util = 0.046018 
Either_Row_CoL_Bus_Util = 0.088797 
Issued_on_Two_Bus_Simul_Util = 0.001603 
issued_two_Eff = 0.018051 
queue_avg = 2.124775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12477
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6683794 n_nop=6087976 n_act=149167 n_pre=149151 n_ref_event=0 n_req=287807 n_rd=278536 n_rd_L2_A=0 n_write=0 n_wr_bk=29701 bw_util=0.1845
n_activity=5779236 dram_eff=0.2133
bk0: 16574a 6075642i bk1: 16596a 6085303i bk2: 17051a 6065434i bk3: 17349a 6045629i bk4: 16780a 6044122i bk5: 16622a 6060709i bk6: 16818a 6034854i bk7: 17179a 6037166i bk8: 17596a 6010080i bk9: 17501a 6021681i bk10: 17936a 5995485i bk11: 18812a 5944863i bk12: 17670a 6006876i bk13: 17839a 6010204i bk14: 18266a 5975530i bk15: 17947a 5981700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481712
Row_Buffer_Locality_read = 0.486853
Row_Buffer_Locality_write = 0.327257
Bank_Level_Parallism = 2.325915
Bank_Level_Parallism_Col = 1.694667
Bank_Level_Parallism_Ready = 1.223752
write_to_read_ratio_blp_rw_average = 0.088844
GrpLevelPara = 1.454350 

BW Util details:
bwutil = 0.184468 
total_CMD = 6683794 
util_bw = 1232948 
Wasted_Col = 2350616 
Wasted_Row = 1163537 
Idle = 1936693 

BW Util Bottlenecks: 
RCDc_limit = 2721340 
RCDWRc_limit = 56689 
WTRc_limit = 241186 
RTWc_limit = 212476 
CCDLc_limit = 194671 
rwq = 0 
CCDLc_limit_alone = 166391 
WTRc_limit_alone = 228031 
RTWc_limit_alone = 197351 

Commands details: 
total_CMD = 6683794 
n_nop = 6087976 
Read = 278536 
Write = 0 
L2_Alloc = 0 
L2_WB = 29701 
n_act = 149167 
n_pre = 149151 
n_ref = 0 
n_req = 287807 
total_req = 308237 

Dual Bus Interface Util: 
issued_total_row = 298318 
issued_total_col = 308237 
Row_Bus_Util =  0.044633 
CoL_Bus_Util = 0.046117 
Either_Row_CoL_Bus_Util = 0.089144 
Issued_on_Two_Bus_Simul_Util = 0.001606 
issued_two_Eff = 0.018021 
queue_avg = 2.213469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 592803, Miss = 148906, Miss_rate = 0.251, Pending_hits = 1075, Reservation_fails = 87
L2_cache_bank[1]: Access = 572750, Miss = 150859, Miss_rate = 0.263, Pending_hits = 395, Reservation_fails = 531
L2_cache_bank[2]: Access = 576448, Miss = 148785, Miss_rate = 0.258, Pending_hits = 397, Reservation_fails = 555
L2_cache_bank[3]: Access = 579100, Miss = 149582, Miss_rate = 0.258, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[4]: Access = 576935, Miss = 149436, Miss_rate = 0.259, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[5]: Access = 594155, Miss = 150226, Miss_rate = 0.253, Pending_hits = 368, Reservation_fails = 902
L2_cache_bank[6]: Access = 589961, Miss = 150585, Miss_rate = 0.255, Pending_hits = 366, Reservation_fails = 388
L2_cache_bank[7]: Access = 593287, Miss = 148893, Miss_rate = 0.251, Pending_hits = 384, Reservation_fails = 162
L2_cache_bank[8]: Access = 593634, Miss = 149678, Miss_rate = 0.252, Pending_hits = 1146, Reservation_fails = 1488
L2_cache_bank[9]: Access = 581033, Miss = 149227, Miss_rate = 0.257, Pending_hits = 412, Reservation_fails = 735
L2_cache_bank[10]: Access = 575369, Miss = 150480, Miss_rate = 0.262, Pending_hits = 378, Reservation_fails = 565
L2_cache_bank[11]: Access = 573360, Miss = 150386, Miss_rate = 0.262, Pending_hits = 338, Reservation_fails = 67
L2_cache_bank[12]: Access = 2158453, Miss = 149412, Miss_rate = 0.069, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[13]: Access = 581550, Miss = 149281, Miss_rate = 0.257, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[14]: Access = 588365, Miss = 149333, Miss_rate = 0.254, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[15]: Access = 585033, Miss = 150068, Miss_rate = 0.257, Pending_hits = 405, Reservation_fails = 1038
L2_cache_bank[16]: Access = 598241, Miss = 148197, Miss_rate = 0.248, Pending_hits = 1070, Reservation_fails = 298
L2_cache_bank[17]: Access = 588957, Miss = 148727, Miss_rate = 0.253, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[18]: Access = 577749, Miss = 149683, Miss_rate = 0.259, Pending_hits = 395, Reservation_fails = 613
L2_cache_bank[19]: Access = 580371, Miss = 149641, Miss_rate = 0.258, Pending_hits = 338, Reservation_fails = 38
L2_cache_bank[20]: Access = 584133, Miss = 149820, Miss_rate = 0.256, Pending_hits = 355, Reservation_fails = 283
L2_cache_bank[21]: Access = 584530, Miss = 149229, Miss_rate = 0.255, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[22]: Access = 580609, Miss = 149225, Miss_rate = 0.257, Pending_hits = 332, Reservation_fails = 122
L2_cache_bank[23]: Access = 587541, Miss = 150379, Miss_rate = 0.256, Pending_hits = 372, Reservation_fails = 0
L2_total_cache_accesses = 15594367
L2_total_cache_misses = 3590038
L2_total_cache_miss_rate = 0.2302
L2_total_cache_pending_hits = 10885
L2_total_cache_reservation_fails = 7872
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10303428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10885
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1007304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7872
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2329235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10885
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1690016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 188133
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13650852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1943515
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7872
L2_cache_data_port_util = 0.192
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=15594367
icnt_total_pkts_simt_to_mem=15594367
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15594367
Req_Network_cycles = 2606318
Req_Network_injected_packets_per_cycle =       5.9833 
Req_Network_conflicts_per_cycle =       6.8329
Req_Network_conflicts_per_cycle_util =       7.1251
Req_Bank_Level_Parallism =       6.2391
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      12.3923
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2517

Reply_Network_injected_packets_num = 15594367
Reply_Network_cycles = 2606318
Reply_Network_injected_packets_per_cycle =        5.9833
Reply_Network_conflicts_per_cycle =        3.1218
Reply_Network_conflicts_per_cycle_util =       3.2537
Reply_Bank_Level_Parallism =       6.2362
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4440
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1994
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 6 sec (4206 sec)
gpgpu_simulation_rate = 62780 (inst/sec)
gpgpu_simulation_rate = 619 (cycle/sec)
gpgpu_silicon_slowdown = 2205169x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d758..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d754..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d750..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d74c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401d60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color2PiS_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color2PiS_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z6color2PiS_S_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z6color2PiS_S_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 19886
gpu_sim_insn = 5866219
gpu_ipc =     294.9924
gpu_tot_sim_cycle = 2626204
gpu_tot_sim_insn = 269920430
gpu_tot_ipc =     102.7797
gpu_tot_issued_cta = 16366
gpu_occupancy = 81.8258% 
gpu_tot_occupancy = 67.1583% 
max_total_param_size = 0
gpu_stall_dramfull = 6387
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.7057
partiton_level_parallism_total  =       5.9812
partiton_level_parallism_util =       8.0936
partiton_level_parallism_util_total  =       6.2495
L2_BW  =     249.2260 GB/Sec
L2_BW_total  =     261.2585 GB/Sec
gpu_total_sim_rate=63735

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1108385, Miss = 450321, Miss_rate = 0.406, Pending_hits = 13007, Reservation_fails = 180992
	L1D_cache_core[1]: Access = 1136400, Miss = 456659, Miss_rate = 0.402, Pending_hits = 13158, Reservation_fails = 167606
	L1D_cache_core[2]: Access = 1162325, Miss = 471257, Miss_rate = 0.405, Pending_hits = 13241, Reservation_fails = 174474
	L1D_cache_core[3]: Access = 1161024, Miss = 469017, Miss_rate = 0.404, Pending_hits = 13053, Reservation_fails = 209892
	L1D_cache_core[4]: Access = 1153360, Miss = 471659, Miss_rate = 0.409, Pending_hits = 13597, Reservation_fails = 219359
	L1D_cache_core[5]: Access = 1135234, Miss = 472425, Miss_rate = 0.416, Pending_hits = 13508, Reservation_fails = 180709
	L1D_cache_core[6]: Access = 1125468, Miss = 452897, Miss_rate = 0.402, Pending_hits = 13079, Reservation_fails = 182707
	L1D_cache_core[7]: Access = 1132315, Miss = 464085, Miss_rate = 0.410, Pending_hits = 13248, Reservation_fails = 181499
	L1D_cache_core[8]: Access = 1165193, Miss = 485600, Miss_rate = 0.417, Pending_hits = 13551, Reservation_fails = 189417
	L1D_cache_core[9]: Access = 1130974, Miss = 481148, Miss_rate = 0.425, Pending_hits = 13166, Reservation_fails = 219085
	L1D_cache_core[10]: Access = 1158280, Miss = 460673, Miss_rate = 0.398, Pending_hits = 13001, Reservation_fails = 176796
	L1D_cache_core[11]: Access = 1128879, Miss = 454787, Miss_rate = 0.403, Pending_hits = 12892, Reservation_fails = 199927
	L1D_cache_core[12]: Access = 1123606, Miss = 453439, Miss_rate = 0.404, Pending_hits = 13186, Reservation_fails = 190316
	L1D_cache_core[13]: Access = 1144341, Miss = 466112, Miss_rate = 0.407, Pending_hits = 13484, Reservation_fails = 204528
	L1D_cache_core[14]: Access = 1176642, Miss = 483764, Miss_rate = 0.411, Pending_hits = 13590, Reservation_fails = 190700
	L1D_cache_core[15]: Access = 1176957, Miss = 474974, Miss_rate = 0.404, Pending_hits = 13347, Reservation_fails = 191237
	L1D_cache_core[16]: Access = 1164311, Miss = 477706, Miss_rate = 0.410, Pending_hits = 13548, Reservation_fails = 230864
	L1D_cache_core[17]: Access = 1130099, Miss = 466268, Miss_rate = 0.413, Pending_hits = 13167, Reservation_fails = 255039
	L1D_cache_core[18]: Access = 1112729, Miss = 461832, Miss_rate = 0.415, Pending_hits = 13216, Reservation_fails = 218567
	L1D_cache_core[19]: Access = 1128982, Miss = 472225, Miss_rate = 0.418, Pending_hits = 13086, Reservation_fails = 205517
	L1D_cache_core[20]: Access = 1113827, Miss = 463051, Miss_rate = 0.416, Pending_hits = 13140, Reservation_fails = 200764
	L1D_cache_core[21]: Access = 1133672, Miss = 469161, Miss_rate = 0.414, Pending_hits = 13231, Reservation_fails = 233178
	L1D_cache_core[22]: Access = 1124258, Miss = 469992, Miss_rate = 0.418, Pending_hits = 13229, Reservation_fails = 240299
	L1D_cache_core[23]: Access = 1125814, Miss = 458559, Miss_rate = 0.407, Pending_hits = 13394, Reservation_fails = 212732
	L1D_cache_core[24]: Access = 1111112, Miss = 443399, Miss_rate = 0.399, Pending_hits = 12509, Reservation_fails = 187791
	L1D_cache_core[25]: Access = 1140204, Miss = 464215, Miss_rate = 0.407, Pending_hits = 13095, Reservation_fails = 195948
	L1D_cache_core[26]: Access = 1123122, Miss = 460387, Miss_rate = 0.410, Pending_hits = 13325, Reservation_fails = 185152
	L1D_cache_core[27]: Access = 1159606, Miss = 489015, Miss_rate = 0.422, Pending_hits = 13535, Reservation_fails = 220928
	L1D_cache_core[28]: Access = 1141193, Miss = 481395, Miss_rate = 0.422, Pending_hits = 13607, Reservation_fails = 209484
	L1D_cache_core[29]: Access = 1141701, Miss = 464365, Miss_rate = 0.407, Pending_hits = 13567, Reservation_fails = 205634
	L1D_total_cache_accesses = 34170013
	L1D_total_cache_misses = 14010387
	L1D_total_cache_miss_rate = 0.4100
	L1D_total_cache_pending_hits = 397757
	L1D_total_cache_reservation_fails = 6061141
	L1D_cache_data_port_util = 0.260
	L1D_cache_fill_port_util = 0.181
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18064425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 397757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10170478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6060103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3586200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 397757
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1697444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 188133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32218860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1951153

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 946827
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5113276
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1038
ctas_completed 16366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36382, 35855, 34936, 29521, 30698, 32800, 30757, 35585, 36470, 34323, 33729, 33592, 35641, 32997, 34280, 35292, 33972, 36566, 36443, 35359, 36719, 34499, 36755, 38429, 38724, 38612, 35801, 33523, 36339, 33158, 34186, 34033, 
gpgpu_n_tot_thrd_icount = 1069459776
gpgpu_n_tot_w_icount = 33420618
gpgpu_n_stall_shd_mem = 10150014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13756678
gpgpu_n_mem_write_global = 1951153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45694967
gpgpu_n_store_insn = 9499565
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 27233024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9101241
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1048773
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2954318	W0_Idle:3597268	W0_Scoreboard:264203688	W1:8240049	W2:3933308	W3:2596182	W4:1937234	W5:1607000	W6:1366231	W7:1194901	W8:1064174	W9:938836	W10:846910	W11:774166	W12:710936	W13:637862	W14:585796	W15:530846	W16:485707	W17:431038	W18:383523	W19:339099	W20:306473	W21:268739	W22:229952	W23:203887	W24:172700	W25:147357	W26:123246	W27:102999	W28:69237	W29:53549	W30:44893	W31:29566	W32:3064222
single_issue_nums: WS0:8320459	WS1:8353336	WS2:8345584	WS3:8401239	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 110053424 {8:13756678,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78046120 {40:1951153,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 550267120 {40:13756678,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15609224 {8:1951153,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1336 
max_icnt2sh_latency = 144 
averagemflatency = 338 
avg_icnt2mem_latency = 104 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 3 
mrq_lat_table:2352800 	46938 	70073 	142113 	356567 	198536 	177107 	135891 	40777 	2904 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7208054 	6548217 	1942368 	9192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	10222318 	1596497 	1688210 	2075976 	124830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11147336 	3082303 	1165637 	270027 	39748 	2749 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	164 	4694 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        66        65        53        63        64        59        42        57        64        64        41        50        52        52 
dram[1]:        64        64        65        66        61        63        56        52        56        58        52        59        47        64        43        64 
dram[2]:        64        64        71        74        64        64        40        50        63        64        56        55        56        52        52        56 
dram[3]:        64        64        66        77        54        48        48        50        64        64        48        64        44        48        52        56 
dram[4]:        64        64        67        73        53        45        56        52        64        59        48        64        44        60        44        52 
dram[5]:        64        64        67        69        48        57        49        55        52        64        60        60        50        56        48        62 
dram[6]:        64        64        65        69        57        62        57        52        62        60        58        58        51        54        52        48 
dram[7]:        64        64        64        66        64        56        61        63        64        64        45        56        45        52        52        52 
dram[8]:        64        64        65        67        48        56        60        52        58        53        64        56        49        56        52        52 
dram[9]:        64        64        68        64        48        59        55        64        58        64        60        56        40        60        52        52 
dram[10]:        64        64        64        65        47        60        64        52        57        64        49        56        55        56        56        52 
dram[11]:        64        64        66        64        40        46        49        57        56        64        60        59        52        55        46        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      7163      6923      7105      7041      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      6458      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      7046      6716      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5879      5747 
dram[5]:      5785      6856      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      6703      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      8061      5716 
average row accesses per activate:
dram[0]:  2.115283  2.074412  1.993204  2.032619  1.990931  1.980839  1.935920  1.939579  1.891262  1.911462  1.894901  1.856722  1.966286  1.918811  1.902674  1.941510 
dram[1]:  2.118371  2.059445  2.079761  2.077205  1.992363  2.015640  1.940034  1.955267  1.947457  1.924429  1.867894  1.923521  1.922538  1.959205  1.968277  1.961618 
dram[2]:  2.042524  2.042371  2.035019  2.046506  1.992239  1.991810  1.891065  1.911950  1.923053  1.885116  1.876875  1.910909  1.952773  1.923735  1.960958  1.928984 
dram[3]:  2.066667  2.073358  1.968089  2.086870  2.099429  1.972256  1.942992  1.928107  1.925189  1.985451  1.901959  1.961921  1.918743  1.945563  1.955989  1.981400 
dram[4]:  2.070977  2.102286  2.059285  2.059977  1.993729  2.010954  1.900674  1.913218  1.895461  1.952793  1.873830  1.841970  1.919633  1.951838  1.920016  1.981228 
dram[5]:  2.069182  2.082608  2.009200  1.992703  2.032906  2.008778  1.941021  1.910183  1.970319  1.929393  1.860856  1.868727  1.934517  1.921909  1.920838  1.941640 
dram[6]:  2.083716  2.104905  2.039823  2.029935  2.031616  2.060052  1.944379  1.958766  1.900479  1.929124  1.862993  1.940085  1.878688  1.915765  1.944803  1.888745 
dram[7]:  2.085198  2.074006  2.073461  2.061278  2.008814  2.043744  1.895779  1.970447  1.907911  1.948651  1.897034  1.917847  1.974987  1.966532  1.965385  1.988690 
dram[8]:  2.109658  2.083275  2.022593  2.020176  1.997325  2.037165  1.930629  1.935922  1.920821  1.945726  1.933032  1.931251  1.906333  1.945587  1.965110  1.965806 
dram[9]:  2.157934  2.074345  2.041578  2.037427  2.018559  1.988377  1.915935  1.956808  1.908183  1.982655  1.893284  1.952615  1.941754  1.927020  1.960372  1.995821 
dram[10]:  2.087222  2.088602  1.995214  2.072874  2.030215  2.038129  1.989228  1.946254  1.993146  1.900258  1.868042  1.885243  1.937137  1.950072  1.927498  1.893666 
dram[11]:  2.098096  2.121274  2.066413  2.019872  1.937199  2.015480  1.918125  1.947143  1.928134  1.938037  1.907516  1.849440  1.952620  1.988064  1.902706  1.909549 
average row locality = 3523782/1789923 = 1.968678
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16949     17554     17592     17598     16976     17506     17321     17192     17826     18164     18818     18963     17679     18140     18183     18249 
dram[1]:     17108     17474     17507     17549     16628     16811     17593     17645     17879     18029     18995     18405     17525     17856     18027     18301 
dram[2]:     17130     17244     17606     17711     16873     17163     17666     17646     17740     18236     19065     18715     17905     17855     17976     18111 
dram[3]:     17351     17170     18107     17307     16324     17114     17915     17781     17780     17417     19029     18739     18283     18077     18239     17820 
dram[4]:     16724     17207     17261     17583     17217     17031     17750     17528     17996     17494     18847     18795     18019     18257     18415     17755 
dram[5]:     17503     16843     17750     17976     16833     17032     17776     17533     17931     18004     19027     18700     17947     18151     18204     18588 
dram[6]:     17047     17302     17333     17655     17077     16765     17638     17517     18061     17625     18756     18653     18202     17842     17777     18362 
dram[7]:     17344     17410     17198     17544     16959     17131     17596     17410     17932     18039     18539     19044     17892     17934     18355     18030 
dram[8]:     16476     17135     17598     17533     16592     16519     17321     17663     17749     17792     18629     18771     18083     17865     18203     17957 
dram[9]:     16883     17251     17626     17812     17031     17030     17308     17538     18144     17925     19036     18492     17822     18136     18330     18020 
dram[10]:     17133     16813     17744     17649     16884     16626     17510     17339     17735     17810     19148     18836     17790     18329     18367     18202 
dram[11]:     16890     16934     17374     17704     17115     16996     17161     17579     18007     17898     18345     19240     18095     18246     18654     18343 
total dram reads = 3409549
bank skew: 19240/16324 = 1.18
chip skew: 285798/281886 = 1.01
number of total write accesses:
dram[0]:      1988      1968      1919      1919      1912      1882      1886      1874      1911      1938      1890      1908      1845      1844      1848      1884 
dram[1]:      1960      1997      1905      1900      1903      1900      1912      1890      1881      1881      1871      1863      1851      1849      1876      1876 
dram[2]:      2003      1971      1873      1940      1877      1891      1866      1934      1873      1871      1890      1871      1813      1828      1871      1884 
dram[3]:      1964      1989      1874      1906      1886      1888      1905      1884      1900      1924      1892      1871      1855      1855      1894      1879 
dram[4]:      2037      1986      1878      1913      1925      1883      1906      1930      1901      1868      1864      1847      1847      1879      1857      1866 
dram[5]:      2028      1987      1912      1925      1868      1896      1877      1890      1905      1935      1870      1863      1873      1855      1885      1889 
dram[6]:      2026      2034      1925      1882      1882      1908      1860      1888      1920      1902      1880      1881      1833      1843      1888      1878 
dram[7]:      2011      1994      1908      1894      1923      1928      1926      1904      1921      1906      1907      1894      1839      1861      1868      1873 
dram[8]:      1947      1953      1893      1872      1873      1877      1876      1884      1894      1885      1902      1886      1855      1876      1882      1891 
dram[9]:      1971      1992      1892      1887      1876      1901      1867      1887      1865      1907      1871      1860      1863      1824      1894      1882 
dram[10]:      2000      2030      1924      1893      1903      1885      1895      1907      1882      1876      1856      1888      1847      1862      1901      1874 
dram[11]:      1997      2048      1881      1887      1925      1874      1908      1916      1891      1893      1884      1873      1862      1835      1859      1885 
total dram writes = 364511
bank skew: 2048/1813 = 1.13
chip skew: 30557/30239 = 1.01
average mf latency per bank:
dram[0]:       1766      1608      1611      1573      1324      1327      1293      1280      1147      1090      1077      1032      1098       999      1232      1243
dram[1]:       1715      1585      1600      1568      1373      1343      1270      1309      1105      1165      1000      1071      1029      1044      1201      1170
dram[2]:       1589      1656      1634      1614      1387      1445      1239      1202      1132      1142      1053      1081      1026      1042      1191      1253
dram[3]:       1726      1717      1557      1635      1490      1447      1209      1237      1176      1193      1031      1053      1020      1043      1205      1264
dram[4]:       1756      1750      1637      1533      1399      1410      1221      1263      1210      1203      1074       991      1035      1020      1283      1237
dram[5]:       1642      1791      1590      1481      1363      1407      1207      1220      1139      1150       960      1000      1048      1006      1189      1170
dram[6]:       1764      1588      1633      1543      1485      1481      1315      1310      1155      1141      1111      1085      1075      1041     23169      1109
dram[7]:       1628      1546      1689      1587      1404      1345      1283      1312      1077      1139      1074      1041      1064      1100      1207      1320
dram[8]:       1732      1740      1690      1580      1472      1422      1297      1253      1164      1174      1092      1053      1025      1016      1285      1232
dram[9]:       1771      1656      1526      1501      1330      1386      1269      1212      1099      1143      1013      1054      1018      1033      1235      1291
dram[10]:       1663      1710      1566      1585      1434      1425      1240      1229      1212      1127      1051      1020      1063      1026      1183      1245
dram[11]:       1627      1638      1637      1560      1368      1420      1272      1271      1135      1114      1036      1018       986      1058      1231      1305
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1360      1498      1267      1514      1321      1347      1149      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6734789 n_nop=6129710 n_act=150474 n_pre=150458 n_ref_event=0 n_req=294235 n_rd=284710 n_rd_L2_A=0 n_write=0 n_wr_bk=30416 bw_util=0.1872
n_activity=5822541 dram_eff=0.2165
bk0: 16949a 6121113i bk1: 17554a 6098070i bk2: 17592a 6086893i bk3: 17598a 6093204i bk4: 16976a 6107954i bk5: 17506a 6084269i bk6: 17321a 6074791i bk7: 17192a 6079815i bk8: 17826a 6053616i bk9: 18164a 6054283i bk10: 18818a 6003951i bk11: 18963a 5986595i bk12: 17679a 6068603i bk13: 18140a 6050901i bk14: 18183a 6028868i bk15: 18249a 6039049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488599
Row_Buffer_Locality_read = 0.493555
Row_Buffer_Locality_write = 0.340472
Bank_Level_Parallism = 2.343131
Bank_Level_Parallism_Col = 1.714720
Bank_Level_Parallism_Ready = 1.230456
write_to_read_ratio_blp_rw_average = 0.089852
GrpLevelPara = 1.470628 

BW Util details:
bwutil = 0.187163 
total_CMD = 6734789 
util_bw = 1260504 
Wasted_Col = 2362860 
Wasted_Row = 1168022 
Idle = 1943403 

BW Util Bottlenecks: 
RCDc_limit = 2738310 
RCDWRc_limit = 57614 
WTRc_limit = 248526 
RTWc_limit = 212344 
CCDLc_limit = 196376 
rwq = 0 
CCDLc_limit_alone = 168891 
WTRc_limit_alone = 235457 
RTWc_limit_alone = 197928 

Commands details: 
total_CMD = 6734789 
n_nop = 6129710 
Read = 284710 
Write = 0 
L2_Alloc = 0 
L2_WB = 30416 
n_act = 150474 
n_pre = 150458 
n_ref = 0 
n_req = 294235 
total_req = 315126 

Dual Bus Interface Util: 
issued_total_row = 300932 
issued_total_col = 315126 
Row_Bus_Util =  0.044683 
CoL_Bus_Util = 0.046791 
Either_Row_CoL_Bus_Util = 0.089844 
Issued_on_Two_Bus_Simul_Util = 0.001630 
issued_two_Eff = 0.018145 
queue_avg = 2.365525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36553
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6734789 n_nop=6135930 n_act=148012 n_pre=147996 n_ref_event=0 n_req=292839 n_rd=283332 n_rd_L2_A=0 n_write=0 n_wr_bk=30315 bw_util=0.1863
n_activity=5792567 dram_eff=0.2166
bk0: 17108a 6121351i bk1: 17474a 6100614i bk2: 17507a 6109429i bk3: 17549a 6104158i bk4: 16628a 6118767i bk5: 16811a 6115738i bk6: 17593a 6065501i bk7: 17645a 6075278i bk8: 17879a 6063740i bk9: 18029a 6053147i bk10: 18995a 6006936i bk11: 18405a 6032057i bk12: 17525a 6066132i bk13: 17856a 6067765i bk14: 18027a 6052022i bk15: 18301a 6046201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494569
Row_Buffer_Locality_read = 0.499322
Row_Buffer_Locality_write = 0.352898
Bank_Level_Parallism = 2.331106
Bank_Level_Parallism_Col = 1.710513
Bank_Level_Parallism_Ready = 1.233813
write_to_read_ratio_blp_rw_average = 0.089586
GrpLevelPara = 1.465827 

BW Util details:
bwutil = 0.186285 
total_CMD = 6734789 
util_bw = 1254588 
Wasted_Col = 2335840 
Wasted_Row = 1155256 
Idle = 1989105 

BW Util Bottlenecks: 
RCDc_limit = 2692090 
RCDWRc_limit = 55513 
WTRc_limit = 238137 
RTWc_limit = 211711 
CCDLc_limit = 197694 
rwq = 0 
CCDLc_limit_alone = 169491 
WTRc_limit_alone = 225220 
RTWc_limit_alone = 196425 

Commands details: 
total_CMD = 6734789 
n_nop = 6135930 
Read = 283332 
Write = 0 
L2_Alloc = 0 
L2_WB = 30315 
n_act = 148012 
n_pre = 147996 
n_ref = 0 
n_req = 292839 
total_req = 313647 

Dual Bus Interface Util: 
issued_total_row = 296008 
issued_total_col = 313647 
Row_Bus_Util =  0.043952 
CoL_Bus_Util = 0.046571 
Either_Row_CoL_Bus_Util = 0.088920 
Issued_on_Two_Bus_Simul_Util = 0.001603 
issued_two_Eff = 0.018028 
queue_avg = 2.388403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3884
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6734789 n_nop=6129917 n_act=150514 n_pre=150498 n_ref_event=0 n_req=294158 n_rd=284642 n_rd_L2_A=0 n_write=0 n_wr_bk=30256 bw_util=0.187
n_activity=5810559 dram_eff=0.2168
bk0: 17130a 6108013i bk1: 17244a 6108915i bk2: 17606a 6095481i bk3: 17711a 6091529i bk4: 16873a 6111348i bk5: 17163a 6097443i bk6: 17666a 6064750i bk7: 17646a 6070442i bk8: 17740a 6063386i bk9: 18236a 6041360i bk10: 19065a 5997155i bk11: 18715a 6019200i bk12: 17905a 6067596i bk13: 17855a 6056873i bk14: 17976a 6052462i bk15: 18111a 6046459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488326
Row_Buffer_Locality_read = 0.492710
Row_Buffer_Locality_write = 0.357188
Bank_Level_Parallism = 2.335077
Bank_Level_Parallism_Col = 1.700570
Bank_Level_Parallism_Ready = 1.224144
write_to_read_ratio_blp_rw_average = 0.088035
GrpLevelPara = 1.467721 

BW Util details:
bwutil = 0.187028 
total_CMD = 6734789 
util_bw = 1259592 
Wasted_Col = 2363541 
Wasted_Row = 1158971 
Idle = 1952685 

BW Util Bottlenecks: 
RCDc_limit = 2740878 
RCDWRc_limit = 55707 
WTRc_limit = 248101 
RTWc_limit = 208932 
CCDLc_limit = 197580 
rwq = 0 
CCDLc_limit_alone = 169129 
WTRc_limit_alone = 235072 
RTWc_limit_alone = 193510 

Commands details: 
total_CMD = 6734789 
n_nop = 6129917 
Read = 284642 
Write = 0 
L2_Alloc = 0 
L2_WB = 30256 
n_act = 150514 
n_pre = 150498 
n_ref = 0 
n_req = 294158 
total_req = 314898 

Dual Bus Interface Util: 
issued_total_row = 301012 
issued_total_col = 314898 
Row_Bus_Util =  0.044695 
CoL_Bus_Util = 0.046757 
Either_Row_CoL_Bus_Util = 0.089813 
Issued_on_Two_Bus_Simul_Util = 0.001639 
issued_two_Eff = 0.018248 
queue_avg = 2.232729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23273
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6734789 n_nop=6133452 n_act=148577 n_pre=148561 n_ref_event=0 n_req=293980 n_rd=284453 n_rd_L2_A=0 n_write=0 n_wr_bk=30366 bw_util=0.187
n_activity=5806957 dram_eff=0.2169
bk0: 17351a 6105111i bk1: 17170a 6110154i bk2: 18107a 6064387i bk3: 17307a 6112322i bk4: 16324a 6147269i bk5: 17114a 6102538i bk6: 17915a 6055714i bk7: 17781a 6064466i bk8: 17780a 6066495i bk9: 17417a 6088612i bk10: 19029a 6004686i bk11: 18739a 6032247i bk12: 18283a 6026146i bk13: 18077a 6054165i bk14: 18239a 6042322i bk15: 17820a 6060106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494602
Row_Buffer_Locality_read = 0.499207
Row_Buffer_Locality_write = 0.357090
Bank_Level_Parallism = 2.332902
Bank_Level_Parallism_Col = 1.725047
Bank_Level_Parallism_Ready = 1.243210
write_to_read_ratio_blp_rw_average = 0.090903
GrpLevelPara = 1.471154 

BW Util details:
bwutil = 0.186981 
total_CMD = 6734789 
util_bw = 1259276 
Wasted_Col = 2342331 
Wasted_Row = 1166599 
Idle = 1966583 

BW Util Bottlenecks: 
RCDc_limit = 2704445 
RCDWRc_limit = 55868 
WTRc_limit = 236124 
RTWc_limit = 213698 
CCDLc_limit = 194433 
rwq = 0 
CCDLc_limit_alone = 166514 
WTRc_limit_alone = 223517 
RTWc_limit_alone = 198386 

Commands details: 
total_CMD = 6734789 
n_nop = 6133452 
Read = 284453 
Write = 0 
L2_Alloc = 0 
L2_WB = 30366 
n_act = 148577 
n_pre = 148561 
n_ref = 0 
n_req = 293980 
total_req = 314819 

Dual Bus Interface Util: 
issued_total_row = 297138 
issued_total_col = 314819 
Row_Bus_Util =  0.044120 
CoL_Bus_Util = 0.046745 
Either_Row_CoL_Bus_Util = 0.089288 
Issued_on_Two_Bus_Simul_Util = 0.001577 
issued_two_Eff = 0.017661 
queue_avg = 2.417082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41708
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6734789 n_nop=6131971 n_act=149637 n_pre=149621 n_ref_event=0 n_req=293394 n_rd=283879 n_rd_L2_A=0 n_write=0 n_wr_bk=30387 bw_util=0.1867
n_activity=5807405 dram_eff=0.2165
bk0: 16724a 6116055i bk1: 17207a 6105195i bk2: 17261a 6108460i bk3: 17583a 6096532i bk4: 17217a 6093101i bk5: 17031a 6107315i bk6: 17750a 6055987i bk7: 17528a 6061805i bk8: 17996a 6043724i bk9: 17494a 6083773i bk10: 18847a 6011024i bk11: 18795a 5996181i bk12: 18019a 6041590i bk13: 18257a 6034853i bk14: 18415a 6021599i bk15: 17755a 6059631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489986
Row_Buffer_Locality_read = 0.494341
Row_Buffer_Locality_write = 0.360063
Bank_Level_Parallism = 2.352110
Bank_Level_Parallism_Col = 1.733843
Bank_Level_Parallism_Ready = 1.249952
write_to_read_ratio_blp_rw_average = 0.089085
GrpLevelPara = 1.474540 

BW Util details:
bwutil = 0.186652 
total_CMD = 6734789 
util_bw = 1257064 
Wasted_Col = 2349728 
Wasted_Row = 1165464 
Idle = 1962533 

BW Util Bottlenecks: 
RCDc_limit = 2724475 
RCDWRc_limit = 54570 
WTRc_limit = 244240 
RTWc_limit = 213917 
CCDLc_limit = 194824 
rwq = 0 
CCDLc_limit_alone = 165876 
WTRc_limit_alone = 231090 
RTWc_limit_alone = 198119 

Commands details: 
total_CMD = 6734789 
n_nop = 6131971 
Read = 283879 
Write = 0 
L2_Alloc = 0 
L2_WB = 30387 
n_act = 149637 
n_pre = 149621 
n_ref = 0 
n_req = 293394 
total_req = 314266 

Dual Bus Interface Util: 
issued_total_row = 299258 
issued_total_col = 314266 
Row_Bus_Util =  0.044435 
CoL_Bus_Util = 0.046663 
Either_Row_CoL_Bus_Util = 0.089508 
Issued_on_Two_Bus_Simul_Util = 0.001590 
issued_two_Eff = 0.017760 
queue_avg = 2.405704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4057
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6734789 n_nop=6127534 n_act=150810 n_pre=150794 n_ref_event=0 n_req=295359 n_rd=285798 n_rd_L2_A=0 n_write=0 n_wr_bk=30458 bw_util=0.1878
n_activity=5828248 dram_eff=0.2171
bk0: 17503a 6104409i bk1: 16843a 6128362i bk2: 17750a 6089478i bk3: 17976a 6075542i bk4: 16833a 6121228i bk5: 17032a 6110512i bk6: 17776a 6078235i bk7: 17533a 6068938i bk8: 17931a 6085244i bk9: 18004a 6054350i bk10: 19027a 6004429i bk11: 18700a 6016674i bk12: 17947a 6058850i bk13: 18151a 6046468i bk14: 18204a 6033817i bk15: 18588a 6026307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489408
Row_Buffer_Locality_read = 0.494461
Row_Buffer_Locality_write = 0.338354
Bank_Level_Parallism = 2.321980
Bank_Level_Parallism_Col = 1.698690
Bank_Level_Parallism_Ready = 1.221908
write_to_read_ratio_blp_rw_average = 0.089997
GrpLevelPara = 1.461471 

BW Util details:
bwutil = 0.187834 
total_CMD = 6734789 
util_bw = 1265024 
Wasted_Col = 2375450 
Wasted_Row = 1163035 
Idle = 1931280 

BW Util Bottlenecks: 
RCDc_limit = 2746752 
RCDWRc_limit = 57787 
WTRc_limit = 251564 
RTWc_limit = 213106 
CCDLc_limit = 198680 
rwq = 0 
CCDLc_limit_alone = 170072 
WTRc_limit_alone = 238105 
RTWc_limit_alone = 197957 

Commands details: 
total_CMD = 6734789 
n_nop = 6127534 
Read = 285798 
Write = 0 
L2_Alloc = 0 
L2_WB = 30458 
n_act = 150810 
n_pre = 150794 
n_ref = 0 
n_req = 295359 
total_req = 316256 

Dual Bus Interface Util: 
issued_total_row = 301604 
issued_total_col = 316256 
Row_Bus_Util =  0.044783 
CoL_Bus_Util = 0.046959 
Either_Row_CoL_Bus_Util = 0.090167 
Issued_on_Two_Bus_Simul_Util = 0.001575 
issued_two_Eff = 0.017464 
queue_avg = 2.209354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20935
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6734789 n_nop=6132593 n_act=149183 n_pre=149167 n_ref_event=0 n_req=293143 n_rd=283612 n_rd_L2_A=0 n_write=0 n_wr_bk=30430 bw_util=0.1865
n_activity=5829496 dram_eff=0.2155
bk0: 17047a 6117797i bk1: 17302a 6125732i bk2: 17333a 6108543i bk3: 17655a 6093228i bk4: 17077a 6118329i bk5: 16765a 6128221i bk6: 17638a 6078386i bk7: 17517a 6082678i bk8: 18061a 6048176i bk9: 17625a 6068316i bk10: 18756a 6003395i bk11: 18653a 6036884i bk12: 18202a 6033908i bk13: 17842a 6043524i bk14: 17777a 6059392i bk15: 18362a 6021020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491095
Row_Buffer_Locality_read = 0.495691
Row_Buffer_Locality_write = 0.354317
Bank_Level_Parallism = 2.319022
Bank_Level_Parallism_Col = 1.709826
Bank_Level_Parallism_Ready = 1.229843
write_to_read_ratio_blp_rw_average = 0.091875
GrpLevelPara = 1.462570 

BW Util details:
bwutil = 0.186519 
total_CMD = 6734789 
util_bw = 1256168 
Wasted_Col = 2363832 
Wasted_Row = 1168819 
Idle = 1945970 

BW Util Bottlenecks: 
RCDc_limit = 2725003 
RCDWRc_limit = 56239 
WTRc_limit = 250459 
RTWc_limit = 217288 
CCDLc_limit = 189406 
rwq = 0 
CCDLc_limit_alone = 159422 
WTRc_limit_alone = 236545 
RTWc_limit_alone = 201218 

Commands details: 
total_CMD = 6734789 
n_nop = 6132593 
Read = 283612 
Write = 0 
L2_Alloc = 0 
L2_WB = 30430 
n_act = 149183 
n_pre = 149167 
n_ref = 0 
n_req = 293143 
total_req = 314042 

Dual Bus Interface Util: 
issued_total_row = 298350 
issued_total_col = 314042 
Row_Bus_Util =  0.044300 
CoL_Bus_Util = 0.046630 
Either_Row_CoL_Bus_Util = 0.089416 
Issued_on_Two_Bus_Simul_Util = 0.001514 
issued_two_Eff = 0.016931 
queue_avg = 2.306567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30657
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6734789 n_nop=6134208 n_act=148208 n_pre=148192 n_ref_event=0 n_req=293897 n_rd=284357 n_rd_L2_A=0 n_write=0 n_wr_bk=30557 bw_util=0.187
n_activity=5788054 dram_eff=0.2176
bk0: 17344a 6103745i bk1: 17410a 6106378i bk2: 17198a 6110169i bk3: 17544a 6092237i bk4: 16959a 6108012i bk5: 17131a 6110319i bk6: 17596a 6056901i bk7: 17410a 6088487i bk8: 17932a 6058442i bk9: 18039a 6058592i bk10: 18539a 6026799i bk11: 19044a 6002068i bk12: 17892a 6057991i bk13: 17934a 6054721i bk14: 18355a 6029726i bk15: 18030a 6049849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495714
Row_Buffer_Locality_read = 0.500417
Row_Buffer_Locality_write = 0.355556
Bank_Level_Parallism = 2.350354
Bank_Level_Parallism_Col = 1.731382
Bank_Level_Parallism_Ready = 1.245008
write_to_read_ratio_blp_rw_average = 0.090991
GrpLevelPara = 1.474345 

BW Util details:
bwutil = 0.187037 
total_CMD = 6734789 
util_bw = 1259656 
Wasted_Col = 2326338 
Wasted_Row = 1158674 
Idle = 1990121 

BW Util Bottlenecks: 
RCDc_limit = 2686854 
RCDWRc_limit = 55880 
WTRc_limit = 241544 
RTWc_limit = 212658 
CCDLc_limit = 196378 
rwq = 0 
CCDLc_limit_alone = 168115 
WTRc_limit_alone = 228628 
RTWc_limit_alone = 197311 

Commands details: 
total_CMD = 6734789 
n_nop = 6134208 
Read = 284357 
Write = 0 
L2_Alloc = 0 
L2_WB = 30557 
n_act = 148208 
n_pre = 148192 
n_ref = 0 
n_req = 293897 
total_req = 314914 

Dual Bus Interface Util: 
issued_total_row = 296400 
issued_total_col = 314914 
Row_Bus_Util =  0.044010 
CoL_Bus_Util = 0.046759 
Either_Row_CoL_Bus_Util = 0.089176 
Issued_on_Two_Bus_Simul_Util = 0.001594 
issued_two_Eff = 0.017871 
queue_avg = 2.452284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45228
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6734789 n_nop=6138571 n_act=147538 n_pre=147522 n_ref_event=0 n_req=291383 n_rd=281886 n_rd_L2_A=0 n_write=0 n_wr_bk=30246 bw_util=0.1854
n_activity=5774478 dram_eff=0.2162
bk0: 16476a 6139508i bk1: 17135a 6119008i bk2: 17598a 6090579i bk3: 17533a 6089664i bk4: 16592a 6111317i bk5: 16519a 6129190i bk6: 17321a 6077321i bk7: 17663a 6058045i bk8: 17749a 6067609i bk9: 17792a 6062170i bk10: 18629a 6024261i bk11: 18771a 6022066i bk12: 18083a 6031216i bk13: 17865a 6055381i bk14: 18203a 6045367i bk15: 17957a 6048638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493670
Row_Buffer_Locality_read = 0.498553
Row_Buffer_Locality_write = 0.348742
Bank_Level_Parallism = 2.346367
Bank_Level_Parallism_Col = 1.727594
Bank_Level_Parallism_Ready = 1.238278
write_to_read_ratio_blp_rw_average = 0.092469
GrpLevelPara = 1.470962 

BW Util details:
bwutil = 0.185385 
total_CMD = 6734789 
util_bw = 1248528 
Wasted_Col = 2323432 
Wasted_Row = 1156450 
Idle = 2006379 

BW Util Bottlenecks: 
RCDc_limit = 2681692 
RCDWRc_limit = 56029 
WTRc_limit = 234483 
RTWc_limit = 220579 
CCDLc_limit = 195829 
rwq = 0 
CCDLc_limit_alone = 166496 
WTRc_limit_alone = 221598 
RTWc_limit_alone = 204131 

Commands details: 
total_CMD = 6734789 
n_nop = 6138571 
Read = 281886 
Write = 0 
L2_Alloc = 0 
L2_WB = 30246 
n_act = 147538 
n_pre = 147522 
n_ref = 0 
n_req = 291383 
total_req = 312132 

Dual Bus Interface Util: 
issued_total_row = 295060 
issued_total_col = 312132 
Row_Bus_Util =  0.043811 
CoL_Bus_Util = 0.046346 
Either_Row_CoL_Bus_Util = 0.088528 
Issued_on_Two_Bus_Simul_Util = 0.001629 
issued_two_Eff = 0.018406 
queue_avg = 2.390508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39051
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6734789 n_nop=6134015 n_act=148357 n_pre=148341 n_ref_event=0 n_req=293900 n_rd=284384 n_rd_L2_A=0 n_write=0 n_wr_bk=30239 bw_util=0.1869
n_activity=5788209 dram_eff=0.2174
bk0: 16883a 6142738i bk1: 17251a 6105552i bk2: 17626a 6094493i bk3: 17812a 6084970i bk4: 17031a 6112971i bk5: 17030a 6106756i bk6: 17308a 6076499i bk7: 17538a 6085910i bk8: 18144a 6049042i bk9: 17925a 6069896i bk10: 19036a 6000561i bk11: 18492a 6035941i bk12: 17822a 6057230i bk13: 18136a 6044216i bk14: 18330a 6038952i bk15: 18020a 6056070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495219
Row_Buffer_Locality_read = 0.499958
Row_Buffer_Locality_write = 0.353615
Bank_Level_Parallism = 2.337483
Bank_Level_Parallism_Col = 1.721970
Bank_Level_Parallism_Ready = 1.235704
write_to_read_ratio_blp_rw_average = 0.090257
GrpLevelPara = 1.472321 

BW Util details:
bwutil = 0.186864 
total_CMD = 6734789 
util_bw = 1258492 
Wasted_Col = 2333407 
Wasted_Row = 1156459 
Idle = 1986431 

BW Util Bottlenecks: 
RCDc_limit = 2695583 
RCDWRc_limit = 55184 
WTRc_limit = 243918 
RTWc_limit = 215751 
CCDLc_limit = 196234 
rwq = 0 
CCDLc_limit_alone = 167700 
WTRc_limit_alone = 231121 
RTWc_limit_alone = 200014 

Commands details: 
total_CMD = 6734789 
n_nop = 6134015 
Read = 284384 
Write = 0 
L2_Alloc = 0 
L2_WB = 30239 
n_act = 148357 
n_pre = 148341 
n_ref = 0 
n_req = 293900 
total_req = 314623 

Dual Bus Interface Util: 
issued_total_row = 296698 
issued_total_col = 314623 
Row_Bus_Util =  0.044055 
CoL_Bus_Util = 0.046716 
Either_Row_CoL_Bus_Util = 0.089205 
Issued_on_Two_Bus_Simul_Util = 0.001566 
issued_two_Eff = 0.017556 
queue_avg = 2.379981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37998
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6734789 n_nop=6133426 n_act=148894 n_pre=148878 n_ref_event=0 n_req=293398 n_rd=283915 n_rd_L2_A=0 n_write=0 n_wr_bk=30423 bw_util=0.1867
n_activity=5787933 dram_eff=0.2172
bk0: 17133a 6112814i bk1: 16813a 6125529i bk2: 17744a 6078800i bk3: 17649a 6098532i bk4: 16884a 6118412i bk5: 16626a 6129670i bk6: 17510a 6089816i bk7: 17339a 6078844i bk8: 17735a 6092194i bk9: 17810a 6064240i bk10: 19148a 5994036i bk11: 18836a 6003703i bk12: 17790a 6058474i bk13: 18329a 6041540i bk14: 18367a 6037169i bk15: 18202a 6025749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492526
Row_Buffer_Locality_read = 0.497036
Row_Buffer_Locality_write = 0.357482
Bank_Level_Parallism = 2.339288
Bank_Level_Parallism_Col = 1.710050
Bank_Level_Parallism_Ready = 1.233585
write_to_read_ratio_blp_rw_average = 0.089110
GrpLevelPara = 1.468775 

BW Util details:
bwutil = 0.186695 
total_CMD = 6734789 
util_bw = 1257352 
Wasted_Col = 2339585 
Wasted_Row = 1153214 
Idle = 1984638 

BW Util Bottlenecks: 
RCDc_limit = 2712047 
RCDWRc_limit = 55367 
WTRc_limit = 247259 
RTWc_limit = 207263 
CCDLc_limit = 195647 
rwq = 0 
CCDLc_limit_alone = 168395 
WTRc_limit_alone = 234279 
RTWc_limit_alone = 192991 

Commands details: 
total_CMD = 6734789 
n_nop = 6133426 
Read = 283915 
Write = 0 
L2_Alloc = 0 
L2_WB = 30423 
n_act = 148894 
n_pre = 148878 
n_ref = 0 
n_req = 293398 
total_req = 314338 

Dual Bus Interface Util: 
issued_total_row = 297772 
issued_total_col = 314338 
Row_Bus_Util =  0.044214 
CoL_Bus_Util = 0.046674 
Either_Row_CoL_Bus_Util = 0.089292 
Issued_on_Two_Bus_Simul_Util = 0.001596 
issued_two_Eff = 0.017871 
queue_avg = 2.299356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29936
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6734789 n_nop=6131103 n_act=149735 n_pre=149719 n_ref_event=0 n_req=294096 n_rd=284581 n_rd_L2_A=0 n_write=0 n_wr_bk=30418 bw_util=0.1871
n_activity=5813722 dram_eff=0.2167
bk0: 16890a 6118949i bk1: 16934a 6128516i bk2: 17374a 6109866i bk3: 17704a 6089234i bk4: 17115a 6088402i bk5: 16996a 6104043i bk6: 17161a 6078488i bk7: 17579a 6081378i bk8: 18007a 6051810i bk9: 17898a 6062659i bk10: 18345a 6036508i bk11: 19240a 5985350i bk12: 18095a 6048492i bk13: 18246a 6050087i bk14: 18654a 6016260i bk15: 18343a 6022343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490864
Row_Buffer_Locality_read = 0.495982
Row_Buffer_Locality_write = 0.337782
Bank_Level_Parallism = 2.340172
Bank_Level_Parallism_Col = 1.716238
Bank_Level_Parallism_Ready = 1.231898
write_to_read_ratio_blp_rw_average = 0.091270
GrpLevelPara = 1.469028 

BW Util details:
bwutil = 0.187088 
total_CMD = 6734789 
util_bw = 1259996 
Wasted_Col = 2356665 
Wasted_Row = 1164344 
Idle = 1953784 

BW Util Bottlenecks: 
RCDc_limit = 2725336 
RCDWRc_limit = 56865 
WTRc_limit = 243662 
RTWc_limit = 218681 
CCDLc_limit = 198186 
rwq = 0 
CCDLc_limit_alone = 169081 
WTRc_limit_alone = 230385 
RTWc_limit_alone = 202853 

Commands details: 
total_CMD = 6734789 
n_nop = 6131103 
Read = 284581 
Write = 0 
L2_Alloc = 0 
L2_WB = 30418 
n_act = 149735 
n_pre = 149719 
n_ref = 0 
n_req = 294096 
total_req = 314999 

Dual Bus Interface Util: 
issued_total_row = 299454 
issued_total_col = 314999 
Row_Bus_Util =  0.044464 
CoL_Bus_Util = 0.046772 
Either_Row_CoL_Bus_Util = 0.089637 
Issued_on_Two_Bus_Simul_Util = 0.001599 
issued_two_Eff = 0.017835 
queue_avg = 2.389967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38997

========= L2 cache stats =========
L2_cache_bank[0]: Access = 597570, Miss = 151914, Miss_rate = 0.254, Pending_hits = 1075, Reservation_fails = 87
L2_cache_bank[1]: Access = 577490, Miss = 153937, Miss_rate = 0.267, Pending_hits = 395, Reservation_fails = 531
L2_cache_bank[2]: Access = 581130, Miss = 151810, Miss_rate = 0.261, Pending_hits = 397, Reservation_fails = 555
L2_cache_bank[3]: Access = 583838, Miss = 152615, Miss_rate = 0.261, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[4]: Access = 581660, Miss = 152500, Miss_rate = 0.262, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[5]: Access = 598911, Miss = 153268, Miss_rate = 0.256, Pending_hits = 368, Reservation_fails = 902
L2_cache_bank[6]: Access = 594726, Miss = 153581, Miss_rate = 0.258, Pending_hits = 366, Reservation_fails = 388
L2_cache_bank[7]: Access = 598021, Miss = 152003, Miss_rate = 0.254, Pending_hits = 384, Reservation_fails = 162
L2_cache_bank[8]: Access = 598335, Miss = 152757, Miss_rate = 0.255, Pending_hits = 1146, Reservation_fails = 1488
L2_cache_bank[9]: Access = 585733, Miss = 152216, Miss_rate = 0.260, Pending_hits = 412, Reservation_fails = 735
L2_cache_bank[10]: Access = 580112, Miss = 153571, Miss_rate = 0.265, Pending_hits = 378, Reservation_fails = 565
L2_cache_bank[11]: Access = 578067, Miss = 153387, Miss_rate = 0.265, Pending_hits = 338, Reservation_fails = 67
L2_cache_bank[12]: Access = 2163157, Miss = 152436, Miss_rate = 0.070, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[13]: Access = 586290, Miss = 152354, Miss_rate = 0.260, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[14]: Access = 593106, Miss = 152382, Miss_rate = 0.257, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[15]: Access = 589785, Miss = 153122, Miss_rate = 0.260, Pending_hits = 405, Reservation_fails = 1038
L2_cache_bank[16]: Access = 602976, Miss = 151249, Miss_rate = 0.251, Pending_hits = 1070, Reservation_fails = 298
L2_cache_bank[17]: Access = 593645, Miss = 151771, Miss_rate = 0.256, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[18]: Access = 582519, Miss = 152721, Miss_rate = 0.262, Pending_hits = 395, Reservation_fails = 613
L2_cache_bank[19]: Access = 585085, Miss = 152711, Miss_rate = 0.261, Pending_hits = 338, Reservation_fails = 38
L2_cache_bank[20]: Access = 588876, Miss = 152877, Miss_rate = 0.260, Pending_hits = 355, Reservation_fails = 283
L2_cache_bank[21]: Access = 589275, Miss = 152217, Miss_rate = 0.258, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[22]: Access = 585290, Miss = 152175, Miss_rate = 0.260, Pending_hits = 332, Reservation_fails = 122
L2_cache_bank[23]: Access = 592234, Miss = 153474, Miss_rate = 0.259, Pending_hits = 372, Reservation_fails = 0
L2_total_cache_accesses = 15707831
L2_total_cache_misses = 3663048
L2_total_cache_miss_rate = 0.2332
L2_total_cache_pending_hits = 10885
L2_total_cache_reservation_fails = 7872
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10336244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10885
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1025239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7872
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2384310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10885
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1697654
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 188133
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13756678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1951153
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7872
L2_cache_data_port_util = 0.191
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=15707831
icnt_total_pkts_simt_to_mem=15707831
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15707831
Req_Network_cycles = 2626204
Req_Network_injected_packets_per_cycle =       5.9812 
Req_Network_conflicts_per_cycle =       6.8015
Req_Network_conflicts_per_cycle_util =       7.1065
Req_Bank_Level_Parallism =       6.2495
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      12.3221
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2516

Reply_Network_injected_packets_num = 15707831
Reply_Network_cycles = 2626204
Reply_Network_injected_packets_per_cycle =        5.9812
Reply_Network_conflicts_per_cycle =        3.1148
Reply_Network_conflicts_per_cycle_util =       3.2528
Reply_Bank_Level_Parallism =       6.2461
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4434
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1994
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 35 sec (4235 sec)
gpgpu_simulation_rate = 63735 (inst/sec)
gpgpu_simulation_rate = 620 (cycle/sec)
gpgpu_silicon_slowdown = 2201612x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d720..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d718..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d710..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color1PiS_S_S_S_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color1PiS_S_S_S_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6color1PiS_S_S_S_S_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z6color1PiS_S_S_S_S_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 316457
gpu_sim_insn = 23537476
gpu_ipc =      74.3781
gpu_tot_sim_cycle = 2942661
gpu_tot_sim_insn = 293457906
gpu_tot_ipc =      99.7254
gpu_tot_issued_cta = 17535
gpu_occupancy = 62.8055% 
gpu_tot_occupancy = 66.6855% 
max_total_param_size = 0
gpu_stall_dramfull = 6387
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.4337
partiton_level_parallism_total  =       5.8148
partiton_level_parallism_util =       4.6092
partiton_level_parallism_util_total  =       6.0723
L2_BW  =     193.6651 GB/Sec
L2_BW_total  =     253.9894 GB/Sec
gpu_total_sim_rate=62265

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1227541, Miss = 495039, Miss_rate = 0.403, Pending_hits = 14564, Reservation_fails = 182003
	L1D_cache_core[1]: Access = 1244236, Miss = 495338, Miss_rate = 0.398, Pending_hits = 14501, Reservation_fails = 168289
	L1D_cache_core[2]: Access = 1293533, Miss = 511431, Miss_rate = 0.395, Pending_hits = 14563, Reservation_fails = 175150
	L1D_cache_core[3]: Access = 1263409, Miss = 504555, Miss_rate = 0.399, Pending_hits = 14374, Reservation_fails = 210511
	L1D_cache_core[4]: Access = 1271417, Miss = 513438, Miss_rate = 0.404, Pending_hits = 15052, Reservation_fails = 220119
	L1D_cache_core[5]: Access = 1262525, Miss = 517524, Miss_rate = 0.410, Pending_hits = 15138, Reservation_fails = 181462
	L1D_cache_core[6]: Access = 1242073, Miss = 493016, Miss_rate = 0.397, Pending_hits = 14460, Reservation_fails = 183270
	L1D_cache_core[7]: Access = 1258614, Miss = 505150, Miss_rate = 0.401, Pending_hits = 14624, Reservation_fails = 182475
	L1D_cache_core[8]: Access = 1275676, Miss = 526542, Miss_rate = 0.413, Pending_hits = 14987, Reservation_fails = 190088
	L1D_cache_core[9]: Access = 1236215, Miss = 519148, Miss_rate = 0.420, Pending_hits = 14512, Reservation_fails = 219857
	L1D_cache_core[10]: Access = 1271752, Miss = 501420, Miss_rate = 0.394, Pending_hits = 14483, Reservation_fails = 177494
	L1D_cache_core[11]: Access = 1250492, Miss = 498605, Miss_rate = 0.399, Pending_hits = 14400, Reservation_fails = 200652
	L1D_cache_core[12]: Access = 1224133, Miss = 490495, Miss_rate = 0.401, Pending_hits = 14542, Reservation_fails = 190969
	L1D_cache_core[13]: Access = 1259030, Miss = 509144, Miss_rate = 0.404, Pending_hits = 14921, Reservation_fails = 205356
	L1D_cache_core[14]: Access = 1280067, Miss = 521316, Miss_rate = 0.407, Pending_hits = 14956, Reservation_fails = 191395
	L1D_cache_core[15]: Access = 1280995, Miss = 511595, Miss_rate = 0.399, Pending_hits = 14676, Reservation_fails = 192038
	L1D_cache_core[16]: Access = 1277963, Miss = 517710, Miss_rate = 0.405, Pending_hits = 14933, Reservation_fails = 231526
	L1D_cache_core[17]: Access = 1243133, Miss = 506887, Miss_rate = 0.408, Pending_hits = 14571, Reservation_fails = 255705
	L1D_cache_core[18]: Access = 1227308, Miss = 502306, Miss_rate = 0.409, Pending_hits = 14696, Reservation_fails = 219287
	L1D_cache_core[19]: Access = 1250709, Miss = 517961, Miss_rate = 0.414, Pending_hits = 14665, Reservation_fails = 206598
	L1D_cache_core[20]: Access = 1226928, Miss = 503581, Miss_rate = 0.410, Pending_hits = 14611, Reservation_fails = 201437
	L1D_cache_core[21]: Access = 1238530, Miss = 508214, Miss_rate = 0.410, Pending_hits = 14607, Reservation_fails = 234074
	L1D_cache_core[22]: Access = 1234592, Miss = 507792, Miss_rate = 0.411, Pending_hits = 14608, Reservation_fails = 240917
	L1D_cache_core[23]: Access = 1231738, Miss = 497510, Miss_rate = 0.404, Pending_hits = 14722, Reservation_fails = 213467
	L1D_cache_core[24]: Access = 1221850, Miss = 484090, Miss_rate = 0.396, Pending_hits = 14011, Reservation_fails = 188536
	L1D_cache_core[25]: Access = 1256810, Miss = 506513, Miss_rate = 0.403, Pending_hits = 14536, Reservation_fails = 196651
	L1D_cache_core[26]: Access = 1232714, Miss = 500087, Miss_rate = 0.406, Pending_hits = 14786, Reservation_fails = 185895
	L1D_cache_core[27]: Access = 1270269, Miss = 528641, Miss_rate = 0.416, Pending_hits = 14904, Reservation_fails = 221636
	L1D_cache_core[28]: Access = 1254839, Miss = 519792, Miss_rate = 0.414, Pending_hits = 15028, Reservation_fails = 210247
	L1D_cache_core[29]: Access = 1256045, Miss = 504344, Miss_rate = 0.402, Pending_hits = 14976, Reservation_fails = 206302
	L1D_total_cache_accesses = 37565136
	L1D_total_cache_misses = 15219184
	L1D_total_cache_miss_rate = 0.4051
	L1D_total_cache_pending_hits = 440407
	L1D_total_cache_reservation_fails = 6083406
	L1D_cache_data_port_util = 0.257
	L1D_cache_fill_port_util = 0.175
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20013815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 440407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11074966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6082359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3857100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 440407
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1891730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 212192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35386288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2178848

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 969083
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5113276
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1047
ctas_completed 17535, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
41654, 39610, 40391, 33635, 34443, 38846, 35507, 39496, 40557, 38202, 39042, 38327, 38726, 37715, 39090, 40179, 38381, 42307, 40049, 40176, 41645, 39236, 40750, 42842, 45196, 42895, 40054, 38979, 41299, 36711, 38993, 38804, 
gpgpu_n_tot_thrd_icount = 1202512384
gpgpu_n_tot_w_icount = 37578512
gpgpu_n_stall_shd_mem = 10966112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14932066
gpgpu_n_mem_write_global = 2178848
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49691272
gpgpu_n_store_insn = 10281412
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 29627136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9850856
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1115256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3183916	W0_Idle:4097173	W0_Scoreboard:296378547	W1:9443284	W2:4533669	W3:3002630	W4:2237776	W5:1859807	W6:1570966	W7:1368697	W8:1211317	W9:1060007	W10:951356	W11:858687	W12:780862	W13:695537	W14:632134	W15:568181	W16:513431	W17:453719	W18:400431	W19:352649	W20:316288	W21:275523	W22:234333	W23:208089	W24:175434	W25:150341	W26:125885	W27:104434	W28:69556	W29:55172	W30:48687	W31:30995	W32:3288635
single_issue_nums: WS0:9357727	WS1:9389137	WS2:9384624	WS3:9447024	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 119456528 {8:14932066,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 87153920 {40:2178848,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 597282640 {40:14932066,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 17430784 {8:2178848,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1336 
max_icnt2sh_latency = 144 
averagemflatency = 335 
avg_icnt2mem_latency = 101 
avg_mrq_latency = 20 
avg_icnt2sh_latency = 3 
mrq_lat_table:2623850 	51022 	76450 	154488 	391236 	209594 	183109 	140811 	42346 	2927 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8030260 	7079456 	1991983 	9215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	11344675 	1699669 	1822266 	2118775 	125529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12350638 	3240937 	1202881 	273861 	39817 	2749 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	182 	5297 	254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        67        65        53        63        64        59        42        57        64        64        41        50        52        52 
dram[1]:        64        64        65        66        61        63        56        52        56        58        52        59        47        64        43        64 
dram[2]:        64        64        71        74        64        64        40        50        63        64        56        55        56        52        52        56 
dram[3]:        64        64        68        77        54        48        48        50        64        64        48        64        44        48        52        56 
dram[4]:        64        64        69        73        53        45        56        52        64        59        48        64        44        60        44        52 
dram[5]:        64        64        67        69        48        57        49        55        52        64        60        60        50        56        48        62 
dram[6]:        64        64        65        69        57        62        57        52        62        60        58        58        51        54        52        48 
dram[7]:        64        64        64        66        64        56        61        63        64        64        45        56        45        52        52        52 
dram[8]:        64        64        65        68        48        56        60        52        58        53        64        56        49        56        52        52 
dram[9]:        64        64        68        64        48        59        55        64        58        64        60        56        40        60        52        52 
dram[10]:        64        64        64        65        47        60        64        52        57        64        49        56        55        56        56        52 
dram[11]:        64        64        66        67        40        46        49        57        56        64        60        59        52        55        46        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      7163      6923      7105      7041      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      6458      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      7046      6716      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5879      5747 
dram[5]:      5785      6856      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      6703      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      8061      5716 
average row accesses per activate:
dram[0]:  2.083172  2.046485  1.960681  2.004296  1.953265  1.944060  1.900982  1.906646  1.861264  1.878780  1.863271  1.828457  1.933970  1.882730  1.870577  1.910617 
dram[1]:  2.083182  2.033296  2.049184  2.047059  1.962840  1.983333  1.909281  1.924974  1.908793  1.892099  1.837152  1.892302  1.892694  1.924805  1.932886  1.933048 
dram[2]:  2.010052  2.007342  1.995221  2.018764  1.959028  1.959210  1.860489  1.879037  1.886509  1.859581  1.845514  1.885435  1.922415  1.892870  1.932903  1.898557 
dram[3]:  2.030758  2.044266  1.936450  2.053267  2.058726  1.936601  1.911773  1.896594  1.894152  1.951224  1.871533  1.928266  1.889506  1.901983  1.923320  1.945234 
dram[4]:  2.037120  2.070601  2.027912  2.029075  1.962900  1.975473  1.867289  1.881676  1.863142  1.921002  1.845954  1.810348  1.889361  1.918959  1.893136  1.946798 
dram[5]:  2.041090  2.048565  1.981891  1.965454  2.004390  1.978285  1.909640  1.879216  1.934003  1.897959  1.829724  1.839057  1.904347  1.892515  1.892690  1.914847 
dram[6]:  2.050731  2.063029  2.004262  1.994440  1.999693  2.022164  1.908379  1.929486  1.868887  1.896206  1.832987  1.908016  1.848425  1.885554  1.916802  1.860213 
dram[7]:  2.050320  2.041043  2.037556  2.023708  1.973108  2.012590  1.856680  1.932099  1.867918  1.916425  1.867871  1.889531  1.941807  1.926883  1.934160  1.952708 
dram[8]:  2.076923  2.051258  1.994914  1.987789  1.962809  2.001278  1.898900  1.900823  1.886651  1.917069  1.898905  1.902125  1.874061  1.915286  1.929227  1.929582 
dram[9]:  2.126709  2.037358  2.009987  2.001083  1.989433  1.953801  1.886229  1.918932  1.872807  1.949976  1.864771  1.916545  1.914540  1.896004  1.927929  1.964121 
dram[10]:  2.055398  2.053390  1.962281  2.039109  1.996057  2.008584  1.952152  1.918540  1.961895  1.867512  1.843037  1.853793  1.904942  1.914576  1.893853  1.862772 
dram[11]:  2.071046  2.095145  2.032188  1.992484  1.902843  1.981483  1.885623  1.914778  1.901895  1.903562  1.881850  1.817916  1.916495  1.952710  1.871724  1.874853 
average row locality = 3875909/2001473 = 1.936528
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18618     19344     19387     19398     18696     19301     19098     18907     19603     19970     20685     20848     19396     19912     20007     19944 
dram[1]:     18869     19259     19301     19361     18314     18502     19411     19418     19723     19854     20846     20177     19192     19579     19806     20092 
dram[2]:     18897     18979     19393     19567     18627     18892     19456     19409     19444     20054     20872     20578     19676     19638     19697     19870 
dram[3]:     19179     18933     19986     19083     18036     18865     19690     19563     19617     19186     20942     20569     20098     19895     20013     19581 
dram[4]:     18398     18953     19031     19380     18982     18755     19543     19286     19762     19217     20671     20602     19789     20071     20201     19456 
dram[5]:     19353     18586     19584     19765     18520     18743     19577     19296     19770     19795     20892     20502     19692     19898     19982     20386 
dram[6]:     18768     19040     19101     19439     18858     18498     19359     19254     19826     19402     20559     20497     19950     19521     19463     20116 
dram[7]:     19172     19188     18990     19320     18713     18860     19387     19180     19760     19799     20346     20919     19648     19661     20073     19813 
dram[8]:     18151     18879     19365     19370     18252     18135     19048     19464     19489     19593     20498     20664     19819     19596     19946     19667 
dram[9]:     18593     19041     19466     19666     18732     18793     19048     19334     19957     19694     20938     20319     19549     19907     20111     19814 
dram[10]:     18902     18535     19573     19475     18586     18301     19265     19071     19488     19533     21005     20620     19483     20119     20188     20002 
dram[11]:     18637     18665     19117     19493     18890     18730     18908     19379     19724     19611     20061     21146     19888     20008     20480     20112 
total dram reads = 3749914
bank skew: 21146/18036 = 1.17
chip skew: 314341/309936 = 1.01
number of total write accesses:
dram[0]:      2182      2157      2121      2111      2094      2049      2052      2044      2072      2098      2048      2070      2015      2007      1998      2036 
dram[1]:      2145      2188      2103      2096      2070      2089      2074      2056      2042      2044      2029      2021      2000      2009      2032      2032 
dram[2]:      2178      2166      2057      2132      2040      2066      2019      2109      2030      2028      2048      2026      1983      1992      2029      2036 
dram[3]:      2165      2170      2066      2097      2063      2072      2076      2044      2071      2075      2055      2035      2020      2013      2035      2037 
dram[4]:      2229      2179      2067      2107      2091      2051      2072      2090      2045      2031      2011      2007      2009      2036      2005      2013 
dram[5]:      2219      2181      2104      2122      2042      2093      2034      2056      2071      2086      2028      2024      2028      2006      2034      2036 
dram[6]:      2230      2226      2090      2071      2050      2093      2028      2042      2084      2057      2032      2039      1985      2018      2038      2028 
dram[7]:      2203      2188      2106      2093      2104      2116      2092      2067      2074      2068      2068      2051      1992      2019      2014      2025 
dram[8]:      2157      2141      2087      2060      2046      2062      2029      2038      2057      2043      2058      2032      2029      2024      2025      2042 
dram[9]:      2183      2193      2086      2081      2055      2085      2032      2057      2030      2064      2020      2015      2020      1973      2050      2034 
dram[10]:      2201      2227      2117      2092      2080      2058      2053      2059      2042      2035      2014      2046      2021      2014      2041      2027 
dram[11]:      2191      2250      2067      2071      2099      2043      2071      2073      2049      2039      2034      2034      2018      2008      2007      2021 
total dram writes = 396925
bank skew: 2250/1973 = 1.14
chip skew: 33280/32930 = 1.01
average mf latency per bank:
dram[0]:       1731      1574      1577      1536      1292      1292      1264      1252      1119      1064      1050      1006      1071       975      1206      1224
dram[1]:       1680      1553      1559      1530      1344      1313      1239      1280      1077      1136       978      1050      1007      1019      1177      1146
dram[2]:       1553      1623      1597      1573      1356      1413      1213      1175      1110      1116      1031      1056      1000      1015      1170      1230
dram[3]:       1686      1682      1518      1595      1453      1416      1181      1208      1149      1165      1009      1029       995      1017      1183      1239
dram[4]:       1722      1711      1598      1493      1368      1377      1191      1236      1185      1176      1051       969      1008       994      1261      1218
dram[5]:       1603      1754      1556      1449      1334      1374      1179      1191      1111      1124       940       979      1026       983      1169      1148
dram[6]:       1734      1557      1599      1508      1450      1444      1289      1286      1131      1114      1088      1060      1052      1018     23663      1088
dram[7]:       1594      1512      1648      1549      1371      1313      1253      1280      1049      1114      1052      1017      1037      1076      1188      1295
dram[8]:       1696      1706      1653      1538      1439      1394      1270      1225      1135      1144      1065      1030       999       994      1262      1211
dram[9]:       1732      1616      1486      1459      1301      1352      1240      1184      1072      1117       991      1029       995      1010      1210      1267
dram[10]:       1625      1673      1527      1545      1399      1393      1213      1204      1184      1105      1026      1000      1037      1003      1161      1220
dram[11]:       1590      1602      1602      1527      1336      1385      1242      1245      1112      1092      1017       994       965      1032      1207      1286
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1360      1498      1267      1514      1321      1347      1149      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7546331 n_nop=6875893 n_act=168291 n_pre=168275 n_ref_event=0 n_req=323640 n_rd=313114 n_rd_L2_A=0 n_write=0 n_wr_bk=33154 bw_util=0.1835
n_activity=6515881 dram_eff=0.2126
bk0: 18618a 6868523i bk1: 19344a 6840876i bk2: 19387a 6825105i bk3: 19398a 6833075i bk4: 18696a 6846901i bk5: 19301a 6820140i bk6: 19098a 6809723i bk7: 18907a 6816932i bk8: 19603a 6791916i bk9: 19970a 6790485i bk10: 20685a 6736249i bk11: 20848a 6716373i bk12: 19396a 6810372i bk13: 19912a 6787707i bk14: 20007a 6765154i bk15: 19944a 6782084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480012
Row_Buffer_Locality_read = 0.485073
Row_Buffer_Locality_write = 0.329470
Bank_Level_Parallism = 2.328496
Bank_Level_Parallism_Col = 1.694771
Bank_Level_Parallism_Ready = 1.221816
write_to_read_ratio_blp_rw_average = 0.088518
GrpLevelPara = 1.458986 

BW Util details:
bwutil = 0.183542 
total_CMD = 7546331 
util_bw = 1385072 
Wasted_Col = 2648619 
Wasted_Row = 1315545 
Idle = 2197095 

BW Util Bottlenecks: 
RCDc_limit = 3069608 
RCDWRc_limit = 65273 
WTRc_limit = 275763 
RTWc_limit = 236252 
CCDLc_limit = 216126 
rwq = 0 
CCDLc_limit_alone = 186049 
WTRc_limit_alone = 261331 
RTWc_limit_alone = 220607 

Commands details: 
total_CMD = 7546331 
n_nop = 6875893 
Read = 313114 
Write = 0 
L2_Alloc = 0 
L2_WB = 33154 
n_act = 168291 
n_pre = 168275 
n_ref = 0 
n_req = 323640 
total_req = 346268 

Dual Bus Interface Util: 
issued_total_row = 336566 
issued_total_col = 346268 
Row_Bus_Util =  0.044600 
CoL_Bus_Util = 0.045886 
Either_Row_CoL_Bus_Util = 0.088843 
Issued_on_Two_Bus_Simul_Util = 0.001643 
issued_two_Eff = 0.018489 
queue_avg = 2.206600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2066
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7546331 n_nop=6882729 n_act=165486 n_pre=165470 n_ref_event=0 n_req=322184 n_rd=311704 n_rd_L2_A=0 n_write=0 n_wr_bk=33030 bw_util=0.1827
n_activity=6486532 dram_eff=0.2126
bk0: 18869a 6864734i bk1: 19259a 6843631i bk2: 19301a 6851343i bk3: 19361a 6844750i bk4: 18314a 6862653i bk5: 18502a 6857405i bk6: 19411a 6803407i bk7: 19418a 6814450i bk8: 19723a 6798235i bk9: 19854a 6790064i bk10: 20846a 6739373i bk11: 20177a 6769699i bk12: 19192a 6809589i bk13: 19579a 6810060i bk14: 19806a 6790085i bk15: 20092a 6788326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486368
Row_Buffer_Locality_read = 0.491264
Row_Buffer_Locality_write = 0.340744
Bank_Level_Parallism = 2.313629
Bank_Level_Parallism_Col = 1.689414
Bank_Level_Parallism_Ready = 1.226020
write_to_read_ratio_blp_rw_average = 0.088119
GrpLevelPara = 1.453756 

BW Util details:
bwutil = 0.182729 
total_CMD = 7546331 
util_bw = 1378936 
Wasted_Col = 2619102 
Wasted_Row = 1302301 
Idle = 2245992 

BW Util Bottlenecks: 
RCDc_limit = 3018173 
RCDWRc_limit = 63123 
WTRc_limit = 265478 
RTWc_limit = 234028 
CCDLc_limit = 217162 
rwq = 0 
CCDLc_limit_alone = 186510 
WTRc_limit_alone = 251320 
RTWc_limit_alone = 217534 

Commands details: 
total_CMD = 7546331 
n_nop = 6882729 
Read = 311704 
Write = 0 
L2_Alloc = 0 
L2_WB = 33030 
n_act = 165486 
n_pre = 165470 
n_ref = 0 
n_req = 322184 
total_req = 344734 

Dual Bus Interface Util: 
issued_total_row = 330956 
issued_total_col = 344734 
Row_Bus_Util =  0.043857 
CoL_Bus_Util = 0.045682 
Either_Row_CoL_Bus_Util = 0.087937 
Issued_on_Two_Bus_Simul_Util = 0.001602 
issued_two_Eff = 0.018216 
queue_avg = 2.229414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22941
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7546331 n_nop=6876225 n_act=168244 n_pre=168228 n_ref_event=0 n_req=323553 n_rd=313049 n_rd_L2_A=0 n_write=0 n_wr_bk=32939 bw_util=0.1834
n_activity=6505781 dram_eff=0.2127
bk0: 18897a 6851736i bk1: 18979a 6853358i bk2: 19393a 6833106i bk3: 19567a 6831034i bk4: 18627a 6850395i bk5: 18892a 6837482i bk6: 19456a 6799859i bk7: 19409a 6807117i bk8: 19444a 6803836i bk9: 20054a 6778652i bk10: 20872a 6729967i bk11: 20578a 6754993i bk12: 19676a 6808185i bk13: 19638a 6794541i bk14: 19697a 6795036i bk15: 19870a 6786841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480014
Row_Buffer_Locality_read = 0.484601
Row_Buffer_Locality_write = 0.343298
Bank_Level_Parallism = 2.319155
Bank_Level_Parallism_Col = 1.679105
Bank_Level_Parallism_Ready = 1.214818
write_to_read_ratio_blp_rw_average = 0.086940
GrpLevelPara = 1.455015 

BW Util details:
bwutil = 0.183394 
total_CMD = 7546331 
util_bw = 1383952 
Wasted_Col = 2649753 
Wasted_Row = 1305155 
Idle = 2207471 

BW Util Bottlenecks: 
RCDc_limit = 3072166 
RCDWRc_limit = 63530 
WTRc_limit = 274702 
RTWc_limit = 231894 
CCDLc_limit = 217273 
rwq = 0 
CCDLc_limit_alone = 186288 
WTRc_limit_alone = 260468 
RTWc_limit_alone = 215143 

Commands details: 
total_CMD = 7546331 
n_nop = 6876225 
Read = 313049 
Write = 0 
L2_Alloc = 0 
L2_WB = 32939 
n_act = 168244 
n_pre = 168228 
n_ref = 0 
n_req = 323553 
total_req = 345988 

Dual Bus Interface Util: 
issued_total_row = 336472 
issued_total_col = 345988 
Row_Bus_Util =  0.044587 
CoL_Bus_Util = 0.045849 
Either_Row_CoL_Bus_Util = 0.088799 
Issued_on_Two_Bus_Simul_Util = 0.001637 
issued_two_Eff = 0.018436 
queue_avg = 2.080428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.08043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7546331 n_nop=6878986 n_act=166441 n_pre=166425 n_ref_event=0 n_req=323731 n_rd=313236 n_rd_L2_A=0 n_write=0 n_wr_bk=33094 bw_util=0.1836
n_activity=6504149 dram_eff=0.213
bk0: 19179a 6845104i bk1: 18933a 6855550i bk2: 19986a 6799693i bk3: 19083a 6854886i bk4: 18036a 6890142i bk5: 18865a 6841066i bk6: 19690a 6792775i bk7: 19563a 6801010i bk8: 19617a 6804172i bk9: 19186a 6830866i bk10: 20942a 6737083i bk11: 20569a 6769219i bk12: 20098a 6763248i bk13: 19895a 6788677i bk14: 20013a 6783338i bk15: 19581a 6800680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485866
Row_Buffer_Locality_read = 0.490589
Row_Buffer_Locality_write = 0.344926
Bank_Level_Parallism = 2.315182
Bank_Level_Parallism_Col = 1.701310
Bank_Level_Parallism_Ready = 1.232994
write_to_read_ratio_blp_rw_average = 0.089110
GrpLevelPara = 1.458171 

BW Util details:
bwutil = 0.183575 
total_CMD = 7546331 
util_bw = 1385320 
Wasted_Col = 2630730 
Wasted_Row = 1314431 
Idle = 2215850 

BW Util Bottlenecks: 
RCDc_limit = 3038674 
RCDWRc_limit = 63283 
WTRc_limit = 263029 
RTWc_limit = 235443 
CCDLc_limit = 213830 
rwq = 0 
CCDLc_limit_alone = 183727 
WTRc_limit_alone = 249383 
RTWc_limit_alone = 218986 

Commands details: 
total_CMD = 7546331 
n_nop = 6878986 
Read = 313236 
Write = 0 
L2_Alloc = 0 
L2_WB = 33094 
n_act = 166441 
n_pre = 166425 
n_ref = 0 
n_req = 323731 
total_req = 346330 

Dual Bus Interface Util: 
issued_total_row = 332866 
issued_total_col = 346330 
Row_Bus_Util =  0.044110 
CoL_Bus_Util = 0.045894 
Either_Row_CoL_Bus_Util = 0.088433 
Issued_on_Two_Bus_Simul_Util = 0.001570 
issued_two_Eff = 0.017758 
queue_avg = 2.246176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24618
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7546331 n_nop=6878707 n_act=167221 n_pre=167205 n_ref_event=0 n_req=322595 n_rd=312097 n_rd_L2_A=0 n_write=0 n_wr_bk=33043 bw_util=0.1829
n_activity=6501839 dram_eff=0.2123
bk0: 18398a 6861848i bk1: 18953a 6850236i bk2: 19031a 6849512i bk3: 19380a 6838365i bk4: 18982a 6832545i bk5: 18755a 6847319i bk6: 19543a 6790803i bk7: 19286a 6797744i bk8: 19762a 6780654i bk9: 19217a 6823559i bk10: 20671a 6745433i bk11: 20602a 6729841i bk12: 19789a 6779897i bk13: 20071a 6771978i bk14: 20201a 6761296i bk15: 19456a 6801513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481644
Row_Buffer_Locality_read = 0.486185
Row_Buffer_Locality_write = 0.346637
Bank_Level_Parallism = 2.334107
Bank_Level_Parallism_Col = 1.710342
Bank_Level_Parallism_Ready = 1.238881
write_to_read_ratio_blp_rw_average = 0.087747
GrpLevelPara = 1.460878 

BW Util details:
bwutil = 0.182945 
total_CMD = 7546331 
util_bw = 1380560 
Wasted_Col = 2634771 
Wasted_Row = 1313560 
Idle = 2217440 

BW Util Bottlenecks: 
RCDc_limit = 3053406 
RCDWRc_limit = 62335 
WTRc_limit = 269793 
RTWc_limit = 237264 
CCDLc_limit = 214326 
rwq = 0 
CCDLc_limit_alone = 182785 
WTRc_limit_alone = 255565 
RTWc_limit_alone = 219951 

Commands details: 
total_CMD = 7546331 
n_nop = 6878707 
Read = 312097 
Write = 0 
L2_Alloc = 0 
L2_WB = 33043 
n_act = 167221 
n_pre = 167205 
n_ref = 0 
n_req = 322595 
total_req = 345140 

Dual Bus Interface Util: 
issued_total_row = 334426 
issued_total_col = 345140 
Row_Bus_Util =  0.044316 
CoL_Bus_Util = 0.045736 
Either_Row_CoL_Bus_Util = 0.088470 
Issued_on_Two_Bus_Simul_Util = 0.001582 
issued_two_Eff = 0.017887 
queue_avg = 2.248625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7546331 n_nop=6873763 n_act=168466 n_pre=168450 n_ref_event=0 n_req=324889 n_rd=314341 n_rd_L2_A=0 n_write=0 n_wr_bk=33164 bw_util=0.1842
n_activity=6525406 dram_eff=0.213
bk0: 19353a 6845785i bk1: 18586a 6871859i bk2: 19584a 6829384i bk3: 19765a 6815814i bk4: 18520a 6866900i bk5: 18743a 6852145i bk6: 19577a 6815114i bk7: 19296a 6804713i bk8: 19770a 6823349i bk9: 19795a 6792399i bk10: 20892a 6735570i bk11: 20502a 6751144i bk12: 19692a 6798389i bk13: 19898a 6787616i bk14: 19982a 6773307i bk15: 20386a 6767089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481472
Row_Buffer_Locality_read = 0.486612
Row_Buffer_Locality_write = 0.328309
Bank_Level_Parallism = 2.305206
Bank_Level_Parallism_Col = 1.677820
Bank_Level_Parallism_Ready = 1.212709
write_to_read_ratio_blp_rw_average = 0.088572
GrpLevelPara = 1.448712 

BW Util details:
bwutil = 0.184198 
total_CMD = 7546331 
util_bw = 1390020 
Wasted_Col = 2662320 
Wasted_Row = 1311230 
Idle = 2182761 

BW Util Bottlenecks: 
RCDc_limit = 3076947 
RCDWRc_limit = 65552 
WTRc_limit = 277747 
RTWc_limit = 236123 
CCDLc_limit = 218418 
rwq = 0 
CCDLc_limit_alone = 187295 
WTRc_limit_alone = 263104 
RTWc_limit_alone = 219643 

Commands details: 
total_CMD = 7546331 
n_nop = 6873763 
Read = 314341 
Write = 0 
L2_Alloc = 0 
L2_WB = 33164 
n_act = 168466 
n_pre = 168450 
n_ref = 0 
n_req = 324889 
total_req = 347505 

Dual Bus Interface Util: 
issued_total_row = 336916 
issued_total_col = 347505 
Row_Bus_Util =  0.044646 
CoL_Bus_Util = 0.046050 
Either_Row_CoL_Bus_Util = 0.089125 
Issued_on_Two_Bus_Simul_Util = 0.001571 
issued_two_Eff = 0.017623 
queue_avg = 2.067736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06774
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7546331 n_nop=6879646 n_act=166699 n_pre=166683 n_ref_event=0 n_req=322155 n_rd=311651 n_rd_L2_A=0 n_write=0 n_wr_bk=33111 bw_util=0.1827
n_activity=6520635 dram_eff=0.2115
bk0: 18768a 6863482i bk1: 19040a 6869892i bk2: 19101a 6849586i bk3: 19439a 6832931i bk4: 18858a 6857988i bk5: 18498a 6870673i bk6: 19359a 6816988i bk7: 19254a 6824020i bk8: 19826a 6786870i bk9: 19402a 6807619i bk10: 20559a 6738922i bk11: 20497a 6773171i bk12: 19950a 6771663i bk13: 19521a 6785070i bk14: 19463a 6804235i bk15: 20116a 6761391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482553
Row_Buffer_Locality_read = 0.487350
Row_Buffer_Locality_write = 0.340251
Bank_Level_Parallism = 2.302102
Bank_Level_Parallism_Col = 1.687162
Bank_Level_Parallism_Ready = 1.219191
write_to_read_ratio_blp_rw_average = 0.090391
GrpLevelPara = 1.450103 

BW Util details:
bwutil = 0.182744 
total_CMD = 7546331 
util_bw = 1379048 
Wasted_Col = 2647190 
Wasted_Row = 1315317 
Idle = 2204776 

BW Util Bottlenecks: 
RCDc_limit = 3052107 
RCDWRc_limit = 63932 
WTRc_limit = 276664 
RTWc_limit = 240267 
CCDLc_limit = 208461 
rwq = 0 
CCDLc_limit_alone = 175900 
WTRc_limit_alone = 261501 
RTWc_limit_alone = 222869 

Commands details: 
total_CMD = 7546331 
n_nop = 6879646 
Read = 311651 
Write = 0 
L2_Alloc = 0 
L2_WB = 33111 
n_act = 166699 
n_pre = 166683 
n_ref = 0 
n_req = 322155 
total_req = 344762 

Dual Bus Interface Util: 
issued_total_row = 333382 
issued_total_col = 344762 
Row_Bus_Util =  0.044178 
CoL_Bus_Util = 0.045686 
Either_Row_CoL_Bus_Util = 0.088346 
Issued_on_Two_Bus_Simul_Util = 0.001518 
issued_two_Eff = 0.017188 
queue_avg = 2.146350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14635
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7546331 n_nop=6880326 n_act=165961 n_pre=165945 n_ref_event=0 n_req=323359 n_rd=312829 n_rd_L2_A=0 n_write=0 n_wr_bk=33280 bw_util=0.1835
n_activity=6482872 dram_eff=0.2136
bk0: 19172a 6845469i bk1: 19188a 6848548i bk2: 18990a 6850306i bk3: 19320a 6831600i bk4: 18713a 6845783i bk5: 18860a 6852594i bk6: 19387a 6788728i bk7: 19180a 6824640i bk8: 19760a 6792668i bk9: 19799a 6799224i bk10: 20346a 6762058i bk11: 20919a 6737578i bk12: 19648a 6799738i bk13: 19661a 6792515i bk14: 20073a 6771500i bk15: 19813a 6788649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486759
Row_Buffer_Locality_read = 0.491630
Row_Buffer_Locality_write = 0.342070
Bank_Level_Parallism = 2.334113
Bank_Level_Parallism_Col = 1.708792
Bank_Level_Parallism_Ready = 1.234896
write_to_read_ratio_blp_rw_average = 0.089351
GrpLevelPara = 1.461767 

BW Util details:
bwutil = 0.183458 
total_CMD = 7546331 
util_bw = 1384436 
Wasted_Col = 2611263 
Wasted_Row = 1305496 
Idle = 2245136 

BW Util Bottlenecks: 
RCDc_limit = 3017199 
RCDWRc_limit = 63571 
WTRc_limit = 268630 
RTWc_limit = 235649 
CCDLc_limit = 215778 
rwq = 0 
CCDLc_limit_alone = 185100 
WTRc_limit_alone = 254557 
RTWc_limit_alone = 219044 

Commands details: 
total_CMD = 7546331 
n_nop = 6880326 
Read = 312829 
Write = 0 
L2_Alloc = 0 
L2_WB = 33280 
n_act = 165961 
n_pre = 165945 
n_ref = 0 
n_req = 323359 
total_req = 346109 

Dual Bus Interface Util: 
issued_total_row = 331906 
issued_total_col = 346109 
Row_Bus_Util =  0.043982 
CoL_Bus_Util = 0.045865 
Either_Row_CoL_Bus_Util = 0.088255 
Issued_on_Two_Bus_Simul_Util = 0.001592 
issued_two_Eff = 0.018033 
queue_avg = 2.288518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28852
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7546331 n_nop=6885872 n_act=164949 n_pre=164933 n_ref_event=0 n_req=320388 n_rd=309936 n_rd_L2_A=0 n_write=0 n_wr_bk=32930 bw_util=0.1817
n_activity=6463576 dram_eff=0.2122
bk0: 18151a 6886103i bk1: 18879a 6862087i bk2: 19365a 6831039i bk3: 19370a 6828334i bk4: 18252a 6855300i bk5: 18135a 6874555i bk6: 19048a 6816439i bk7: 19464a 6793792i bk8: 19489a 6806406i bk9: 19593a 6801340i bk10: 20498a 6757839i bk11: 20664a 6758904i bk12: 19819a 6768731i bk13: 19596a 6796736i bk14: 19946a 6786025i bk15: 19667a 6790372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485165
Row_Buffer_Locality_read = 0.490195
Row_Buffer_Locality_write = 0.336012
Bank_Level_Parallism = 2.328657
Bank_Level_Parallism_Col = 1.704314
Bank_Level_Parallism_Ready = 1.228427
write_to_read_ratio_blp_rw_average = 0.090929
GrpLevelPara = 1.457773 

BW Util details:
bwutil = 0.181739 
total_CMD = 7546331 
util_bw = 1371464 
Wasted_Col = 2604089 
Wasted_Row = 1302464 
Idle = 2268314 

BW Util Bottlenecks: 
RCDc_limit = 3005670 
RCDWRc_limit = 63557 
WTRc_limit = 258979 
RTWc_limit = 243333 
CCDLc_limit = 215622 
rwq = 0 
CCDLc_limit_alone = 183901 
WTRc_limit_alone = 244913 
RTWc_limit_alone = 225678 

Commands details: 
total_CMD = 7546331 
n_nop = 6885872 
Read = 309936 
Write = 0 
L2_Alloc = 0 
L2_WB = 32930 
n_act = 164949 
n_pre = 164933 
n_ref = 0 
n_req = 320388 
total_req = 342866 

Dual Bus Interface Util: 
issued_total_row = 329882 
issued_total_col = 342866 
Row_Bus_Util =  0.043714 
CoL_Bus_Util = 0.045435 
Either_Row_CoL_Bus_Util = 0.087521 
Issued_on_Two_Bus_Simul_Util = 0.001628 
issued_two_Eff = 0.018607 
queue_avg = 2.231745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23175
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7546331 n_nop=6880234 n_act=166017 n_pre=166001 n_ref_event=0 n_req=323479 n_rd=312962 n_rd_L2_A=0 n_write=0 n_wr_bk=32978 bw_util=0.1834
n_activity=6480352 dram_eff=0.2135
bk0: 18593a 6888337i bk1: 19041a 6845562i bk2: 19466a 6832343i bk3: 19666a 6820936i bk4: 18732a 6856232i bk5: 18793a 6845185i bk6: 19048a 6814796i bk7: 19334a 6820503i bk8: 19957a 6784484i bk9: 19694a 6810849i bk10: 20938a 6734114i bk11: 20319a 6771897i bk12: 19549a 6800437i bk13: 19907a 6783017i bk14: 20111a 6778128i bk15: 19814a 6797315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486783
Row_Buffer_Locality_read = 0.491679
Row_Buffer_Locality_write = 0.341067
Bank_Level_Parallism = 2.322506
Bank_Level_Parallism_Col = 1.700252
Bank_Level_Parallism_Ready = 1.226852
write_to_read_ratio_blp_rw_average = 0.088970
GrpLevelPara = 1.459814 

BW Util details:
bwutil = 0.183369 
total_CMD = 7546331 
util_bw = 1383760 
Wasted_Col = 2618690 
Wasted_Row = 1300510 
Idle = 2243371 

BW Util Bottlenecks: 
RCDc_limit = 3024705 
RCDWRc_limit = 62881 
WTRc_limit = 270559 
RTWc_limit = 240040 
CCDLc_limit = 216272 
rwq = 0 
CCDLc_limit_alone = 185156 
WTRc_limit_alone = 256531 
RTWc_limit_alone = 222952 

Commands details: 
total_CMD = 7546331 
n_nop = 6880234 
Read = 312962 
Write = 0 
L2_Alloc = 0 
L2_WB = 32978 
n_act = 166017 
n_pre = 166001 
n_ref = 0 
n_req = 323479 
total_req = 345940 

Dual Bus Interface Util: 
issued_total_row = 332018 
issued_total_col = 345940 
Row_Bus_Util =  0.043997 
CoL_Bus_Util = 0.045842 
Either_Row_CoL_Bus_Util = 0.088268 
Issued_on_Two_Bus_Simul_Util = 0.001572 
issued_two_Eff = 0.017807 
queue_avg = 2.222915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22292
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7546331 n_nop=6880236 n_act=166415 n_pre=166399 n_ref_event=0 n_req=322605 n_rd=312146 n_rd_L2_A=0 n_write=0 n_wr_bk=33127 bw_util=0.183
n_activity=6476935 dram_eff=0.2132
bk0: 18902a 6856899i bk1: 18535a 6870563i bk2: 19573a 6815700i bk3: 19475a 6838316i bk4: 18586a 6861103i bk5: 18301a 6874737i bk6: 19265a 6829371i bk7: 19071a 6819732i bk8: 19488a 6835094i bk9: 19533a 6805187i bk10: 21005a 6728049i bk11: 20620a 6739537i bk12: 19483a 6801094i bk13: 20119a 6779578i bk14: 20188a 6774390i bk15: 20002a 6763717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484159
Row_Buffer_Locality_read = 0.488883
Row_Buffer_Locality_write = 0.343149
Bank_Level_Parallism = 2.321732
Bank_Level_Parallism_Col = 1.687586
Bank_Level_Parallism_Ready = 1.223715
write_to_read_ratio_blp_rw_average = 0.087888
GrpLevelPara = 1.455881 

BW Util details:
bwutil = 0.183015 
total_CMD = 7546331 
util_bw = 1381092 
Wasted_Col = 2622261 
Wasted_Row = 1297577 
Idle = 2245401 

BW Util Bottlenecks: 
RCDc_limit = 3038527 
RCDWRc_limit = 63100 
WTRc_limit = 273123 
RTWc_limit = 230015 
CCDLc_limit = 215140 
rwq = 0 
CCDLc_limit_alone = 185451 
WTRc_limit_alone = 259053 
RTWc_limit_alone = 214396 

Commands details: 
total_CMD = 7546331 
n_nop = 6880236 
Read = 312146 
Write = 0 
L2_Alloc = 0 
L2_WB = 33127 
n_act = 166415 
n_pre = 166399 
n_ref = 0 
n_req = 322605 
total_req = 345273 

Dual Bus Interface Util: 
issued_total_row = 332814 
issued_total_col = 345273 
Row_Bus_Util =  0.044103 
CoL_Bus_Util = 0.045754 
Either_Row_CoL_Bus_Util = 0.088267 
Issued_on_Two_Bus_Simul_Util = 0.001589 
issued_two_Eff = 0.018003 
queue_avg = 2.138046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13805
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7546331 n_nop=6877805 n_act=167299 n_pre=167283 n_ref_event=0 n_req=323331 n_rd=312849 n_rd_L2_A=0 n_write=0 n_wr_bk=33075 bw_util=0.1834
n_activity=6506864 dram_eff=0.2127
bk0: 18637a 6863655i bk1: 18665a 6875541i bk2: 19117a 6851813i bk3: 19493a 6830522i bk4: 18890a 6826036i bk5: 18730a 6845343i bk6: 18908a 6813322i bk7: 19379a 6819008i bk8: 19724a 6794018i bk9: 19611a 6803602i bk10: 20061a 6778658i bk11: 21146a 6715732i bk12: 19888a 6787322i bk13: 20008a 6787188i bk14: 20480a 6752548i bk15: 20112a 6759506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482577
Row_Buffer_Locality_read = 0.487833
Row_Buffer_Locality_write = 0.325701
Bank_Level_Parallism = 2.323426
Bank_Level_Parallism_Col = 1.695109
Bank_Level_Parallism_Ready = 1.222230
write_to_read_ratio_blp_rw_average = 0.090057
GrpLevelPara = 1.456754 

BW Util details:
bwutil = 0.183360 
total_CMD = 7546331 
util_bw = 1383696 
Wasted_Col = 2640409 
Wasted_Row = 1311273 
Idle = 2210953 

BW Util Bottlenecks: 
RCDc_limit = 3053293 
RCDWRc_limit = 64371 
WTRc_limit = 269405 
RTWc_limit = 243845 
CCDLc_limit = 217813 
rwq = 0 
CCDLc_limit_alone = 186112 
WTRc_limit_alone = 254946 
RTWc_limit_alone = 226603 

Commands details: 
total_CMD = 7546331 
n_nop = 6877805 
Read = 312849 
Write = 0 
L2_Alloc = 0 
L2_WB = 33075 
n_act = 167299 
n_pre = 167283 
n_ref = 0 
n_req = 323331 
total_req = 345924 

Dual Bus Interface Util: 
issued_total_row = 334582 
issued_total_col = 345924 
Row_Bus_Util =  0.044337 
CoL_Bus_Util = 0.045840 
Either_Row_CoL_Bus_Util = 0.088590 
Issued_on_Two_Bus_Simul_Util = 0.001588 
issued_two_Eff = 0.017920 
queue_avg = 2.228336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22834

========= L2 cache stats =========
L2_cache_bank[0]: Access = 648484, Miss = 167439, Miss_rate = 0.258, Pending_hits = 1167, Reservation_fails = 87
L2_cache_bank[1]: Access = 626500, Miss = 169579, Miss_rate = 0.271, Pending_hits = 436, Reservation_fails = 531
L2_cache_bank[2]: Access = 630840, Miss = 167389, Miss_rate = 0.265, Pending_hits = 433, Reservation_fails = 555
L2_cache_bank[3]: Access = 634063, Miss = 168189, Miss_rate = 0.265, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[4]: Access = 631252, Miss = 167986, Miss_rate = 0.266, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[5]: Access = 650100, Miss = 168984, Miss_rate = 0.260, Pending_hits = 397, Reservation_fails = 902
L2_cache_bank[6]: Access = 646247, Miss = 169515, Miss_rate = 0.262, Pending_hits = 401, Reservation_fails = 388
L2_cache_bank[7]: Access = 649622, Miss = 167660, Miss_rate = 0.258, Pending_hits = 418, Reservation_fails = 162
L2_cache_bank[8]: Access = 649377, Miss = 168278, Miss_rate = 0.259, Pending_hits = 1260, Reservation_fails = 1491
L2_cache_bank[9]: Access = 635517, Miss = 167675, Miss_rate = 0.264, Pending_hits = 444, Reservation_fails = 735
L2_cache_bank[10]: Access = 630252, Miss = 169354, Miss_rate = 0.269, Pending_hits = 408, Reservation_fails = 565
L2_cache_bank[11]: Access = 627447, Miss = 168914, Miss_rate = 0.269, Pending_hits = 377, Reservation_fails = 67
L2_cache_bank[12]: Access = 2407000, Miss = 167809, Miss_rate = 0.070, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[13]: Access = 636543, Miss = 167801, Miss_rate = 0.264, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[14]: Access = 644292, Miss = 168053, Miss_rate = 0.261, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[15]: Access = 639867, Miss = 168720, Miss_rate = 0.264, Pending_hits = 446, Reservation_fails = 1038
L2_cache_bank[16]: Access = 654235, Miss = 166575, Miss_rate = 0.255, Pending_hits = 1173, Reservation_fails = 298
L2_cache_bank[17]: Access = 644682, Miss = 167292, Miss_rate = 0.259, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[18]: Access = 632202, Miss = 168335, Miss_rate = 0.266, Pending_hits = 437, Reservation_fails = 613
L2_cache_bank[19]: Access = 634987, Miss = 168456, Miss_rate = 0.265, Pending_hits = 366, Reservation_fails = 38
L2_cache_bank[20]: Access = 638806, Miss = 168453, Miss_rate = 0.264, Pending_hits = 390, Reservation_fails = 283
L2_cache_bank[21]: Access = 639762, Miss = 167667, Miss_rate = 0.262, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[22]: Access = 635607, Miss = 167612, Miss_rate = 0.264, Pending_hits = 376, Reservation_fails = 122
L2_cache_bank[23]: Access = 643230, Miss = 169057, Miss_rate = 0.263, Pending_hits = 402, Reservation_fails = 0
L2_total_cache_accesses = 17110914
L2_total_cache_misses = 4036792
L2_total_cache_miss_rate = 0.2359
L2_total_cache_pending_hits = 11948
L2_total_cache_reservation_fails = 7875
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11170204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1140919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2608995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11948
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1891970
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 212192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14932066
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2178848
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7875
L2_cache_data_port_util = 0.185
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=17110914
icnt_total_pkts_simt_to_mem=17110914
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17110914
Req_Network_cycles = 2942661
Req_Network_injected_packets_per_cycle =       5.8148 
Req_Network_conflicts_per_cycle =       6.5477
Req_Network_conflicts_per_cycle_util =       6.8377
Req_Bank_Level_Parallism =       6.0723
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      11.4384
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2444

Reply_Network_injected_packets_num = 17110914
Reply_Network_cycles = 2942661
Reply_Network_injected_packets_per_cycle =        5.8148
Reply_Network_conflicts_per_cycle =        2.9308
Reply_Network_conflicts_per_cycle_util =       3.0590
Reply_Bank_Level_Parallism =       6.0692
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4098
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1938
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 33 sec (4713 sec)
gpgpu_simulation_rate = 62265 (inst/sec)
gpgpu_simulation_rate = 624 (cycle/sec)
gpgpu_silicon_slowdown = 2187500x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d758..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d754..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d750..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d74c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401d60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color2PiS_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color2PiS_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z6color2PiS_S_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z6color2PiS_S_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 19668
gpu_sim_insn = 5805872
gpu_ipc =     295.1938
gpu_tot_sim_cycle = 2962329
gpu_tot_sim_insn = 299263778
gpu_tot_ipc =     101.0231
gpu_tot_issued_cta = 18704
gpu_occupancy = 81.3441% 
gpu_tot_occupancy = 66.7596% 
max_total_param_size = 0
gpu_stall_dramfull = 6387
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.6217
partiton_level_parallism_total  =       5.8135
partiton_level_parallism_util =       7.9965
partiton_level_parallism_util_total  =       6.0817
L2_BW  =     245.5545 GB/Sec
L2_BW_total  =     253.9334 GB/Sec
gpu_total_sim_rate=63095

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1231380, Miss = 498663, Miss_rate = 0.405, Pending_hits = 14564, Reservation_fails = 183708
	L1D_cache_core[1]: Access = 1247825, Miss = 498708, Miss_rate = 0.400, Pending_hits = 14501, Reservation_fails = 169868
	L1D_cache_core[2]: Access = 1297317, Miss = 514997, Miss_rate = 0.397, Pending_hits = 14563, Reservation_fails = 176809
	L1D_cache_core[3]: Access = 1267037, Miss = 507969, Miss_rate = 0.401, Pending_hits = 14374, Reservation_fails = 211973
	L1D_cache_core[4]: Access = 1275005, Miss = 516794, Miss_rate = 0.405, Pending_hits = 15052, Reservation_fails = 221740
	L1D_cache_core[5]: Access = 1266254, Miss = 521036, Miss_rate = 0.411, Pending_hits = 15138, Reservation_fails = 183403
	L1D_cache_core[6]: Access = 1245609, Miss = 496340, Miss_rate = 0.398, Pending_hits = 14460, Reservation_fails = 184500
	L1D_cache_core[7]: Access = 1262162, Miss = 508486, Miss_rate = 0.403, Pending_hits = 14624, Reservation_fails = 184341
	L1D_cache_core[8]: Access = 1279378, Miss = 530038, Miss_rate = 0.414, Pending_hits = 14987, Reservation_fails = 191940
	L1D_cache_core[9]: Access = 1239961, Miss = 522704, Miss_rate = 0.422, Pending_hits = 14512, Reservation_fails = 221571
	L1D_cache_core[10]: Access = 1275533, Miss = 504982, Miss_rate = 0.396, Pending_hits = 14483, Reservation_fails = 179070
	L1D_cache_core[11]: Access = 1254101, Miss = 501997, Miss_rate = 0.400, Pending_hits = 14400, Reservation_fails = 202042
	L1D_cache_core[12]: Access = 1227706, Miss = 493875, Miss_rate = 0.402, Pending_hits = 14542, Reservation_fails = 192648
	L1D_cache_core[13]: Access = 1262726, Miss = 512638, Miss_rate = 0.406, Pending_hits = 14921, Reservation_fails = 206880
	L1D_cache_core[14]: Access = 1283737, Miss = 524762, Miss_rate = 0.409, Pending_hits = 14956, Reservation_fails = 192795
	L1D_cache_core[15]: Access = 1284614, Miss = 515013, Miss_rate = 0.401, Pending_hits = 14676, Reservation_fails = 193817
	L1D_cache_core[16]: Access = 1281840, Miss = 521362, Miss_rate = 0.407, Pending_hits = 14933, Reservation_fails = 233107
	L1D_cache_core[17]: Access = 1246741, Miss = 510275, Miss_rate = 0.409, Pending_hits = 14571, Reservation_fails = 257153
	L1D_cache_core[18]: Access = 1230926, Miss = 505704, Miss_rate = 0.411, Pending_hits = 14696, Reservation_fails = 221057
	L1D_cache_core[19]: Access = 1254259, Miss = 521299, Miss_rate = 0.416, Pending_hits = 14665, Reservation_fails = 208285
	L1D_cache_core[20]: Access = 1230636, Miss = 507095, Miss_rate = 0.412, Pending_hits = 14611, Reservation_fails = 203056
	L1D_cache_core[21]: Access = 1242207, Miss = 511688, Miss_rate = 0.412, Pending_hits = 14607, Reservation_fails = 235602
	L1D_cache_core[22]: Access = 1238124, Miss = 511124, Miss_rate = 0.413, Pending_hits = 14608, Reservation_fails = 242502
	L1D_cache_core[23]: Access = 1235525, Miss = 501072, Miss_rate = 0.406, Pending_hits = 14722, Reservation_fails = 215192
	L1D_cache_core[24]: Access = 1225630, Miss = 487654, Miss_rate = 0.398, Pending_hits = 14011, Reservation_fails = 190188
	L1D_cache_core[25]: Access = 1260495, Miss = 509979, Miss_rate = 0.405, Pending_hits = 14536, Reservation_fails = 198559
	L1D_cache_core[26]: Access = 1236525, Miss = 503653, Miss_rate = 0.407, Pending_hits = 14786, Reservation_fails = 187711
	L1D_cache_core[27]: Access = 1274055, Miss = 532215, Miss_rate = 0.418, Pending_hits = 14904, Reservation_fails = 223264
	L1D_cache_core[28]: Access = 1258585, Miss = 523312, Miss_rate = 0.416, Pending_hits = 15028, Reservation_fails = 211715
	L1D_cache_core[29]: Access = 1259810, Miss = 507892, Miss_rate = 0.403, Pending_hits = 14976, Reservation_fails = 207956
	L1D_total_cache_accesses = 37675703
	L1D_total_cache_misses = 15323326
	L1D_total_cache_miss_rate = 0.4067
	L1D_total_cache_pending_hits = 440407
	L1D_total_cache_reservation_fails = 6132452
	L1D_cache_data_port_util = 0.256
	L1D_cache_fill_port_util = 0.175
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20013815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 440407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11102952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6131403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3933256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 440407
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1898155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 212192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35490430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2185273

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1018127
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5113276
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1049
ctas_completed 18704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
41948, 39903, 40681, 33927, 34733, 39137, 35797, 39787, 40819, 38469, 39309, 38591, 38989, 37981, 39355, 40435, 38647, 42574, 40316, 40440, 41908, 39502, 41014, 43109, 45461, 43161, 40322, 39244, 41563, 36977, 39256, 39067, 
gpgpu_n_tot_thrd_icount = 1210438688
gpgpu_n_tot_w_icount = 37826209
gpgpu_n_stall_shd_mem = 10968613
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15036208
gpgpu_n_mem_write_global = 2185273
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 50195873
gpgpu_n_store_insn = 10288536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31123456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9853357
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1115256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3308252	W0_Idle:4131482	W0_Scoreboard:297705013	W1:9446932	W2:4535909	W3:3004652	W4:2240425	W5:1863451	W6:1575233	W7:1373565	W8:1217070	W9:1065935	W10:957590	W11:864687	W12:786022	W13:700561	W14:636694	W15:572221	W16:516703	W17:456463	W18:402527	W19:354345	W20:317392	W21:276291	W22:234885	W23:208449	W24:175722	W25:150517	W26:126029	W27:104512	W28:69580	W29:55188	W30:48711	W31:31019	W32:3456929
single_issue_nums: WS0:9419650	WS1:9451071	WS2:9446542	WS3:9508946	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 120289664 {8:15036208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 87410920 {40:2185273,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 601448320 {40:15036208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 17482184 {8:2185273,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1336 
max_icnt2sh_latency = 144 
averagemflatency = 335 
avg_icnt2mem_latency = 101 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 3 
mrq_lat_table:2629965 	52166 	78472 	158776 	401688 	224734 	202273 	154622 	44917 	3165 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8049702 	7151404 	2011121 	9254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	11426282 	1721678 	1827646 	2120346 	125529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12436110 	3256684 	1209718 	276136 	40053 	2749 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	184 	5323 	256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        67        65        53        63        64        59        53        57        64        64        41        50        52        52 
dram[1]:        64        64        65        66        61        63        56        52        56        63        52        59        47        64        52        64 
dram[2]:        64        64        71        74        64        64        51        50        63        64        56        55        56        52        52        56 
dram[3]:        64        64        68        77        54        48        48        50        64        64        48        64        44        48        52        56 
dram[4]:        64        64        69        73        53        45        56        52        64        59        48        64        46        60        48        52 
dram[5]:        64        64        67        69        48        57        49        55        52        64        60        60        50        56        52        62 
dram[6]:        64        64        65        69        57        62        57        52        62        60        58        58        51        54        52        48 
dram[7]:        64        64        64        66        64        56        61        63        64        64        45        56        45        52        52        52 
dram[8]:        64        64        65        68        48        56        60        52        58        58        64        56        49        56        52        52 
dram[9]:        64        64        68        64        48        59        55        64        58        64        60        56        49        60        52        52 
dram[10]:        64        64        64        65        47        60        64        52        57        64        49        64        55        56        56        52 
dram[11]:        64        64        66        67        40        46        49        57        56        64        60        59        52        55        52        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      7163      6923      7105      7041      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      6458      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      7046      6716      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5694      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5879      5747 
dram[5]:      5785      6856      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      6703      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      8061      5716 
average row accesses per activate:
dram[0]:  2.113212  2.076829  1.990349  2.034167  1.982710  1.973605  1.932834  1.935813  1.891261  1.909652  1.894095  1.858936  1.965248  1.915494  1.899450  1.943792 
dram[1]:  2.113786  2.059976  2.079750  2.078429  1.991440  2.014547  1.939742  1.957046  1.940088  1.924989  1.868820  1.926040  1.921563  1.957851  1.965254  1.963372 
dram[2]:  2.040585  2.036077  2.027896  2.048955  1.987340  1.987517  1.887874  1.912240  1.918048  1.889038  1.875139  1.916600  1.953517  1.923807  1.963800  1.928690 
dram[3]:  2.061621  2.074647  1.965278  2.086654  2.088784  1.966083  1.944913  1.928418  1.921530  1.984021  1.904001  1.962829  1.919361  1.937425  1.954642  1.980259 
dram[4]:  2.066957  2.101134  2.056970  2.061224  1.992727  2.003752  1.898258  1.911510  1.893305  1.953542  1.877990  1.841465  1.922559  1.954440  1.925812  1.978594 
dram[5]:  2.069923  2.077835  2.012688  1.997888  2.033833  2.008225  1.940806  1.904963  1.966217  1.928433  1.858872  1.868394  1.936770  1.925235  1.923499  1.945145 
dram[6]:  2.077778  2.096875  2.035718  2.026032  2.027038  2.051188  1.939045  1.960360  1.901583  1.927938  1.862966  1.940610  1.878422  1.918501  1.948122  1.889771 
dram[7]:  2.080518  2.068193  2.071170  2.057879  1.999493  2.041825  1.887657  1.963884  1.900876  1.951491  1.898120  1.921069  1.971671  1.959383  1.965620  1.982236 
dram[8]:  2.106794  2.079929  2.024039  2.019200  1.996481  2.032056  1.929217  1.933535  1.918371  1.948858  1.930285  1.934473  1.905753  1.948829  1.962123  1.960949 
dram[9]:  2.159301  2.066852  2.040227  2.036339  2.018500  1.982184  1.917041  1.953544  1.904494  1.982709  1.895254  1.949061  1.947702  1.927934  1.959682  1.997609 
dram[10]:  2.086034  2.081411  1.995356  2.071558  2.023450  2.037991  1.982218  1.949263  1.993105  1.898146  1.871608  1.883462  1.939772  1.947659  1.925785  1.893634 
dram[11]:  2.098623  2.125336  2.059065  2.023666  1.930927  2.011615  1.913858  1.948031  1.933501  1.934795  1.914635  1.849929  1.951374  1.984440  1.901262  1.906197 
average row locality = 3950854/2008035 = 1.967523
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     18963     19704     19748     19746     19055     19679     19470     19259     19974     20356     21090     21248     19763     20313     20381     20343 
dram[1]:     19224     19574     19652     19718     18648     18862     19781     19796     20101     20254     21264     20590     19546     19966     20207     20485 
dram[2]:     19246     19311     19768     19923     18969     19233     19801     19805     19826     20432     21281     20980     20062     20019     20086     20252 
dram[3]:     19529     19270     20342     19445     18375     19219     20087     19944     19969     19567     21371     20994     20477     20311     20398     19977 
dram[4]:     18728     19298     19372     19739     19341     19091     19935     19656     20154     19602     21098     21010     20186     20486     20616     19829 
dram[5]:     19694     18912     19946     20139     18869     19105     19960     19643     20165     20175     21288     20900     20088     20287     20372     20772 
dram[6]:     19088     19413     19453     19805     19192     18840     19739     19621     20233     19785     20965     20910     20335     19915     19846     20494 
dram[7]:     19526     19509     19363     19707     19045     19217     19764     19559     20163     20208     20744     21336     20016     20048     20465     20176 
dram[8]:     18484     19202     19726     19739     18633     18483     19409     19851     19873     19981     20901     21076     20212     19990     20351     20054 
dram[9]:     18933     19377     19817     20065     19077     19133     19417     19737     20359     20085     21343     20725     19943     20291     20496     20205 
dram[10]:     19250     18871     19945     19835     18923     18647     19628     19434     19864     19920     21407     21015     19899     20523     20590     20381 
dram[11]:     18954     19009     19425     19852     19237     19094     19252     19773     20122     19996     20467     21573     20303     20391     20864     20507 
total dram reads = 3821884
bank skew: 21573/18375 = 1.17
chip skew: 320315/315965 = 1.01
number of total write accesses:
dram[0]:      2214      2190      2148      2137      2137      2092      2107      2102      2128      2156      2101      2123      2054      2054      2049      2087 
dram[1]:      2177      2213      2114      2122      2110      2116      2126      2109      2093      2098      2084      2077      2036      2050      2089      2083 
dram[2]:      2207      2198      2091      2158      2082      2115      2073      2167      2086      2081      2104      2079      2021      2033      2083      2093 
dram[3]:      2198      2211      2095      2115      2093      2108      2131      2100      2129      2137      2104      2089      2064      2060      2088      2090 
dram[4]:      2266      2201      2090      2132      2137      2093      2123      2147      2096      2085      2066      2061      2060      2086      2055      2066 
dram[5]:      2253      2208      2129      2139      2088      2125      2083      2099      2127      2144      2079      2070      2073      2054      2089      2077 
dram[6]:      2256      2260      2130      2105      2103      2137      2079      2101      2137      2111      2080      2089      2032      2064      2086      2076 
dram[7]:      2240      2219      2123      2120      2148      2153      2143      2117      2127      2122      2122      2106      2039      2067      2062      2085 
dram[8]:      2178      2166      2108      2079      2097      2099      2081      2102      2111      2095      2113      2084      2074      2067      2077      2090 
dram[9]:      2205      2219      2112      2112      2103      2121      2086      2106      2085      2115      2075      2065      2071      2014      2110      2081 
dram[10]:      2230      2260      2150      2110      2118      2105      2104      2118      2098      2088      2065      2098      2060      2063      2092      2082 
dram[11]:      2225      2277      2090      2110      2140      2079      2127      2125      2101      2087      2089      2083      2061      2049      2056      2069 
total dram writes = 405409
bank skew: 2277/2014 = 1.13
chip skew: 33993/33621 = 1.01
average mf latency per bank:
dram[0]:       1711      1556      1560      1522      1279      1278      1249      1238      1108      1054      1039       997      1061       966      1193      1210
dram[1]:       1660      1538      1544      1515      1330      1301      1225      1266      1067      1124       968      1038       998      1010      1163      1133
dram[2]:       1535      1606      1578      1557      1341      1398      1201      1161      1098      1105      1019      1045       990      1005      1156      1215
dram[3]:       1667      1663      1502      1578      1437      1401      1167      1194      1138      1152       998      1018       986      1008      1170      1225
dram[4]:       1703      1692      1581      1478      1353      1363      1178      1222      1172      1163      1039       961       998       985      1245      1204
dram[5]:       1586      1735      1540      1435      1319      1359      1167      1180      1099      1112       931       970      1016       974      1156      1137
dram[6]:       1716      1539      1581      1492      1434      1428      1273      1271      1118      1103      1076      1049      1042      1008     23208      1077
dram[7]:       1576      1498      1630      1533      1358      1299      1239      1265      1038      1102      1040      1006      1027      1065      1175      1280
dram[8]:       1677      1688      1635      1521      1421      1379      1256      1211      1123      1132      1053      1020       989       985      1247      1197
dram[9]:       1713      1600      1471      1442      1287      1338      1225      1171      1061      1106       981      1019       986      1001      1197      1253
dram[10]:       1607      1655      1511      1530      1385      1378      1200      1191      1172      1093      1016       990      1027       994      1148      1208
dram[11]:       1574      1585      1588      1511      1322      1370      1229      1230      1099      1081      1006       984       956      1023      1194      1271
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1360      1498      1267      1514      1321      1347      1149      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7596767 n_nop=6918547 n_act=168849 n_pre=168833 n_ref_event=0 n_req=329872 n_rd=319092 n_rd_L2_A=0 n_write=0 n_wr_bk=33879 bw_util=0.1859
n_activity=6550303 dram_eff=0.2155
bk0: 18963a 6911176i bk1: 19704a 6883308i bk2: 19748a 6868228i bk3: 19746a 6877218i bk4: 19055a 6889856i bk5: 19679a 6862450i bk6: 19470a 6852511i bk7: 19259a 6860181i bk8: 19974a 6832871i bk9: 20356a 6831987i bk10: 21090a 6776325i bk11: 21248a 6756854i bk12: 19763a 6852054i bk13: 20313a 6828340i bk14: 20381a 6805702i bk15: 20343a 6822345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488144
Row_Buffer_Locality_read = 0.493190
Row_Buffer_Locality_write = 0.338776
Bank_Level_Parallism = 2.340809
Bank_Level_Parallism_Col = 1.713640
Bank_Level_Parallism_Ready = 1.227942
write_to_read_ratio_blp_rw_average = 0.090841
GrpLevelPara = 1.471507 

BW Util details:
bwutil = 0.185853 
total_CMD = 7596767 
util_bw = 1411884 
Wasted_Col = 2654854 
Wasted_Row = 1316417 
Idle = 2213612 

BW Util Bottlenecks: 
RCDc_limit = 3073529 
RCDWRc_limit = 65526 
WTRc_limit = 277964 
RTWc_limit = 242138 
CCDLc_limit = 219696 
rwq = 0 
CCDLc_limit_alone = 188735 
WTRc_limit_alone = 263417 
RTWc_limit_alone = 225724 

Commands details: 
total_CMD = 7596767 
n_nop = 6918547 
Read = 319092 
Write = 0 
L2_Alloc = 0 
L2_WB = 33879 
n_act = 168849 
n_pre = 168833 
n_ref = 0 
n_req = 329872 
total_req = 352971 

Dual Bus Interface Util: 
issued_total_row = 337682 
issued_total_col = 352971 
Row_Bus_Util =  0.044451 
CoL_Bus_Util = 0.046463 
Either_Row_CoL_Bus_Util = 0.089277 
Issued_on_Two_Bus_Simul_Util = 0.001637 
issued_two_Eff = 0.018332 
queue_avg = 2.367580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36758
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7596767 n_nop=6925492 n_act=166024 n_pre=166008 n_ref_event=0 n_req=328386 n_rd=317668 n_rd_L2_A=0 n_write=0 n_wr_bk=33697 bw_util=0.185
n_activity=6520647 dram_eff=0.2155
bk0: 19224a 6907380i bk1: 19574a 6886819i bk2: 19652a 6895415i bk3: 19718a 6888562i bk4: 18648a 6905996i bk5: 18862a 6900458i bk6: 19781a 6846350i bk7: 19796a 6857292i bk8: 20101a 6839414i bk9: 20254a 6831660i bk10: 21264a 6779716i bk11: 20590a 6809738i bk12: 19546a 6850429i bk13: 19966a 6850972i bk14: 20207a 6830749i bk15: 20485a 6829376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494430
Row_Buffer_Locality_read = 0.499320
Row_Buffer_Locality_write = 0.349506
Bank_Level_Parallism = 2.325835
Bank_Level_Parallism_Col = 1.708235
Bank_Level_Parallism_Ready = 1.231480
write_to_read_ratio_blp_rw_average = 0.090473
GrpLevelPara = 1.466146 

BW Util details:
bwutil = 0.185008 
total_CMD = 7596767 
util_bw = 1405460 
Wasted_Col = 2625187 
Wasted_Row = 1303180 
Idle = 2262940 

BW Util Bottlenecks: 
RCDc_limit = 3022031 
RCDWRc_limit = 63319 
WTRc_limit = 267618 
RTWc_limit = 241102 
CCDLc_limit = 220941 
rwq = 0 
CCDLc_limit_alone = 189241 
WTRc_limit_alone = 253312 
RTWc_limit_alone = 223708 

Commands details: 
total_CMD = 7596767 
n_nop = 6925492 
Read = 317668 
Write = 0 
L2_Alloc = 0 
L2_WB = 33697 
n_act = 166024 
n_pre = 166008 
n_ref = 0 
n_req = 328386 
total_req = 351365 

Dual Bus Interface Util: 
issued_total_row = 332032 
issued_total_col = 351365 
Row_Bus_Util =  0.043707 
CoL_Bus_Util = 0.046252 
Either_Row_CoL_Bus_Util = 0.088363 
Issued_on_Two_Bus_Simul_Util = 0.001596 
issued_two_Eff = 0.018058 
queue_avg = 2.384907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38491
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7596767 n_nop=6918894 n_act=168809 n_pre=168793 n_ref_event=0 n_req=329750 n_rd=318994 n_rd_L2_A=0 n_write=0 n_wr_bk=33671 bw_util=0.1857
n_activity=6539978 dram_eff=0.2157
bk0: 19246a 6894632i bk1: 19311a 6896003i bk2: 19768a 6876468i bk3: 19923a 6872960i bk4: 18969a 6893736i bk5: 19233a 6879842i bk6: 19801a 6841947i bk7: 19805a 6850136i bk8: 19826a 6846424i bk9: 20432a 6820437i bk10: 21281a 6769645i bk11: 20980a 6796595i bk12: 20062a 6849966i bk13: 20019a 6837392i bk14: 20086a 6837275i bk15: 20252a 6827344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488073
Row_Buffer_Locality_read = 0.492661
Row_Buffer_Locality_write = 0.351990
Bank_Level_Parallism = 2.330764
Bank_Level_Parallism_Col = 1.696911
Bank_Level_Parallism_Ready = 1.221746
write_to_read_ratio_blp_rw_average = 0.089060
GrpLevelPara = 1.467059 

BW Util details:
bwutil = 0.185692 
total_CMD = 7596767 
util_bw = 1410660 
Wasted_Col = 2655778 
Wasted_Row = 1305983 
Idle = 2224346 

BW Util Bottlenecks: 
RCDc_limit = 3076000 
RCDWRc_limit = 63789 
WTRc_limit = 277158 
RTWc_limit = 237061 
CCDLc_limit = 220566 
rwq = 0 
CCDLc_limit_alone = 188724 
WTRc_limit_alone = 262743 
RTWc_limit_alone = 219634 

Commands details: 
total_CMD = 7596767 
n_nop = 6918894 
Read = 318994 
Write = 0 
L2_Alloc = 0 
L2_WB = 33671 
n_act = 168809 
n_pre = 168793 
n_ref = 0 
n_req = 329750 
total_req = 352665 

Dual Bus Interface Util: 
issued_total_row = 337602 
issued_total_col = 352665 
Row_Bus_Util =  0.044440 
CoL_Bus_Util = 0.046423 
Either_Row_CoL_Bus_Util = 0.089232 
Issued_on_Two_Bus_Simul_Util = 0.001631 
issued_two_Eff = 0.018284 
queue_avg = 2.218420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21842
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7596767 n_nop=6921672 n_act=166951 n_pre=166935 n_ref_event=0 n_req=330016 n_rd=319275 n_rd_L2_A=0 n_write=0 n_wr_bk=33812 bw_util=0.1859
n_activity=6538200 dram_eff=0.216
bk0: 19529a 6887524i bk1: 19270a 6895164i bk2: 20342a 6842948i bk3: 19445a 6898271i bk4: 18375a 6932236i bk5: 19219a 6882588i bk6: 20087a 6835861i bk7: 19944a 6844387i bk8: 19969a 6845123i bk9: 19567a 6868916i bk10: 21371a 6778198i bk11: 20994a 6810180i bk12: 20477a 6804754i bk13: 20311a 6829518i bk14: 20398a 6823068i bk15: 19977a 6840131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494112
Row_Buffer_Locality_read = 0.498821
Row_Buffer_Locality_write = 0.354157
Bank_Level_Parallism = 2.329533
Bank_Level_Parallism_Col = 1.723294
Bank_Level_Parallism_Ready = 1.239854
write_to_read_ratio_blp_rw_average = 0.091567
GrpLevelPara = 1.471342 

BW Util details:
bwutil = 0.185914 
total_CMD = 7596767 
util_bw = 1412348 
Wasted_Col = 2636141 
Wasted_Row = 1315335 
Idle = 2232943 

BW Util Bottlenecks: 
RCDc_limit = 3042179 
RCDWRc_limit = 63464 
WTRc_limit = 265089 
RTWc_limit = 241407 
CCDLc_limit = 217282 
rwq = 0 
CCDLc_limit_alone = 186194 
WTRc_limit_alone = 251337 
RTWc_limit_alone = 224071 

Commands details: 
total_CMD = 7596767 
n_nop = 6921672 
Read = 319275 
Write = 0 
L2_Alloc = 0 
L2_WB = 33812 
n_act = 166951 
n_pre = 166935 
n_ref = 0 
n_req = 330016 
total_req = 353087 

Dual Bus Interface Util: 
issued_total_row = 333886 
issued_total_col = 353087 
Row_Bus_Util =  0.043951 
CoL_Bus_Util = 0.046479 
Either_Row_CoL_Bus_Util = 0.088866 
Issued_on_Two_Bus_Simul_Util = 0.001564 
issued_two_Eff = 0.017595 
queue_avg = 2.416046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41605
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7596767 n_nop=6921337 n_act=167762 n_pre=167746 n_ref_event=0 n_req=328885 n_rd=318141 n_rd_L2_A=0 n_write=0 n_wr_bk=33764 bw_util=0.1853
n_activity=6535749 dram_eff=0.2154
bk0: 18728a 6903362i bk1: 19298a 6892443i bk2: 19372a 6893998i bk3: 19739a 6881682i bk4: 19341a 6875928i bk5: 19091a 6890267i bk6: 19935a 6831604i bk7: 19656a 6841369i bk8: 20154a 6820803i bk9: 19602a 6864725i bk10: 21098a 6786449i bk11: 21010a 6769734i bk12: 20186a 6820988i bk13: 20486a 6811728i bk14: 20616a 6800883i bk15: 19829a 6841310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489913
Row_Buffer_Locality_read = 0.494447
Row_Buffer_Locality_write = 0.355640
Bank_Level_Parallism = 2.347586
Bank_Level_Parallism_Col = 1.730861
Bank_Level_Parallism_Ready = 1.245418
write_to_read_ratio_blp_rw_average = 0.090123
GrpLevelPara = 1.474174 

BW Util details:
bwutil = 0.185292 
total_CMD = 7596767 
util_bw = 1407620 
Wasted_Col = 2640410 
Wasted_Row = 1314377 
Idle = 2234360 

BW Util Bottlenecks: 
RCDc_limit = 3057150 
RCDWRc_limit = 62520 
WTRc_limit = 271898 
RTWc_limit = 243641 
CCDLc_limit = 217767 
rwq = 0 
CCDLc_limit_alone = 185295 
WTRc_limit_alone = 257574 
RTWc_limit_alone = 225493 

Commands details: 
total_CMD = 7596767 
n_nop = 6921337 
Read = 318141 
Write = 0 
L2_Alloc = 0 
L2_WB = 33764 
n_act = 167762 
n_pre = 167746 
n_ref = 0 
n_req = 328885 
total_req = 351905 

Dual Bus Interface Util: 
issued_total_row = 335508 
issued_total_col = 351905 
Row_Bus_Util =  0.044165 
CoL_Bus_Util = 0.046323 
Either_Row_CoL_Bus_Util = 0.088910 
Issued_on_Two_Bus_Simul_Util = 0.001577 
issued_two_Eff = 0.017741 
queue_avg = 2.417634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41763
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7596767 n_nop=6916451 n_act=169030 n_pre=169014 n_ref_event=0 n_req=331103 n_rd=320315 n_rd_L2_A=0 n_write=0 n_wr_bk=33837 bw_util=0.1865
n_activity=6559513 dram_eff=0.216
bk0: 19694a 6889294i bk1: 18912a 6915863i bk2: 19946a 6872973i bk3: 20139a 6859697i bk4: 18869a 6909559i bk5: 19105a 6895459i bk6: 19960a 6858322i bk7: 19643a 6848302i bk8: 20165a 6865319i bk9: 20175a 6834218i bk10: 21288a 6775412i bk11: 20900a 6793208i bk12: 20088a 6839093i bk13: 20287a 6828503i bk14: 20372a 6813336i bk15: 20772a 6806198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489500
Row_Buffer_Locality_read = 0.494610
Row_Buffer_Locality_write = 0.337783
Bank_Level_Parallism = 2.316904
Bank_Level_Parallism_Col = 1.695646
Bank_Level_Parallism_Ready = 1.218215
write_to_read_ratio_blp_rw_average = 0.090630
GrpLevelPara = 1.460552 

BW Util details:
bwutil = 0.186475 
total_CMD = 7596767 
util_bw = 1416608 
Wasted_Col = 2668421 
Wasted_Row = 1312225 
Idle = 2199513 

BW Util Bottlenecks: 
RCDc_limit = 3081191 
RCDWRc_limit = 65694 
WTRc_limit = 280148 
RTWc_limit = 242042 
CCDLc_limit = 221719 
rwq = 0 
CCDLc_limit_alone = 189776 
WTRc_limit_alone = 265364 
RTWc_limit_alone = 224883 

Commands details: 
total_CMD = 7596767 
n_nop = 6916451 
Read = 320315 
Write = 0 
L2_Alloc = 0 
L2_WB = 33837 
n_act = 169030 
n_pre = 169014 
n_ref = 0 
n_req = 331103 
total_req = 354152 

Dual Bus Interface Util: 
issued_total_row = 338044 
issued_total_col = 354152 
Row_Bus_Util =  0.044498 
CoL_Bus_Util = 0.046619 
Either_Row_CoL_Bus_Util = 0.089553 
Issued_on_Two_Bus_Simul_Util = 0.001564 
issued_two_Eff = 0.017462 
queue_avg = 2.220233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22023
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7596767 n_nop=6922261 n_act=167263 n_pre=167247 n_ref_event=0 n_req=328402 n_rd=317634 n_rd_L2_A=0 n_write=0 n_wr_bk=33846 bw_util=0.1851
n_activity=6555148 dram_eff=0.2145
bk0: 19088a 6906622i bk1: 19413a 6913176i bk2: 19453a 6893319i bk3: 19805a 6876620i bk4: 19192a 6899500i bk5: 18840a 6913448i bk6: 19739a 6860237i bk7: 19621a 6867595i bk8: 20233a 6828762i bk9: 19785a 6849356i bk10: 20965a 6780566i bk11: 20910a 6814675i bk12: 20335a 6813571i bk13: 19915a 6827115i bk14: 19846a 6845126i bk15: 20494a 6802883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490679
Row_Buffer_Locality_read = 0.495438
Row_Buffer_Locality_write = 0.350297
Bank_Level_Parallism = 2.313010
Bank_Level_Parallism_Col = 1.703842
Bank_Level_Parallism_Ready = 1.224693
write_to_read_ratio_blp_rw_average = 0.092525
GrpLevelPara = 1.461938 

BW Util details:
bwutil = 0.185068 
total_CMD = 7596767 
util_bw = 1405920 
Wasted_Col = 2653482 
Wasted_Row = 1316140 
Idle = 2221225 

BW Util Bottlenecks: 
RCDc_limit = 3055966 
RCDWRc_limit = 64166 
WTRc_limit = 279479 
RTWc_limit = 245933 
CCDLc_limit = 211899 
rwq = 0 
CCDLc_limit_alone = 178576 
WTRc_limit_alone = 264159 
RTWc_limit_alone = 227930 

Commands details: 
total_CMD = 7596767 
n_nop = 6922261 
Read = 317634 
Write = 0 
L2_Alloc = 0 
L2_WB = 33846 
n_act = 167263 
n_pre = 167247 
n_ref = 0 
n_req = 328402 
total_req = 351480 

Dual Bus Interface Util: 
issued_total_row = 334510 
issued_total_col = 351480 
Row_Bus_Util =  0.044033 
CoL_Bus_Util = 0.046267 
Either_Row_CoL_Bus_Util = 0.088789 
Issued_on_Two_Bus_Simul_Util = 0.001512 
issued_two_Eff = 0.017026 
queue_avg = 2.294759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29476
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7596767 n_nop=6922953 n_act=166520 n_pre=166504 n_ref_event=0 n_req=329625 n_rd=318846 n_rd_L2_A=0 n_write=0 n_wr_bk=33993 bw_util=0.1858
n_activity=6517342 dram_eff=0.2166
bk0: 19526a 6887296i bk1: 19509a 6892783i bk2: 19363a 6894211i bk3: 19707a 6874329i bk4: 19045a 6888972i bk5: 19217a 6895532i bk6: 19764a 6832533i bk7: 19559a 6866035i bk8: 20163a 6833818i bk9: 20208a 6839749i bk10: 20744a 6804000i bk11: 21336a 6778637i bk12: 20016a 6840609i bk13: 20048a 6833239i bk14: 20465a 6811704i bk15: 20176a 6829381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494820
Row_Buffer_Locality_read = 0.499664
Row_Buffer_Locality_write = 0.351517
Bank_Level_Parallism = 2.346262
Bank_Level_Parallism_Col = 1.727272
Bank_Level_Parallism_Ready = 1.240243
write_to_read_ratio_blp_rw_average = 0.091615
GrpLevelPara = 1.474351 

BW Util details:
bwutil = 0.185784 
total_CMD = 7596767 
util_bw = 1411356 
Wasted_Col = 2617361 
Wasted_Row = 1306360 
Idle = 2261690 

BW Util Bottlenecks: 
RCDc_limit = 3021095 
RCDWRc_limit = 63781 
WTRc_limit = 270923 
RTWc_limit = 241515 
CCDLc_limit = 219288 
rwq = 0 
CCDLc_limit_alone = 187871 
WTRc_limit_alone = 256703 
RTWc_limit_alone = 224318 

Commands details: 
total_CMD = 7596767 
n_nop = 6922953 
Read = 318846 
Write = 0 
L2_Alloc = 0 
L2_WB = 33993 
n_act = 166520 
n_pre = 166504 
n_ref = 0 
n_req = 329625 
total_req = 352839 

Dual Bus Interface Util: 
issued_total_row = 333024 
issued_total_col = 352839 
Row_Bus_Util =  0.043838 
CoL_Bus_Util = 0.046446 
Either_Row_CoL_Bus_Util = 0.088697 
Issued_on_Two_Bus_Simul_Util = 0.001586 
issued_two_Eff = 0.017882 
queue_avg = 2.451442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45144
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7596767 n_nop=6928541 n_act=165490 n_pre=165474 n_ref_event=0 n_req=326653 n_rd=315965 n_rd_L2_A=0 n_write=0 n_wr_bk=33621 bw_util=0.1841
n_activity=6497807 dram_eff=0.2152
bk0: 18484a 6928292i bk1: 19202a 6904761i bk2: 19726a 6874364i bk3: 19739a 6872048i bk4: 18633a 6897798i bk5: 18483a 6917793i bk6: 19409a 6859703i bk7: 19851a 6835619i bk8: 19873a 6846295i bk9: 19981a 6843070i bk10: 20901a 6797876i bk11: 21076a 6799243i bk12: 20212a 6808951i bk13: 19990a 6837976i bk14: 20351a 6826696i bk15: 20054a 6830980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493383
Row_Buffer_Locality_read = 0.498387
Row_Buffer_Locality_write = 0.345434
Bank_Level_Parallism = 2.341712
Bank_Level_Parallism_Col = 1.724360
Bank_Level_Parallism_Ready = 1.235079
write_to_read_ratio_blp_rw_average = 0.093144
GrpLevelPara = 1.471176 

BW Util details:
bwutil = 0.184071 
total_CMD = 7596767 
util_bw = 1398344 
Wasted_Col = 2609923 
Wasted_Row = 1303441 
Idle = 2285059 

BW Util Bottlenecks: 
RCDc_limit = 3009526 
RCDWRc_limit = 63734 
WTRc_limit = 261042 
RTWc_limit = 249726 
CCDLc_limit = 219274 
rwq = 0 
CCDLc_limit_alone = 186585 
WTRc_limit_alone = 246829 
RTWc_limit_alone = 231250 

Commands details: 
total_CMD = 7596767 
n_nop = 6928541 
Read = 315965 
Write = 0 
L2_Alloc = 0 
L2_WB = 33621 
n_act = 165490 
n_pre = 165474 
n_ref = 0 
n_req = 326653 
total_req = 349586 

Dual Bus Interface Util: 
issued_total_row = 330964 
issued_total_col = 349586 
Row_Bus_Util =  0.043566 
CoL_Bus_Util = 0.046018 
Either_Row_CoL_Bus_Util = 0.087962 
Issued_on_Two_Bus_Simul_Util = 0.001622 
issued_two_Eff = 0.018443 
queue_avg = 2.394528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39453
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7596767 n_nop=6922926 n_act=166531 n_pre=166515 n_ref_event=0 n_req=329773 n_rd=319003 n_rd_L2_A=0 n_write=0 n_wr_bk=33680 bw_util=0.1857
n_activity=6514369 dram_eff=0.2166
bk0: 18933a 6932459i bk1: 19377a 6887165i bk2: 19817a 6875666i bk3: 20065a 6864238i bk4: 19077a 6900043i bk5: 19133a 6889355i bk6: 19417a 6857609i bk7: 19737a 6863280i bk8: 20359a 6822460i bk9: 20085a 6850140i bk10: 21343a 6775318i bk11: 20725a 6812392i bk12: 19943a 6840528i bk13: 20291a 6823831i bk14: 20496a 6819184i bk15: 20205a 6837788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495019
Row_Buffer_Locality_read = 0.499901
Row_Buffer_Locality_write = 0.350418
Bank_Level_Parallism = 2.335603
Bank_Level_Parallism_Col = 1.720593
Bank_Level_Parallism_Ready = 1.233261
write_to_read_ratio_blp_rw_average = 0.091338
GrpLevelPara = 1.472781 

BW Util details:
bwutil = 0.185702 
total_CMD = 7596767 
util_bw = 1410732 
Wasted_Col = 2624272 
Wasted_Row = 1301556 
Idle = 2260207 

BW Util Bottlenecks: 
RCDc_limit = 3028325 
RCDWRc_limit = 63057 
WTRc_limit = 272759 
RTWc_limit = 247114 
CCDLc_limit = 219986 
rwq = 0 
CCDLc_limit_alone = 187653 
WTRc_limit_alone = 258562 
RTWc_limit_alone = 228978 

Commands details: 
total_CMD = 7596767 
n_nop = 6922926 
Read = 319003 
Write = 0 
L2_Alloc = 0 
L2_WB = 33680 
n_act = 166531 
n_pre = 166515 
n_ref = 0 
n_req = 329773 
total_req = 352683 

Dual Bus Interface Util: 
issued_total_row = 333046 
issued_total_col = 352683 
Row_Bus_Util =  0.043840 
CoL_Bus_Util = 0.046425 
Either_Row_CoL_Bus_Util = 0.088701 
Issued_on_Two_Bus_Simul_Util = 0.001565 
issued_two_Eff = 0.017642 
queue_avg = 2.388191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38819
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7596767 n_nop=6922885 n_act=166977 n_pre=166961 n_ref_event=0 n_req=328841 n_rd=318132 n_rd_L2_A=0 n_write=0 n_wr_bk=33841 bw_util=0.1853
n_activity=6511505 dram_eff=0.2162
bk0: 19250a 6899166i bk1: 18871a 6912259i bk2: 19945a 6858022i bk3: 19835a 6881930i bk4: 18923a 6905059i bk5: 18647a 6916875i bk6: 19628a 6872831i bk7: 19434a 6862062i bk8: 19864a 6878240i bk9: 19920a 6846715i bk10: 21407a 6769994i bk11: 21015a 6781196i bk12: 19899a 6843123i bk13: 20523a 6820316i bk14: 20590a 6816329i bk15: 20381a 6804844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492232
Row_Buffer_Locality_read = 0.496986
Row_Buffer_Locality_write = 0.351013
Bank_Level_Parallism = 2.332909
Bank_Level_Parallism_Col = 1.704900
Bank_Level_Parallism_Ready = 1.228834
write_to_read_ratio_blp_rw_average = 0.090020
GrpLevelPara = 1.467616 

BW Util details:
bwutil = 0.185328 
total_CMD = 7596767 
util_bw = 1407892 
Wasted_Col = 2628694 
Wasted_Row = 1298508 
Idle = 2261673 

BW Util Bottlenecks: 
RCDc_limit = 3042537 
RCDWRc_limit = 63368 
WTRc_limit = 275439 
RTWc_limit = 235803 
CCDLc_limit = 218806 
rwq = 0 
CCDLc_limit_alone = 188246 
WTRc_limit_alone = 261222 
RTWc_limit_alone = 219460 

Commands details: 
total_CMD = 7596767 
n_nop = 6922885 
Read = 318132 
Write = 0 
L2_Alloc = 0 
L2_WB = 33841 
n_act = 166977 
n_pre = 166961 
n_ref = 0 
n_req = 328841 
total_req = 351973 

Dual Bus Interface Util: 
issued_total_row = 333938 
issued_total_col = 351973 
Row_Bus_Util =  0.043958 
CoL_Bus_Util = 0.046332 
Either_Row_CoL_Bus_Util = 0.088706 
Issued_on_Two_Bus_Simul_Util = 0.001583 
issued_two_Eff = 0.017850 
queue_avg = 2.297208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29721
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7596767 n_nop=6920520 n_act=167845 n_pre=167829 n_ref_event=0 n_req=329548 n_rd=318819 n_rd_L2_A=0 n_write=0 n_wr_bk=33768 bw_util=0.1857
n_activity=6540864 dram_eff=0.2156
bk0: 18954a 6906588i bk1: 19009a 6918252i bk2: 19425a 6895815i bk3: 19852a 6873859i bk4: 19237a 6869154i bk5: 19094a 6888364i bk6: 19252a 6855751i bk7: 19773a 6861842i bk8: 20122a 6834572i bk9: 19996a 6844810i bk10: 20467a 6820189i bk11: 21573a 6756662i bk12: 20303a 6829376i bk13: 20391a 6828670i bk14: 20864a 6793079i bk15: 20507a 6800005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490681
Row_Buffer_Locality_read = 0.495924
Row_Buffer_Locality_write = 0.334887
Bank_Level_Parallism = 2.335349
Bank_Level_Parallism_Col = 1.713419
Bank_Level_Parallism_Ready = 1.228732
write_to_read_ratio_blp_rw_average = 0.092133
GrpLevelPara = 1.468928 

BW Util details:
bwutil = 0.185651 
total_CMD = 7596767 
util_bw = 1410348 
Wasted_Col = 2646290 
Wasted_Row = 1312229 
Idle = 2227900 

BW Util Bottlenecks: 
RCDc_limit = 3056943 
RCDWRc_limit = 64600 
WTRc_limit = 271619 
RTWc_limit = 249502 
CCDLc_limit = 220932 
rwq = 0 
CCDLc_limit_alone = 188526 
WTRc_limit_alone = 257035 
RTWc_limit_alone = 231680 

Commands details: 
total_CMD = 7596767 
n_nop = 6920520 
Read = 318819 
Write = 0 
L2_Alloc = 0 
L2_WB = 33768 
n_act = 167845 
n_pre = 167829 
n_ref = 0 
n_req = 329548 
total_req = 352587 

Dual Bus Interface Util: 
issued_total_row = 335674 
issued_total_col = 352587 
Row_Bus_Util =  0.044186 
CoL_Bus_Util = 0.046413 
Either_Row_CoL_Bus_Util = 0.089018 
Issued_on_Two_Bus_Simul_Util = 0.001581 
issued_two_Eff = 0.017766 
queue_avg = 2.380918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38092

========= L2 cache stats =========
L2_cache_bank[0]: Access = 653097, Miss = 170393, Miss_rate = 0.261, Pending_hits = 1167, Reservation_fails = 87
L2_cache_bank[1]: Access = 631100, Miss = 172603, Miss_rate = 0.273, Pending_hits = 436, Reservation_fails = 531
L2_cache_bank[2]: Access = 635394, Miss = 170350, Miss_rate = 0.268, Pending_hits = 433, Reservation_fails = 555
L2_cache_bank[3]: Access = 638669, Miss = 171192, Miss_rate = 0.268, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[4]: Access = 635818, Miss = 170963, Miss_rate = 0.269, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[5]: Access = 654737, Miss = 171952, Miss_rate = 0.263, Pending_hits = 397, Reservation_fails = 902
L2_cache_bank[6]: Access = 650856, Miss = 172502, Miss_rate = 0.265, Pending_hits = 401, Reservation_fails = 388
L2_cache_bank[7]: Access = 654252, Miss = 170712, Miss_rate = 0.261, Pending_hits = 418, Reservation_fails = 162
L2_cache_bank[8]: Access = 653965, Miss = 171331, Miss_rate = 0.262, Pending_hits = 1260, Reservation_fails = 1491
L2_cache_bank[9]: Access = 640107, Miss = 170666, Miss_rate = 0.267, Pending_hits = 444, Reservation_fails = 735
L2_cache_bank[10]: Access = 634857, Miss = 172366, Miss_rate = 0.272, Pending_hits = 408, Reservation_fails = 565
L2_cache_bank[11]: Access = 632063, Miss = 171876, Miss_rate = 0.272, Pending_hits = 377, Reservation_fails = 67
L2_cache_bank[12]: Access = 2411554, Miss = 170776, Miss_rate = 0.071, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[13]: Access = 641164, Miss = 170817, Miss_rate = 0.266, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[14]: Access = 648888, Miss = 171050, Miss_rate = 0.264, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[15]: Access = 644478, Miss = 171740, Miss_rate = 0.266, Pending_hits = 446, Reservation_fails = 1038
L2_cache_bank[16]: Access = 658828, Miss = 169596, Miss_rate = 0.257, Pending_hits = 1173, Reservation_fails = 298
L2_cache_bank[17]: Access = 649270, Miss = 170300, Miss_rate = 0.262, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[18]: Access = 636847, Miss = 171326, Miss_rate = 0.269, Pending_hits = 437, Reservation_fails = 613
L2_cache_bank[19]: Access = 639641, Miss = 171506, Miss_rate = 0.268, Pending_hits = 366, Reservation_fails = 38
L2_cache_bank[20]: Access = 643454, Miss = 171469, Miss_rate = 0.266, Pending_hits = 390, Reservation_fails = 283
L2_cache_bank[21]: Access = 644408, Miss = 170637, Miss_rate = 0.265, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[22]: Access = 640184, Miss = 170531, Miss_rate = 0.266, Pending_hits = 376, Reservation_fails = 122
L2_cache_bank[23]: Access = 647850, Miss = 172108, Miss_rate = 0.266, Pending_hits = 402, Reservation_fails = 0
L2_total_cache_accesses = 17221481
L2_total_cache_misses = 4108762
L2_total_cache_miss_rate = 0.2386
L2_total_cache_pending_hits = 11948
L2_total_cache_reservation_fails = 7875
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11202376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1158970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2662914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11948
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1898395
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 212192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15036208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2185273
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7875
L2_cache_data_port_util = 0.185
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=17221481
icnt_total_pkts_simt_to_mem=17221481
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17221481
Req_Network_cycles = 2962329
Req_Network_injected_packets_per_cycle =       5.8135 
Req_Network_conflicts_per_cycle =       6.5214
Req_Network_conflicts_per_cycle_util =       6.8223
Req_Bank_Level_Parallism =       6.0817
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      11.3813
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2443

Reply_Network_injected_packets_num = 17221481
Reply_Network_cycles = 2962329
Reply_Network_injected_packets_per_cycle =        5.8135
Reply_Network_conflicts_per_cycle =        2.9266
Reply_Network_conflicts_per_cycle_util =       3.0599
Reply_Bank_Level_Parallism =       6.0783
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4095
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1938
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 3 sec (4743 sec)
gpgpu_simulation_rate = 63095 (inst/sec)
gpgpu_simulation_rate = 624 (cycle/sec)
gpgpu_silicon_slowdown = 2187500x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d720..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d718..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d710..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color1PiS_S_S_S_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color1PiS_S_S_S_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6color1PiS_S_S_S_S_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z6color1PiS_S_S_S_S_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 310982
gpu_sim_insn = 22511725
gpu_ipc =      72.3892
gpu_tot_sim_cycle = 3273311
gpu_tot_sim_insn = 321775503
gpu_tot_ipc =      98.3028
gpu_tot_issued_cta = 19873
gpu_occupancy = 62.1925% 
gpu_tot_occupancy = 66.3218% 
max_total_param_size = 0
gpu_stall_dramfull = 6387
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.2434
partiton_level_parallism_total  =       5.6643
partiton_level_parallism_util =       4.4227
partiton_level_parallism_util_total  =       5.9235
L2_BW  =     185.3510 GB/Sec
L2_BW_total  =     247.4177 GB/Sec
gpu_total_sim_rate=61761

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1344088, Miss = 540813, Miss_rate = 0.402, Pending_hits = 16085, Reservation_fails = 184434
	L1D_cache_core[1]: Access = 1351066, Miss = 535034, Miss_rate = 0.396, Pending_hits = 15859, Reservation_fails = 170521
	L1D_cache_core[2]: Access = 1399439, Miss = 552576, Miss_rate = 0.395, Pending_hits = 15831, Reservation_fails = 177429
	L1D_cache_core[3]: Access = 1373477, Miss = 543792, Miss_rate = 0.396, Pending_hits = 15649, Reservation_fails = 212829
	L1D_cache_core[4]: Access = 1381835, Miss = 555764, Miss_rate = 0.402, Pending_hits = 16373, Reservation_fails = 222454
	L1D_cache_core[5]: Access = 1368284, Miss = 558617, Miss_rate = 0.408, Pending_hits = 16457, Reservation_fails = 184054
	L1D_cache_core[6]: Access = 1363804, Miss = 537183, Miss_rate = 0.394, Pending_hits = 15908, Reservation_fails = 185151
	L1D_cache_core[7]: Access = 1363702, Miss = 543537, Miss_rate = 0.399, Pending_hits = 15910, Reservation_fails = 184953
	L1D_cache_core[8]: Access = 1385654, Miss = 567995, Miss_rate = 0.410, Pending_hits = 16434, Reservation_fails = 192655
	L1D_cache_core[9]: Access = 1346356, Miss = 559704, Miss_rate = 0.416, Pending_hits = 15886, Reservation_fails = 222233
	L1D_cache_core[10]: Access = 1381644, Miss = 543096, Miss_rate = 0.393, Pending_hits = 15804, Reservation_fails = 179699
	L1D_cache_core[11]: Access = 1361076, Miss = 542111, Miss_rate = 0.398, Pending_hits = 15801, Reservation_fails = 202984
	L1D_cache_core[12]: Access = 1329002, Miss = 529661, Miss_rate = 0.399, Pending_hits = 15836, Reservation_fails = 193335
	L1D_cache_core[13]: Access = 1384166, Miss = 550002, Miss_rate = 0.397, Pending_hits = 16217, Reservation_fails = 207529
	L1D_cache_core[14]: Access = 1387625, Miss = 560543, Miss_rate = 0.404, Pending_hits = 16323, Reservation_fails = 193557
	L1D_cache_core[15]: Access = 1391077, Miss = 551706, Miss_rate = 0.397, Pending_hits = 16024, Reservation_fails = 194478
	L1D_cache_core[16]: Access = 1399214, Miss = 561316, Miss_rate = 0.401, Pending_hits = 16327, Reservation_fails = 233936
	L1D_cache_core[17]: Access = 1353598, Miss = 546299, Miss_rate = 0.404, Pending_hits = 15872, Reservation_fails = 257770
	L1D_cache_core[18]: Access = 1353694, Miss = 546251, Miss_rate = 0.404, Pending_hits = 16161, Reservation_fails = 221892
	L1D_cache_core[19]: Access = 1364176, Miss = 561249, Miss_rate = 0.411, Pending_hits = 16129, Reservation_fails = 208968
	L1D_cache_core[20]: Access = 1328845, Miss = 541472, Miss_rate = 0.407, Pending_hits = 15866, Reservation_fails = 203824
	L1D_cache_core[21]: Access = 1349802, Miss = 550031, Miss_rate = 0.407, Pending_hits = 15995, Reservation_fails = 236214
	L1D_cache_core[22]: Access = 1355888, Miss = 552126, Miss_rate = 0.407, Pending_hits = 15999, Reservation_fails = 243165
	L1D_cache_core[23]: Access = 1332372, Miss = 537214, Miss_rate = 0.403, Pending_hits = 16039, Reservation_fails = 215962
	L1D_cache_core[24]: Access = 1335115, Miss = 527238, Miss_rate = 0.395, Pending_hits = 15472, Reservation_fails = 191067
	L1D_cache_core[25]: Access = 1365939, Miss = 548222, Miss_rate = 0.401, Pending_hits = 15926, Reservation_fails = 199268
	L1D_cache_core[26]: Access = 1335231, Miss = 537265, Miss_rate = 0.402, Pending_hits = 16032, Reservation_fails = 188363
	L1D_cache_core[27]: Access = 1374519, Miss = 567299, Miss_rate = 0.413, Pending_hits = 16152, Reservation_fails = 223872
	L1D_cache_core[28]: Access = 1367693, Miss = 562092, Miss_rate = 0.411, Pending_hits = 16446, Reservation_fails = 212428
	L1D_cache_core[29]: Access = 1360536, Miss = 544196, Miss_rate = 0.400, Pending_hits = 16206, Reservation_fails = 208637
	L1D_total_cache_accesses = 40888917
	L1D_total_cache_misses = 16454404
	L1D_total_cache_miss_rate = 0.4024
	L1D_total_cache_pending_hits = 481019
	L1D_total_cache_reservation_fails = 6153661
	L1D_cache_data_port_util = 0.253
	L1D_cache_fill_port_util = 0.170
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21866801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 481019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11947194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6152605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4187499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 481019
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2086693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 235442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38482513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2406404

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1039329
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5113276
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1056
ctas_completed 19873, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
47607, 44471, 45293, 37949, 40766, 43455, 39447, 43882, 45375, 43475, 43957, 42383, 44131, 42344, 43593, 45191, 42808, 46845, 44209, 44959, 47431, 43679, 44784, 47875, 49780, 48045, 44290, 43505, 45703, 42150, 43795, 42949, 
gpgpu_n_tot_thrd_icount = 1341191136
gpgpu_n_tot_w_icount = 41912223
gpgpu_n_stall_shd_mem = 11724442
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16134693
gpgpu_n_mem_write_global = 2406404
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 53965980
gpgpu_n_store_insn = 11011817
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33517568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10549957
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1174485
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3537363	W0_Idle:4618698	W0_Scoreboard:329267416	W1:10658188	W2:5144361	W3:3412416	W4:2543026	W5:2114721	W6:1777627	W7:1541226	W8:1357042	W9:1179569	W10:1052580	W11:941729	W12:848024	W13:752201	W14:675860	W15:601609	W16:540832	W17:475029	W18:416542	W19:364908	W20:325217	W21:281327	W22:238544	W23:211957	W24:177659	W25:153191	W26:128929	W27:105159	W28:69951	W29:58190	W30:52189	W31:31078	W32:3681342
single_issue_nums: WS0:10440212	WS1:10469463	WS2:10468352	WS3:10534196	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129077544 {8:16134693,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 96256160 {40:2406404,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 645387720 {40:16134693,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19251232 {8:2406404,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1336 
max_icnt2sh_latency = 144 
averagemflatency = 332 
avg_icnt2mem_latency = 98 
avg_mrq_latency = 20 
avg_icnt2sh_latency = 3 
mrq_lat_table:2890830 	55947 	84467 	170887 	435187 	235003 	207878 	158640 	46234 	3182 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8831583 	7649300 	2050912 	9302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12495940 	1815823 	1949543 	2154068 	125723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13588139 	3390574 	1240335 	279172 	40097 	2749 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	203 	5914 	257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        67        69        53        63        64        59        53        57        64        64        41        50        52        52 
dram[1]:        64        64        65        66        61        63        56        52        56        63        52        59        47        64        52        64 
dram[2]:        64        64        71        74        64        64        51        50        63        64        56        55        56        52        52        56 
dram[3]:        64        64        70        77        54        48        48        50        64        64        48        64        44        48        52        56 
dram[4]:        64        64        69        73        53        45        56        52        64        59        48        64        46        60        48        52 
dram[5]:        64        64        67        69        48        57        49        55        52        64        60        60        50        56        52        62 
dram[6]:        64        64        67        69        57        62        57        52        62        60        58        58        51        54        52        48 
dram[7]:        64        64        64        66        64        56        61        63        64        64        45        56        45        52        52        52 
dram[8]:        64        64        65        68        48        56        60        52        58        58        64        56        49        56        52        52 
dram[9]:        64        64        68        64        48        59        55        64        58        64        60        56        49        60        52        52 
dram[10]:        64        64        64        65        47        60        64        52        57        64        49        64        55        56        56        52 
dram[11]:        64        64        66        67        40        46        49        57        56        64        60        59        52        55        52        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      7163      6923      7105      7041      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      6932      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      7046      6716      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5981      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5879      5747 
dram[5]:      5785      6856      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      6703      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      8061      5716 
average row accesses per activate:
dram[0]:  2.078712  2.049991  1.963015  2.009047  1.957105  1.942463  1.904961  1.906619  1.867223  1.882285  1.869786  1.836307  1.937577  1.885985  1.872361  1.912275 
dram[1]:  2.078227  2.038270  2.050181  2.044977  1.959918  1.979950  1.922251  1.929514  1.908039  1.902017  1.840796  1.899538  1.894559  1.925082  1.939147  1.931310 
dram[2]:  2.008976  2.003313  2.005429  2.023382  1.953801  1.955027  1.862375  1.880979  1.894121  1.863647  1.849442  1.890742  1.928136  1.894697  1.937462  1.902613 
dram[3]:  2.032523  2.041073  1.940672  2.053392  2.048301  1.935345  1.917277  1.898141  1.895934  1.954291  1.877986  1.932988  1.894646  1.902031  1.926558  1.950266 
dram[4]:  2.028239  2.071790  2.034202  2.035783  1.964531  1.974869  1.870394  1.885812  1.863047  1.928302  1.848725  1.818210  1.891987  1.927010  1.898886  1.952301 
dram[5]:  2.042034  2.045324  1.984335  1.966591  2.005004  1.982280  1.911845  1.876743  1.935652  1.895425  1.829977  1.840548  1.905198  1.900017  1.897255  1.919008 
dram[6]:  2.044484  2.062105  2.007248  1.994356  1.994657  2.016219  1.908973  1.936328  1.874617  1.898050  1.835190  1.911387  1.852356  1.887223  1.915266  1.859414 
dram[7]:  2.048083  2.035410  2.041273  2.022190  1.966850  2.010791  1.857203  1.934197  1.869145  1.928962  1.867959  1.892812  1.944151  1.928528  1.937426  1.954993 
dram[8]:  2.069465  2.050876  1.993515  1.994250  1.970646  1.995573  1.894540  1.903201  1.888634  1.918348  1.901152  1.909304  1.878053  1.915846  1.927531  1.932259 
dram[9]:  2.122394  2.036406  2.011083  2.004978  1.983716  1.952903  1.895162  1.923944  1.873039  1.955461  1.872539  1.918903  1.919144  1.898680  1.932784  1.966933 
dram[10]:  2.055035  2.054020  1.970992  2.044792  1.986280  2.010815  1.953676  1.919972  1.964238  1.872051  1.847880  1.857902  1.911896  1.918268  1.899581  1.870791 
dram[11]:  2.064074  2.096576  2.034779  1.993032  1.902653  1.980812  1.888899  1.921162  1.905505  1.904815  1.888972  1.821739  1.921723  1.951566  1.878585  1.878033 
average row locality = 4288331/2211828 = 1.938818
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20593     21418     21461     21466     20708     21395     21154     20928     21660     22107     22859     23048     21394     22018     22146     21976 
dram[1]:     20932     21320     21378     21466     20263     20504     21488     21513     21887     22016     23046     22295     21144     21589     21881     22228 
dram[2]:     20938     20990     21450     21683     20646     20877     21504     21477     21465     22157     22996     22747     21744     21754     21720     21913 
dram[3]:     21293     20990     22147     21160     20017     20882     21778     21637     21699     21250     23186     22769     22248     22050     22101     21651 
dram[4]:     20339     20963     21041     21464     21048     20726     21658     21332     21826     21228     22856     22714     21875     22196     22283     21442 
dram[5]:     21461     20618     21681     21872     20501     20739     21682     21356     21920     21884     23081     22663     21764     21968     22081     22488 
dram[6]:     20758     21065     21159     21538     20919     20519     21381     21274     21914     21480     22691     22673     21998     21556     21473     22188 
dram[7]:     21267     21230     21088     21417     20747     20898     21475     21229     21906     21868     22498     23134     21708     21729     22112     21889 
dram[8]:     20082     20883     21422     21469     20232     20013     21086     21585     21544     21701     22704     22871     21895     21676     22034     21690 
dram[9]:     20607     21088     21591     21817     20707     20826     21099     21467     22090     21800     23161     22440     21623     22023     22225     21929 
dram[10]:     20970     20553     21680     21600     20554     20275     21342     21121     21527     21587     23158     22721     21535     22245     22374     22100 
dram[11]:     20621     20703     21104     21576     20929     20757     20924     21512     21734     21637     22087     23399     22004     22089     22581     22173 
total dram reads = 4148283
bank skew: 23399/20013 = 1.17
chip skew: 347759/342887 = 1.01
number of total write accesses:
dram[0]:      2399      2374      2319      2325      2306      2245      2266      2246      2282      2299      2261      2269      2198      2208      2192      2229 
dram[1]:      2355      2393      2295      2310      2261      2281      2285      2257      2238      2247      2226      2222      2181      2206      2230      2230 
dram[2]:      2373      2377      2256      2334      2239      2278      2221      2330      2222      2239      2247      2222      2174      2190      2221      2233 
dram[3]:      2378      2398      2277      2296      2267      2283      2283      2259      2277      2285      2249      2232      2214      2213      2220      2232 
dram[4]:      2443      2382      2272      2321      2290      2255      2281      2305      2237      2230      2210      2218      2202      2229      2200      2197 
dram[5]:      2436      2400      2308      2332      2259      2304      2240      2261      2278      2290      2221      2225      2223      2200      2225      2221 
dram[6]:      2441      2457      2287      2283      2260      2312      2225      2256      2299      2259      2223      2231      2180      2210      2221      2225 
dram[7]:      2428      2405      2312      2310      2324      2322      2296      2269      2281      2277      2266      2253      2184      2205      2188      2219 
dram[8]:      2368      2345      2296      2261      2259      2258      2229      2249      2257      2252      2257      2230      2233      2213      2213      2219 
dram[9]:      2405      2407      2279      2305      2264      2293      2241      2274      2247      2261      2217      2224      2227      2160      2253      2228 
dram[10]:      2414      2454      2329      2293      2291      2281      2255      2265      2255      2236      2215      2241      2237      2205      2227      2225 
dram[11]:      2403      2466      2265      2289      2299      2253      2281      2277      2252      2239      2230      2230      2213      2217      2200      2210 
total dram writes = 435928
bank skew: 2466/2160 = 1.14
chip skew: 36539/36139 = 1.01
average mf latency per bank:
dram[0]:       1680      1527      1533      1492      1252      1250      1225      1215      1085      1032      1018       977      1040       945      1171      1192
dram[1]:       1631      1510      1509      1484      1306      1276      1201      1242      1044      1100       951      1021       980       991      1145      1113
dram[2]:       1506      1578      1550      1524      1315      1373      1179      1140      1077      1084      1002      1026       970       983      1140      1197
dram[3]:       1636      1630      1470      1544      1406      1376      1145      1170      1117      1129       981       998       964       987      1152      1205
dram[4]:       1674      1660      1549      1445      1326      1336      1153      1199      1150      1143      1019       944       977       965      1228      1189
dram[5]:       1554      1701      1512      1404      1293      1333      1144      1153      1076      1091       915       951       998       954      1139      1116
dram[6]:       1686      1512      1549      1462      1403      1398      1251      1251      1096      1081      1057      1030      1024       987     23620      1060
dram[7]:       1549      1467      1596      1499      1329      1271      1215      1240      1016      1082      1022       987      1005      1045      1160      1260
dram[8]:       1647      1659      1603      1489      1395      1357      1231      1188      1099      1106      1031      1001       968       966      1228      1179
dram[9]:       1681      1569      1440      1409      1263      1309      1202      1149      1038      1084       963       999       966       981      1176      1234
dram[10]:       1575      1623      1479      1498      1356      1351      1176      1168      1149      1075       996       974      1005       974      1128      1188
dram[11]:       1544      1552      1557      1481      1297      1339      1205      1209      1082      1062       992       965       939      1000      1175      1255
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1360      1498      1267      1514      1321      1347      1149      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8394269 n_nop=7653505 n_act=185884 n_pre=185868 n_ref_event=0 n_req=358049 n_rd=346331 n_rd_L2_A=0 n_write=0 n_wr_bk=36418 bw_util=0.1824
n_activity=7222641 dram_eff=0.212
bk0: 20593a 7644039i bk1: 21418a 7614997i bk2: 21461a 7596158i bk3: 21466a 7606444i bk4: 20708a 7620615i bk5: 21395a 7589425i bk6: 21154a 7579220i bk7: 20928a 7588478i bk8: 21660a 7561320i bk9: 22107a 7558934i bk10: 22859a 7500126i bk11: 23048a 7477584i bk12: 21394a 7582606i bk13: 22018a 7554725i bk14: 22146a 7529108i bk15: 21976a 7552181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480848
Row_Buffer_Locality_read = 0.486032
Row_Buffer_Locality_write = 0.327616
Bank_Level_Parallism = 2.326123
Bank_Level_Parallism_Col = 1.694294
Bank_Level_Parallism_Ready = 1.218918
write_to_read_ratio_blp_rw_average = 0.089703
GrpLevelPara = 1.460888 

BW Util details:
bwutil = 0.182386 
total_CMD = 8394269 
util_bw = 1530996 
Wasted_Col = 2929482 
Wasted_Row = 1458723 
Idle = 2475068 

BW Util Bottlenecks: 
RCDc_limit = 3391188 
RCDWRc_limit = 73011 
WTRc_limit = 304512 
RTWc_limit = 265529 
CCDLc_limit = 238352 
rwq = 0 
CCDLc_limit_alone = 205152 
WTRc_limit_alone = 288927 
RTWc_limit_alone = 247914 

Commands details: 
total_CMD = 8394269 
n_nop = 7653505 
Read = 346331 
Write = 0 
L2_Alloc = 0 
L2_WB = 36418 
n_act = 185884 
n_pre = 185868 
n_ref = 0 
n_req = 358049 
total_req = 382749 

Dual Bus Interface Util: 
issued_total_row = 371752 
issued_total_col = 382749 
Row_Bus_Util =  0.044286 
CoL_Bus_Util = 0.045596 
Either_Row_CoL_Bus_Util = 0.088246 
Issued_on_Two_Bus_Simul_Util = 0.001636 
issued_two_Eff = 0.018544 
queue_avg = 2.221836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22184
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8394269 n_nop=7660654 n_act=182905 n_pre=182889 n_ref_event=0 n_req=356570 n_rd=344950 n_rd_L2_A=0 n_write=0 n_wr_bk=36217 bw_util=0.1816
n_activity=7196581 dram_eff=0.2119
bk0: 20932a 7638076i bk1: 21320a 7618777i bk2: 21378a 7626497i bk3: 21466a 7616365i bk4: 20263a 7636751i bk5: 20504a 7629694i bk6: 21488a 7577030i bk7: 21513a 7584218i bk8: 21887a 7563690i bk9: 22016a 7559865i bk10: 23046a 7501810i bk11: 22295a 7537972i bk12: 21144a 7582481i bk13: 21589a 7581461i bk14: 21881a 7561130i bk15: 22228a 7557325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487049
Row_Buffer_Locality_read = 0.492051
Row_Buffer_Locality_write = 0.338554
Bank_Level_Parallism = 2.308491
Bank_Level_Parallism_Col = 1.686698
Bank_Level_Parallism_Ready = 1.222231
write_to_read_ratio_blp_rw_average = 0.089025
GrpLevelPara = 1.454249 

BW Util details:
bwutil = 0.181632 
total_CMD = 8394269 
util_bw = 1524668 
Wasted_Col = 2901037 
Wasted_Row = 1446322 
Idle = 2522242 

BW Util Bottlenecks: 
RCDc_limit = 3339198 
RCDWRc_limit = 70605 
WTRc_limit = 292128 
RTWc_limit = 261892 
CCDLc_limit = 239794 
rwq = 0 
CCDLc_limit_alone = 205738 
WTRc_limit_alone = 276646 
RTWc_limit_alone = 243318 

Commands details: 
total_CMD = 8394269 
n_nop = 7660654 
Read = 344950 
Write = 0 
L2_Alloc = 0 
L2_WB = 36217 
n_act = 182905 
n_pre = 182889 
n_ref = 0 
n_req = 356570 
total_req = 381167 

Dual Bus Interface Util: 
issued_total_row = 365794 
issued_total_col = 381167 
Row_Bus_Util =  0.043577 
CoL_Bus_Util = 0.045408 
Either_Row_CoL_Bus_Util = 0.087395 
Issued_on_Two_Bus_Simul_Util = 0.001590 
issued_two_Eff = 0.018192 
queue_avg = 2.237325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23732
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8394269 n_nop=7654273 n_act=185741 n_pre=185725 n_ref_event=0 n_req=357713 n_rd=346061 n_rd_L2_A=0 n_write=0 n_wr_bk=36156 bw_util=0.1821
n_activity=7216354 dram_eff=0.2119
bk0: 20938a 7627485i bk1: 20990a 7627706i bk2: 21450a 7610429i bk3: 21683a 7602386i bk4: 20646a 7621970i bk5: 20877a 7609935i bk6: 21504a 7568146i bk7: 21477a 7576268i bk8: 21465a 7579992i bk9: 22157a 7547699i bk10: 22996a 7495965i bk11: 22747a 7522018i bk12: 21744a 7581384i bk13: 21754a 7563171i bk14: 21720a 7569210i bk15: 21913a 7558160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480757
Row_Buffer_Locality_read = 0.485565
Row_Buffer_Locality_write = 0.337968
Bank_Level_Parallism = 2.311480
Bank_Level_Parallism_Col = 1.675385
Bank_Level_Parallism_Ready = 1.211841
write_to_read_ratio_blp_rw_average = 0.087824
GrpLevelPara = 1.454536 

BW Util details:
bwutil = 0.182132 
total_CMD = 8394269 
util_bw = 1528868 
Wasted_Col = 2932946 
Wasted_Row = 1449024 
Idle = 2483431 

BW Util Bottlenecks: 
RCDc_limit = 3394566 
RCDWRc_limit = 71265 
WTRc_limit = 300125 
RTWc_limit = 258812 
CCDLc_limit = 239203 
rwq = 0 
CCDLc_limit_alone = 205071 
WTRc_limit_alone = 284692 
RTWc_limit_alone = 240113 

Commands details: 
total_CMD = 8394269 
n_nop = 7654273 
Read = 346061 
Write = 0 
L2_Alloc = 0 
L2_WB = 36156 
n_act = 185741 
n_pre = 185725 
n_ref = 0 
n_req = 357713 
total_req = 382217 

Dual Bus Interface Util: 
issued_total_row = 371466 
issued_total_col = 382217 
Row_Bus_Util =  0.044252 
CoL_Bus_Util = 0.045533 
Either_Row_CoL_Bus_Util = 0.088155 
Issued_on_Two_Bus_Simul_Util = 0.001631 
issued_two_Eff = 0.018496 
queue_avg = 2.074969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07497
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8394269 n_nop=7655974 n_act=184127 n_pre=184111 n_ref_event=0 n_req=358509 n_rd=346858 n_rd_L2_A=0 n_write=0 n_wr_bk=36363 bw_util=0.1826
n_activity=7220379 dram_eff=0.2123
bk0: 21293a 7617453i bk1: 20990a 7624661i bk2: 22147a 7567846i bk3: 21160a 7627429i bk4: 20017a 7661817i bk5: 20882a 7609826i bk6: 21778a 7562590i bk7: 21637a 7569787i bk8: 21699a 7573703i bk9: 21250a 7599079i bk10: 23186a 7500828i bk11: 22769a 7537274i bk12: 22248a 7529595i bk13: 22050a 7554018i bk14: 22101a 7551916i bk15: 21651a 7571402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486409
Row_Buffer_Locality_read = 0.491218
Row_Buffer_Locality_write = 0.343232
Bank_Level_Parallism = 2.313448
Bank_Level_Parallism_Col = 1.700973
Bank_Level_Parallism_Ready = 1.229675
write_to_read_ratio_blp_rw_average = 0.090060
GrpLevelPara = 1.459134 

BW Util details:
bwutil = 0.182611 
total_CMD = 8394269 
util_bw = 1532884 
Wasted_Col = 2914940 
Wasted_Row = 1460150 
Idle = 2486295 

BW Util Bottlenecks: 
RCDc_limit = 3364693 
RCDWRc_limit = 70686 
WTRc_limit = 289308 
RTWc_limit = 262110 
CCDLc_limit = 236360 
rwq = 0 
CCDLc_limit_alone = 202958 
WTRc_limit_alone = 274353 
RTWc_limit_alone = 243663 

Commands details: 
total_CMD = 8394269 
n_nop = 7655974 
Read = 346858 
Write = 0 
L2_Alloc = 0 
L2_WB = 36363 
n_act = 184127 
n_pre = 184111 
n_ref = 0 
n_req = 358509 
total_req = 383221 

Dual Bus Interface Util: 
issued_total_row = 368238 
issued_total_col = 383221 
Row_Bus_Util =  0.043868 
CoL_Bus_Util = 0.045653 
Either_Row_CoL_Bus_Util = 0.087952 
Issued_on_Two_Bus_Simul_Util = 0.001568 
issued_two_Eff = 0.017830 
queue_avg = 2.263573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26357
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8394269 n_nop=7657170 n_act=184533 n_pre=184517 n_ref_event=0 n_req=356644 n_rd=344991 n_rd_L2_A=0 n_write=0 n_wr_bk=36272 bw_util=0.1817
n_activity=7210812 dram_eff=0.2115
bk0: 20339a 7635705i bk1: 20963a 7625877i bk2: 21041a 7627369i bk3: 21464a 7612414i bk4: 21048a 7603876i bk5: 20726a 7620554i bk6: 21658a 7555878i bk7: 21332a 7567882i bk8: 21826a 7547710i bk9: 21228a 7596964i bk10: 22856a 7509326i bk11: 22714a 7495145i bk12: 21875a 7549785i bk13: 22196a 7540280i bk14: 22283a 7530361i bk15: 21442a 7576302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482590
Row_Buffer_Locality_read = 0.487247
Row_Buffer_Locality_write = 0.344718
Bank_Level_Parallism = 2.328556
Bank_Level_Parallism_Col = 1.708443
Bank_Level_Parallism_Ready = 1.234899
write_to_read_ratio_blp_rw_average = 0.088828
GrpLevelPara = 1.462063 

BW Util details:
bwutil = 0.181678 
total_CMD = 8394269 
util_bw = 1525052 
Wasted_Col = 2913135 
Wasted_Row = 1459566 
Idle = 2496516 

BW Util Bottlenecks: 
RCDc_limit = 3371064 
RCDWRc_limit = 69816 
WTRc_limit = 296342 
RTWc_limit = 264853 
CCDLc_limit = 236047 
rwq = 0 
CCDLc_limit_alone = 201282 
WTRc_limit_alone = 280882 
RTWc_limit_alone = 245548 

Commands details: 
total_CMD = 8394269 
n_nop = 7657170 
Read = 344991 
Write = 0 
L2_Alloc = 0 
L2_WB = 36272 
n_act = 184533 
n_pre = 184517 
n_ref = 0 
n_req = 356644 
total_req = 381263 

Dual Bus Interface Util: 
issued_total_row = 369050 
issued_total_col = 381263 
Row_Bus_Util =  0.043965 
CoL_Bus_Util = 0.045419 
Either_Row_CoL_Bus_Util = 0.087810 
Issued_on_Two_Bus_Simul_Util = 0.001574 
issued_two_Eff = 0.017927 
queue_avg = 2.269249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26925
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8394269 n_nop=7650674 n_act=186255 n_pre=186239 n_ref_event=0 n_req=359490 n_rd=347759 n_rd_L2_A=0 n_write=0 n_wr_bk=36423 bw_util=0.1831
n_activity=7241278 dram_eff=0.2122
bk0: 21461a 7620275i bk1: 20618a 7647449i bk2: 21681a 7601625i bk3: 21872a 7587844i bk4: 20501a 7642360i bk5: 20739a 7627546i bk6: 21682a 7585472i bk7: 21356a 7573865i bk8: 21920a 7593339i bk9: 21884a 7561352i bk10: 23081a 7497131i bk11: 22663a 7518157i bk12: 21764a 7568025i bk13: 21968a 7559749i bk14: 22081a 7543334i bk15: 22488a 7535628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481897
Row_Buffer_Locality_read = 0.487096
Row_Buffer_Locality_write = 0.327764
Bank_Level_Parallism = 2.298046
Bank_Level_Parallism_Col = 1.674810
Bank_Level_Parallism_Ready = 1.209289
write_to_read_ratio_blp_rw_average = 0.089441
GrpLevelPara = 1.448254 

BW Util details:
bwutil = 0.183069 
total_CMD = 8394269 
util_bw = 1536728 
Wasted_Col = 2950247 
Wasted_Row = 1456345 
Idle = 2450949 

BW Util Bottlenecks: 
RCDc_limit = 3404912 
RCDWRc_limit = 73285 
WTRc_limit = 304632 
RTWc_limit = 264019 
CCDLc_limit = 240770 
rwq = 0 
CCDLc_limit_alone = 206431 
WTRc_limit_alone = 288752 
RTWc_limit_alone = 245560 

Commands details: 
total_CMD = 8394269 
n_nop = 7650674 
Read = 347759 
Write = 0 
L2_Alloc = 0 
L2_WB = 36423 
n_act = 186255 
n_pre = 186239 
n_ref = 0 
n_req = 359490 
total_req = 384182 

Dual Bus Interface Util: 
issued_total_row = 372494 
issued_total_col = 384182 
Row_Bus_Util =  0.044375 
CoL_Bus_Util = 0.045767 
Either_Row_CoL_Bus_Util = 0.088584 
Issued_on_Two_Bus_Simul_Util = 0.001558 
issued_two_Eff = 0.017592 
queue_avg = 2.077224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07722
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8394269 n_nop=7657471 n_act=184276 n_pre=184260 n_ref_event=0 n_req=356280 n_rd=344586 n_rd_L2_A=0 n_write=0 n_wr_bk=36369 bw_util=0.1815
n_activity=7235460 dram_eff=0.2106
bk0: 20758a 7639401i bk1: 21065a 7645136i bk2: 21159a 7625173i bk3: 21538a 7604713i bk4: 20919a 7626859i bk5: 20519a 7643014i bk6: 21381a 7589648i bk7: 21274a 7600139i bk8: 21914a 7556362i bk9: 21480a 7578370i bk10: 22691a 7505940i bk11: 22673a 7539566i bk12: 21998a 7541027i bk13: 21556a 7556488i bk14: 21473a 7575893i bk15: 22188a 7530472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482780
Row_Buffer_Locality_read = 0.487719
Row_Buffer_Locality_write = 0.337267
Bank_Level_Parallism = 2.294271
Bank_Level_Parallism_Col = 1.681655
Bank_Level_Parallism_Ready = 1.214817
write_to_read_ratio_blp_rw_average = 0.091248
GrpLevelPara = 1.450066 

BW Util details:
bwutil = 0.181531 
total_CMD = 8394269 
util_bw = 1523820 
Wasted_Col = 2932128 
Wasted_Row = 1463116 
Idle = 2475205 

BW Util Bottlenecks: 
RCDc_limit = 3376395 
RCDWRc_limit = 71867 
WTRc_limit = 304219 
RTWc_limit = 269419 
CCDLc_limit = 229887 
rwq = 0 
CCDLc_limit_alone = 194329 
WTRc_limit_alone = 287863 
RTWc_limit_alone = 250217 

Commands details: 
total_CMD = 8394269 
n_nop = 7657471 
Read = 344586 
Write = 0 
L2_Alloc = 0 
L2_WB = 36369 
n_act = 184276 
n_pre = 184260 
n_ref = 0 
n_req = 356280 
total_req = 380955 

Dual Bus Interface Util: 
issued_total_row = 368536 
issued_total_col = 380955 
Row_Bus_Util =  0.043903 
CoL_Bus_Util = 0.045383 
Either_Row_CoL_Bus_Util = 0.087774 
Issued_on_Two_Bus_Simul_Util = 0.001512 
issued_two_Eff = 0.017227 
queue_avg = 2.145378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.14538
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8394269 n_nop=7657744 n_act=183578 n_pre=183562 n_ref_event=0 n_req=357899 n_rd=346195 n_rd_L2_A=0 n_write=0 n_wr_bk=36539 bw_util=0.1824
n_activity=7193302 dram_eff=0.2128
bk0: 21267a 7616320i bk1: 21230a 7622938i bk2: 21088a 7623433i bk3: 21417a 7602119i bk4: 20747a 7615226i bk5: 20898a 7624455i bk6: 21475a 7553928i bk7: 21229a 7592708i bk8: 21906a 7558731i bk9: 21868a 7572819i bk10: 22498a 7527985i bk11: 23134a 7502075i bk12: 21708a 7570527i bk13: 21729a 7562334i bk14: 22112a 7542493i bk15: 21889a 7560146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487068
Row_Buffer_Locality_read = 0.492020
Row_Buffer_Locality_write = 0.340567
Bank_Level_Parallism = 2.330586
Bank_Level_Parallism_Col = 1.705908
Bank_Level_Parallism_Ready = 1.230380
write_to_read_ratio_blp_rw_average = 0.090300
GrpLevelPara = 1.462985 

BW Util details:
bwutil = 0.182379 
total_CMD = 8394269 
util_bw = 1530936 
Wasted_Col = 2892556 
Wasted_Row = 1448658 
Idle = 2522119 

BW Util Bottlenecks: 
RCDc_limit = 3339821 
RCDWRc_limit = 71073 
WTRc_limit = 296435 
RTWc_limit = 263882 
CCDLc_limit = 237905 
rwq = 0 
CCDLc_limit_alone = 204271 
WTRc_limit_alone = 281204 
RTWc_limit_alone = 245479 

Commands details: 
total_CMD = 8394269 
n_nop = 7657744 
Read = 346195 
Write = 0 
L2_Alloc = 0 
L2_WB = 36539 
n_act = 183578 
n_pre = 183562 
n_ref = 0 
n_req = 357899 
total_req = 382734 

Dual Bus Interface Util: 
issued_total_row = 367140 
issued_total_col = 382734 
Row_Bus_Util =  0.043737 
CoL_Bus_Util = 0.045595 
Either_Row_CoL_Bus_Util = 0.087741 
Issued_on_Two_Bus_Simul_Util = 0.001590 
issued_two_Eff = 0.018124 
queue_avg = 2.294343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29434
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8394269 n_nop=7664076 n_act=182394 n_pre=182378 n_ref_event=0 n_req=354481 n_rd=342887 n_rd_L2_A=0 n_write=0 n_wr_bk=36139 bw_util=0.1806
n_activity=7169662 dram_eff=0.2115
bk0: 20082a 7661658i bk1: 20883a 7636862i bk2: 21422a 7603079i bk3: 21469a 7600777i bk4: 20232a 7630609i bk5: 20013a 7651364i bk6: 21086a 7584962i bk7: 21585a 7560237i bk8: 21544a 7573967i bk9: 21701a 7569624i bk10: 22704a 7520631i bk11: 22871a 7525150i bk12: 21895a 7537671i bk13: 21676a 7566291i bk14: 22034a 7553068i bk15: 21690a 7562964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485467
Row_Buffer_Locality_read = 0.490581
Row_Buffer_Locality_write = 0.334225
Bank_Level_Parallism = 2.325151
Bank_Level_Parallism_Col = 1.702463
Bank_Level_Parallism_Ready = 1.224888
write_to_read_ratio_blp_rw_average = 0.091639
GrpLevelPara = 1.459219 

BW Util details:
bwutil = 0.180612 
total_CMD = 8394269 
util_bw = 1516104 
Wasted_Col = 2883992 
Wasted_Row = 1446148 
Idle = 2548025 

BW Util Bottlenecks: 
RCDc_limit = 3326057 
RCDWRc_limit = 71092 
WTRc_limit = 286040 
RTWc_limit = 270893 
CCDLc_limit = 238201 
rwq = 0 
CCDLc_limit_alone = 203030 
WTRc_limit_alone = 270759 
RTWc_limit_alone = 251003 

Commands details: 
total_CMD = 8394269 
n_nop = 7664076 
Read = 342887 
Write = 0 
L2_Alloc = 0 
L2_WB = 36139 
n_act = 182394 
n_pre = 182378 
n_ref = 0 
n_req = 354481 
total_req = 379026 

Dual Bus Interface Util: 
issued_total_row = 364772 
issued_total_col = 379026 
Row_Bus_Util =  0.043455 
CoL_Bus_Util = 0.045153 
Either_Row_CoL_Bus_Util = 0.086987 
Issued_on_Two_Bus_Simul_Util = 0.001621 
issued_two_Eff = 0.018632 
queue_avg = 2.244188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24419
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8394269 n_nop=7657454 n_act=183591 n_pre=183575 n_ref_event=0 n_req=358204 n_rd=346493 n_rd_L2_A=0 n_write=0 n_wr_bk=36285 bw_util=0.1824
n_activity=7190948 dram_eff=0.2129
bk0: 20607a 7664772i bk1: 21088a 7617869i bk2: 21591a 7603396i bk3: 21817a 7590060i bk4: 20707a 7630141i bk5: 20826a 7617472i bk6: 21099a 7585285i bk7: 21467a 7589312i bk8: 22090a 7546547i bk9: 21800a 7580801i bk10: 23161a 7499942i bk11: 22440a 7537945i bk12: 21623a 7569011i bk13: 22023a 7550579i bk14: 22225a 7547724i bk15: 21929a 7565856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487474
Row_Buffer_Locality_read = 0.492477
Row_Buffer_Locality_write = 0.339424
Bank_Level_Parallism = 2.319613
Bank_Level_Parallism_Col = 1.699891
Bank_Level_Parallism_Ready = 1.223941
write_to_read_ratio_blp_rw_average = 0.090034
GrpLevelPara = 1.461093 

BW Util details:
bwutil = 0.182400 
total_CMD = 8394269 
util_bw = 1531112 
Wasted_Col = 2900182 
Wasted_Row = 1445415 
Idle = 2517560 

BW Util Bottlenecks: 
RCDc_limit = 3346795 
RCDWRc_limit = 70307 
WTRc_limit = 297474 
RTWc_limit = 268968 
CCDLc_limit = 238746 
rwq = 0 
CCDLc_limit_alone = 204153 
WTRc_limit_alone = 282180 
RTWc_limit_alone = 249669 

Commands details: 
total_CMD = 8394269 
n_nop = 7657454 
Read = 346493 
Write = 0 
L2_Alloc = 0 
L2_WB = 36285 
n_act = 183591 
n_pre = 183575 
n_ref = 0 
n_req = 358204 
total_req = 382778 

Dual Bus Interface Util: 
issued_total_row = 367166 
issued_total_col = 382778 
Row_Bus_Util =  0.043740 
CoL_Bus_Util = 0.045600 
Either_Row_CoL_Bus_Util = 0.087776 
Issued_on_Two_Bus_Simul_Util = 0.001564 
issued_two_Eff = 0.017819 
queue_avg = 2.245444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24544
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8394269 n_nop=7658158 n_act=183823 n_pre=183807 n_ref_event=0 n_req=356988 n_rd=345342 n_rd_L2_A=0 n_write=0 n_wr_bk=36423 bw_util=0.1819
n_activity=7183749 dram_eff=0.2126
bk0: 20970a 7631477i bk1: 20553a 7644450i bk2: 21680a 7585903i bk3: 21600a 7610662i bk4: 20554a 7633804i bk5: 20275a 7648252i bk6: 21342a 7601641i bk7: 21121a 7592086i bk8: 21527a 7609165i bk9: 21587a 7576808i bk10: 23158a 7494240i bk11: 22721a 7508918i bk12: 21535a 7574350i bk13: 22245a 7547683i bk14: 22374a 7542842i bk15: 22100a 7534405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485078
Row_Buffer_Locality_read = 0.489993
Row_Buffer_Locality_write = 0.339344
Bank_Level_Parallism = 2.315488
Bank_Level_Parallism_Col = 1.685370
Bank_Level_Parallism_Ready = 1.220746
write_to_read_ratio_blp_rw_average = 0.088928
GrpLevelPara = 1.455968 

BW Util details:
bwutil = 0.181917 
total_CMD = 8394269 
util_bw = 1527060 
Wasted_Col = 2902437 
Wasted_Row = 1440250 
Idle = 2524522 

BW Util Bottlenecks: 
RCDc_limit = 3357536 
RCDWRc_limit = 70884 
WTRc_limit = 299507 
RTWc_limit = 257819 
CCDLc_limit = 237698 
rwq = 0 
CCDLc_limit_alone = 204649 
WTRc_limit_alone = 284134 
RTWc_limit_alone = 240143 

Commands details: 
total_CMD = 8394269 
n_nop = 7658158 
Read = 345342 
Write = 0 
L2_Alloc = 0 
L2_WB = 36423 
n_act = 183823 
n_pre = 183807 
n_ref = 0 
n_req = 356988 
total_req = 381765 

Dual Bus Interface Util: 
issued_total_row = 367630 
issued_total_col = 381765 
Row_Bus_Util =  0.043795 
CoL_Bus_Util = 0.045479 
Either_Row_CoL_Bus_Util = 0.087692 
Issued_on_Two_Bus_Simul_Util = 0.001583 
issued_two_Eff = 0.018046 
queue_avg = 2.154876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15488
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8394269 n_nop=7655944 n_act=184737 n_pre=184721 n_ref_event=0 n_req=357504 n_rd=345830 n_rd_L2_A=0 n_write=0 n_wr_bk=36324 bw_util=0.1821
n_activity=7211309 dram_eff=0.212
bk0: 20621a 7638059i bk1: 20703a 7651296i bk2: 21104a 7628543i bk3: 21576a 7602251i bk4: 20929a 7595232i bk5: 20757a 7616317i bk6: 20924a 7583200i bk7: 21512a 7587543i bk8: 21734a 7565853i bk9: 21637a 7574382i bk10: 22087a 7552198i bk11: 23399a 7477035i bk12: 22004a 7557775i bk13: 22089a 7555769i bk14: 22581a 7520896i bk15: 22173a 7528647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483259
Row_Buffer_Locality_read = 0.488648
Row_Buffer_Locality_write = 0.323625
Bank_Level_Parallism = 2.319923
Bank_Level_Parallism_Col = 1.693388
Bank_Level_Parallism_Ready = 1.219154
write_to_read_ratio_blp_rw_average = 0.090906
GrpLevelPara = 1.457570 

BW Util details:
bwutil = 0.182102 
total_CMD = 8394269 
util_bw = 1528616 
Wasted_Col = 2919713 
Wasted_Row = 1454089 
Idle = 2491851 

BW Util Bottlenecks: 
RCDc_limit = 3372690 
RCDWRc_limit = 72342 
WTRc_limit = 295195 
RTWc_limit = 273195 
CCDLc_limit = 239504 
rwq = 0 
CCDLc_limit_alone = 204768 
WTRc_limit_alone = 279556 
RTWc_limit_alone = 254098 

Commands details: 
total_CMD = 8394269 
n_nop = 7655944 
Read = 345830 
Write = 0 
L2_Alloc = 0 
L2_WB = 36324 
n_act = 184737 
n_pre = 184721 
n_ref = 0 
n_req = 357504 
total_req = 382154 

Dual Bus Interface Util: 
issued_total_row = 369458 
issued_total_col = 382154 
Row_Bus_Util =  0.044013 
CoL_Bus_Util = 0.045526 
Either_Row_CoL_Bus_Util = 0.087956 
Issued_on_Two_Bus_Simul_Util = 0.001583 
issued_two_Eff = 0.017996 
queue_avg = 2.228765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 700690, Miss = 185272, Miss_rate = 0.264, Pending_hits = 1250, Reservation_fails = 87
L2_cache_bank[1]: Access = 677074, Miss = 187650, Miss_rate = 0.277, Pending_hits = 463, Reservation_fails = 531
L2_cache_bank[2]: Access = 681977, Miss = 185296, Miss_rate = 0.272, Pending_hits = 480, Reservation_fails = 555
L2_cache_bank[3]: Access = 685823, Miss = 186239, Miss_rate = 0.272, Pending_hits = 439, Reservation_fails = 0
L2_cache_bank[4]: Access = 682141, Miss = 185738, Miss_rate = 0.272, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[5]: Access = 702733, Miss = 186971, Miss_rate = 0.266, Pending_hits = 437, Reservation_fails = 902
L2_cache_bank[6]: Access = 699063, Miss = 187785, Miss_rate = 0.269, Pending_hits = 439, Reservation_fails = 388
L2_cache_bank[7]: Access = 702394, Miss = 185744, Miss_rate = 0.264, Pending_hits = 455, Reservation_fails = 162
L2_cache_bank[8]: Access = 701532, Miss = 186168, Miss_rate = 0.265, Pending_hits = 1356, Reservation_fails = 1491
L2_cache_bank[9]: Access = 686587, Miss = 185376, Miss_rate = 0.270, Pending_hits = 486, Reservation_fails = 735
L2_cache_bank[10]: Access = 681789, Miss = 187507, Miss_rate = 0.275, Pending_hits = 442, Reservation_fails = 565
L2_cache_bank[11]: Access = 677965, Miss = 186886, Miss_rate = 0.276, Pending_hits = 420, Reservation_fails = 67
L2_cache_bank[12]: Access = 2646459, Miss = 185558, Miss_rate = 0.070, Pending_hits = 421, Reservation_fails = 0
L2_cache_bank[13]: Access = 688173, Miss = 185699, Miss_rate = 0.270, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[14]: Access = 697028, Miss = 186133, Miss_rate = 0.267, Pending_hits = 428, Reservation_fails = 0
L2_cache_bank[15]: Access = 691242, Miss = 186744, Miss_rate = 0.270, Pending_hits = 487, Reservation_fails = 1038
L2_cache_bank[16]: Access = 706713, Miss = 184382, Miss_rate = 0.261, Pending_hits = 1264, Reservation_fails = 298
L2_cache_bank[17]: Access = 696896, Miss = 185167, Miss_rate = 0.266, Pending_hits = 436, Reservation_fails = 28
L2_cache_bank[18]: Access = 683516, Miss = 186411, Miss_rate = 0.273, Pending_hits = 476, Reservation_fails = 613
L2_cache_bank[19]: Access = 686428, Miss = 186617, Miss_rate = 0.272, Pending_hits = 405, Reservation_fails = 38
L2_cache_bank[20]: Access = 690263, Miss = 186458, Miss_rate = 0.270, Pending_hits = 416, Reservation_fails = 283
L2_cache_bank[21]: Access = 691831, Miss = 185579, Miss_rate = 0.268, Pending_hits = 424, Reservation_fails = 0
L2_cache_bank[22]: Access = 687300, Miss = 185232, Miss_rate = 0.270, Pending_hits = 406, Reservation_fails = 122
L2_cache_bank[23]: Access = 695480, Miss = 187112, Miss_rate = 0.269, Pending_hits = 439, Reservation_fails = 0
L2_total_cache_accesses = 18541097
L2_total_cache_misses = 4467724
L2_total_cache_miss_rate = 0.2410
L2_total_cache_pending_hits = 12989
L2_total_cache_reservation_fails = 7903
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11973421
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1271487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2876796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12989
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2086963
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 83999
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 235442
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16134693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2406404
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7903
L2_cache_data_port_util = 0.179
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=18541097
icnt_total_pkts_simt_to_mem=18541097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18541097
Req_Network_cycles = 3273311
Req_Network_injected_packets_per_cycle =       5.6643 
Req_Network_conflicts_per_cycle =       6.3040
Req_Network_conflicts_per_cycle_util =       6.5925
Req_Bank_Level_Parallism =       5.9235
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.6432
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2379

Reply_Network_injected_packets_num = 18541097
Reply_Network_cycles = 3273311
Reply_Network_injected_packets_per_cycle =        5.6643
Reply_Network_conflicts_per_cycle =        2.7670
Reply_Network_conflicts_per_cycle_util =       2.8922
Reply_Bank_Level_Parallism =       5.9205
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3812
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1888
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 50 sec (5210 sec)
gpgpu_simulation_rate = 61761 (inst/sec)
gpgpu_simulation_rate = 628 (cycle/sec)
gpgpu_silicon_slowdown = 2173566x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d760..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d758..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d754..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d750..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d74c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401d60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color2PiS_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color2PiS_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z6color2PiS_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z6color2PiS_S_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z6color2PiS_S_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 19606
gpu_sim_insn = 5756004
gpu_ipc =     293.5838
gpu_tot_sim_cycle = 3292917
gpu_tot_sim_insn = 327531507
gpu_tot_ipc =      99.4655
gpu_tot_issued_cta = 21042
gpu_occupancy = 80.7550% 
gpu_tot_occupancy = 66.3872% 
max_total_param_size = 0
gpu_stall_dramfull = 6387
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.5047
partiton_level_parallism_total  =       5.6634
partiton_level_parallism_util =       7.8876
partiton_level_parallism_util_total  =       5.9321
L2_BW  =     240.4472 GB/Sec
L2_BW_total  =     247.3762 GB/Sec
gpu_total_sim_rate=62529

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1347774, Miss = 544329, Miss_rate = 0.404, Pending_hits = 16085, Reservation_fails = 186421
	L1D_cache_core[1]: Access = 1354612, Miss = 538390, Miss_rate = 0.397, Pending_hits = 15859, Reservation_fails = 172141
	L1D_cache_core[2]: Access = 1403038, Miss = 556000, Miss_rate = 0.396, Pending_hits = 15831, Reservation_fails = 178531
	L1D_cache_core[3]: Access = 1377132, Miss = 547264, Miss_rate = 0.397, Pending_hits = 15649, Reservation_fails = 214347
	L1D_cache_core[4]: Access = 1385504, Miss = 559236, Miss_rate = 0.404, Pending_hits = 16373, Reservation_fails = 223919
	L1D_cache_core[5]: Access = 1371744, Miss = 561899, Miss_rate = 0.410, Pending_hits = 16457, Reservation_fails = 185779
	L1D_cache_core[6]: Access = 1367420, Miss = 540627, Miss_rate = 0.395, Pending_hits = 15908, Reservation_fails = 187030
	L1D_cache_core[7]: Access = 1367403, Miss = 547055, Miss_rate = 0.400, Pending_hits = 15910, Reservation_fails = 186458
	L1D_cache_core[8]: Access = 1389401, Miss = 571539, Miss_rate = 0.411, Pending_hits = 16434, Reservation_fails = 194417
	L1D_cache_core[9]: Access = 1350096, Miss = 563242, Miss_rate = 0.417, Pending_hits = 15886, Reservation_fails = 224043
	L1D_cache_core[10]: Access = 1385345, Miss = 546600, Miss_rate = 0.395, Pending_hits = 15804, Reservation_fails = 181153
	L1D_cache_core[11]: Access = 1364665, Miss = 545539, Miss_rate = 0.400, Pending_hits = 15801, Reservation_fails = 204632
	L1D_cache_core[12]: Access = 1332655, Miss = 533147, Miss_rate = 0.400, Pending_hits = 15836, Reservation_fails = 195236
	L1D_cache_core[13]: Access = 1387794, Miss = 553452, Miss_rate = 0.399, Pending_hits = 16217, Reservation_fails = 209000
	L1D_cache_core[14]: Access = 1391112, Miss = 563841, Miss_rate = 0.405, Pending_hits = 16323, Reservation_fails = 195420
	L1D_cache_core[15]: Access = 1394528, Miss = 555000, Miss_rate = 0.398, Pending_hits = 16024, Reservation_fails = 196057
	L1D_cache_core[16]: Access = 1402878, Miss = 564792, Miss_rate = 0.403, Pending_hits = 16327, Reservation_fails = 235461
	L1D_cache_core[17]: Access = 1357214, Miss = 549723, Miss_rate = 0.405, Pending_hits = 15872, Reservation_fails = 259115
	L1D_cache_core[18]: Access = 1357110, Miss = 549505, Miss_rate = 0.405, Pending_hits = 16161, Reservation_fails = 223580
	L1D_cache_core[19]: Access = 1367705, Miss = 564603, Miss_rate = 0.413, Pending_hits = 16129, Reservation_fails = 210181
	L1D_cache_core[20]: Access = 1332318, Miss = 544756, Miss_rate = 0.409, Pending_hits = 15866, Reservation_fails = 205358
	L1D_cache_core[21]: Access = 1353289, Miss = 553345, Miss_rate = 0.409, Pending_hits = 15995, Reservation_fails = 237509
	L1D_cache_core[22]: Access = 1359474, Miss = 555534, Miss_rate = 0.409, Pending_hits = 15999, Reservation_fails = 244764
	L1D_cache_core[23]: Access = 1335943, Miss = 540600, Miss_rate = 0.405, Pending_hits = 16039, Reservation_fails = 217764
	L1D_cache_core[24]: Access = 1338779, Miss = 530734, Miss_rate = 0.396, Pending_hits = 15472, Reservation_fails = 192616
	L1D_cache_core[25]: Access = 1369629, Miss = 551728, Miss_rate = 0.403, Pending_hits = 15926, Reservation_fails = 201114
	L1D_cache_core[26]: Access = 1338811, Miss = 540657, Miss_rate = 0.404, Pending_hits = 16032, Reservation_fails = 189738
	L1D_cache_core[27]: Access = 1378084, Miss = 570691, Miss_rate = 0.414, Pending_hits = 16152, Reservation_fails = 225233
	L1D_cache_core[28]: Access = 1371344, Miss = 565558, Miss_rate = 0.412, Pending_hits = 16446, Reservation_fails = 213967
	L1D_cache_core[29]: Access = 1364042, Miss = 547528, Miss_rate = 0.401, Pending_hits = 16206, Reservation_fails = 210243
	L1D_total_cache_accesses = 40996843
	L1D_total_cache_misses = 16556914
	L1D_total_cache_miss_rate = 0.4039
	L1D_total_cache_pending_hits = 481019
	L1D_total_cache_reservation_fails = 6201227
	L1D_cache_data_port_util = 0.251
	L1D_cache_fill_port_util = 0.170
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21866801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 481019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11975166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6200171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4262037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 481019
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2092109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 235442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38585023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2411820

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1086895
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5113276
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1056
ctas_completed 21042, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
47872, 44735, 45555, 38213, 41031, 43720, 39714, 44148, 45639, 43738, 44218, 42645, 44395, 42608, 43856, 45456, 43074, 47107, 44473, 45222, 47696, 43943, 45045, 48140, 50043, 48313, 44554, 43769, 45965, 42416, 44060, 43216, 
gpgpu_n_tot_thrd_icount = 1349097568
gpgpu_n_tot_w_icount = 42159299
gpgpu_n_stall_shd_mem = 11726808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16237203
gpgpu_n_mem_write_global = 2411820
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 54456333
gpgpu_n_store_insn = 11017765
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35013888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10552323
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1174485
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3660976	W0_Idle:4652328	W0_Scoreboard:330591673	W1:10661887	W2:5146678	W3:3414953	W4:2546287	W5:2119222	W6:1782791	W7:1546507	W8:1363482	W9:1185665	W10:1058964	W11:947361	W12:852944	W13:756945	W14:679812	W15:604913	W16:543696	W17:477149	W18:418158	W19:366228	W20:326001	W21:281927	W22:238976	W23:212165	W24:177899	W25:153335	W26:129033	W27:105197	W28:69975	W29:58206	W30:52221	W31:31086	W32:3849636
single_issue_nums: WS0:10501988	WS1:10531234	WS2:10530113	WS3:10595964	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129897624 {8:16237203,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 96472800 {40:2411820,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 649488120 {40:16237203,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19294560 {8:2411820,}
maxmflatency = 1867 
max_icnt2mem_latency = 929 
maxmrqlatency = 1512 
max_icnt2sh_latency = 144 
averagemflatency = 333 
avg_icnt2mem_latency = 98 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 3 
mrq_lat_table:2897283 	57214 	86529 	175219 	446363 	250354 	225716 	171577 	48778 	3361 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8850400 	7718902 	2070397 	9324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12576003 	1834242 	1956327 	2156728 	125723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13674164 	3405659 	1245365 	280531 	40524 	2749 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	205 	5940 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        67        69        53        63        64        59        55        57        64        64        48        50        52        52 
dram[1]:        64        64        65        66        61        63        56        52        56        63        52        59        47        64        52        64 
dram[2]:        64        64        71        74        64        64        51        50        63        64        56        55        56        52        52        56 
dram[3]:        64        64        70        77        54        48        48        50        64        64        48        64        44        48        52        56 
dram[4]:        64        64        69        73        53        45        56        52        64        59        48        64        48        60        48        52 
dram[5]:        64        64        67        69        48        57        49        55        52        64        64        60        50        56        52        62 
dram[6]:        64        64        67        69        57        62        57        52        62        60        58        58        51        54        52        48 
dram[7]:        64        64        64        66        64        56        61        63        64        64        45        56        45        52        52        52 
dram[8]:        64        64        65        68        48        56        60        52        58        58        64        56        49        56        52        52 
dram[9]:        64        64        68        64        48        59        55        64        58        64        60        56        49        60        52        52 
dram[10]:        64        64        64        65        47        60        64        52        57        64        53        64        55        56        56        52 
dram[11]:        64        64        66        67        40        46        49        57        56        64        60        59        52        55        52        53 
maximum service time to same row:
dram[0]:      5694      6334      5915      7163      6923      7105      7041      8034      6764      6728      6847      6738      6756      6761      5686      5747 
dram[1]:      5785      6932      5916      5926      6885      7068      6729      6738      6701      7682      6808      6803      6832      6740      5777      5869 
dram[2]:      7046      6716      7144      7805      6722      6700      6722      6728      6706      7219      6747      6832      6768      6753      5901      5900 
dram[3]:      5839      5725      5932      7139      9504      6697      6753      6708      6728      6717      6909      6892      6792      6802      5942      5717 
dram[4]:      5981      5755      5915      5925      6907      7116      6764      6697      6708      6752      6824      6832      6756      6788      5879      5747 
dram[5]:      5785      6856      5916      5926      6888      7050      7146      6740      6751      6743      6759      6757      6761      6729      5777      5869 
dram[6]:      6523      5909      5926      5925      8656      6900      6709      6694      8230      6717      6786      6758      6752      6714      5901      5900 
dram[7]:      6590      5726      5932      5917      6802      8205      6725      6721      6745      6744      6837      6761      6763      6757      5942      5717 
dram[8]:      5695      6213      6703      5926      6947      7477      6692      6706      6713      6715      6780      6766      6759      8365      5686      5747 
dram[9]:      6325      6904      5916      5927      6885      6995      7908      6686      6697      6714      6742      6806      6747      6756      5777      5869 
dram[10]:      5910      5909      5927      5926      8158      6747      6722      6702      6730      6708      6775      6777      6740      6757      5901      5900 
dram[11]:      6258      5725      6263      5916      6777      6776      6704      6692      6786      6753      6790      6839      6845      6768      8061      5716 
average row accesses per activate:
dram[0]:  2.105574  2.075564  1.989764  2.036997  1.984715  1.970660  1.932165  1.932988  1.894194  1.909823  1.897604  1.863230  1.964067  1.914108  1.899829  1.941571 
dram[1]:  2.106011  2.060553  2.077913  2.073339  1.985107  2.007250  1.949180  1.957670  1.934417  1.931481  1.869485  1.928066  1.919755  1.954287  1.968517  1.958176 
dram[2]:  2.035131  2.027419  2.034377  2.051054  1.979757  1.981149  1.886652  1.911685  1.923883  1.890893  1.877519  1.920270  1.955748  1.923478  1.965692  1.930685 
dram[3]:  2.060553  2.068250  1.967231  2.083794  2.075576  1.962583  1.944737  1.924547  1.920297  1.982983  1.906370  1.963297  1.921899  1.933272  1.954549  1.981408 
dram[4]:  2.054199  2.098034  2.060555  2.064885  1.990197  2.000826  1.896876  1.913358  1.890932  1.957067  1.877053  1.845475  1.921343  1.957131  1.927825  1.979821 
dram[5]:  2.065789  2.069448  2.010586  1.994966  2.031724  2.009753  1.939121  1.901389  1.963704  1.923797  1.856628  1.867938  1.935629  1.928112  1.924200  1.946761 
dram[6]:  2.068053  2.090969  2.036041  2.022884  2.019462  2.042813  1.934912  1.964185  1.903780  1.927389  1.862385  1.939844  1.879167  1.916934  1.942541  1.885636 
dram[7]:  2.074447  2.059132  2.070002  2.053562  1.992880  2.038397  1.883403  1.962238  1.897225  1.959285  1.895484  1.921915  1.969652  1.956179  1.964943  1.981907 
dram[8]:  2.093765  2.075050  2.020210  2.022676  1.999250  2.023693  1.921404  1.931648  1.916272  1.946799  1.930080  1.938358  1.906470  1.946285  1.956125  1.960399 
dram[9]:  2.150702  2.060738  2.040004  2.035651  2.010237  1.978518  1.922924  1.952958  1.902367  1.985970  1.899554  1.948038  1.948505  1.927577  1.960084  1.996019 
dram[10]:  2.081402  2.080257  1.999036  2.073066  2.011157  2.038054  1.978738  1.947152  1.990847  1.901541  1.874470  1.885339  1.942064  1.947316  1.928238  1.898448 
dram[11]:  2.086000  2.122705  2.060803  2.022644  1.927402  2.008827  1.913849  1.950267  1.935217  1.934631  1.917004  1.850245  1.951895  1.977391  1.904762  1.906965 
average row locality = 4362486/2218482 = 1.966428
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20927     21769     21811     21822     21064     21770     21524     21287     22028     22490     23264     23442     21744     22406     22530     22370 
dram[1]:     21281     21628     21724     21825     20598     20857     21862     21885     22253     22412     23462     22694     21487     21971     22278     22600 
dram[2]:     21283     21312     21818     22037     20987     21222     21857     21883     21855     22536     23399     23157     22121     22141     22101     22284 
dram[3]:     21638     21328     22503     21524     20361     21237     22166     22012     22048     21632     23598     23184     22621     22458     22482     22047 
dram[4]:     20658     21302     21380     21827     21397     21059     22032     21711     22206     21602     23278     23112     22274     22596     22684     21804 
dram[5]:     21802     20937     22040     22246     20834     21093     22070     21709     22301     22272     23473     23067     22164     22350     22460     22871 
dram[6]:     21067     21428     21525     21893     21250     20863     21755     21647     22317     21860     23085     23073     22373     21956     21848     22560 
dram[7]:     21614     21556     21445     21804     21091     21247     21841     21600     22302     22262     22898     23554     22057     22102     22499     22241 
dram[8]:     20405     21199     21772     21830     20599     20364     21453     21965     21919     22082     23112     23270     22286     22075     22431     22070 
dram[9]:     20944     21427     21947     22205     21051     21172     21469     21853     22491     22192     23554     22840     22013     22407     22602     22310 
dram[10]:     21313     20901     22044     21963     20893     20623     21699     21489     21886     21986     23555     23118     21939     22636     22772     22482 
dram[11]:     20925     21045     21434     21939     21269     21121     21264     21899     22136     22028     22486     23827     22409     22447     22963     22566 
total dram reads = 4219487
bank skew: 23827/20361 = 1.17
chip skew: 353689/348832 = 1.01
number of total write accesses:
dram[0]:      2436      2403      2350      2349      2353      2288      2318      2300      2335      2353      2310      2321      2240      2257      2239      2278 
dram[1]:      2386      2417      2313      2336      2304      2315      2339      2308      2287      2299      2280      2278      2220      2246      2281      2278 
dram[2]:      2405      2402      2298      2364      2288      2328      2271      2388      2276      2291      2299      2271      2214      2228      2269      2284 
dram[3]:      2415      2436      2306      2319      2303      2318      2335      2312      2331      2346      2295      2285      2255      2258      2269      2278 
dram[4]:      2473      2408      2297      2346      2335      2298      2331      2362      2286      2278      2260      2271      2248      2273      2248      2249 
dram[5]:      2464      2424      2333      2347      2299      2339      2288      2307      2330      2347      2272      2268      2267      2240      2277      2260 
dram[6]:      2467      2488      2324      2313      2306      2356      2277      2314      2349      2313      2269      2278      2220      2249      2270      2271 
dram[7]:      2464      2432      2332      2338      2364      2368      2350      2318      2332      2330      2318      2307      2226      2249      2239      2273 
dram[8]:      2389      2373      2308      2281      2308      2303      2280      2307      2310      2302      2312      2282      2277      2256      2266      2270 
dram[9]:      2428      2425      2323      2331      2311      2332      2293      2320      2301      2311      2271      2273      2276      2195      2310      2266 
dram[10]:      2442      2486      2364      2323      2329      2325      2301      2325      2307      2282      2264      2293      2277      2251      2281      2276 
dram[11]:      2427      2494      2294      2328      2348      2290      2334      2327      2303      2287      2283      2278      2250      2253      2248      2259 
total dram writes = 444202
bank skew: 2494/2195 = 1.14
chip skew: 37240/36824 = 1.01
average mf latency per bank:
dram[0]:       1663      1513      1519      1479      1240      1238      1213      1203      1075      1023      1009       969      1032       937      1160      1180
dram[1]:       1614      1498      1496      1471      1293      1264      1189      1229      1035      1090       943      1012       973       983      1133      1103
dram[2]:       1491      1564      1535      1510      1303      1360      1168      1128      1067      1074       993      1016       961       975      1128      1186
dram[3]:       1619      1614      1457      1530      1393      1363      1133      1158      1107      1117       972       989       957       979      1141      1192
dram[4]:       1659      1645      1535      1432      1313      1324      1142      1187      1139      1132      1009       936       968       957      1215      1178
dram[5]:       1540      1685      1498      1392      1282      1321      1132      1143      1066      1080       908       943       989       947      1128      1107
dram[6]:       1671      1497      1533      1450      1390      1384      1238      1238      1085      1071      1047      1021      1014       978     23213      1050
dram[7]:       1534      1455      1581      1485      1318      1260      1203      1227      1007      1072      1013       978       997      1035      1148      1248
dram[8]:       1633      1644      1589      1476      1380      1344      1218      1176      1089      1096      1021       992       959       957      1215      1167
dram[9]:       1665      1555      1427      1396      1252      1298      1190      1138      1028      1075       955       990       957       973      1164      1223
dram[10]:       1560      1607      1465      1484      1343      1338      1165      1157      1139      1064       988       965       996       966      1117      1177
dram[11]:       1532      1537      1544      1467      1286      1326      1194      1196      1071      1052       982       956       931       993      1164      1242
maximum mf latency per bank:
dram[0]:       1694      1418      1654      1318      1415      1564      1584      1374      1409      1473      1591      1532      1450      1411      1761      1555
dram[1]:       1247      1672      1301      1620      1580      1479      1473      1595      1240      1737      1342      1651      1492      1672      1505      1867
dram[2]:       1200      1598      1188      1388      1360      1523      1279      1424      1390      1355      1392      1440      1380      1497      1306      1535
dram[3]:       1305      1331      1689      1544      1421      1577      1343      1628      1472      1765      1297      1742      1622      1592      1703      1538
dram[4]:       1336      1222      1526      1640      1478      1669      1281      1437      1403      1531      1370      1565      1387      1643      1352      1449
dram[5]:       1277      1370      1285      1553      1337      1606      1148      1641      1397      1545      1416      1454      1381      1622      1312      1467
dram[6]:       1245      1377      1263      1357      1315      1675      1624      1349      1213      1255      1376      1303      1316      1678      1505      1577
dram[7]:       1452      1415      1433      1608      1604      1659      1644      1383      1349      1501      1494      1722      1542      1712      1656      1599
dram[8]:       1403      1560      1503      1500      1652      1677      1282      1561      1371      1578      1355      1404      1482      1541      1478      1444
dram[9]:       1361      1360      1498      1267      1514      1321      1347      1149      1434      1323      1506      1146      1501      1636      1354      1320
dram[10]:       1159      1536      1199      1327      1249      1375      1585      1300      1382      1466      1411      1863      1419      1535      1507      1393
dram[11]:       1263      1346      1326      1466      1195      1549      1180      1608      1304      1329      1442      1446      1470      1617      1306      1573
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8444546 n_nop=7696084 n_act=186441 n_pre=186425 n_ref_event=0 n_req=364221 n_rd=352248 n_rd_L2_A=0 n_write=0 n_wr_bk=37130 bw_util=0.1844
n_activity=7256660 dram_eff=0.2146
bk0: 20927a 7685472i bk1: 21769a 7654790i bk2: 21811a 7639225i bk3: 21822a 7649310i bk4: 21064a 7663943i bk5: 21770a 7632560i bk6: 21524a 7621987i bk7: 21287a 7628784i bk8: 22028a 7600706i bk9: 22490a 7599162i bk10: 23264a 7538678i bk11: 23442a 7517794i bk12: 21744a 7623644i bk13: 22406a 7595592i bk14: 22530a 7569456i bk15: 22370a 7593081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488116
Row_Buffer_Locality_read = 0.493277
Row_Buffer_Locality_write = 0.336257
Bank_Level_Parallism = 2.339006
Bank_Level_Parallism_Col = 1.713806
Bank_Level_Parallism_Ready = 1.224499
write_to_read_ratio_blp_rw_average = 0.092028
GrpLevelPara = 1.472550 

BW Util details:
bwutil = 0.184440 
total_CMD = 8444546 
util_bw = 1557512 
Wasted_Col = 2935584 
Wasted_Row = 1459584 
Idle = 2491866 

BW Util Bottlenecks: 
RCDc_limit = 3395220 
RCDWRc_limit = 73292 
WTRc_limit = 306765 
RTWc_limit = 273130 
CCDLc_limit = 242166 
rwq = 0 
CCDLc_limit_alone = 207841 
WTRc_limit_alone = 291070 
RTWc_limit_alone = 254500 

Commands details: 
total_CMD = 8444546 
n_nop = 7696084 
Read = 352248 
Write = 0 
L2_Alloc = 0 
L2_WB = 37130 
n_act = 186441 
n_pre = 186425 
n_ref = 0 
n_req = 364221 
total_req = 389378 

Dual Bus Interface Util: 
issued_total_row = 372866 
issued_total_col = 389378 
Row_Bus_Util =  0.044155 
CoL_Bus_Util = 0.046110 
Either_Row_CoL_Bus_Util = 0.088633 
Issued_on_Two_Bus_Simul_Util = 0.001632 
issued_two_Eff = 0.018414 
queue_avg = 2.365410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36541
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8444546 n_nop=7703309 n_act=183460 n_pre=183444 n_ref_event=0 n_req=362676 n_rd=350817 n_rd_L2_A=0 n_write=0 n_wr_bk=36887 bw_util=0.1836
n_activity=7230463 dram_eff=0.2145
bk0: 21281a 7680833i bk1: 21628a 7661402i bk2: 21724a 7671300i bk3: 21825a 7659946i bk4: 20598a 7679329i bk5: 20857a 7673104i bk6: 21862a 7619028i bk7: 21885a 7626319i bk8: 22253a 7606756i bk9: 22412a 7601946i bk10: 23462a 7541581i bk11: 22694a 7578900i bk12: 21487a 7624646i bk13: 21971a 7623908i bk14: 22278a 7602263i bk15: 22600a 7599050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494155
Row_Buffer_Locality_read = 0.499152
Row_Buffer_Locality_write = 0.346319
Bank_Level_Parallism = 2.318282
Bank_Level_Parallism_Col = 1.701775
Bank_Level_Parallism_Ready = 1.226436
write_to_read_ratio_blp_rw_average = 0.091105
GrpLevelPara = 1.465077 

BW Util details:
bwutil = 0.183647 
total_CMD = 8444546 
util_bw = 1550816 
Wasted_Col = 2907402 
Wasted_Row = 1447247 
Idle = 2539081 

BW Util Bottlenecks: 
RCDc_limit = 3343296 
RCDWRc_limit = 70819 
WTRc_limit = 294643 
RTWc_limit = 268531 
CCDLc_limit = 243514 
rwq = 0 
CCDLc_limit_alone = 208565 
WTRc_limit_alone = 279053 
RTWc_limit_alone = 249172 

Commands details: 
total_CMD = 8444546 
n_nop = 7703309 
Read = 350817 
Write = 0 
L2_Alloc = 0 
L2_WB = 36887 
n_act = 183460 
n_pre = 183444 
n_ref = 0 
n_req = 362676 
total_req = 387704 

Dual Bus Interface Util: 
issued_total_row = 366904 
issued_total_col = 387704 
Row_Bus_Util =  0.043449 
CoL_Bus_Util = 0.045912 
Either_Row_CoL_Bus_Util = 0.087777 
Issued_on_Two_Bus_Simul_Util = 0.001583 
issued_two_Eff = 0.018039 
queue_avg = 2.363347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8444546 n_nop=7696846 n_act=186280 n_pre=186264 n_ref_event=0 n_req=363897 n_rd=351993 n_rd_L2_A=0 n_write=0 n_wr_bk=36876 bw_util=0.1842
n_activity=7250761 dram_eff=0.2145
bk0: 21283a 7669418i bk1: 21312a 7668886i bk2: 21818a 7653850i bk3: 22037a 7646017i bk4: 20987a 7666203i bk5: 21222a 7651868i bk6: 21857a 7609261i bk7: 21883a 7618300i bk8: 21855a 7620861i bk9: 22536a 7588641i bk10: 23399a 7535878i bk11: 23157a 7562497i bk12: 22121a 7622506i bk13: 22141a 7604387i bk14: 22101a 7608418i bk15: 22284a 7598518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488100
Row_Buffer_Locality_read = 0.492893
Row_Buffer_Locality_write = 0.346354
Bank_Level_Parallism = 2.323513
Bank_Level_Parallism_Col = 1.693877
Bank_Level_Parallism_Ready = 1.217859
write_to_read_ratio_blp_rw_average = 0.089966
GrpLevelPara = 1.466301 

BW Util details:
bwutil = 0.184199 
total_CMD = 8444546 
util_bw = 1555476 
Wasted_Col = 2938956 
Wasted_Row = 1450072 
Idle = 2500042 

BW Util Bottlenecks: 
RCDc_limit = 3398507 
RCDWRc_limit = 71475 
WTRc_limit = 302499 
RTWc_limit = 264861 
CCDLc_limit = 242559 
rwq = 0 
CCDLc_limit_alone = 207563 
WTRc_limit_alone = 286949 
RTWc_limit_alone = 245415 

Commands details: 
total_CMD = 8444546 
n_nop = 7696846 
Read = 351993 
Write = 0 
L2_Alloc = 0 
L2_WB = 36876 
n_act = 186280 
n_pre = 186264 
n_ref = 0 
n_req = 363897 
total_req = 388869 

Dual Bus Interface Util: 
issued_total_row = 372544 
issued_total_col = 388869 
Row_Bus_Util =  0.044117 
CoL_Bus_Util = 0.046050 
Either_Row_CoL_Bus_Util = 0.088542 
Issued_on_Two_Bus_Simul_Util = 0.001624 
issued_two_Eff = 0.018340 
queue_avg = 2.217305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21731
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8444546 n_nop=7698542 n_act=184657 n_pre=184641 n_ref_event=0 n_req=364734 n_rd=352839 n_rd_L2_A=0 n_write=0 n_wr_bk=37061 bw_util=0.1847
n_activity=7254405 dram_eff=0.215
bk0: 21638a 7659233i bk1: 21328a 7665878i bk2: 22503a 7610708i bk3: 21524a 7671532i bk4: 20361a 7705736i bk5: 21237a 7653269i bk6: 22166a 7604509i bk7: 22012a 7611486i bk8: 22048a 7615062i bk9: 21632a 7640086i bk10: 23598a 7542534i bk11: 23184a 7579002i bk12: 22621a 7568659i bk13: 22458a 7592244i bk14: 22482a 7592280i bk15: 22047a 7610762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493721
Row_Buffer_Locality_read = 0.498496
Row_Buffer_Locality_write = 0.352081
Bank_Level_Parallism = 2.325544
Bank_Level_Parallism_Col = 1.719380
Bank_Level_Parallism_Ready = 1.235915
write_to_read_ratio_blp_rw_average = 0.092014
GrpLevelPara = 1.470739 

BW Util details:
bwutil = 0.184687 
total_CMD = 8444546 
util_bw = 1559600 
Wasted_Col = 2920847 
Wasted_Row = 1460886 
Idle = 2503213 

BW Util Bottlenecks: 
RCDc_limit = 3368660 
RCDWRc_limit = 70899 
WTRc_limit = 291384 
RTWc_limit = 268013 
CCDLc_limit = 239889 
rwq = 0 
CCDLc_limit_alone = 205532 
WTRc_limit_alone = 276318 
RTWc_limit_alone = 248722 

Commands details: 
total_CMD = 8444546 
n_nop = 7698542 
Read = 352839 
Write = 0 
L2_Alloc = 0 
L2_WB = 37061 
n_act = 184657 
n_pre = 184641 
n_ref = 0 
n_req = 364734 
total_req = 389900 

Dual Bus Interface Util: 
issued_total_row = 369298 
issued_total_col = 389900 
Row_Bus_Util =  0.043732 
CoL_Bus_Util = 0.046172 
Either_Row_CoL_Bus_Util = 0.088342 
Issued_on_Two_Bus_Simul_Util = 0.001562 
issued_two_Eff = 0.017686 
queue_avg = 2.401271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40127
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8444546 n_nop=7699763 n_act=185081 n_pre=185065 n_ref_event=0 n_req=362819 n_rd=350922 n_rd_L2_A=0 n_write=0 n_wr_bk=36963 bw_util=0.1837
n_activity=7244601 dram_eff=0.2142
bk0: 20658a 7676642i bk1: 21302a 7667944i bk2: 21380a 7670856i bk3: 21827a 7656167i bk4: 21397a 7647489i bk5: 21059a 7664392i bk6: 22032a 7598311i bk7: 21711a 7609784i bk8: 22206a 7589095i bk9: 21602a 7639332i bk10: 23278a 7549617i bk11: 23112a 7533870i bk12: 22274a 7592314i bk13: 22596a 7581801i bk14: 22684a 7569514i bk15: 21804a 7615159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489886
Row_Buffer_Locality_read = 0.494546
Row_Buffer_Locality_write = 0.352442
Bank_Level_Parallism = 2.340075
Bank_Level_Parallism_Col = 1.725878
Bank_Level_Parallism_Ready = 1.240829
write_to_read_ratio_blp_rw_average = 0.090938
GrpLevelPara = 1.473734 

BW Util details:
bwutil = 0.183733 
total_CMD = 8444546 
util_bw = 1551540 
Wasted_Col = 2919179 
Wasted_Row = 1460272 
Idle = 2513555 

BW Util Bottlenecks: 
RCDc_limit = 3374889 
RCDWRc_limit = 70049 
WTRc_limit = 299034 
RTWc_limit = 271262 
CCDLc_limit = 239610 
rwq = 0 
CCDLc_limit_alone = 203922 
WTRc_limit_alone = 283450 
RTWc_limit_alone = 251158 

Commands details: 
total_CMD = 8444546 
n_nop = 7699763 
Read = 350922 
Write = 0 
L2_Alloc = 0 
L2_WB = 36963 
n_act = 185081 
n_pre = 185065 
n_ref = 0 
n_req = 362819 
total_req = 387885 

Dual Bus Interface Util: 
issued_total_row = 370146 
issued_total_col = 387885 
Row_Bus_Util =  0.043833 
CoL_Bus_Util = 0.045933 
Either_Row_CoL_Bus_Util = 0.088197 
Issued_on_Two_Bus_Simul_Util = 0.001569 
issued_two_Eff = 0.017788 
queue_avg = 2.412363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41236
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8444546 n_nop=7693276 n_act=186826 n_pre=186810 n_ref_event=0 n_req=365650 n_rd=353689 n_rd_L2_A=0 n_write=0 n_wr_bk=37062 bw_util=0.1851
n_activity=7275107 dram_eff=0.2148
bk0: 21802a 7662112i bk1: 20937a 7689750i bk2: 22040a 7645070i bk3: 22246a 7632267i bk4: 20834a 7685538i bk5: 21093a 7669395i bk6: 22070a 7628530i bk7: 21709a 7616191i bk8: 22301a 7634157i bk9: 22272a 7603332i bk10: 23473a 7537146i bk11: 23067a 7559876i bk12: 22164a 7607954i bk13: 22350a 7600182i bk14: 22460a 7582519i bk15: 22871a 7576056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489063
Row_Buffer_Locality_read = 0.494259
Row_Buffer_Locality_write = 0.335423
Bank_Level_Parallism = 2.309518
Bank_Level_Parallism_Col = 1.692138
Bank_Level_Parallism_Ready = 1.214072
write_to_read_ratio_blp_rw_average = 0.091353
GrpLevelPara = 1.459389 

BW Util details:
bwutil = 0.185090 
total_CMD = 8444546 
util_bw = 1563004 
Wasted_Col = 2956425 
Wasted_Row = 1457386 
Idle = 2467731 

BW Util Bottlenecks: 
RCDc_limit = 3409429 
RCDWRc_limit = 73475 
WTRc_limit = 306820 
RTWc_limit = 270273 
CCDLc_limit = 244545 
rwq = 0 
CCDLc_limit_alone = 209122 
WTRc_limit_alone = 290814 
RTWc_limit_alone = 250856 

Commands details: 
total_CMD = 8444546 
n_nop = 7693276 
Read = 353689 
Write = 0 
L2_Alloc = 0 
L2_WB = 37062 
n_act = 186826 
n_pre = 186810 
n_ref = 0 
n_req = 365650 
total_req = 390751 

Dual Bus Interface Util: 
issued_total_row = 373636 
issued_total_col = 390751 
Row_Bus_Util =  0.044246 
CoL_Bus_Util = 0.046273 
Either_Row_CoL_Bus_Util = 0.088965 
Issued_on_Two_Bus_Simul_Util = 0.001553 
issued_two_Eff = 0.017460 
queue_avg = 2.210626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8444546 n_nop=7700049 n_act=184838 n_pre=184822 n_ref_event=0 n_req=362446 n_rd=350500 n_rd_L2_A=0 n_write=0 n_wr_bk=37064 bw_util=0.1836
n_activity=7269746 dram_eff=0.2132
bk0: 21067a 7680619i bk1: 21428a 7686984i bk2: 21525a 7668446i bk3: 21893a 7648216i bk4: 21250a 7669994i bk5: 20863a 7684836i bk6: 21755a 7631826i bk7: 21647a 7642629i bk8: 22317a 7599356i bk9: 21860a 7620949i bk10: 23085a 7547480i bk11: 23073a 7581363i bk12: 22373a 7584429i bk13: 21956a 7599744i bk14: 21848a 7616364i bk15: 22560a 7570935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490029
Row_Buffer_Locality_read = 0.494973
Row_Buffer_Locality_write = 0.344969
Bank_Level_Parallism = 2.304167
Bank_Level_Parallism_Col = 1.696823
Bank_Level_Parallism_Ready = 1.219044
write_to_read_ratio_blp_rw_average = 0.093261
GrpLevelPara = 1.460932 

BW Util details:
bwutil = 0.183581 
total_CMD = 8444546 
util_bw = 1550256 
Wasted_Col = 2938441 
Wasted_Row = 1464104 
Idle = 2491745 

BW Util Bottlenecks: 
RCDc_limit = 3380411 
RCDWRc_limit = 72175 
WTRc_limit = 306763 
RTWc_limit = 275173 
CCDLc_limit = 233449 
rwq = 0 
CCDLc_limit_alone = 196990 
WTRc_limit_alone = 290259 
RTWc_limit_alone = 255218 

Commands details: 
total_CMD = 8444546 
n_nop = 7700049 
Read = 350500 
Write = 0 
L2_Alloc = 0 
L2_WB = 37064 
n_act = 184838 
n_pre = 184822 
n_ref = 0 
n_req = 362446 
total_req = 387564 

Dual Bus Interface Util: 
issued_total_row = 369660 
issued_total_col = 387564 
Row_Bus_Util =  0.043775 
CoL_Bus_Util = 0.045895 
Either_Row_CoL_Bus_Util = 0.088163 
Issued_on_Two_Bus_Simul_Util = 0.001507 
issued_two_Eff = 0.017095 
queue_avg = 2.270960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27096
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8444546 n_nop=7700312 n_act=184138 n_pre=184122 n_ref_event=0 n_req=364066 n_rd=352113 n_rd_L2_A=0 n_write=0 n_wr_bk=37240 bw_util=0.1844
n_activity=7227358 dram_eff=0.2155
bk0: 21614a 7658019i bk1: 21556a 7665025i bk2: 21445a 7667271i bk3: 21804a 7645012i bk4: 21091a 7658600i bk5: 21247a 7667879i bk6: 21841a 7596862i bk7: 21600a 7635935i bk8: 22302a 7600050i bk9: 22262a 7613685i bk10: 22898a 7569611i bk11: 23554a 7543364i bk12: 22057a 7612482i bk13: 22102a 7602835i bk14: 22499a 7582409i bk15: 22241a 7601408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494218
Row_Buffer_Locality_read = 0.499155
Row_Buffer_Locality_write = 0.348783
Bank_Level_Parallism = 2.341117
Bank_Level_Parallism_Col = 1.722027
Bank_Level_Parallism_Ready = 1.235261
write_to_read_ratio_blp_rw_average = 0.092315
GrpLevelPara = 1.473894 

BW Util details:
bwutil = 0.184428 
total_CMD = 8444546 
util_bw = 1557412 
Wasted_Col = 2898621 
Wasted_Row = 1449602 
Idle = 2538911 

BW Util Bottlenecks: 
RCDc_limit = 3343700 
RCDWRc_limit = 71307 
WTRc_limit = 298574 
RTWc_limit = 270044 
CCDLc_limit = 241605 
rwq = 0 
CCDLc_limit_alone = 207051 
WTRc_limit_alone = 283200 
RTWc_limit_alone = 250864 

Commands details: 
total_CMD = 8444546 
n_nop = 7700312 
Read = 352113 
Write = 0 
L2_Alloc = 0 
L2_WB = 37240 
n_act = 184138 
n_pre = 184122 
n_ref = 0 
n_req = 364066 
total_req = 389353 

Dual Bus Interface Util: 
issued_total_row = 368260 
issued_total_col = 389353 
Row_Bus_Util =  0.043609 
CoL_Bus_Util = 0.046107 
Either_Row_CoL_Bus_Util = 0.088132 
Issued_on_Two_Bus_Simul_Util = 0.001584 
issued_two_Eff = 0.017977 
queue_avg = 2.424843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42484
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8444546 n_nop=7706642 n_act=182948 n_pre=182932 n_ref_event=0 n_req=360663 n_rd=348832 n_rd_L2_A=0 n_write=0 n_wr_bk=36824 bw_util=0.1827
n_activity=7203698 dram_eff=0.2141
bk0: 20405a 7702739i bk1: 21199a 7678442i bk2: 21772a 7647617i bk3: 21830a 7644406i bk4: 20599a 7672975i bk5: 20364a 7694388i bk6: 21453a 7626382i bk7: 21965a 7602590i bk8: 21919a 7615802i bk9: 22082a 7610093i bk10: 23112a 7562119i bk11: 23270a 7568121i bk12: 22286a 7578751i bk13: 22075a 7607745i bk14: 22431a 7593908i bk15: 22070a 7602922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492751
Row_Buffer_Locality_read = 0.497853
Row_Buffer_Locality_write = 0.342321
Bank_Level_Parallism = 2.336115
Bank_Level_Parallism_Col = 1.719291
Bank_Level_Parallism_Ready = 1.230405
write_to_read_ratio_blp_rw_average = 0.093572
GrpLevelPara = 1.470172 

BW Util details:
bwutil = 0.182677 
total_CMD = 8444546 
util_bw = 1542624 
Wasted_Col = 2890103 
Wasted_Row = 1447012 
Idle = 2564807 

BW Util Bottlenecks: 
RCDc_limit = 3330110 
RCDWRc_limit = 71285 
WTRc_limit = 288008 
RTWc_limit = 276683 
CCDLc_limit = 241844 
rwq = 0 
CCDLc_limit_alone = 205723 
WTRc_limit_alone = 272593 
RTWc_limit_alone = 255977 

Commands details: 
total_CMD = 8444546 
n_nop = 7706642 
Read = 348832 
Write = 0 
L2_Alloc = 0 
L2_WB = 36824 
n_act = 182948 
n_pre = 182932 
n_ref = 0 
n_req = 360663 
total_req = 385656 

Dual Bus Interface Util: 
issued_total_row = 365880 
issued_total_col = 385656 
Row_Bus_Util =  0.043327 
CoL_Bus_Util = 0.045669 
Either_Row_CoL_Bus_Util = 0.087382 
Issued_on_Two_Bus_Simul_Util = 0.001614 
issued_two_Eff = 0.018474 
queue_avg = 2.384490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38449
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8444546 n_nop=7700043 n_act=184118 n_pre=184102 n_ref_event=0 n_req=364437 n_rd=352477 n_rd_L2_A=0 n_write=0 n_wr_bk=36966 bw_util=0.1845
n_activity=7224635 dram_eff=0.2156
bk0: 20944a 7706414i bk1: 21427a 7659862i bk2: 21947a 7646466i bk3: 22205a 7633020i bk4: 21051a 7673295i bk5: 21172a 7661000i bk6: 21469a 7628629i bk7: 21853a 7631594i bk8: 22491a 7587269i bk9: 22192a 7621002i bk10: 23554a 7542414i bk11: 22840a 7578706i bk12: 22013a 7609918i bk13: 22407a 7593001i bk14: 22602a 7588351i bk15: 22310a 7606830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494793
Row_Buffer_Locality_read = 0.499777
Row_Buffer_Locality_write = 0.347910
Bank_Level_Parallism = 2.330463
Bank_Level_Parallism_Col = 1.716729
Bank_Level_Parallism_Ready = 1.230012
write_to_read_ratio_blp_rw_average = 0.092001
GrpLevelPara = 1.472490 

BW Util details:
bwutil = 0.184471 
total_CMD = 8444546 
util_bw = 1557772 
Wasted_Col = 2905811 
Wasted_Row = 1446412 
Idle = 2534551 

BW Util Bottlenecks: 
RCDc_limit = 3350528 
RCDWRc_limit = 70513 
WTRc_limit = 299578 
RTWc_limit = 274330 
CCDLc_limit = 241923 
rwq = 0 
CCDLc_limit_alone = 206548 
WTRc_limit_alone = 284112 
RTWc_limit_alone = 254421 

Commands details: 
total_CMD = 8444546 
n_nop = 7700043 
Read = 352477 
Write = 0 
L2_Alloc = 0 
L2_WB = 36966 
n_act = 184118 
n_pre = 184102 
n_ref = 0 
n_req = 364437 
total_req = 389443 

Dual Bus Interface Util: 
issued_total_row = 368220 
issued_total_col = 389443 
Row_Bus_Util =  0.043604 
CoL_Bus_Util = 0.046118 
Either_Row_CoL_Bus_Util = 0.088164 
Issued_on_Two_Bus_Simul_Util = 0.001558 
issued_two_Eff = 0.017676 
queue_avg = 2.389735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38973
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8444546 n_nop=7700629 n_act=184411 n_pre=184395 n_ref_event=0 n_req=363199 n_rd=351299 n_rd_L2_A=0 n_write=0 n_wr_bk=37126 bw_util=0.184
n_activity=7217960 dram_eff=0.2153
bk0: 21313a 7673796i bk1: 20901a 7687131i bk2: 22044a 7629736i bk3: 21963a 7654457i bk4: 20893a 7676113i bk5: 20623a 7691504i bk6: 21699a 7643647i bk7: 21489a 7632792i bk8: 21886a 7652839i bk9: 21986a 7619062i bk10: 23555a 7536485i bk11: 23118a 7550549i bk12: 21939a 7617269i bk13: 22636a 7588677i bk14: 22772a 7584577i bk15: 22482a 7575482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492265
Row_Buffer_Locality_read = 0.497175
Row_Buffer_Locality_write = 0.347311
Bank_Level_Parallism = 2.324986
Bank_Level_Parallism_Col = 1.699821
Bank_Level_Parallism_Ready = 1.224594
write_to_read_ratio_blp_rw_average = 0.090804
GrpLevelPara = 1.466486 

BW Util details:
bwutil = 0.183989 
total_CMD = 8444546 
util_bw = 1553700 
Wasted_Col = 2908928 
Wasted_Row = 1441033 
Idle = 2540885 

BW Util Bottlenecks: 
RCDc_limit = 3361714 
RCDWRc_limit = 71096 
WTRc_limit = 302468 
RTWc_limit = 263430 
CCDLc_limit = 241379 
rwq = 0 
CCDLc_limit_alone = 207414 
WTRc_limit_alone = 286879 
RTWc_limit_alone = 245054 

Commands details: 
total_CMD = 8444546 
n_nop = 7700629 
Read = 351299 
Write = 0 
L2_Alloc = 0 
L2_WB = 37126 
n_act = 184411 
n_pre = 184395 
n_ref = 0 
n_req = 363199 
total_req = 388425 

Dual Bus Interface Util: 
issued_total_row = 368806 
issued_total_col = 388425 
Row_Bus_Util =  0.043674 
CoL_Bus_Util = 0.045997 
Either_Row_CoL_Bus_Util = 0.088094 
Issued_on_Two_Bus_Simul_Util = 0.001577 
issued_two_Eff = 0.017897 
queue_avg = 2.281847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28185
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8444546 n_nop=7698516 n_act=185300 n_pre=185284 n_ref_event=0 n_req=363678 n_rd=351758 n_rd_L2_A=0 n_write=0 n_wr_bk=37003 bw_util=0.1841
n_activity=7245049 dram_eff=0.2146
bk0: 20925a 7680081i bk1: 21045a 7694079i bk2: 21434a 7671977i bk3: 21939a 7645160i bk4: 21269a 7638522i bk5: 21121a 7659390i bk6: 21264a 7626681i bk7: 21899a 7630992i bk8: 22136a 7607358i bk9: 22028a 7616721i bk10: 22486a 7592288i bk11: 23827a 7518980i bk12: 22409a 7597800i bk13: 22447a 7597500i bk14: 22963a 7561206i bk15: 22566a 7569829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490483
Row_Buffer_Locality_read = 0.495858
Row_Buffer_Locality_write = 0.331879
Bank_Level_Parallism = 2.330353
Bank_Level_Parallism_Col = 1.709220
Bank_Level_Parallism_Ready = 1.224832
write_to_read_ratio_blp_rw_average = 0.092770
GrpLevelPara = 1.468435 

BW Util details:
bwutil = 0.184148 
total_CMD = 8444546 
util_bw = 1555044 
Wasted_Col = 2925680 
Wasted_Row = 1454877 
Idle = 2508945 

BW Util Bottlenecks: 
RCDc_limit = 3376507 
RCDWRc_limit = 72535 
WTRc_limit = 297715 
RTWc_limit = 279140 
CCDLc_limit = 243029 
rwq = 0 
CCDLc_limit_alone = 207408 
WTRc_limit_alone = 281858 
RTWc_limit_alone = 259376 

Commands details: 
total_CMD = 8444546 
n_nop = 7698516 
Read = 351758 
Write = 0 
L2_Alloc = 0 
L2_WB = 37003 
n_act = 185300 
n_pre = 185284 
n_ref = 0 
n_req = 363678 
total_req = 388761 

Dual Bus Interface Util: 
issued_total_row = 370584 
issued_total_col = 388761 
Row_Bus_Util =  0.043884 
CoL_Bus_Util = 0.046037 
Either_Row_CoL_Bus_Util = 0.088345 
Issued_on_Two_Bus_Simul_Util = 0.001577 
issued_two_Eff = 0.017848 
queue_avg = 2.361283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36128

========= L2 cache stats =========
L2_cache_bank[0]: Access = 705185, Miss = 188189, Miss_rate = 0.267, Pending_hits = 1250, Reservation_fails = 87
L2_cache_bank[1]: Access = 681546, Miss = 190650, Miss_rate = 0.280, Pending_hits = 463, Reservation_fails = 531
L2_cache_bank[2]: Access = 686423, Miss = 188222, Miss_rate = 0.274, Pending_hits = 480, Reservation_fails = 555
L2_cache_bank[3]: Access = 690327, Miss = 189180, Miss_rate = 0.274, Pending_hits = 439, Reservation_fails = 0
L2_cache_bank[4]: Access = 686613, Miss = 188696, Miss_rate = 0.275, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[5]: Access = 707252, Miss = 189945, Miss_rate = 0.269, Pending_hits = 437, Reservation_fails = 902
L2_cache_bank[6]: Access = 703575, Miss = 190733, Miss_rate = 0.271, Pending_hits = 439, Reservation_fails = 388
L2_cache_bank[7]: Access = 706902, Miss = 188777, Miss_rate = 0.267, Pending_hits = 455, Reservation_fails = 162
L2_cache_bank[8]: Access = 706002, Miss = 189151, Miss_rate = 0.268, Pending_hits = 1356, Reservation_fails = 1491
L2_cache_bank[9]: Access = 691059, Miss = 188324, Miss_rate = 0.273, Pending_hits = 486, Reservation_fails = 735
L2_cache_bank[10]: Access = 686280, Miss = 190480, Miss_rate = 0.278, Pending_hits = 442, Reservation_fails = 565
L2_cache_bank[11]: Access = 682473, Miss = 189843, Miss_rate = 0.278, Pending_hits = 420, Reservation_fails = 67
L2_cache_bank[12]: Access = 2650925, Miss = 188485, Miss_rate = 0.071, Pending_hits = 421, Reservation_fails = 0
L2_cache_bank[13]: Access = 692699, Miss = 188686, Miss_rate = 0.272, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[14]: Access = 701534, Miss = 189079, Miss_rate = 0.270, Pending_hits = 428, Reservation_fails = 0
L2_cache_bank[15]: Access = 695738, Miss = 189716, Miss_rate = 0.273, Pending_hits = 487, Reservation_fails = 1038
L2_cache_bank[16]: Access = 711211, Miss = 187360, Miss_rate = 0.263, Pending_hits = 1264, Reservation_fails = 298
L2_cache_bank[17]: Access = 701401, Miss = 188134, Miss_rate = 0.268, Pending_hits = 436, Reservation_fails = 28
L2_cache_bank[18]: Access = 688039, Miss = 189379, Miss_rate = 0.275, Pending_hits = 476, Reservation_fails = 613
L2_cache_bank[19]: Access = 690945, Miss = 189633, Miss_rate = 0.274, Pending_hits = 405, Reservation_fails = 38
L2_cache_bank[20]: Access = 694771, Miss = 189419, Miss_rate = 0.273, Pending_hits = 416, Reservation_fails = 283
L2_cache_bank[21]: Access = 696362, Miss = 188575, Miss_rate = 0.271, Pending_hits = 424, Reservation_fails = 0
L2_cache_bank[22]: Access = 691770, Miss = 188134, Miss_rate = 0.272, Pending_hits = 406, Reservation_fails = 122
L2_cache_bank[23]: Access = 699991, Miss = 190138, Miss_rate = 0.272, Pending_hits = 439, Reservation_fails = 0
L2_total_cache_accesses = 18649023
L2_total_cache_misses = 4538928
L2_total_cache_miss_rate = 0.2434
L2_total_cache_pending_hits = 12989
L2_total_cache_reservation_fails = 7903
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12004727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1289702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2929785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12989
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2092379
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 83999
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 235442
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16237203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2411820
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7903
L2_cache_data_port_util = 0.179
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=18649023
icnt_total_pkts_simt_to_mem=18649023
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18649023
Req_Network_cycles = 3292917
Req_Network_injected_packets_per_cycle =       5.6634 
Req_Network_conflicts_per_cycle =       6.2824
Req_Network_conflicts_per_cycle_util =       6.5805
Req_Bank_Level_Parallism =       5.9321
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.6009
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2379

Reply_Network_injected_packets_num = 18649023
Reply_Network_cycles = 3292917
Reply_Network_injected_packets_per_cycle =        5.6634
Reply_Network_conflicts_per_cycle =        2.7625
Reply_Network_conflicts_per_cycle_util =       2.8918
Reply_Bank_Level_Parallism =       5.9286
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3807
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1888
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 18 sec (5238 sec)
gpgpu_simulation_rate = 62529 (inst/sec)
gpgpu_simulation_rate = 628 (cycle/sec)
gpgpu_silicon_slowdown = 2173566x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d738..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d720..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d718..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff2726d710..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff2726d7f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f82d401ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6color1PiS_S_S_S_S_iii 
GPGPU-Sim PTX: pushing kernel '_Z6color1PiS_S_S_S_S_iii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6color1PiS_S_S_S_S_iii'
