#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 20 10:49:52 2022
# Process ID: 10736
# Current directory: C:/Peripheral/RVfpga_SoC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15176 C:\Peripheral\RVfpga_SoC\RVfpga_SoC.xpr
# Log file: C:/Peripheral/RVfpga_SoC/vivado.log
# Journal file: C:/Peripheral/RVfpga_SoC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Peripheral/RVfpga_SoC/RVfpga_SoC.xpr
open_bd_design {C:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:My_PWM:1.0 [get_ips  swerv_soc_My_PWM_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips swerv_soc_My_PWM_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_My_PWM_0_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs -jobs 4 swerv_soc_My_PWM_0_0_synth_1
export_simulation -of_objects [get_files C:/Peripheral/RVfpga_SoC/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/Peripheral/RVfpga_SoC/RVfpga_SoC.ip_user_files/sim_scripts -ip_user_files_dir C:/Peripheral/RVfpga_SoC/RVfpga_SoC.ip_user_files -ipstatic_source_dir C:/Peripheral/RVfpga_SoC/RVfpga_SoC.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Peripheral/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/modelsim} {questa=C:/Peripheral/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/questa} {riviera=C:/Peripheral/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/riviera} {activehdl=C:/Peripheral/RVfpga_SoC/RVfpga_SoC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
