#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Oct 26 11:14:33 2021
# Process ID: 11664
# Current directory: C:/Users/ulloa/Documents/UNRN/ADC/riscv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12220 C:\Users\ulloa\Documents\UNRN\ADC\riscv\riscv.xpr
# Log file: C:/Users/ulloa/Documents/UNRN/ADC/riscv/vivado.log
# Journal file: C:/Users/ulloa/Documents/UNRN/ADC/riscv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1448.348 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.sim/sim_1/behav/xsim/loadmem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/ALUdecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUdecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/MAINdecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAINdecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/mux1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/regFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/riscvsingle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvsingle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.sim/sim_1/behav/xsim'
"xelab -wto 2aefce18f04349a08a23f2ec91abf7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2aefce18f04349a08a23f2ec91abf7f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MAINdecoder
Compiling module xil_defaultlib.ALUdecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux1(WIDTH=32)
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscvsingle
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ulloa/Documents/UNRN/ADC/riscv/riscv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/ulloa/Documents/UNRN/ADC/riscv/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ulloa/Documents/UNRN/ADC/riscv/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.348 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 26 11:22:16 2021...
