#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jun 17 04:22:29 2025
# Process ID         : 17400
# Current directory  : C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/eight_bit_counter
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent5756 C:\Users\eldri\OneDrive\Documents\Georgia Tech\Sharc Lab\Learn_Verilog\eight_bit_counter\eight_bit_counter.xpr
# Log file           : C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/eight_bit_counter/vivado.log
# Journal file       : C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/eight_bit_counter\vivado.jou
# Running On         : elsu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 8945HS w/ Radeon 780M Graphics
# CPU Frequency      : 3992 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16422 MB
# Swap memory        : 18253 MB
# Total Virtual      : 34675 MB
# Available Virtual  : 16027 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/eight_bit_counter/eight_bit_counter.xpr}
update_compile_order -fileset sources_1
launch_simulation
source counter.tcl
add_force {/counter/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/counter/mode} -radix hex {1 0ns}
run all
run all
close_sim
launch_simulation
source counter.tcl
add_force {/counter/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run all
add_force {/counter/reset} -radix hex {0 0ns}
close_sim
launch_simulation
source counter.tcl
add_force {/counter/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run 100 ns
add_force {/counter/reset} -radix hex {0 0ns}
run 100 ns
add_force {/counter/mode} -radix hex {1 0ns}
run 100 ns
add_force {/counter/reset} -radix hex {0 0ns}
add_force {/counter/mode} -radix hex {1 0ns}
run 100 ns
add_force {/counter/mode} -radix hex {0 0ns}
run 100 ns
close_sim
launch_simulation
source counter.tcl
add_force {/counter/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/counter/reset} -radix hex {0 0ns}
run 100 ns
run 100 us
restart
add_force {/counter/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/counter/reset} -radix hex {0 0ns}
add_force {/counter/mode} -radix hex {1 0ns}
run 100 us
add_force {/counter/reset} -radix hex {1 0ns}
run 100 us
restart
add_force {/counter/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/counter/reset} -radix hex {1 0ns}
run 100 ns
add_force {/counter/reset} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/counter/mode} -radix hex {0 0ns}
run 100 ns
run 100 ns
run 100 ns
add_force {/counter/reset} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
add_force {/counter/mode} -radix hex {1 0ns}
run 100 ns
save_wave_config {C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/eight_bit_counter/counter_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/eight_bit_counter/counter_behav.wcfg}}
set_property xsim.view {{C:/Users/eldri/OneDrive/Documents/Georgia Tech/Sharc Lab/Learn_Verilog/eight_bit_counter/counter_behav.wcfg}} [get_filesets sim_1]
close_sim
