//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sat Jul 12 21:33:47 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_g123m.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_g4567.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_t12.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock
)
;
input clk14m_d;
output clk215m;
output pll_lock;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  O_sdram_clk_d
)
;
input clk14m_d;
output O_sdram_clk_d;
wire clk85m_n;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clk85m_n),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk215m,
  pll_lock,
  clk42m
)
;
input clk215m;
input pll_lock;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk42m,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  n218_6,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk42m;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input n218_6;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n239_3;
wire ff_valid_6;
wire w_active_10;
wire w_active;
wire n49_7;
wire n63_10;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n239_s0.INIT=4'h4;
  LUT2 ff_valid_s3 (
    .F(ff_valid_6),
    .I0(n218_6),
    .I1(ff_active) 
);
defparam ff_valid_s3.INIT=4'hB;
  LUT4 w_active_s2 (
    .F(w_active_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(ff_active),
    .I3(w_bus_ioreq) 
);
defparam w_active_s2.INIT=16'hFF0E;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n49_s2 (
    .F(n49_7),
    .I0(ff_iorq_rd),
    .I1(ff_iorq_wr),
    .I2(ff_active) 
);
defparam n49_s2.INIT=8'h0E;
  LUT4 n63_s4 (
    .F(n63_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_active) 
);
defparam n63_s4.INIT=16'hF0BB;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n49_7),
    .CLK(clk42m),
    .CE(ff_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(clk42m),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  clk42m,
  n36_6,
  w_bus_write,
  w_bus_ioreq,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  w_bus_gpio_rdata_en,
  w_led_wr,
  n217_6,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input clk42m;
input n36_6;
input w_bus_write;
input w_bus_ioreq;
input w_bus_valid;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
output w_bus_gpio_rdata_en;
output w_led_wr;
output n217_6;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire n217_4;
wire ff_rdata_en_7;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n217_7;
wire n232_6;
wire n224_6;
wire ff_wr_8;
wire n232_8;
wire n224_8;
wire n217_9;
wire ff_rdata_en_9;
wire VCC;
wire GND;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 n217_s1 (
    .F(n217_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n217_6),
    .I3(n217_7) 
);
defparam n217_s1.INIT=16'h1000;
  LUT4 ff_rdata_en_s4 (
    .F(ff_rdata_en_7),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n217_6),
    .I3(n217_7) 
);
defparam ff_rdata_en_s4.INIT=16'h7000;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n217_4),
    .I1(w_led_red[0]),
    .I2(w_led_green[0]),
    .I3(n224_6) 
);
defparam n133_s2.INIT=16'h0777;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(n232_6),
    .I1(w_led_blue[0]),
    .I2(ff_rdata_en_7),
    .I3(w_bus_gpio_rdata[0]) 
);
defparam n133_s3.INIT=16'h7077;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_green[1]),
    .I3(n224_6) 
);
defparam n132_s2.INIT=16'h0BBB;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(w_led_blue[1]),
    .I1(n232_6),
    .I2(w_led_red[1]),
    .I3(n217_4) 
);
defparam n132_s3.INIT=16'h0777;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(n217_4),
    .I1(w_led_red[7]),
    .I2(w_led_green[7]),
    .I3(n224_6) 
);
defparam n126_s2.INIT=16'h0777;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_blue[7]),
    .I3(n232_6) 
);
defparam n126_s3.INIT=16'h0BBB;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n217_4),
    .I1(w_led_red[6]),
    .I2(w_led_green[6]),
    .I3(n224_6) 
);
defparam n127_s2.INIT=16'h0777;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_blue[6]),
    .I3(n232_6) 
);
defparam n127_s3.INIT=16'h0BBB;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(w_led_blue[5]),
    .I1(n232_6),
    .I2(w_led_red[5]),
    .I3(n217_4) 
);
defparam n128_s2.INIT=16'h0777;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_green[5]),
    .I3(n224_6) 
);
defparam n128_s3.INIT=16'h0BBB;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(n217_4),
    .I1(w_led_red[2]),
    .I2(w_led_green[2]),
    .I3(n224_6) 
);
defparam n131_s2.INIT=16'h0777;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_blue[2]),
    .I3(n232_6) 
);
defparam n131_s3.INIT=16'h0BBB;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(n217_4),
    .I1(w_led_red[4]),
    .I2(w_led_green[4]),
    .I3(n224_6) 
);
defparam n129_s2.INIT=16'h0777;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_blue[4]),
    .I3(n232_6) 
);
defparam n129_s3.INIT=16'h0BBB;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(n217_4),
    .I1(w_led_red[3]),
    .I2(w_led_green[3]),
    .I3(n224_6) 
);
defparam n130_s2.INIT=16'h0777;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_blue[3]),
    .I3(n232_6) 
);
defparam n130_s3.INIT=16'h0BBB;
  LUT3 n217_s3 (
    .F(n217_6),
    .I0(w_bus_address[2]),
    .I1(w_bus_address[5]),
    .I2(w_bus_address[4]) 
);
defparam n217_s3.INIT=8'h10;
  LUT3 n217_s4 (
    .F(n217_7),
    .I0(w_bus_address[3]),
    .I1(w_bus_address[6]),
    .I2(w_bus_address[7]) 
);
defparam n217_s4.INIT=8'h01;
  LUT4 n232_s2 (
    .F(n232_6),
    .I0(n217_6),
    .I1(n217_7),
    .I2(w_bus_address[0]),
    .I3(w_bus_address[1]) 
);
defparam n232_s2.INIT=16'h0800;
  LUT4 n224_s2 (
    .F(n224_6),
    .I0(n217_6),
    .I1(n217_7),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam n224_s2.INIT=16'h0800;
  LUT4 ff_wr_s4 (
    .F(ff_wr_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam ff_wr_s4.INIT=16'hBFFF;
  LUT4 n232_s3 (
    .F(n232_8),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n232_6) 
);
defparam n232_s3.INIT=16'h8000;
  LUT4 n224_s3 (
    .F(n224_8),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n224_6) 
);
defparam n224_s3.INIT=16'h8000;
  LUT4 n217_s5 (
    .F(n217_9),
    .I0(n217_4),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam n217_s5.INIT=16'h8000;
  LUT4 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(ff_rdata_en_7),
    .I1(w_bus_write),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam ff_rdata_en_s5.INIT=16'hEFFF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n232_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n232_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(clk42m),
    .CE(ff_rdata_en_9),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n232_8),
    .CLK(clk42m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  clk42m,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input clk42m;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n145_5;
wire n146_5;
wire n149_5;
wire n117_92;
wire n118_90;
wire n119_90;
wire n121_90;
wire n122_93;
wire n134_86;
wire n136_85;
wire ff_send_data_23_8;
wire ff_state_5_8;
wire ff_count_13_7;
wire n126_89;
wire n127_88;
wire n129_88;
wire n130_88;
wire n138_6;
wire n138_7;
wire n142_6;
wire n142_7;
wire n145_6;
wire n145_7;
wire n146_6;
wire n146_7;
wire n146_8;
wire n314_4;
wire n117_94;
wire n119_91;
wire n119_92;
wire n134_87;
wire ff_send_data_23_10;
wire ff_send_data_23_11;
wire n126_90;
wire n126_91;
wire n146_9;
wire ff_send_data_23_12;
wire n126_94;
wire n117_96;
wire n120_92;
wire n147_7;
wire n142_9;
wire n151_8;
wire n118_93;
wire ff_send_data_23_14;
wire n134_90;
wire n123_84;
wire n337_8;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(ff_count[12]),
    .I2(n138_7),
    .I3(ff_count[13]) 
);
defparam n138_s2.INIT=16'hCF20;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n138_6),
    .I1(ff_count[13]),
    .I2(ff_count[12]),
    .I3(n138_7) 
);
defparam n139_s2.INIT=16'h0EF0;
  LUT4 n145_s2 (
    .F(n145_5),
    .I0(n145_6),
    .I1(n145_7),
    .I2(n142_6),
    .I3(ff_count[6]) 
);
defparam n145_s2.INIT=16'h0708;
  LUT3 n146_s2 (
    .F(n146_5),
    .I0(n146_6),
    .I1(n146_7),
    .I2(n146_8) 
);
defparam n146_s2.INIT=8'hF2;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n146_8),
    .I3(ff_count[2]) 
);
defparam n149_s2.INIT=16'h0E01;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_96),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT3 n118_s78 (
    .F(n118_90),
    .I0(n118_93),
    .I1(ff_state[4]),
    .I2(n117_96) 
);
defparam n118_s78.INIT=8'h14;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[2]),
    .I1(n119_91),
    .I2(n119_92),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n118_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT2 n122_s81 (
    .F(n122_93),
    .I0(ff_state[0]),
    .I1(n118_93) 
);
defparam n122_s81.INIT=4'h1;
  LUT3 n134_s80 (
    .F(n134_86),
    .I0(n134_87),
    .I1(n134_90),
    .I2(n146_7) 
);
defparam n134_s80.INIT=8'hCA;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n146_7),
    .I1(n134_90),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_send_data_23_14),
    .I1(ff_send_data_23_10),
    .I2(ff_send_data_23_11),
    .I3(n314_4) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT3 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n146_7) 
);
defparam ff_led_s5.INIT=8'hD0;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n118_93),
    .I3(n146_7) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT4 n126_s81 (
    .F(n126_89),
    .I0(n126_90),
    .I1(n126_91),
    .I2(n126_94),
    .I3(ff_count[11]) 
);
defparam n126_s81.INIT=16'h3F40;
  LUT4 n127_s80 (
    .F(n127_88),
    .I0(n126_90),
    .I1(ff_count[9]),
    .I2(n142_7),
    .I3(ff_count[10]) 
);
defparam n127_s80.INIT=16'hCF10;
  LUT4 n129_s80 (
    .F(n129_88),
    .I0(ff_send_data_23_14),
    .I1(ff_count[7]),
    .I2(n126_94),
    .I3(ff_count[8]) 
);
defparam n129_s80.INIT=16'h4F10;
  LUT3 n130_s80 (
    .F(n130_88),
    .I0(ff_send_data_23_14),
    .I1(ff_count[7]),
    .I2(n126_94) 
);
defparam n130_s80.INIT=8'h1C;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT3 n138_s4 (
    .F(n138_7),
    .I0(ff_count[11]),
    .I1(n126_91),
    .I2(n126_94) 
);
defparam n138_s4.INIT=8'h40;
  LUT2 n142_s3 (
    .F(n142_6),
    .I0(n138_6),
    .I1(n146_7) 
);
defparam n142_s3.INIT=4'h4;
  LUT3 n142_s4 (
    .F(n142_7),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(n126_94) 
);
defparam n142_s4.INIT=8'h10;
  LUT4 n145_s3 (
    .F(n145_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n145_s3.INIT=16'h0001;
  LUT2 n145_s4 (
    .F(n145_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]) 
);
defparam n145_s4.INIT=4'h1;
  LUT3 n146_s3 (
    .F(n146_6),
    .I0(ff_count[4]),
    .I1(n145_6),
    .I2(ff_count[5]) 
);
defparam n146_s3.INIT=8'hB4;
  LUT4 n146_s4 (
    .F(n146_7),
    .I0(n126_91),
    .I1(n145_6),
    .I2(n146_9),
    .I3(n126_90) 
);
defparam n146_s4.INIT=16'h8000;
  LUT3 n146_s5 (
    .F(n146_8),
    .I0(n138_6),
    .I1(n134_90),
    .I2(n146_7) 
);
defparam n146_s5.INIT=8'h10;
  LUT2 n314_s1 (
    .F(n314_4),
    .I0(w_led_wr),
    .I1(n138_6) 
);
defparam n314_s1.INIT=4'h8;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT2 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n119_s79.INIT=4'h8;
  LUT2 n119_s80 (
    .F(n119_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n119_s80.INIT=4'h8;
  LUT4 n134_s81 (
    .F(n134_87),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n134_s81.INIT=16'hFE01;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n145_7),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s5.INIT=16'h8000;
  LUT3 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n117_94) 
);
defparam ff_send_data_23_s6.INIT=8'hE7;
  LUT3 n126_s82 (
    .F(n126_90),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]) 
);
defparam n126_s82.INIT=8'h01;
  LUT4 n126_s83 (
    .F(n126_91),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(ff_count[9]),
    .I3(ff_count[10]) 
);
defparam n126_s83.INIT=16'h0001;
  LUT3 n146_s6 (
    .F(n146_9),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]) 
);
defparam n146_s6.INIT=8'h01;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[6]) 
);
defparam ff_send_data_23_s7.INIT=16'h0001;
  LUT4 n126_s85 (
    .F(n126_94),
    .I0(n145_6),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam n126_s85.INIT=16'h0002;
  LUT4 n117_s83 (
    .F(n117_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n117_s83.INIT=16'h8000;
  LUT4 n120_s79 (
    .F(n120_92),
    .I0(n119_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n120_s79.INIT=16'h1444;
  LUT4 n147_s3 (
    .F(n147_7),
    .I0(n138_6),
    .I1(n146_7),
    .I2(ff_count[4]),
    .I3(n145_6) 
);
defparam n147_s3.INIT=16'h0BB0;
  LUT4 n142_s5 (
    .F(n142_9),
    .I0(n138_6),
    .I1(n146_7),
    .I2(ff_count[9]),
    .I3(n142_7) 
);
defparam n142_s5.INIT=16'h0BB0;
  LUT4 n151_s4 (
    .F(n151_8),
    .I0(ff_count[0]),
    .I1(n138_6),
    .I2(n134_90),
    .I3(n146_7) 
);
defparam n151_s4.INIT=16'h5455;
  LUT4 n118_s80 (
    .F(n118_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n119_92) 
);
defparam n118_s80.INIT=16'hFE00;
  LUT4 ff_send_data_23_s8 (
    .F(ff_send_data_23_14),
    .I0(n126_91),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam ff_send_data_23_s8.INIT=16'h0002;
  LUT4 n134_s83 (
    .F(n134_90),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n134_s83.INIT=16'h1500;
  LUT3 n123_s77 (
    .F(n123_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n123_s77.INIT=8'h70;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_92),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_93),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_84),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(clk42m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_9),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_7),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_8),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_cpu_interface (
  clk42m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  n217_6,
  w_bus_ioreq,
  w_g4567_vram_valid,
  w_g123m_vram_valid,
  w_t12_vram_valid,
  w_bus_wdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_3,
  w_bus_address_6,
  w_bus_address_7,
  w_h_count,
  w_cpu_vram_write,
  reg_display_on,
  reg_50hz_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  n218_6,
  ff_vram_valid_8,
  ff_vram_valid_10,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_backdrop_color,
  reg_vertical_offset,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_cpu_vram_address,
  w_palette_num
)
;
input clk42m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input n217_6;
input w_bus_ioreq;
input w_g4567_vram_valid;
input w_g123m_vram_valid;
input w_t12_vram_valid;
input [7:0] w_bus_wdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_3;
input w_bus_address_6;
input w_bus_address_7;
input [2:0] w_h_count;
output w_cpu_vram_write;
output reg_display_on;
output reg_50hz_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output n218_6;
output ff_vram_valid_8;
output ff_vram_valid_10;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_vertical_offset;
output [2:0] w_palette_r;
output [2:0] w_palette_g;
output [2:0] w_palette_b;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n1368_3;
wire n1372_4;
wire n1366_4;
wire n279_3;
wire n280_3;
wire n281_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n285_3;
wire n286_3;
wire n287_3;
wire n288_3;
wire n289_3;
wire n290_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n294_3;
wire n295_3;
wire n1527_3;
wire n1534_3;
wire n1541_3;
wire n1544_3;
wire n1552_3;
wire n1582_3;
wire n815_3;
wire n820_3;
wire n853_3;
wire n854_3;
wire n855_3;
wire n856_3;
wire n1664_4;
wire ff_palette_g_2_5;
wire ff_register_write_8;
wire ff_vram_valid_6;
wire ff_busy_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n857_8;
wire n917_6;
wire n218_5;
wire n279_4;
wire n280_4;
wire n281_4;
wire n282_4;
wire n283_4;
wire n284_4;
wire n286_4;
wire n287_4;
wire n288_4;
wire n290_4;
wire n1524_4;
wire n293_4;
wire n294_4;
wire n295_4;
wire n1527_4;
wire n1552_4;
wire n1572_4;
wire n1629_4;
wire n820_4;
wire n853_4;
wire n855_4;
wire n1425_5;
wire n1425_6;
wire ff_vram_address_16_7;
wire ff_vram_address_16_8;
wire n218_7;
wire n279_5;
wire n280_5;
wire n285_5;
wire n293_5;
wire n294_5;
wire n279_6;
wire n1524_7;
wire n1629_6;
wire n285_7;
wire n289_6;
wire n854_6;
wire n1425_8;
wire n917_9;
wire n1541_6;
wire n1572_6;
wire n1524_9;
wire n125_12;
wire ff_register_write;
wire w_cpu_vram_valid;
wire ff_busy;
wire ff_2nd_access;
wire ff_vram_address_inc;
wire n68_5;
wire n113_8;
wire n136_8;
wire [7:0] ff_1st_byte;
wire [5:0] ff_register_num;
wire [0:0] ff_color_palette_address;
wire VCC;
wire GND;
  LUT4 n218_s1 (
    .F(n1368_3),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(n218_5),
    .I3(n218_6) 
);
defparam n218_s1.INIT=16'h8000;
  LUT3 n1372_s1 (
    .F(n1372_4),
    .I0(ff_2nd_access),
    .I1(w_bus_wdata[7]),
    .I2(n1368_3) 
);
defparam n1372_s1.INIT=8'h80;
  LUT2 n1366_s1 (
    .F(n1366_4),
    .I0(ff_2nd_access),
    .I1(n1368_3) 
);
defparam n1366_s1.INIT=4'h4;
  LUT3 n279_s0 (
    .F(n279_3),
    .I0(w_bus_wdata[5]),
    .I1(n279_4),
    .I2(ff_vram_address_inc) 
);
defparam n279_s0.INIT=8'hCA;
  LUT3 n280_s0 (
    .F(n280_3),
    .I0(w_bus_wdata[4]),
    .I1(n280_4),
    .I2(ff_vram_address_inc) 
);
defparam n280_s0.INIT=8'hCA;
  LUT3 n281_s0 (
    .F(n281_3),
    .I0(w_bus_wdata[3]),
    .I1(n281_4),
    .I2(ff_vram_address_inc) 
);
defparam n281_s0.INIT=8'hCA;
  LUT4 n282_s0 (
    .F(n282_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n282_4),
    .I3(ff_vram_address_inc) 
);
defparam n282_s0.INIT=16'h3CAA;
  LUT3 n283_s0 (
    .F(n283_3),
    .I0(w_bus_wdata[1]),
    .I1(n283_4),
    .I2(ff_vram_address_inc) 
);
defparam n283_s0.INIT=8'hCA;
  LUT3 n284_s0 (
    .F(n284_3),
    .I0(w_bus_wdata[0]),
    .I1(n284_4),
    .I2(ff_vram_address_inc) 
);
defparam n284_s0.INIT=8'hCA;
  LUT4 n285_s0 (
    .F(n285_3),
    .I0(ff_1st_byte[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n285_7),
    .I3(ff_vram_address_inc) 
);
defparam n285_s0.INIT=16'h3CAA;
  LUT3 n286_s0 (
    .F(n286_3),
    .I0(ff_1st_byte[6]),
    .I1(n286_4),
    .I2(ff_vram_address_inc) 
);
defparam n286_s0.INIT=8'hCA;
  LUT3 n287_s0 (
    .F(n287_3),
    .I0(ff_1st_byte[5]),
    .I1(n287_4),
    .I2(ff_vram_address_inc) 
);
defparam n287_s0.INIT=8'hCA;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(ff_1st_byte[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n288_4),
    .I3(ff_vram_address_inc) 
);
defparam n288_s0.INIT=16'h3CAA;
  LUT3 n289_s0 (
    .F(n289_3),
    .I0(ff_1st_byte[3]),
    .I1(n289_6),
    .I2(ff_vram_address_inc) 
);
defparam n289_s0.INIT=8'hCA;
  LUT4 n290_s0 (
    .F(n290_3),
    .I0(ff_1st_byte[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n290_4),
    .I3(ff_vram_address_inc) 
);
defparam n290_s0.INIT=16'h3CAA;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_1st_byte[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(ff_vram_address_inc) 
);
defparam n291_s0.INIT=16'h3CAA;
  LUT3 n292_s0 (
    .F(n292_3),
    .I0(ff_1st_byte[0]),
    .I1(w_cpu_vram_address[0]),
    .I2(ff_vram_address_inc) 
);
defparam n292_s0.INIT=8'h3A;
  LUT3 n293_s0 (
    .F(n293_3),
    .I0(w_bus_wdata[2]),
    .I1(n293_4),
    .I2(ff_vram_address_inc) 
);
defparam n293_s0.INIT=8'hCA;
  LUT3 n294_s0 (
    .F(n294_3),
    .I0(w_bus_wdata[1]),
    .I1(n294_4),
    .I2(ff_vram_address_inc) 
);
defparam n294_s0.INIT=8'hCA;
  LUT3 n295_s0 (
    .F(n295_3),
    .I0(w_bus_wdata[0]),
    .I1(n295_4),
    .I2(ff_vram_address_inc) 
);
defparam n295_s0.INIT=8'hCA;
  LUT3 n1527_s0 (
    .F(n1527_3),
    .I0(ff_register_num[1]),
    .I1(ff_register_num[0]),
    .I2(n1527_4) 
);
defparam n1527_s0.INIT=8'h40;
  LUT3 n1534_s0 (
    .F(n1534_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]),
    .I2(n1527_4) 
);
defparam n1534_s0.INIT=8'h40;
  LUT4 n1541_s0 (
    .F(n1541_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[2]),
    .I2(ff_register_num[1]),
    .I3(n1541_6) 
);
defparam n1541_s0.INIT=16'h1000;
  LUT3 n1544_s0 (
    .F(n1544_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]),
    .I2(n1527_4) 
);
defparam n1544_s0.INIT=8'h80;
  LUT4 n1552_s0 (
    .F(n1552_3),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[2]),
    .I2(n1524_4),
    .I3(n1552_4) 
);
defparam n1552_s0.INIT=16'h4000;
  LUT4 n1582_s0 (
    .F(n1582_3),
    .I0(ff_register_num[1]),
    .I1(ff_register_num[2]),
    .I2(ff_register_num[0]),
    .I3(n1541_6) 
);
defparam n1582_s0.INIT=16'h1000;
  LUT3 n815_s0 (
    .F(n815_3),
    .I0(n1629_4),
    .I1(n1524_7),
    .I2(n820_3) 
);
defparam n815_s0.INIT=8'hF8;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(n820_4),
    .I3(n218_6) 
);
defparam n820_s0.INIT=16'h8000;
  LUT4 n853_s0 (
    .F(n853_3),
    .I0(ff_1st_byte[3]),
    .I1(w_palette_num[3]),
    .I2(n853_4),
    .I3(ff_register_write) 
);
defparam n853_s0.INIT=16'hAA3C;
  LUT3 n854_s0 (
    .F(n854_3),
    .I0(n854_6),
    .I1(ff_1st_byte[2]),
    .I2(ff_register_write) 
);
defparam n854_s0.INIT=8'hCA;
  LUT4 n855_s0 (
    .F(n855_3),
    .I0(ff_1st_byte[1]),
    .I1(w_palette_num[1]),
    .I2(n855_4),
    .I3(ff_register_write) 
);
defparam n855_s0.INIT=16'hAA3C;
  LUT4 n856_s0 (
    .F(n856_3),
    .I0(ff_1st_byte[0]),
    .I1(ff_color_palette_address[0]),
    .I2(w_palette_num[0]),
    .I3(ff_register_write) 
);
defparam n856_s0.INIT=16'hAA3C;
  LUT2 n1664_s1 (
    .F(n1664_4),
    .I0(ff_color_palette_address[0]),
    .I1(n820_3) 
);
defparam n1664_s1.INIT=4'h4;
  LUT2 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(ff_color_palette_address[0]),
    .I1(n820_3) 
);
defparam ff_palette_g_2_s2.INIT=4'h8;
  LUT4 ff_register_write_s4 (
    .F(ff_register_write_8),
    .I0(ff_2nd_access),
    .I1(w_bus_wdata[7]),
    .I2(n1368_3),
    .I3(ff_busy) 
);
defparam ff_register_write_s4.INIT=16'h008F;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(n1425_5),
    .I1(n218_6),
    .I2(ff_vram_valid_10),
    .I3(n1425_6) 
);
defparam ff_vram_valid_s3.INIT=16'hF800;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_cpu_vram_rdata_en),
    .I1(n218_6),
    .I2(n1425_5),
    .I3(ff_vram_address_inc) 
);
defparam ff_busy_s3.INIT=16'hFF40;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n1541_6),
    .I1(ff_vram_address_16_7),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_16_s3.INIT=16'h0F88;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1368_3),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n820_3),
    .I1(ff_color_palette_address[0]),
    .I2(ff_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT2 n857_s3 (
    .F(n857_8),
    .I0(ff_register_write),
    .I1(ff_color_palette_address[0]) 
);
defparam n857_s3.INIT=4'h1;
  LUT3 n917_s1 (
    .F(n917_6),
    .I0(n218_6),
    .I1(n917_9),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n917_s1.INIT=8'hF8;
  LUT2 n218_s2 (
    .F(n218_5),
    .I0(w_bus_address_1),
    .I1(w_bus_address_0) 
);
defparam n218_s2.INIT=4'h4;
  LUT4 n218_s3 (
    .F(n218_6),
    .I0(w_bus_address_6),
    .I1(w_bus_address_3),
    .I2(n217_6),
    .I3(n218_7) 
);
defparam n218_s3.INIT=16'h4000;
  LUT3 n279_s1 (
    .F(n279_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n279_5),
    .I2(w_cpu_vram_address[13]) 
);
defparam n279_s1.INIT=8'h78;
  LUT4 n280_s1 (
    .F(n280_4),
    .I0(w_cpu_vram_address[11]),
    .I1(n285_7),
    .I2(n280_5),
    .I3(w_cpu_vram_address[12]) 
);
defparam n280_s1.INIT=16'h7F80;
  LUT3 n281_s1 (
    .F(n281_4),
    .I0(n285_7),
    .I1(n280_5),
    .I2(w_cpu_vram_address[11]) 
);
defparam n281_s1.INIT=8'h78;
  LUT4 n282_s1 (
    .F(n282_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n285_7) 
);
defparam n282_s1.INIT=16'h8000;
  LUT4 n283_s1 (
    .F(n283_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n285_7),
    .I3(w_cpu_vram_address[9]) 
);
defparam n283_s1.INIT=16'h7F80;
  LUT3 n284_s1 (
    .F(n284_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n285_7),
    .I2(w_cpu_vram_address[8]) 
);
defparam n284_s1.INIT=8'h78;
  LUT4 n286_s1 (
    .F(n286_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n288_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n286_s1.INIT=16'h7F80;
  LUT3 n287_s1 (
    .F(n287_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n288_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n287_s1.INIT=8'h78;
  LUT4 n288_s1 (
    .F(n288_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n288_s1.INIT=16'h8000;
  LUT2 n290_s1 (
    .F(n290_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n290_s1.INIT=4'h8;
  LUT3 n1524_s1 (
    .F(n1524_4),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write) 
);
defparam n1524_s1.INIT=8'h10;
  LUT3 n293_s1 (
    .F(n293_4),
    .I0(n279_5),
    .I1(n293_5),
    .I2(w_cpu_vram_address[16]) 
);
defparam n293_s1.INIT=8'h78;
  LUT3 n294_s1 (
    .F(n294_4),
    .I0(n279_5),
    .I1(n294_5),
    .I2(w_cpu_vram_address[15]) 
);
defparam n294_s1.INIT=8'h78;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[7]),
    .I2(n279_5),
    .I3(w_cpu_vram_address[14]) 
);
defparam n295_s1.INIT=16'h7F80;
  LUT3 n1527_s1 (
    .F(n1527_4),
    .I0(ff_register_num[2]),
    .I1(ff_register_num[3]),
    .I2(n1524_4) 
);
defparam n1527_s1.INIT=8'h10;
  LUT2 n1552_s1 (
    .F(n1552_4),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]) 
);
defparam n1552_s1.INIT=4'h1;
  LUT4 n1572_s1 (
    .F(n1572_4),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[1]),
    .I2(ff_register_num[2]),
    .I3(ff_register_num[0]) 
);
defparam n1572_s1.INIT=16'h4000;
  LUT3 n1629_s1 (
    .F(n1629_4),
    .I0(ff_register_num[5]),
    .I1(ff_register_num[4]),
    .I2(ff_register_write) 
);
defparam n1629_s1.INIT=8'h40;
  LUT2 n820_s1 (
    .F(n820_4),
    .I0(w_bus_address_0),
    .I1(w_bus_address_1) 
);
defparam n820_s1.INIT=4'h4;
  LUT4 n853_s1 (
    .F(n853_4),
    .I0(ff_color_palette_address[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[0]) 
);
defparam n853_s1.INIT=16'h8000;
  LUT2 n855_s1 (
    .F(n855_4),
    .I0(ff_color_palette_address[0]),
    .I1(w_palette_num[0]) 
);
defparam n855_s1.INIT=4'h8;
  LUT4 n1425_s2 (
    .F(n1425_5),
    .I0(w_bus_address_0),
    .I1(w_bus_address_1),
    .I2(w_cpu_vram_valid),
    .I3(w_bus_valid) 
);
defparam n1425_s2.INIT=16'h0100;
  LUT2 n1425_s3 (
    .F(n1425_6),
    .I0(ff_vram_address_inc),
    .I1(w_cpu_vram_rdata_en) 
);
defparam n1425_s3.INIT=4'h1;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(ff_busy),
    .I1(ff_register_num[0]),
    .I2(ff_register_num[1]),
    .I3(ff_register_num[2]) 
);
defparam ff_vram_address_16_s4.INIT=16'h1000;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s5.INIT=16'h0007;
  LUT4 n218_s4 (
    .F(n218_7),
    .I0(ff_busy),
    .I1(ff_register_write),
    .I2(w_bus_address_7),
    .I3(w_bus_ioreq) 
);
defparam n218_s4.INIT=16'h1000;
  LUT4 n279_s2 (
    .F(n279_5),
    .I0(w_cpu_vram_address[11]),
    .I1(n279_6),
    .I2(n288_4),
    .I3(n285_5) 
);
defparam n279_s2.INIT=16'h8000;
  LUT4 n280_s2 (
    .F(n280_5),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]),
    .I3(w_cpu_vram_address[7]) 
);
defparam n280_s2.INIT=16'h8000;
  LUT3 n285_s2 (
    .F(n285_5),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]) 
);
defparam n285_s2.INIT=8'h80;
  LUT4 n293_s2 (
    .F(n293_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[13]),
    .I3(w_cpu_vram_address[7]) 
);
defparam n293_s2.INIT=16'h8000;
  LUT3 n294_s2 (
    .F(n294_5),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[7]) 
);
defparam n294_s2.INIT=8'h80;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_h_count[1]),
    .I1(w_h_count[2]),
    .I2(w_cpu_vram_valid),
    .I3(w_h_count[0]) 
);
defparam ff_vram_valid_s5.INIT=16'h1000;
  LUT4 n279_s3 (
    .F(n279_6),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_cpu_vram_address[9]),
    .I3(w_cpu_vram_address[8]) 
);
defparam n279_s3.INIT=16'h8000;
  LUT4 n1524_s3 (
    .F(n1524_7),
    .I0(ff_register_num[2]),
    .I1(ff_register_num[3]),
    .I2(ff_register_num[0]),
    .I3(ff_register_num[1]) 
);
defparam n1524_s3.INIT=16'h0001;
  LUT4 n1629_s2 (
    .F(n1629_6),
    .I0(n1572_4),
    .I1(ff_register_num[5]),
    .I2(ff_register_num[4]),
    .I3(ff_register_write) 
);
defparam n1629_s2.INIT=16'h2000;
  LUT4 n285_s3 (
    .F(n285_7),
    .I0(n288_4),
    .I1(w_cpu_vram_address[6]),
    .I2(w_cpu_vram_address[5]),
    .I3(w_cpu_vram_address[4]) 
);
defparam n285_s3.INIT=16'h8000;
  LUT4 n289_s2 (
    .F(n289_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n289_s2.INIT=16'h7F80;
  LUT4 n854_s2 (
    .F(n854_6),
    .I0(w_palette_num[1]),
    .I1(ff_color_palette_address[0]),
    .I2(w_palette_num[0]),
    .I3(w_palette_num[2]) 
);
defparam n854_s2.INIT=16'h7F80;
  LUT4 n1425_s4 (
    .F(n1425_8),
    .I0(n218_6),
    .I1(n1425_5),
    .I2(ff_vram_address_inc),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1425_s4.INIT=16'h0008;
  LUT4 n917_s3 (
    .F(n917_9),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(w_bus_address_1),
    .I3(w_bus_address_0) 
);
defparam n917_s3.INIT=16'h0400;
  LUT4 n1541_s2 (
    .F(n1541_6),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[4]),
    .I2(ff_register_num[5]),
    .I3(ff_register_write) 
);
defparam n1541_s2.INIT=16'h0200;
  LUT4 n1572_s2 (
    .F(n1572_6),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write),
    .I3(n1572_4) 
);
defparam n1572_s2.INIT=16'h1000;
  LUT4 n1524_s4 (
    .F(n1524_9),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write),
    .I3(n1524_7) 
);
defparam n1524_s4.INIT=16'h1000;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_10),
    .I0(w_g4567_vram_valid),
    .I1(ff_vram_valid_8),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam ff_vram_valid_s6.INIT=16'h0004;
  LUT4 n125_s6 (
    .F(n125_12),
    .I0(w_cpu_vram_write),
    .I1(ff_vram_valid_10),
    .I2(w_cpu_vram_rdata_en),
    .I3(ff_vram_address_inc) 
);
defparam n125_s6.INIT=16'h00F8;
  DFFCE ff_1st_byte_7_s0 (
    .Q(ff_1st_byte[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(ff_1st_byte[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(ff_1st_byte[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(ff_1st_byte[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(ff_1st_byte[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(ff_1st_byte[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(ff_1st_byte[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(ff_1st_byte[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(ff_register_write),
    .D(n1368_3),
    .CLK(clk42m),
    .CE(ff_register_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(ff_register_num[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(ff_register_num[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(ff_register_num[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(ff_register_num[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(ff_register_num[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(ff_register_num[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_cpu_vram_valid),
    .D(n113_8),
    .CLK(clk42m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(w_bus_write),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1524_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1524_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1524_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1582_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1582_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1582_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n820_3),
    .CLK(clk42m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n917_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_busy_s1 (
    .Q(ff_busy),
    .D(n136_8),
    .CLK(clk42m),
    .CE(ff_busy_8),
    .CLEAR(n36_6) 
);
defparam ff_busy_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n293_3),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n294_3),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n295_3),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n279_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n280_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n281_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n282_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n283_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n284_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n285_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n286_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n287_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n288_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n289_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n290_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n291_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n292_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_4_s1 (
    .Q(w_palette_num[3]),
    .D(n853_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_4_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[2]),
    .D(n854_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[1]),
    .D(n855_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[0]),
    .D(n856_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(ff_color_palette_address[0]),
    .D(n857_8),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n68_5),
    .CLK(clk42m),
    .CE(n1368_3),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(ff_vram_address_inc),
    .D(n125_12),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  INV n68_s2 (
    .O(n68_5),
    .I(ff_2nd_access) 
);
  INV n113_s3 (
    .O(n113_8),
    .I(w_cpu_vram_valid) 
);
  INV n136_s3 (
    .O(n136_8),
    .I(ff_vram_address_inc) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk42m,
  n36_6,
  n83_10,
  ff_phase_2_7,
  n426_5,
  reg_212lines_mode,
  ff_v_en_7,
  reg_interlace_mode,
  reg_50hz_mode,
  reg_vertical_offset,
  ff_v_active,
  ff_h_active,
  w_h_count_end,
  ff_h_active_8,
  w_h_count_end_11,
  w_h_count_end_12,
  n196_9,
  n106_8,
  n27_8,
  w_screen_pos_y_Z_6_11,
  w_h_count_end_15,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_v_count,
  w_pixel_pos_y_Z
)
;
input clk42m;
input n36_6;
input n83_10;
input ff_phase_2_7;
input n426_5;
input reg_212lines_mode;
input ff_v_en_7;
input reg_interlace_mode;
input reg_50hz_mode;
input [7:0] reg_vertical_offset;
output ff_v_active;
output ff_h_active;
output w_h_count_end;
output ff_h_active_8;
output w_h_count_end_11;
output w_h_count_end_12;
output n196_9;
output n106_8;
output n27_8;
output w_screen_pos_y_Z_6_11;
output w_h_count_end_15;
output [10:0] w_h_count;
output [11:6] ff_half_count;
output [5:0] w_screen_pos_x_Z;
output [9:0] w_v_count;
output [7:0] w_pixel_pos_y_Z;
wire ff_v_active_6;
wire n113_8;
wire n112_7;
wire n111_7;
wire n110_7;
wire n109_7;
wire n107_7;
wire n105_7;
wire n104_7;
wire n69_8;
wire n68_7;
wire n67_7;
wire n66_7;
wire n65_7;
wire n64_7;
wire n63_7;
wire n62_7;
wire n61_7;
wire n59_7;
wire n58_7;
wire n28_7;
wire n26_7;
wire n25_7;
wire n24_7;
wire n23_7;
wire n22_7;
wire n21_7;
wire n20_7;
wire n19_7;
wire n196_8;
wire ff_h_active_9;
wire ff_v_active_7;
wire ff_v_active_8;
wire n113_9;
wire n110_8;
wire n109_8;
wire n108_8;
wire n69_9;
wire n61_8;
wire n60_8;
wire n58_8;
wire n23_8;
wire n19_8;
wire n196_10;
wire n113_10;
wire n113_11;
wire n113_12;
wire n113_13;
wire n113_14;
wire n113_15;
wire n113_16;
wire n196_12;
wire n22_10;
wire n60_10;
wire n105_10;
wire n106_10;
wire n108_10;
wire n25_10;
wire n27_10;
wire n63_10;
wire n65_10;
wire w_pixel_pos_y_Z_0_2;
wire w_pixel_pos_y_Z_1_2;
wire w_pixel_pos_y_Z_2_2;
wire w_pixel_pos_y_Z_3_2;
wire w_pixel_pos_y_Z_4_2;
wire w_pixel_pos_y_Z_5_2;
wire w_pixel_pos_y_Z_6_2;
wire w_pixel_pos_y_Z_7_0_COUT;
wire n29_9;
wire w_screen_pos_y_Z_2_11;
wire [7:3] w_screen_pos_y_Z;
wire VCC;
wire GND;
  LUT3 w_h_count_end_s7 (
    .F(w_h_count_end),
    .I0(w_h_count_end_11),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_15) 
);
defparam w_h_count_end_s7.INIT=8'h80;
  LUT4 ff_h_active_s3 (
    .F(ff_h_active_8),
    .I0(ff_half_count[8]),
    .I1(ff_phase_2_7),
    .I2(n426_5),
    .I3(ff_h_active_9) 
);
defparam ff_h_active_s3.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(n196_8),
    .I1(ff_v_active_7),
    .I2(ff_v_active_8),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hF800;
  LUT4 w_screen_pos_y_Z_5_s3 (
    .F(w_screen_pos_y_Z[5]),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(w_v_count[5]),
    .I3(w_v_count[6]) 
);
defparam w_screen_pos_y_Z_5_s3.INIT=16'h01FE;
  LUT2 n113_s3 (
    .F(n113_8),
    .I0(w_v_count[0]),
    .I1(n113_9) 
);
defparam n113_s3.INIT=4'h1;
  LUT3 n112_s2 (
    .F(n112_7),
    .I0(n113_9),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n112_s2.INIT=8'h14;
  LUT4 n111_s2 (
    .F(n111_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(n113_9),
    .I3(w_v_count[2]) 
);
defparam n111_s2.INIT=16'h0708;
  LUT3 n110_s2 (
    .F(n110_7),
    .I0(n113_9),
    .I1(w_v_count[3]),
    .I2(n110_8) 
);
defparam n110_s2.INIT=8'h14;
  LUT3 n109_s2 (
    .F(n109_7),
    .I0(n113_9),
    .I1(w_v_count[4]),
    .I2(n109_8) 
);
defparam n109_s2.INIT=8'h14;
  LUT4 n107_s2 (
    .F(n107_7),
    .I0(w_v_count[5]),
    .I1(n108_8),
    .I2(n113_9),
    .I3(w_v_count[6]) 
);
defparam n107_s2.INIT=16'h0708;
  LUT2 n105_s2 (
    .F(n105_7),
    .I0(w_v_count[8]),
    .I1(n105_10) 
);
defparam n105_s2.INIT=4'h6;
  LUT4 n104_s2 (
    .F(n104_7),
    .I0(n113_9),
    .I1(n105_10),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n104_s2.INIT=16'h35C0;
  LUT2 n69_s3 (
    .F(n69_8),
    .I0(w_screen_pos_x_Z[0]),
    .I1(n69_9) 
);
defparam n69_s3.INIT=4'h1;
  LUT3 n68_s2 (
    .F(n68_7),
    .I0(n69_9),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n68_s2.INIT=8'h14;
  LUT4 n67_s2 (
    .F(n67_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(n69_9),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n67_s2.INIT=16'h0708;
  LUT3 n66_s2 (
    .F(n66_7),
    .I0(n69_9),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_phase_2_7) 
);
defparam n66_s2.INIT=8'h14;
  LUT3 n65_s2 (
    .F(n65_7),
    .I0(n69_9),
    .I1(w_screen_pos_x_Z[4]),
    .I2(n65_10) 
);
defparam n65_s2.INIT=8'h14;
  LUT4 n64_s2 (
    .F(n64_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(n65_10),
    .I2(n69_9),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n64_s2.INIT=16'h0708;
  LUT3 n63_s2 (
    .F(n63_7),
    .I0(n69_9),
    .I1(ff_half_count[6]),
    .I2(n63_10) 
);
defparam n63_s2.INIT=8'h14;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(ff_half_count[6]),
    .I1(n63_10),
    .I2(n69_9),
    .I3(ff_half_count[7]) 
);
defparam n62_s2.INIT=16'h0708;
  LUT3 n61_s2 (
    .F(n61_7),
    .I0(n69_9),
    .I1(ff_half_count[8]),
    .I2(n61_8) 
);
defparam n61_s2.INIT=8'h14;
  LUT4 n59_s2 (
    .F(n59_7),
    .I0(ff_half_count[9]),
    .I1(n60_8),
    .I2(n69_9),
    .I3(ff_half_count[10]) 
);
defparam n59_s2.INIT=16'h0708;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(n69_9),
    .I1(ff_half_count[11]),
    .I2(n58_8) 
);
defparam n58_s2.INIT=8'h14;
  LUT2 n28_s2 (
    .F(n28_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n28_s2.INIT=4'h6;
  LUT4 n26_s2 (
    .F(n26_7),
    .I0(w_h_count[2]),
    .I1(n27_8),
    .I2(w_h_count_end),
    .I3(w_h_count[3]) 
);
defparam n26_s2.INIT=16'h0708;
  LUT3 n25_s2 (
    .F(n25_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n25_10) 
);
defparam n25_s2.INIT=8'h14;
  LUT3 n24_s2 (
    .F(n24_7),
    .I0(w_h_count[4]),
    .I1(n25_10),
    .I2(w_h_count[5]) 
);
defparam n24_s2.INIT=8'h78;
  LUT4 n23_s2 (
    .F(n23_7),
    .I0(n25_10),
    .I1(n23_8),
    .I2(w_h_count_end),
    .I3(w_h_count[6]) 
);
defparam n23_s2.INIT=16'h0708;
  LUT2 n22_s2 (
    .F(n22_7),
    .I0(w_h_count[7]),
    .I1(n22_10) 
);
defparam n22_s2.INIT=4'h6;
  LUT4 n21_s2 (
    .F(n21_7),
    .I0(w_h_count[7]),
    .I1(n22_10),
    .I2(w_h_count_end),
    .I3(w_h_count[8]) 
);
defparam n21_s2.INIT=16'h0708;
  LUT4 n20_s2 (
    .F(n20_7),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(n22_10),
    .I3(w_h_count[9]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n19_s2 (
    .F(n19_7),
    .I0(n22_10),
    .I1(n19_8),
    .I2(w_h_count_end),
    .I3(w_h_count[10]) 
);
defparam n19_s2.INIT=16'h0708;
  LUT2 w_screen_pos_y_Z_3_s4 (
    .F(w_screen_pos_y_Z[3]),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]) 
);
defparam w_screen_pos_y_Z_3_s4.INIT=4'h9;
  LUT3 w_screen_pos_y_Z_4_s4 (
    .F(w_screen_pos_y_Z[4]),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(w_v_count[5]) 
);
defparam w_screen_pos_y_Z_4_s4.INIT=8'hE1;
  LUT2 w_screen_pos_y_Z_6_s4 (
    .F(w_screen_pos_y_Z[6]),
    .I0(w_v_count[7]),
    .I1(w_screen_pos_y_Z_6_11) 
);
defparam w_screen_pos_y_Z_6_s4.INIT=4'h9;
  LUT3 w_screen_pos_y_Z_7_s4 (
    .F(w_screen_pos_y_Z[7]),
    .I0(w_v_count[7]),
    .I1(w_screen_pos_y_Z_6_11),
    .I2(w_v_count[8]) 
);
defparam w_screen_pos_y_Z_7_s4.INIT=8'hE1;
  LUT3 w_h_count_end_s8 (
    .F(w_h_count_end_11),
    .I0(w_h_count[3]),
    .I1(w_h_count[2]),
    .I2(w_h_count[4]) 
);
defparam w_h_count_end_s8.INIT=8'h40;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]),
    .I2(w_h_count[8]),
    .I3(w_h_count[6]) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT4 n196_s5 (
    .F(n196_8),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(n196_10),
    .I3(n110_8) 
);
defparam n196_s5.INIT=16'h1000;
  LUT3 n196_s6 (
    .F(n196_9),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]) 
);
defparam n196_s6.INIT=8'h01;
  LUT4 ff_h_active_s4 (
    .F(ff_h_active_9),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]),
    .I3(ff_half_count[10]) 
);
defparam ff_h_active_s4.INIT=16'h0001;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_7),
    .I0(reg_212lines_mode),
    .I1(w_v_count[9]),
    .I2(w_v_count[8]),
    .I3(w_v_count[7]) 
);
defparam ff_v_active_s3.INIT=16'h1003;
  LUT3 ff_v_active_s4 (
    .F(ff_v_active_8),
    .I0(w_v_count[4]),
    .I1(ff_v_en_7),
    .I2(n109_8) 
);
defparam ff_v_active_s4.INIT=8'h40;
  LUT4 n113_s4 (
    .F(n113_9),
    .I0(n113_10),
    .I1(n113_11),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n113_s4.INIT=16'h0E00;
  LUT3 n110_s3 (
    .F(n110_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]) 
);
defparam n110_s3.INIT=8'h80;
  LUT4 n109_s3 (
    .F(n109_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n109_s3.INIT=16'h8000;
  LUT2 n108_s3 (
    .F(n108_8),
    .I0(w_v_count[4]),
    .I1(n109_8) 
);
defparam n108_s3.INIT=4'h8;
  LUT2 n106_s3 (
    .F(n106_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]) 
);
defparam n106_s3.INIT=4'h8;
  LUT4 n69_s4 (
    .F(n69_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end_11),
    .I2(w_h_count_end_12),
    .I3(w_h_count_end_15) 
);
defparam n69_s4.INIT=16'h8000;
  LUT4 n61_s3 (
    .F(n61_8),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_phase_2_7),
    .I3(n426_5) 
);
defparam n61_s3.INIT=16'h8000;
  LUT2 n60_s3 (
    .F(n60_8),
    .I0(ff_half_count[8]),
    .I1(n61_8) 
);
defparam n60_s3.INIT=4'h8;
  LUT4 n58_s3 (
    .F(n58_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[10]),
    .I3(n61_8) 
);
defparam n58_s3.INIT=16'h8000;
  LUT2 n27_s3 (
    .F(n27_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n27_s3.INIT=4'h8;
  LUT2 n23_s3 (
    .F(n23_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]) 
);
defparam n23_s3.INIT=4'h8;
  LUT3 n19_s3 (
    .F(n19_8),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(w_h_count[9]) 
);
defparam n19_s3.INIT=8'h80;
  LUT4 w_screen_pos_y_Z_6_s5 (
    .F(w_screen_pos_y_Z_6_11),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[3]),
    .I3(w_v_count[6]) 
);
defparam w_screen_pos_y_Z_6_s5.INIT=16'hFE00;
  LUT2 n196_s7 (
    .F(n196_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]) 
);
defparam n196_s7.INIT=4'h4;
  LUT4 n113_s5 (
    .F(n113_10),
    .I0(n113_12),
    .I1(n106_8),
    .I2(n113_13),
    .I3(n113_14) 
);
defparam n113_s5.INIT=16'h4000;
  LUT4 n113_s6 (
    .F(n113_11),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n113_15),
    .I3(n113_16) 
);
defparam n113_s6.INIT=16'h0100;
  LUT3 n113_s7 (
    .F(n113_12),
    .I0(reg_interlace_mode),
    .I1(reg_50hz_mode),
    .I2(w_v_count[0]) 
);
defparam n113_s7.INIT=8'h07;
  LUT2 n113_s8 (
    .F(n113_13),
    .I0(w_v_count[1]),
    .I1(w_v_count[7]) 
);
defparam n113_s8.INIT=4'h1;
  LUT3 n113_s9 (
    .F(n113_14),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]) 
);
defparam n113_s9.INIT=8'h10;
  LUT4 n113_s10 (
    .F(n113_15),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n113_s10.INIT=16'hEFF7;
  LUT4 n113_s11 (
    .F(n113_16),
    .I0(reg_50hz_mode),
    .I1(w_v_count[4]),
    .I2(w_v_count[7]),
    .I3(w_v_count[3]) 
);
defparam n113_s11.INIT=16'h0100;
  LUT4 n196_s8 (
    .F(n196_12),
    .I0(n196_8),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n196_s8.INIT=16'h0002;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[6]),
    .I1(n25_10),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n22_s4.INIT=16'h8000;
  LUT4 n60_s4 (
    .F(n60_10),
    .I0(n69_9),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[8]),
    .I3(n61_8) 
);
defparam n60_s4.INIT=16'h1444;
  LUT4 n105_s4 (
    .F(n105_10),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n108_8) 
);
defparam n105_s4.INIT=16'h8000;
  LUT4 n106_s4 (
    .F(n106_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n108_8),
    .I3(w_v_count[7]) 
);
defparam n106_s4.INIT=16'h7F80;
  LUT4 n108_s4 (
    .F(n108_10),
    .I0(n113_9),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n109_8) 
);
defparam n108_s4.INIT=16'h1444;
  LUT4 n25_s4 (
    .F(n25_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[0]),
    .I3(w_h_count[1]) 
);
defparam n25_s4.INIT=16'h8000;
  LUT4 w_h_count_end_s11 (
    .F(w_h_count_end_15),
    .I0(w_h_count[5]),
    .I1(w_h_count[10]),
    .I2(w_h_count[0]),
    .I3(w_h_count[1]) 
);
defparam w_h_count_end_s11.INIT=16'h4000;
  LUT3 n27_s4 (
    .F(n27_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam n27_s4.INIT=8'h6A;
  LUT4 n63_s4 (
    .F(n63_10),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n426_5) 
);
defparam n63_s4.INIT=16'h8000;
  LUT4 n65_s4 (
    .F(n65_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n65_s4.INIT=16'h8000;
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n20_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n21_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n22_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n23_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n24_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n25_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n26_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n27_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n28_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n29_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n58_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n59_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n60_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n61_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n62_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n63_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(n64_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(n65_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(n66_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(n67_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(n68_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(n69_8),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n104_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n105_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n106_10),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n107_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n108_10),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n109_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n110_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n111_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n112_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n113_8),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(n196_12),
    .CLK(clk42m),
    .CE(ff_v_active_6),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n19_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_h_active_s1 (
    .Q(ff_h_active),
    .D(n83_10),
    .CLK(clk42m),
    .CE(ff_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_h_active_s1.INIT=1'b0;
  ALU w_pixel_pos_y_Z_0_s (
    .SUM(w_pixel_pos_y_Z[0]),
    .COUT(w_pixel_pos_y_Z_0_2),
    .I0(w_v_count[1]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_Z_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_1_s (
    .SUM(w_pixel_pos_y_Z[1]),
    .COUT(w_pixel_pos_y_Z_1_2),
    .I0(w_v_count[2]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_0_2) 
);
defparam w_pixel_pos_y_Z_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_2_s (
    .SUM(w_pixel_pos_y_Z[2]),
    .COUT(w_pixel_pos_y_Z_2_2),
    .I0(w_screen_pos_y_Z_2_11),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_1_2) 
);
defparam w_pixel_pos_y_Z_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_3_s (
    .SUM(w_pixel_pos_y_Z[3]),
    .COUT(w_pixel_pos_y_Z_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_2_2) 
);
defparam w_pixel_pos_y_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_4_s (
    .SUM(w_pixel_pos_y_Z[4]),
    .COUT(w_pixel_pos_y_Z_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_3_2) 
);
defparam w_pixel_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_5_s (
    .SUM(w_pixel_pos_y_Z[5]),
    .COUT(w_pixel_pos_y_Z_5_2),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_4_2) 
);
defparam w_pixel_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_6_s (
    .SUM(w_pixel_pos_y_Z[6]),
    .COUT(w_pixel_pos_y_Z_6_2),
    .I0(w_screen_pos_y_Z[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_5_2) 
);
defparam w_pixel_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_7_s (
    .SUM(w_pixel_pos_y_Z[7]),
    .COUT(w_pixel_pos_y_Z_7_0_COUT),
    .I0(w_screen_pos_y_Z[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_6_2) 
);
defparam w_pixel_pos_y_Z_7_s.ALU_MODE=0;
  INV n29_s4 (
    .O(n29_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_y_Z_2_s5 (
    .O(w_screen_pos_y_Z_2_11),
    .I(w_v_count[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_t12 (
  clk42m,
  n36_6,
  ff_phase_2_7,
  n224_22,
  w_screen_pos_y_Z_6_11,
  w_vs_end_7,
  ff_h_active_8,
  w_t12_vram_rdata,
  reg_pattern_name_table_base,
  reg_screen_mode_0,
  reg_screen_mode_1,
  reg_screen_mode_3,
  reg_screen_mode_4,
  reg_pattern_generator_table_base,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  w_v_count,
  ff_half_count,
  w_t12_vram_valid,
  n646_4,
  n83_10,
  w_t12_vram_address
)
;
input clk42m;
input n36_6;
input ff_phase_2_7;
input n224_22;
input w_screen_pos_y_Z_6_11;
input w_vs_end_7;
input ff_h_active_8;
input [7:0] w_t12_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input reg_screen_mode_0;
input reg_screen_mode_1;
input reg_screen_mode_3;
input reg_screen_mode_4;
input [16:11] reg_pattern_generator_table_base;
input [2:0] w_screen_pos_x_Z;
input [2:0] w_pixel_pos_y_Z;
input [9:5] w_v_count;
input [11:11] ff_half_count;
output w_t12_vram_valid;
output n646_4;
output n83_10;
output [16:0] w_t12_vram_address;
wire n180_3;
wire n181_3;
wire ff_pos_x_4_8;
wire n49_7;
wire n153_7;
wire n152_7;
wire n52_7;
wire n51_7;
wire n294_6;
wire n293_6;
wire n292_6;
wire n291_6;
wire n290_6;
wire n289_6;
wire n288_6;
wire n287_6;
wire n286_6;
wire n285_6;
wire n284_6;
wire n283_6;
wire n282_6;
wire n281_6;
wire n280_6;
wire n279_6;
wire n179_6;
wire n100_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n95_7;
wire n94_7;
wire n277_21;
wire n260_20;
wire n646_5;
wire n180_4;
wire n51_8;
wire n294_7;
wire n294_8;
wire n293_7;
wire n293_9;
wire n292_7;
wire n292_8;
wire n291_7;
wire n291_8;
wire n290_7;
wire n290_8;
wire n289_7;
wire n289_8;
wire n288_7;
wire n288_8;
wire n287_7;
wire n287_8;
wire n286_7;
wire n285_7;
wire n284_7;
wire n283_7;
wire n282_7;
wire n281_7;
wire n280_7;
wire n279_7;
wire n99_8;
wire n95_8;
wire n101_11;
wire n101_13;
wire n49_10;
wire n646_7;
wire n97_10;
wire n99_10;
wire n50_9;
wire n53_9;
wire n54_9;
wire n154_9;
wire n293_11;
wire ff_vram_valid_7;
wire n101_16;
wire w_pre_pattern_name_3_2;
wire w_pre_pattern_name_4_2;
wire w_pre_pattern_name_5_2;
wire w_pre_pattern_name_6_2;
wire w_pre_pattern_name_7_2;
wire w_pre_pattern_name_8_2;
wire w_pre_pattern_name_9_2;
wire w_pre_pattern_name_10_0_COUT;
wire n166_2;
wire n166_3;
wire n165_2;
wire n165_3;
wire n164_2;
wire n164_3;
wire n163_2;
wire n163_3;
wire n162_2;
wire n161_6;
wire w_pattern_name_8_3;
wire w_pattern_name_9_3;
wire w_pattern_name_10_3;
wire w_pattern_name_11_3;
wire w_pattern_name_12_3;
wire w_pattern_name_13_3;
wire [8:8] w_color;
wire [7:0] ff_pos_y;
wire [7:0] ff_pattern_num0;
wire [5:0] ff_pos_x;
wire [2:0] ff_phase;
wire [10:3] w_pre_pattern_name;
wire [15:8] w_pattern_name;
wire VCC;
wire GND;
  LUT3 n180_s0 (
    .F(n180_3),
    .I0(w_pre_pattern_name[10]),
    .I1(w_pre_pattern_name[9]),
    .I2(n180_4) 
);
defparam n180_s0.INIT=8'hAC;
  LUT3 n181_s0 (
    .F(n181_3),
    .I0(w_pre_pattern_name[8]),
    .I1(w_pre_pattern_name[9]),
    .I2(n180_4) 
);
defparam n181_s0.INIT=8'hCA;
  LUT3 w_color_8_s0 (
    .F(w_color[8]),
    .I0(w_pre_pattern_name[7]),
    .I1(w_pre_pattern_name[8]),
    .I2(n180_4) 
);
defparam w_color_8_s0.INIT=8'hCA;
  LUT4 ff_pos_x_4_s3 (
    .F(ff_pos_x_4_8),
    .I0(ff_phase_2_7),
    .I1(ff_phase[2]),
    .I2(n646_5),
    .I3(n83_10) 
);
defparam ff_pos_x_4_s3.INIT=16'hFF80;
  LUT4 n49_s2 (
    .F(n49_7),
    .I0(ff_pos_x[4]),
    .I1(n49_10),
    .I2(n83_10),
    .I3(ff_pos_x[5]) 
);
defparam n49_s2.INIT=16'h0708;
  LUT4 n153_s2 (
    .F(n153_7),
    .I0(ff_phase[2]),
    .I1(n83_10),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n153_s2.INIT=16'h0130;
  LUT4 n152_s2 (
    .F(n152_7),
    .I0(ff_phase[1]),
    .I1(n83_10),
    .I2(ff_phase[2]),
    .I3(ff_phase[0]) 
);
defparam n152_s2.INIT=16'h0230;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n83_10),
    .I3(ff_pos_x[2]) 
);
defparam n52_s2.INIT=16'h0708;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(ff_pos_x[0]),
    .I1(n51_8),
    .I2(n83_10),
    .I3(ff_pos_x[3]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n294_s1 (
    .F(n294_6),
    .I0(n294_7),
    .I1(w_t12_vram_address[0]),
    .I2(n294_8),
    .I3(n646_4) 
);
defparam n294_s1.INIT=16'h5C00;
  LUT4 n293_s1 (
    .F(n293_6),
    .I0(n293_7),
    .I1(n293_11),
    .I2(n293_9),
    .I3(n646_4) 
);
defparam n293_s1.INIT=16'h8F00;
  LUT4 n292_s1 (
    .F(n292_6),
    .I0(n292_7),
    .I1(n293_11),
    .I2(n292_8),
    .I3(n646_4) 
);
defparam n292_s1.INIT=16'h8F00;
  LUT4 n291_s1 (
    .F(n291_6),
    .I0(n291_7),
    .I1(n293_11),
    .I2(n291_8),
    .I3(n646_4) 
);
defparam n291_s1.INIT=16'h8F00;
  LUT4 n290_s1 (
    .F(n290_6),
    .I0(n290_7),
    .I1(n293_11),
    .I2(n290_8),
    .I3(n646_4) 
);
defparam n290_s1.INIT=16'h8F00;
  LUT4 n289_s1 (
    .F(n289_6),
    .I0(n289_7),
    .I1(n293_11),
    .I2(n289_8),
    .I3(n646_4) 
);
defparam n289_s1.INIT=16'h8F00;
  LUT4 n288_s1 (
    .F(n288_6),
    .I0(n288_7),
    .I1(n293_11),
    .I2(n288_8),
    .I3(n646_4) 
);
defparam n288_s1.INIT=16'h8F00;
  LUT4 n287_s1 (
    .F(n287_6),
    .I0(n287_7),
    .I1(n293_11),
    .I2(n287_8),
    .I3(n646_4) 
);
defparam n287_s1.INIT=16'h8F00;
  LUT4 n286_s1 (
    .F(n286_6),
    .I0(n286_7),
    .I1(w_t12_vram_address[8]),
    .I2(n294_8),
    .I3(n646_4) 
);
defparam n286_s1.INIT=16'hAC00;
  LUT4 n285_s1 (
    .F(n285_6),
    .I0(n285_7),
    .I1(w_t12_vram_address[9]),
    .I2(n294_8),
    .I3(n646_4) 
);
defparam n285_s1.INIT=16'hAC00;
  LUT4 n284_s1 (
    .F(n284_6),
    .I0(n284_7),
    .I1(w_t12_vram_address[10]),
    .I2(n294_8),
    .I3(n646_4) 
);
defparam n284_s1.INIT=16'hAC00;
  LUT4 n283_s1 (
    .F(n283_6),
    .I0(n283_7),
    .I1(w_t12_vram_address[11]),
    .I2(n294_8),
    .I3(n646_4) 
);
defparam n283_s1.INIT=16'hAC00;
  LUT4 n282_s1 (
    .F(n282_6),
    .I0(n282_7),
    .I1(w_t12_vram_address[12]),
    .I2(n294_8),
    .I3(n646_4) 
);
defparam n282_s1.INIT=16'hAC00;
  LUT4 n281_s1 (
    .F(n281_6),
    .I0(n281_7),
    .I1(w_t12_vram_address[13]),
    .I2(n294_8),
    .I3(n646_4) 
);
defparam n281_s1.INIT=16'hAC00;
  LUT4 n280_s1 (
    .F(n280_6),
    .I0(n280_7),
    .I1(w_t12_vram_address[14]),
    .I2(n294_8),
    .I3(n646_4) 
);
defparam n280_s1.INIT=16'hAC00;
  LUT4 n279_s1 (
    .F(n279_6),
    .I0(n279_7),
    .I1(w_t12_vram_address[15]),
    .I2(n294_8),
    .I3(n646_4) 
);
defparam n279_s1.INIT=16'hAC00;
  LUT2 n179_s1 (
    .F(n179_6),
    .I0(n180_4),
    .I1(w_pre_pattern_name[10]) 
);
defparam n179_s1.INIT=4'h4;
  LUT3 n100_s2 (
    .F(n100_7),
    .I0(n101_13),
    .I1(ff_pos_y[1]),
    .I2(ff_pos_y[0]) 
);
defparam n100_s2.INIT=8'h14;
  LUT4 n98_s2 (
    .F(n98_7),
    .I0(ff_pos_y[2]),
    .I1(n99_8),
    .I2(n101_13),
    .I3(ff_pos_y[3]) 
);
defparam n98_s2.INIT=16'h0708;
  LUT3 n97_s2 (
    .F(n97_7),
    .I0(n101_13),
    .I1(ff_pos_y[4]),
    .I2(n97_10) 
);
defparam n97_s2.INIT=8'h14;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_pos_y[4]),
    .I1(n97_10),
    .I2(n101_13),
    .I3(ff_pos_y[5]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT3 n95_s2 (
    .F(n95_7),
    .I0(n101_13),
    .I1(ff_pos_y[6]),
    .I2(n95_8) 
);
defparam n95_s2.INIT=8'h14;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_pos_y[6]),
    .I1(n95_8),
    .I2(n101_13),
    .I3(ff_pos_y[7]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT4 n277_s12 (
    .F(n277_21),
    .I0(reg_screen_mode_1),
    .I1(reg_screen_mode_0),
    .I2(n294_8),
    .I3(n224_22) 
);
defparam n277_s12.INIT=16'h4000;
  LUT4 n260_s11 (
    .F(n260_20),
    .I0(ff_phase[1]),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n646_4),
    .I3(n294_8) 
);
defparam n260_s11.INIT=16'h8000;
  LUT3 n646_s1 (
    .F(n646_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n646_s1.INIT=8'h01;
  LUT2 n646_s2 (
    .F(n646_5),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]) 
);
defparam n646_s2.INIT=4'h4;
  LUT4 n180_s1 (
    .F(n180_4),
    .I0(reg_screen_mode_1),
    .I1(reg_screen_mode_3),
    .I2(reg_screen_mode_4),
    .I3(reg_screen_mode_0) 
);
defparam n180_s1.INIT=16'h0100;
  LUT2 n51_s3 (
    .F(n51_8),
    .I0(ff_pos_x[2]),
    .I1(ff_pos_x[1]) 
);
defparam n51_s3.INIT=4'h8;
  LUT4 n294_s2 (
    .F(n294_7),
    .I0(ff_pos_x[0]),
    .I1(n180_4),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(ff_phase[1]) 
);
defparam n294_s2.INIT=16'h0F77;
  LUT2 n294_s3 (
    .F(n294_8),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]) 
);
defparam n294_s3.INIT=4'h1;
  LUT3 n293_s2 (
    .F(n293_7),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[1]),
    .I2(n180_4) 
);
defparam n293_s2.INIT=8'hCA;
  LUT4 n293_s4 (
    .F(n293_9),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_phase[1]),
    .I2(w_t12_vram_address[1]),
    .I3(n294_8) 
);
defparam n293_s4.INIT=16'h770F;
  LUT3 n292_s2 (
    .F(n292_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(n180_4) 
);
defparam n292_s2.INIT=8'hCA;
  LUT4 n292_s3 (
    .F(n292_8),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_phase[1]),
    .I2(w_t12_vram_address[2]),
    .I3(n294_8) 
);
defparam n292_s3.INIT=16'h770F;
  LUT3 n291_s2 (
    .F(n291_7),
    .I0(ff_pos_x[2]),
    .I1(w_pre_pattern_name[3]),
    .I2(n180_4) 
);
defparam n291_s2.INIT=8'hCA;
  LUT4 n291_s3 (
    .F(n291_8),
    .I0(ff_phase[1]),
    .I1(ff_pattern_num0[0]),
    .I2(w_t12_vram_address[3]),
    .I3(n294_8) 
);
defparam n291_s3.INIT=16'h770F;
  LUT3 n290_s2 (
    .F(n290_7),
    .I0(w_pre_pattern_name[3]),
    .I1(w_pre_pattern_name[4]),
    .I2(n180_4) 
);
defparam n290_s2.INIT=8'hCA;
  LUT4 n290_s3 (
    .F(n290_8),
    .I0(ff_phase[1]),
    .I1(ff_pattern_num0[1]),
    .I2(w_t12_vram_address[4]),
    .I3(n294_8) 
);
defparam n290_s3.INIT=16'h770F;
  LUT3 n289_s2 (
    .F(n289_7),
    .I0(w_pre_pattern_name[4]),
    .I1(w_pre_pattern_name[5]),
    .I2(n180_4) 
);
defparam n289_s2.INIT=8'hCA;
  LUT4 n289_s3 (
    .F(n289_8),
    .I0(ff_phase[1]),
    .I1(ff_pattern_num0[2]),
    .I2(w_t12_vram_address[5]),
    .I3(n294_8) 
);
defparam n289_s3.INIT=16'h770F;
  LUT3 n288_s2 (
    .F(n288_7),
    .I0(w_pre_pattern_name[5]),
    .I1(w_pre_pattern_name[6]),
    .I2(n180_4) 
);
defparam n288_s2.INIT=8'hCA;
  LUT4 n288_s3 (
    .F(n288_8),
    .I0(ff_phase[1]),
    .I1(ff_pattern_num0[3]),
    .I2(w_t12_vram_address[6]),
    .I3(n294_8) 
);
defparam n288_s3.INIT=16'h770F;
  LUT3 n287_s2 (
    .F(n287_7),
    .I0(w_pre_pattern_name[6]),
    .I1(w_pre_pattern_name[7]),
    .I2(n180_4) 
);
defparam n287_s2.INIT=8'hCA;
  LUT4 n287_s3 (
    .F(n287_8),
    .I0(ff_phase[1]),
    .I1(ff_pattern_num0[4]),
    .I2(w_t12_vram_address[7]),
    .I3(n294_8) 
);
defparam n287_s3.INIT=16'h770F;
  LUT3 n286_s2 (
    .F(n286_7),
    .I0(w_pattern_name[8]),
    .I1(ff_pattern_num0[5]),
    .I2(ff_phase[1]) 
);
defparam n286_s2.INIT=8'hCA;
  LUT3 n285_s2 (
    .F(n285_7),
    .I0(w_pattern_name[9]),
    .I1(ff_pattern_num0[6]),
    .I2(ff_phase[1]) 
);
defparam n285_s2.INIT=8'hCA;
  LUT3 n284_s2 (
    .F(n284_7),
    .I0(w_pattern_name[10]),
    .I1(ff_pattern_num0[7]),
    .I2(ff_phase[1]) 
);
defparam n284_s2.INIT=8'hCA;
  LUT3 n283_s2 (
    .F(n283_7),
    .I0(w_pattern_name[11]),
    .I1(reg_pattern_generator_table_base[11]),
    .I2(ff_phase[1]) 
);
defparam n283_s2.INIT=8'hCA;
  LUT3 n282_s2 (
    .F(n282_7),
    .I0(w_pattern_name[12]),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(ff_phase[1]) 
);
defparam n282_s2.INIT=8'hCA;
  LUT3 n281_s2 (
    .F(n281_7),
    .I0(w_pattern_name[13]),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(ff_phase[1]) 
);
defparam n281_s2.INIT=8'hCA;
  LUT3 n280_s2 (
    .F(n280_7),
    .I0(w_pattern_name[14]),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(ff_phase[1]) 
);
defparam n280_s2.INIT=8'hCA;
  LUT3 n279_s2 (
    .F(n279_7),
    .I0(w_pattern_name[15]),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(ff_phase[1]) 
);
defparam n279_s2.INIT=8'hCA;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_pos_y[1]),
    .I1(ff_pos_y[0]) 
);
defparam n99_s3.INIT=4'h8;
  LUT3 n95_s3 (
    .F(n95_8),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_y[5]),
    .I2(n97_10) 
);
defparam n95_s3.INIT=8'h80;
  LUT4 n101_s5 (
    .F(n101_11),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(w_v_count[5]),
    .I3(w_v_count[6]) 
);
defparam n101_s5.INIT=16'h0100;
  LUT4 n101_s6 (
    .F(n101_13),
    .I0(w_v_count[7]),
    .I1(w_screen_pos_y_Z_6_11),
    .I2(w_vs_end_7),
    .I3(n101_11) 
);
defparam n101_s6.INIT=16'h6000;
  LUT4 n49_s4 (
    .F(n49_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[2]),
    .I3(ff_pos_x[1]) 
);
defparam n49_s4.INIT=16'h8000;
  LUT4 n646_s3 (
    .F(n646_7),
    .I0(ff_phase[2]),
    .I1(n646_4),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n646_s3.INIT=16'h0400;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(ff_pos_y[2]),
    .I1(ff_pos_y[3]),
    .I2(ff_pos_y[1]),
    .I3(ff_pos_y[0]) 
);
defparam n97_s4.INIT=16'h8000;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(n101_13),
    .I1(ff_pos_y[2]),
    .I2(ff_pos_y[1]),
    .I3(ff_pos_y[0]) 
);
defparam n99_s4.INIT=16'h1444;
  LUT4 n50_s3 (
    .F(n50_9),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8),
    .I2(ff_pos_x[4]),
    .I3(n49_10) 
);
defparam n50_s3.INIT=16'h0BB0;
  LUT4 n53_s3 (
    .F(n53_9),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n53_s3.INIT=16'h0BB0;
  LUT3 n54_s3 (
    .F(n54_9),
    .I0(ff_pos_x[0]),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8) 
);
defparam n54_s3.INIT=8'h45;
  LUT3 n154_s3 (
    .F(n154_9),
    .I0(ff_phase[0]),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8) 
);
defparam n154_s3.INIT=8'h45;
  LUT3 n293_s5 (
    .F(n293_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n293_s5.INIT=8'h01;
  LUT3 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n646_4) 
);
defparam ff_vram_valid_s3.INIT=8'h1F;
  LUT4 n101_s8 (
    .F(n101_16),
    .I0(n101_13),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8),
    .I3(ff_pos_y[0]) 
);
defparam n101_s8.INIT=16'hCF10;
  LUT2 n83_s6 (
    .F(n83_10),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8) 
);
defparam n83_s6.INIT=4'h4;
  DFFCE ff_pos_y_7_s0 (
    .Q(ff_pos_y[7]),
    .D(n94_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_6_s0 (
    .Q(ff_pos_y[6]),
    .D(n95_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_5_s0 (
    .Q(ff_pos_y[5]),
    .D(n96_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_4_s0 (
    .Q(ff_pos_y[4]),
    .D(n97_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_3_s0 (
    .Q(ff_pos_y[3]),
    .D(n98_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_2_s0 (
    .Q(ff_pos_y[2]),
    .D(n99_10),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_1_s0 (
    .Q(ff_pos_y[1]),
    .D(n100_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_t12_vram_address[15]),
    .D(n279_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_t12_vram_address[14]),
    .D(n280_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_t12_vram_address[13]),
    .D(n281_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_t12_vram_address[12]),
    .D(n282_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_t12_vram_address[11]),
    .D(n283_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_t12_vram_address[10]),
    .D(n284_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_t12_vram_address[9]),
    .D(n285_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_t12_vram_address[8]),
    .D(n286_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_t12_vram_address[7]),
    .D(n287_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_t12_vram_address[6]),
    .D(n288_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_t12_vram_address[5]),
    .D(n289_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_t12_vram_address[4]),
    .D(n290_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_t12_vram_address[3]),
    .D(n291_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_t12_vram_address[2]),
    .D(n292_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_t12_vram_address[1]),
    .D(n293_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_t12_vram_address[0]),
    .D(n294_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_7_s0 (
    .Q(ff_pattern_num0[7]),
    .D(w_t12_vram_rdata[7]),
    .CLK(clk42m),
    .CE(n646_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_6_s0 (
    .Q(ff_pattern_num0[6]),
    .D(w_t12_vram_rdata[6]),
    .CLK(clk42m),
    .CE(n646_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_5_s0 (
    .Q(ff_pattern_num0[5]),
    .D(w_t12_vram_rdata[5]),
    .CLK(clk42m),
    .CE(n646_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_4_s0 (
    .Q(ff_pattern_num0[4]),
    .D(w_t12_vram_rdata[4]),
    .CLK(clk42m),
    .CE(n646_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_3_s0 (
    .Q(ff_pattern_num0[3]),
    .D(w_t12_vram_rdata[3]),
    .CLK(clk42m),
    .CE(n646_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_2_s0 (
    .Q(ff_pattern_num0[2]),
    .D(w_t12_vram_rdata[2]),
    .CLK(clk42m),
    .CE(n646_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_1_s0 (
    .Q(ff_pattern_num0[1]),
    .D(w_t12_vram_rdata[1]),
    .CLK(clk42m),
    .CE(n646_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_0_s0 (
    .Q(ff_pattern_num0[0]),
    .D(w_t12_vram_rdata[0]),
    .CLK(clk42m),
    .CE(n646_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n50_9),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n51_7),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n52_7),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n53_9),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_pos_x_0_s1 (
    .Q(ff_pos_x[0]),
    .D(n54_9),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s1.INIT=1'b0;
  DFFCE ff_phase_2_s1 (
    .Q(ff_phase[2]),
    .D(n152_7),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_2_s1.INIT=1'b0;
  DFFCE ff_phase_1_s1 (
    .Q(ff_phase[1]),
    .D(n153_7),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_1_s1.INIT=1'b0;
  DFFCE ff_phase_0_s1 (
    .Q(ff_phase[0]),
    .D(n154_9),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_0_s1.INIT=1'b0;
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n49_7),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_t12_vram_address[16]),
    .D(n260_20),
    .CLK(clk42m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(w_t12_vram_valid),
    .D(n277_21),
    .CLK(clk42m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFC ff_pos_y_0_s1 (
    .Q(ff_pos_y[0]),
    .D(n101_16),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_pos_y_0_s1.INIT=1'b0;
  ALU w_pre_pattern_name_3_s (
    .SUM(w_pre_pattern_name[3]),
    .COUT(w_pre_pattern_name_3_2),
    .I0(ff_pos_y[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pre_pattern_name_3_s.ALU_MODE=0;
  ALU w_pre_pattern_name_4_s (
    .SUM(w_pre_pattern_name[4]),
    .COUT(w_pre_pattern_name_4_2),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pre_pattern_name_3_2) 
);
defparam w_pre_pattern_name_4_s.ALU_MODE=0;
  ALU w_pre_pattern_name_5_s (
    .SUM(w_pre_pattern_name[5]),
    .COUT(w_pre_pattern_name_5_2),
    .I0(n166_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pre_pattern_name_4_2) 
);
defparam w_pre_pattern_name_5_s.ALU_MODE=0;
  ALU w_pre_pattern_name_6_s (
    .SUM(w_pre_pattern_name[6]),
    .COUT(w_pre_pattern_name_6_2),
    .I0(n165_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_5_2) 
);
defparam w_pre_pattern_name_6_s.ALU_MODE=0;
  ALU w_pre_pattern_name_7_s (
    .SUM(w_pre_pattern_name[7]),
    .COUT(w_pre_pattern_name_7_2),
    .I0(n164_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_6_2) 
);
defparam w_pre_pattern_name_7_s.ALU_MODE=0;
  ALU w_pre_pattern_name_8_s (
    .SUM(w_pre_pattern_name[8]),
    .COUT(w_pre_pattern_name_8_2),
    .I0(n163_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_7_2) 
);
defparam w_pre_pattern_name_8_s.ALU_MODE=0;
  ALU w_pre_pattern_name_9_s (
    .SUM(w_pre_pattern_name[9]),
    .COUT(w_pre_pattern_name_9_2),
    .I0(n162_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_8_2) 
);
defparam w_pre_pattern_name_9_s.ALU_MODE=0;
  ALU w_pre_pattern_name_10_s (
    .SUM(w_pre_pattern_name[10]),
    .COUT(w_pre_pattern_name_10_0_COUT),
    .I0(n161_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_9_2) 
);
defparam w_pre_pattern_name_10_s.ALU_MODE=0;
  ALU n166_s (
    .SUM(n166_2),
    .COUT(n166_3),
    .I0(ff_pos_y[3]),
    .I1(ff_pos_y[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n166_s.ALU_MODE=0;
  ALU n165_s (
    .SUM(n165_2),
    .COUT(n165_3),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_y[6]),
    .I3(GND),
    .CIN(n166_3) 
);
defparam n165_s.ALU_MODE=0;
  ALU n164_s (
    .SUM(n164_2),
    .COUT(n164_3),
    .I0(ff_pos_y[5]),
    .I1(ff_pos_y[7]),
    .I3(GND),
    .CIN(n165_3) 
);
defparam n164_s.ALU_MODE=0;
  ALU n163_s (
    .SUM(n163_2),
    .COUT(n163_3),
    .I0(ff_pos_y[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n164_3) 
);
defparam n163_s.ALU_MODE=0;
  ALU n162_s (
    .SUM(n162_2),
    .COUT(n161_6),
    .I0(ff_pos_y[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n163_3) 
);
defparam n162_s.ALU_MODE=0;
  ALU w_pattern_name_8_s (
    .SUM(w_pattern_name[8]),
    .COUT(w_pattern_name_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_color[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_8_s.ALU_MODE=0;
  ALU w_pattern_name_9_s (
    .SUM(w_pattern_name[9]),
    .COUT(w_pattern_name_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(n181_3),
    .I3(GND),
    .CIN(w_pattern_name_8_3) 
);
defparam w_pattern_name_9_s.ALU_MODE=0;
  ALU w_pattern_name_10_s (
    .SUM(w_pattern_name[10]),
    .COUT(w_pattern_name_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(n180_3),
    .I3(GND),
    .CIN(w_pattern_name_9_3) 
);
defparam w_pattern_name_10_s.ALU_MODE=0;
  ALU w_pattern_name_11_s (
    .SUM(w_pattern_name[11]),
    .COUT(w_pattern_name_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(n179_6),
    .I3(GND),
    .CIN(w_pattern_name_10_3) 
);
defparam w_pattern_name_11_s.ALU_MODE=0;
  ALU w_pattern_name_12_s (
    .SUM(w_pattern_name[12]),
    .COUT(w_pattern_name_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_11_3) 
);
defparam w_pattern_name_12_s.ALU_MODE=0;
  ALU w_pattern_name_13_s (
    .SUM(w_pattern_name[13]),
    .COUT(w_pattern_name_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_12_3) 
);
defparam w_pattern_name_13_s.ALU_MODE=0;
  ALU w_pattern_name_14_s (
    .SUM(w_pattern_name[14]),
    .COUT(w_pattern_name[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_13_3) 
);
defparam w_pattern_name_14_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_t12 */
module vdp_timing_control_g123m (
  clk42m,
  n36_6,
  n1006_4,
  n646_4,
  reg_display_on,
  n124_10,
  w_even_address_6_7,
  n363_20,
  n136_10,
  w_even_address_7_7,
  w_even_we_5,
  ff_h_active,
  ff_v_active,
  w_screen_pos_x_Z,
  w_g123m_vram_rdata,
  reg_pattern_generator_table_base,
  reg_screen_mode,
  ff_half_count_6,
  ff_half_count_7,
  ff_half_count_10,
  w_pixel_pos_y_Z,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_backdrop_color,
  w_g123m_vram_valid,
  n559_4,
  ff_phase_2_7,
  n582_4,
  n426_5,
  n224_22,
  n574_6,
  n422_8,
  w_g123m_vram_address,
  w_g123m_display_color
)
;
input clk42m;
input n36_6;
input n1006_4;
input n646_4;
input reg_display_on;
input n124_10;
input w_even_address_6_7;
input n363_20;
input n136_10;
input w_even_address_7_7;
input w_even_we_5;
input ff_h_active;
input ff_v_active;
input [5:0] w_screen_pos_x_Z;
input [7:0] w_g123m_vram_rdata;
input [16:11] reg_pattern_generator_table_base;
input [4:0] reg_screen_mode;
input ff_half_count_6;
input ff_half_count_7;
input ff_half_count_10;
input [7:0] w_pixel_pos_y_Z;
input [16:10] reg_pattern_name_table_base;
input [16:6] reg_color_table_base;
input [3:0] reg_backdrop_color;
output w_g123m_vram_valid;
output n559_4;
output ff_phase_2_7;
output n582_4;
output n426_5;
output n224_22;
output n574_6;
output n422_8;
output [16:0] w_g123m_vram_address;
output [3:0] w_g123m_display_color;
wire n590_3;
wire n422_3;
wire n423_3;
wire n424_3;
wire n425_3;
wire n426_3;
wire n427_3;
wire n428_3;
wire n496_3;
wire n497_3;
wire n498_3;
wire n499_3;
wire n429_6;
wire n290_6;
wire n289_6;
wire n288_6;
wire n287_6;
wire n286_6;
wire n285_6;
wire n284_6;
wire n283_6;
wire n241_6;
wire n240_6;
wire n239_6;
wire n238_6;
wire n237_6;
wire n236_6;
wire n235_6;
wire n234_6;
wire n233_6;
wire n232_6;
wire n231_6;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_21;
wire n422_4;
wire n241_7;
wire n241_8;
wire n240_7;
wire n239_7;
wire n239_8;
wire n238_7;
wire n238_8;
wire n237_8;
wire n236_7;
wire n235_7;
wire n235_8;
wire n234_7;
wire n234_8;
wire n233_7;
wire n233_8;
wire n232_7;
wire n232_8;
wire n231_7;
wire n231_8;
wire n230_7;
wire n230_8;
wire n229_7;
wire n229_8;
wire n228_7;
wire n228_8;
wire n227_7;
wire n226_7;
wire n225_7;
wire ff_vram_valid_7;
wire n241_9;
wire n241_10;
wire n241_11;
wire n240_9;
wire n240_10;
wire n239_9;
wire n239_10;
wire n238_9;
wire n237_9;
wire n235_9;
wire n235_10;
wire n234_9;
wire n234_10;
wire n233_9;
wire n233_10;
wire n232_9;
wire n232_10;
wire n231_9;
wire n231_10;
wire n230_9;
wire n230_10;
wire n229_9;
wire n229_10;
wire n228_9;
wire n227_8;
wire n226_8;
wire n225_8;
wire n224_23;
wire n230_11;
wire n229_11;
wire n240_12;
wire n237_11;
wire ff_vram_valid_9;
wire n582_6;
wire n464_5;
wire n463_5;
wire n462_5;
wire n461_5;
wire n460_5;
wire n459_5;
wire n458_5;
wire n457_6;
wire n425_6;
wire n424_6;
wire n423_6;
wire n422_10;
wire n605_5;
wire n426_7;
wire [7:0] ff_pattern_num;
wire [7:0] ff_next_pattern;
wire [7:0] ff_next_color;
wire [7:0] ff_pattern;
wire [7:0] ff_color;
wire VCC;
wire GND;
  LUT4 n590_s0 (
    .F(n590_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n646_4) 
);
defparam n590_s0.INIT=16'h1000;
  LUT3 n400_s2 (
    .F(n559_4),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n400_s2.INIT=8'h40;
  LUT4 n422_s0 (
    .F(n422_3),
    .I0(ff_next_pattern[7]),
    .I1(n422_4),
    .I2(n422_8),
    .I3(n422_10) 
);
defparam n422_s0.INIT=16'hFFE0;
  LUT4 n423_s0 (
    .F(n423_3),
    .I0(ff_next_pattern[6]),
    .I1(n422_4),
    .I2(n422_8),
    .I3(n423_6) 
);
defparam n423_s0.INIT=16'hFFE0;
  LUT4 n424_s0 (
    .F(n424_3),
    .I0(ff_next_pattern[5]),
    .I1(n422_4),
    .I2(n422_8),
    .I3(n424_6) 
);
defparam n424_s0.INIT=16'hFFE0;
  LUT4 n425_s0 (
    .F(n425_3),
    .I0(ff_next_pattern[4]),
    .I1(n422_4),
    .I2(n422_8),
    .I3(n425_6) 
);
defparam n425_s0.INIT=16'hFFE0;
  LUT4 n426_s0 (
    .F(n426_3),
    .I0(ff_next_pattern[3]),
    .I1(n426_7),
    .I2(n426_5),
    .I3(ff_pattern[2]) 
);
defparam n426_s0.INIT=16'h8F88;
  LUT4 n427_s0 (
    .F(n427_3),
    .I0(ff_next_pattern[2]),
    .I1(n426_7),
    .I2(n426_5),
    .I3(ff_pattern[1]) 
);
defparam n427_s0.INIT=16'h8F88;
  LUT4 n428_s0 (
    .F(n428_3),
    .I0(ff_next_pattern[1]),
    .I1(n426_7),
    .I2(n426_5),
    .I3(ff_pattern[0]) 
);
defparam n428_s0.INIT=16'h8F88;
  LUT3 n495_s3 (
    .F(ff_phase_2_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n495_s3.INIT=8'h80;
  LUT3 n496_s0 (
    .F(n496_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(ff_pattern[7]) 
);
defparam n496_s0.INIT=8'hAC;
  LUT3 n497_s0 (
    .F(n497_3),
    .I0(ff_color[2]),
    .I1(ff_color[6]),
    .I2(ff_pattern[7]) 
);
defparam n497_s0.INIT=8'hCA;
  LUT3 n498_s0 (
    .F(n498_3),
    .I0(ff_color[1]),
    .I1(ff_color[5]),
    .I2(ff_pattern[7]) 
);
defparam n498_s0.INIT=8'hCA;
  LUT3 n499_s0 (
    .F(n499_3),
    .I0(ff_color[0]),
    .I1(ff_color[4]),
    .I2(ff_pattern[7]) 
);
defparam n499_s0.INIT=8'hCA;
  LUT2 n429_s1 (
    .F(n429_6),
    .I0(ff_next_pattern[0]),
    .I1(n426_7) 
);
defparam n429_s1.INIT=4'h8;
  LUT2 n290_s1 (
    .F(n290_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[0]) 
);
defparam n290_s1.INIT=4'h8;
  LUT2 n289_s1 (
    .F(n289_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[1]) 
);
defparam n289_s1.INIT=4'h8;
  LUT2 n288_s1 (
    .F(n288_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[2]) 
);
defparam n288_s1.INIT=4'h8;
  LUT2 n287_s1 (
    .F(n287_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[3]) 
);
defparam n287_s1.INIT=4'h8;
  LUT2 n286_s1 (
    .F(n286_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[4]) 
);
defparam n286_s1.INIT=4'h8;
  LUT2 n285_s1 (
    .F(n285_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[5]) 
);
defparam n285_s1.INIT=4'h8;
  LUT2 n284_s1 (
    .F(n284_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[6]) 
);
defparam n284_s1.INIT=4'h8;
  LUT2 n283_s1 (
    .F(n283_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[7]) 
);
defparam n283_s1.INIT=4'h8;
  LUT3 n241_s1 (
    .F(n241_6),
    .I0(n241_7),
    .I1(n241_8),
    .I2(n646_4) 
);
defparam n241_s1.INIT=8'hD0;
  LUT4 n240_s1 (
    .F(n240_6),
    .I0(n240_7),
    .I1(n582_4),
    .I2(n240_12),
    .I3(n646_4) 
);
defparam n240_s1.INIT=16'h8F00;
  LUT4 n239_s1 (
    .F(n239_6),
    .I0(n239_7),
    .I1(n582_4),
    .I2(n239_8),
    .I3(n646_4) 
);
defparam n239_s1.INIT=16'h8F00;
  LUT4 n238_s1 (
    .F(n238_6),
    .I0(n238_7),
    .I1(ff_pattern_num[0]),
    .I2(n238_8),
    .I3(n646_4) 
);
defparam n238_s1.INIT=16'h4F00;
  LUT3 n237_s1 (
    .F(n237_6),
    .I0(n237_11),
    .I1(n237_8),
    .I2(n646_4) 
);
defparam n237_s1.INIT=8'hD0;
  LUT4 n236_s1 (
    .F(n236_6),
    .I0(n238_7),
    .I1(ff_pattern_num[2]),
    .I2(n236_7),
    .I3(n646_4) 
);
defparam n236_s1.INIT=16'h4F00;
  LUT3 n235_s1 (
    .F(n235_6),
    .I0(n235_7),
    .I1(n235_8),
    .I2(n646_4) 
);
defparam n235_s1.INIT=8'hD0;
  LUT3 n234_s1 (
    .F(n234_6),
    .I0(n234_7),
    .I1(n234_8),
    .I2(n646_4) 
);
defparam n234_s1.INIT=8'hD0;
  LUT3 n233_s1 (
    .F(n233_6),
    .I0(n233_7),
    .I1(n233_8),
    .I2(n646_4) 
);
defparam n233_s1.INIT=8'hD0;
  LUT3 n232_s1 (
    .F(n232_6),
    .I0(n232_7),
    .I1(n232_8),
    .I2(n646_4) 
);
defparam n232_s1.INIT=8'hD0;
  LUT3 n231_s1 (
    .F(n231_6),
    .I0(n231_7),
    .I1(n231_8),
    .I2(n646_4) 
);
defparam n231_s1.INIT=8'hD0;
  LUT3 n230_s1 (
    .F(n230_6),
    .I0(n230_7),
    .I1(n230_8),
    .I2(n646_4) 
);
defparam n230_s1.INIT=8'hD0;
  LUT3 n229_s1 (
    .F(n229_6),
    .I0(n229_7),
    .I1(n229_8),
    .I2(n646_4) 
);
defparam n229_s1.INIT=8'hD0;
  LUT4 n228_s1 (
    .F(n228_6),
    .I0(n228_7),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n228_8),
    .I3(n646_4) 
);
defparam n228_s1.INIT=16'h4F00;
  LUT4 n227_s1 (
    .F(n227_6),
    .I0(n228_7),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n227_7),
    .I3(n646_4) 
);
defparam n227_s1.INIT=16'h4F00;
  LUT4 n226_s1 (
    .F(n226_6),
    .I0(n228_7),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n226_7),
    .I3(n646_4) 
);
defparam n226_s1.INIT=16'h4F00;
  LUT4 n225_s1 (
    .F(n225_6),
    .I0(n228_7),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n225_7),
    .I3(n646_4) 
);
defparam n225_s1.INIT=16'h4F00;
  LUT3 n224_s12 (
    .F(n224_21),
    .I0(reg_screen_mode[0]),
    .I1(ff_vram_valid_7),
    .I2(n224_22) 
);
defparam n224_s12.INIT=8'h40;
  LUT3 n582_s1 (
    .F(n582_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n582_s1.INIT=8'h40;
  LUT4 n422_s1 (
    .F(n422_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n422_s1.INIT=16'h0100;
  LUT3 n426_s2 (
    .F(n426_5),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n426_s2.INIT=8'h80;
  LUT3 n241_s2 (
    .F(n241_7),
    .I0(n124_10),
    .I1(ff_half_count_6),
    .I2(n241_9) 
);
defparam n241_s2.INIT=8'hD0;
  LUT4 n241_s3 (
    .F(n241_8),
    .I0(n241_10),
    .I1(ff_pattern_num[3]),
    .I2(n241_11),
    .I3(n582_4) 
);
defparam n241_s3.INIT=16'hCA00;
  LUT3 n240_s2 (
    .F(n240_7),
    .I0(n240_9),
    .I1(ff_pattern_num[4]),
    .I2(n241_11) 
);
defparam n240_s2.INIT=8'hCA;
  LUT3 n239_s2 (
    .F(n239_7),
    .I0(n239_9),
    .I1(ff_pattern_num[5]),
    .I2(n241_11) 
);
defparam n239_s2.INIT=8'hCA;
  LUT3 n239_s3 (
    .F(n239_8),
    .I0(n124_10),
    .I1(w_even_address_6_7),
    .I2(n239_10) 
);
defparam n239_s3.INIT=8'hD0;
  LUT3 n238_s2 (
    .F(n238_7),
    .I0(n241_11),
    .I1(n582_4),
    .I2(n363_20) 
);
defparam n238_s2.INIT=8'h0B;
  LUT4 n238_s3 (
    .F(n238_8),
    .I0(n582_4),
    .I1(n241_11),
    .I2(ff_pattern_num[6]),
    .I3(n238_9) 
);
defparam n238_s3.INIT=16'h7F00;
  LUT4 n237_s3 (
    .F(n237_8),
    .I0(ff_pattern_num[1]),
    .I1(ff_pattern_num[7]),
    .I2(n241_11),
    .I3(n582_4) 
);
defparam n237_s3.INIT=16'hCA00;
  LUT4 n236_s2 (
    .F(n236_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n124_10) 
);
defparam n236_s2.INIT=16'h0BBB;
  LUT3 n235_s2 (
    .F(n235_7),
    .I0(n124_10),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n235_9) 
);
defparam n235_s2.INIT=8'h70;
  LUT3 n235_s3 (
    .F(n235_8),
    .I0(n241_11),
    .I1(ff_pattern_num[3]),
    .I2(n235_10) 
);
defparam n235_s3.INIT=8'hE0;
  LUT3 n234_s2 (
    .F(n234_7),
    .I0(n124_10),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n234_9) 
);
defparam n234_s2.INIT=8'h70;
  LUT3 n234_s3 (
    .F(n234_8),
    .I0(n241_11),
    .I1(ff_pattern_num[4]),
    .I2(n234_10) 
);
defparam n234_s3.INIT=8'hE0;
  LUT3 n233_s2 (
    .F(n233_7),
    .I0(n124_10),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n233_9) 
);
defparam n233_s2.INIT=8'h70;
  LUT3 n233_s3 (
    .F(n233_8),
    .I0(n241_11),
    .I1(ff_pattern_num[5]),
    .I2(n233_10) 
);
defparam n233_s3.INIT=8'hE0;
  LUT3 n232_s2 (
    .F(n232_7),
    .I0(n124_10),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n232_9) 
);
defparam n232_s2.INIT=8'h70;
  LUT3 n232_s3 (
    .F(n232_8),
    .I0(n241_11),
    .I1(ff_pattern_num[6]),
    .I2(n232_10) 
);
defparam n232_s3.INIT=8'hE0;
  LUT3 n231_s2 (
    .F(n231_7),
    .I0(n124_10),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n231_9) 
);
defparam n231_s2.INIT=8'h70;
  LUT3 n231_s3 (
    .F(n231_8),
    .I0(n241_11),
    .I1(ff_pattern_num[7]),
    .I2(n231_10) 
);
defparam n231_s3.INIT=8'hE0;
  LUT4 n230_s2 (
    .F(n230_7),
    .I0(n582_4),
    .I1(n422_4),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n230_9) 
);
defparam n230_s2.INIT=16'h7F00;
  LUT3 n230_s3 (
    .F(n230_8),
    .I0(n241_11),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n230_10) 
);
defparam n230_s3.INIT=8'h0E;
  LUT4 n229_s2 (
    .F(n229_7),
    .I0(n582_4),
    .I1(n422_4),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(n229_9) 
);
defparam n229_s2.INIT=16'h7F00;
  LUT3 n229_s3 (
    .F(n229_8),
    .I0(n241_11),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n229_10) 
);
defparam n229_s3.INIT=8'h0E;
  LUT3 n228_s2 (
    .F(n228_7),
    .I0(n422_4),
    .I1(n582_4),
    .I2(n363_20) 
);
defparam n228_s2.INIT=8'h07;
  LUT4 n228_s3 (
    .F(n228_8),
    .I0(n422_4),
    .I1(n582_4),
    .I2(reg_color_table_base[13]),
    .I3(n228_9) 
);
defparam n228_s3.INIT=16'hBF00;
  LUT4 n227_s2 (
    .F(n227_7),
    .I0(n422_4),
    .I1(n582_4),
    .I2(reg_color_table_base[14]),
    .I3(n227_8) 
);
defparam n227_s2.INIT=16'hBF00;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n422_4),
    .I1(n582_4),
    .I2(reg_color_table_base[15]),
    .I3(n226_8) 
);
defparam n226_s2.INIT=16'hBF00;
  LUT4 n225_s2 (
    .F(n225_7),
    .I0(n422_4),
    .I1(n582_4),
    .I2(reg_color_table_base[16]),
    .I3(n225_8) 
);
defparam n225_s2.INIT=16'hBF00;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam ff_vram_valid_s4.INIT=8'h0B;
  LUT4 n224_s13 (
    .F(n224_22),
    .I0(n224_23),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n136_10) 
);
defparam n224_s13.INIT=16'h0B00;
  LUT4 n241_s4 (
    .F(n241_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[0]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n363_20) 
);
defparam n241_s4.INIT=16'h0BBB;
  LUT3 n241_s5 (
    .F(n241_10),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n422_4) 
);
defparam n241_s5.INIT=8'hCA;
  LUT4 n241_s6 (
    .F(n241_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n224_23) 
);
defparam n241_s6.INIT=16'h0100;
  LUT3 n240_s4 (
    .F(n240_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n422_4) 
);
defparam n240_s4.INIT=8'hAC;
  LUT4 n240_s5 (
    .F(n240_10),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[1]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n363_20) 
);
defparam n240_s5.INIT=16'h0BBB;
  LUT3 n239_s4 (
    .F(n239_9),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n422_4) 
);
defparam n239_s4.INIT=8'hAC;
  LUT4 n239_s5 (
    .F(n239_10),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[2]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n363_20) 
);
defparam n239_s5.INIT=16'h0BBB;
  LUT4 n238_s4 (
    .F(n238_9),
    .I0(n124_10),
    .I1(w_even_address_7_7),
    .I2(ff_vram_valid_7),
    .I3(w_g123m_vram_address[3]) 
);
defparam n238_s4.INIT=16'hD0DD;
  LUT4 n237_s4 (
    .F(n237_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[4]),
    .I2(ff_pattern_num[1]),
    .I3(n363_20) 
);
defparam n237_s4.INIT=16'h0BBB;
  LUT4 n235_s4 (
    .F(n235_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[6]),
    .I2(ff_pattern_num[3]),
    .I3(n363_20) 
);
defparam n235_s4.INIT=16'h0BBB;
  LUT3 n235_s5 (
    .F(n235_10),
    .I0(n422_4),
    .I1(reg_color_table_base[6]),
    .I2(n582_4) 
);
defparam n235_s5.INIT=8'hE0;
  LUT4 n234_s4 (
    .F(n234_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[7]),
    .I2(ff_pattern_num[4]),
    .I3(n363_20) 
);
defparam n234_s4.INIT=16'h0BBB;
  LUT3 n234_s5 (
    .F(n234_10),
    .I0(n422_4),
    .I1(reg_color_table_base[7]),
    .I2(n582_4) 
);
defparam n234_s5.INIT=8'hE0;
  LUT4 n233_s4 (
    .F(n233_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[8]),
    .I2(ff_pattern_num[5]),
    .I3(n363_20) 
);
defparam n233_s4.INIT=16'h0BBB;
  LUT3 n233_s5 (
    .F(n233_10),
    .I0(n422_4),
    .I1(reg_color_table_base[8]),
    .I2(n582_4) 
);
defparam n233_s5.INIT=8'hE0;
  LUT4 n232_s4 (
    .F(n232_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[9]),
    .I2(ff_pattern_num[6]),
    .I3(n363_20) 
);
defparam n232_s4.INIT=16'h0BBB;
  LUT3 n232_s5 (
    .F(n232_10),
    .I0(n422_4),
    .I1(reg_color_table_base[9]),
    .I2(n582_4) 
);
defparam n232_s5.INIT=8'hE0;
  LUT4 n231_s4 (
    .F(n231_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[10]),
    .I2(ff_pattern_num[7]),
    .I3(n363_20) 
);
defparam n231_s4.INIT=16'h0BBB;
  LUT3 n231_s5 (
    .F(n231_10),
    .I0(n422_4),
    .I1(reg_color_table_base[10]),
    .I2(n582_4) 
);
defparam n231_s5.INIT=8'hE0;
  LUT4 n230_s4 (
    .F(n230_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[11]),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n124_10) 
);
defparam n230_s4.INIT=16'h0BBB;
  LUT4 n230_s5 (
    .F(n230_10),
    .I0(n422_4),
    .I1(n582_4),
    .I2(reg_color_table_base[11]),
    .I3(n230_11) 
);
defparam n230_s5.INIT=16'h00BF;
  LUT4 n229_s4 (
    .F(n229_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[12]),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n124_10) 
);
defparam n229_s4.INIT=16'h0BBB;
  LUT4 n229_s5 (
    .F(n229_10),
    .I0(n422_4),
    .I1(n582_4),
    .I2(reg_color_table_base[12]),
    .I3(n229_11) 
);
defparam n229_s5.INIT=16'h00BF;
  LUT4 n228_s4 (
    .F(n228_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[13]),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n124_10) 
);
defparam n228_s4.INIT=16'h0BBB;
  LUT4 n227_s3 (
    .F(n227_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[14]),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n124_10) 
);
defparam n227_s3.INIT=16'h0BBB;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[15]),
    .I2(reg_pattern_name_table_base[15]),
    .I3(n124_10) 
);
defparam n226_s3.INIT=16'h0BBB;
  LUT4 n225_s3 (
    .F(n225_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[16]),
    .I2(reg_pattern_name_table_base[16]),
    .I3(n124_10) 
);
defparam n225_s3.INIT=16'h0BBB;
  LUT2 n224_s14 (
    .F(n224_23),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]) 
);
defparam n224_s14.INIT=4'h1;
  LUT4 n230_s6 (
    .F(n230_11),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n230_s6.INIT=16'h1000;
  LUT4 n229_s6 (
    .F(n229_11),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n229_s6.INIT=16'h1000;
  LUT4 n240_s6 (
    .F(n240_12),
    .I0(n124_10),
    .I1(ff_half_count_6),
    .I2(ff_half_count_7),
    .I3(n240_10) 
);
defparam n240_s6.INIT=16'h7D00;
  LUT3 n574_s2 (
    .F(n574_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n574_s2.INIT=8'h02;
  LUT4 n237_s5 (
    .F(n237_11),
    .I0(n124_10),
    .I1(ff_half_count_10),
    .I2(w_even_we_5),
    .I3(n237_9) 
);
defparam n237_s5.INIT=16'hD700;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n646_4) 
);
defparam ff_vram_valid_s5.INIT=16'h0BFF;
  LUT4 n582_s2 (
    .F(n582_6),
    .I0(n646_4),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n582_s2.INIT=16'h2000;
  LUT3 n422_s4 (
    .F(n422_8),
    .I0(n426_5),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam n422_s4.INIT=8'h80;
  LUT4 n464_s1 (
    .F(n464_5),
    .I0(ff_next_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n464_s1.INIT=16'hACCC;
  LUT4 n463_s1 (
    .F(n463_5),
    .I0(ff_next_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n463_s1.INIT=16'hACCC;
  LUT4 n462_s1 (
    .F(n462_5),
    .I0(ff_next_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n462_s1.INIT=16'hACCC;
  LUT4 n461_s1 (
    .F(n461_5),
    .I0(ff_next_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n461_s1.INIT=16'hACCC;
  LUT4 n460_s1 (
    .F(n460_5),
    .I0(ff_next_color[4]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n460_s1.INIT=16'hACCC;
  LUT4 n459_s1 (
    .F(n459_5),
    .I0(ff_next_color[5]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n459_s1.INIT=16'hACCC;
  LUT4 n458_s1 (
    .F(n458_5),
    .I0(ff_next_color[6]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n458_s1.INIT=16'hACCC;
  LUT4 n457_s2 (
    .F(n457_6),
    .I0(ff_next_color[7]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n457_s2.INIT=16'hACCC;
  LUT4 n425_s2 (
    .F(n425_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[3]) 
);
defparam n425_s2.INIT=16'h7F00;
  LUT4 n424_s2 (
    .F(n424_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[4]) 
);
defparam n424_s2.INIT=16'h7F00;
  LUT4 n423_s2 (
    .F(n423_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[5]) 
);
defparam n423_s2.INIT=16'h7F00;
  LUT4 n422_s5 (
    .F(n422_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[6]) 
);
defparam n422_s5.INIT=16'h7F00;
  LUT4 n605_s1 (
    .F(n605_5),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n559_4) 
);
defparam n605_s1.INIT=16'h8000;
  LUT4 n426_s3 (
    .F(n426_7),
    .I0(n422_4),
    .I1(n426_5),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n426_s3.INIT=16'h4000;
  DFFC ff_vram_address_15_s0 (
    .Q(w_g123m_vram_address[15]),
    .D(n226_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_g123m_vram_address[14]),
    .D(n227_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_g123m_vram_address[13]),
    .D(n228_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_g123m_vram_address[12]),
    .D(n229_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_g123m_vram_address[11]),
    .D(n230_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_g123m_vram_address[10]),
    .D(n231_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_g123m_vram_address[9]),
    .D(n232_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_g123m_vram_address[8]),
    .D(n233_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_g123m_vram_address[7]),
    .D(n234_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_g123m_vram_address[6]),
    .D(n235_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_g123m_vram_address[5]),
    .D(n236_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_g123m_vram_address[4]),
    .D(n237_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_g123m_vram_address[3]),
    .D(n238_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_g123m_vram_address[2]),
    .D(n239_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_g123m_vram_address[1]),
    .D(n240_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_g123m_vram_address[0]),
    .D(n241_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(n283_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(n284_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(n285_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(n286_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(n287_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(n288_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(n289_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(n290_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_7_s0 (
    .Q(ff_next_pattern[7]),
    .D(n283_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_6_s0 (
    .Q(ff_next_pattern[6]),
    .D(n284_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_5_s0 (
    .Q(ff_next_pattern[5]),
    .D(n285_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_4_s0 (
    .Q(ff_next_pattern[4]),
    .D(n286_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_3_s0 (
    .Q(ff_next_pattern[3]),
    .D(n287_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_2_s0 (
    .Q(ff_next_pattern[2]),
    .D(n288_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_1_s0 (
    .Q(ff_next_pattern[1]),
    .D(n289_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_0_s0 (
    .Q(ff_next_pattern[0]),
    .D(n290_6),
    .CLK(clk42m),
    .CE(n582_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_7_s0 (
    .Q(ff_next_color[7]),
    .D(n283_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_6_s0 (
    .Q(ff_next_color[6]),
    .D(n284_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_5_s0 (
    .Q(ff_next_color[5]),
    .D(n285_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_4_s0 (
    .Q(ff_next_color[4]),
    .D(n286_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_3_s0 (
    .Q(ff_next_color[3]),
    .D(n287_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_2_s0 (
    .Q(ff_next_color[2]),
    .D(n288_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_1_s0 (
    .Q(ff_next_color[1]),
    .D(n289_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_0_s0 (
    .Q(ff_next_color[0]),
    .D(n290_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n422_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n423_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n424_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n425_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n426_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n427_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n428_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n429_6),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(n457_6),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(n458_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(n459_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(n460_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n461_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n462_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n463_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n464_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_3_s0 (
    .Q(w_g123m_display_color[3]),
    .D(n496_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_2_s0 (
    .Q(w_g123m_display_color[2]),
    .D(n497_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_1_s0 (
    .Q(w_g123m_display_color[1]),
    .D(n498_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_0_s0 (
    .Q(w_g123m_display_color[0]),
    .D(n499_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_g123m_vram_address[16]),
    .D(n225_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_g123m_vram_valid),
    .D(n224_21),
    .CLK(clk42m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_g123m */
module vdp_timing_control_g4567 (
  clk42m,
  n36_6,
  n559_4,
  ff_phase_2_7,
  n422_8,
  n426_5,
  n646_4,
  n574_6,
  n582_4,
  reg_display_on,
  n120_7,
  w_even_address_5_7,
  w_even_address_6_7,
  w_even_address_7_7,
  w_even_address_8_7,
  ff_h_active,
  ff_v_active,
  reg_backdrop_color,
  w_screen_pos_x_Z,
  w_g4567_vram_rdata,
  w_pixel_pos_y_Z,
  reg_screen_mode,
  ff_half_count,
  reg_pattern_name_table_base,
  w_g4567_vram_valid,
  n363_20,
  n133_7,
  n379_14,
  n124_10,
  n1006_4,
  n136_10,
  w_g4567_vram_address,
  w_g4567_display_color
)
;
input clk42m;
input n36_6;
input n559_4;
input ff_phase_2_7;
input n422_8;
input n426_5;
input n646_4;
input n574_6;
input n582_4;
input reg_display_on;
input n120_7;
input w_even_address_5_7;
input w_even_address_6_7;
input w_even_address_7_7;
input w_even_address_8_7;
input ff_h_active;
input ff_v_active;
input [7:0] reg_backdrop_color;
input [5:0] w_screen_pos_x_Z;
input [31:0] w_g4567_vram_rdata;
input [7:0] w_pixel_pos_y_Z;
input [4:0] reg_screen_mode;
input [7:6] ff_half_count;
input [16:10] reg_pattern_name_table_base;
output w_g4567_vram_valid;
output n363_20;
output n133_7;
output n379_14;
output n124_10;
output n1006_4;
output n136_10;
output [16:2] w_g4567_vram_address;
output [7:0] w_g4567_display_color;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n689_3;
wire n690_3;
wire n691_3;
wire n692_3;
wire n629_3;
wire n630_3;
wire n631_3;
wire n632_3;
wire n633_3;
wire n634_3;
wire n635_3;
wire n636_3;
wire n637_3;
wire n638_3;
wire n639_3;
wire n640_3;
wire n641_3;
wire n642_3;
wire n643_3;
wire n644_3;
wire n645_3;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n678_3;
wire n679_3;
wire n680_3;
wire n681_3;
wire n682_3;
wire n683_3;
wire n684_3;
wire ff_next_pattern0_31_6;
wire ff_next_pattern1_31_8;
wire n299_11;
wire n301_11;
wire n303_11;
wire n305_11;
wire n315_11;
wire n317_11;
wire n319_11;
wire n321_11;
wire n323_11;
wire n325_11;
wire n327_11;
wire n329_11;
wire n331_11;
wire n333_11;
wire n335_11;
wire n337_11;
wire n339_11;
wire n341_11;
wire n343_11;
wire n345_11;
wire n379_11;
wire n381_11;
wire n383_11;
wire n385_11;
wire n387_11;
wire n389_11;
wire n391_11;
wire n393_11;
wire n395_11;
wire n397_11;
wire n399_11;
wire n401_11;
wire n403_11;
wire n405_11;
wire n407_11;
wire n409_11;
wire n411_11;
wire n413_11;
wire n415_11;
wire n417_11;
wire n419_11;
wire n421_11;
wire n423_11;
wire n425_11;
wire n208_6;
wire n207_6;
wire n206_6;
wire n205_6;
wire n136_6;
wire n133_6;
wire n125_6;
wire n124_6;
wire n123_6;
wire n122_6;
wire n121_6;
wire n120_6;
wire n347_20;
wire n349_20;
wire n351_20;
wire n353_20;
wire n363_21;
wire n365_20;
wire n367_20;
wire n369_20;
wire n307_13;
wire n309_13;
wire n311_13;
wire n313_13;
wire n315_12;
wire n317_12;
wire n319_12;
wire n321_12;
wire n323_12;
wire n325_12;
wire n327_12;
wire n329_12;
wire n331_12;
wire n333_12;
wire n335_12;
wire n337_12;
wire n339_12;
wire n341_12;
wire n343_12;
wire n345_12;
wire n379_12;
wire n403_12;
wire n405_12;
wire n407_12;
wire n409_12;
wire n136_7;
wire n132_7;
wire n132_8;
wire n131_7;
wire n130_7;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_8;
wire n124_8;
wire n124_9;
wire n122_7;
wire n121_7;
wire n120_7_0;
wire n120_8;
wire n119_7;
wire n121_10;
wire n122_10;
wire n123_9;
wire n371_21;
wire n307_15;
wire n373_21;
wire n309_15;
wire n375_21;
wire n311_15;
wire n377_21;
wire n313_15;
wire n347_22;
wire n349_22;
wire n351_22;
wire n353_22;
wire n363_23;
wire n365_22;
wire n367_22;
wire n369_22;
wire n125_10;
wire n133_10;
wire n132_10;
wire n124_12;
wire n299_14;
wire ff_next_pattern0_4_9;
wire ff_next_pattern1_24_9;
wire n385_14;
wire n383_14;
wire n381_14;
wire n379_16;
wire n119_9;
wire n126_9;
wire n127_9;
wire n128_9;
wire n129_9;
wire n130_9;
wire n131_9;
wire n684_6;
wire n683_6;
wire n682_6;
wire n681_6;
wire n680_6;
wire n679_6;
wire n678_6;
wire n677_6;
wire n676_6;
wire n675_6;
wire n674_6;
wire n673_6;
wire n672_6;
wire n671_6;
wire n670_6;
wire n669_6;
wire n668_6;
wire n667_6;
wire n666_6;
wire n665_6;
wire n664_6;
wire n663_6;
wire n662_6;
wire n661_6;
wire n660_6;
wire n659_6;
wire n658_6;
wire n657_6;
wire n656_6;
wire n655_6;
wire n654_6;
wire n653_6;
wire n652_6;
wire n651_6;
wire n650_6;
wire n649_6;
wire n648_6;
wire n647_6;
wire n646_6;
wire n645_6;
wire n644_6;
wire n643_6;
wire n642_6;
wire n641_6;
wire n640_6;
wire n639_6;
wire n638_6;
wire n637_6;
wire n636_6;
wire n635_6;
wire n634_6;
wire n633_6;
wire n632_6;
wire n631_6;
wire n630_6;
wire n629_6;
wire [31:0] ff_next_pattern0;
wire [31:0] ff_next_pattern1;
wire [7:0] \ff_pattern[0] ;
wire [7:0] \ff_pattern[1] ;
wire [7:0] \ff_pattern[2] ;
wire [7:0] \ff_pattern[3] ;
wire [7:0] \ff_pattern[4] ;
wire [7:0] \ff_pattern[5] ;
wire [7:0] \ff_pattern[6] ;
wire [7:0] \ff_pattern[7] ;
wire VCC;
wire GND;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_next_pattern1[31]),
    .I1(reg_backdrop_color[7]),
    .I2(n422_8) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_next_pattern1[30]),
    .I1(reg_backdrop_color[6]),
    .I2(n422_8) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_next_pattern1[29]),
    .I1(reg_backdrop_color[5]),
    .I2(n422_8) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_next_pattern1[28]),
    .I1(reg_backdrop_color[4]),
    .I2(n422_8) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n689_s0 (
    .F(n689_3),
    .I0(ff_next_pattern1[27]),
    .I1(reg_backdrop_color[3]),
    .I2(n422_8) 
);
defparam n689_s0.INIT=8'hAC;
  LUT3 n690_s0 (
    .F(n690_3),
    .I0(ff_next_pattern1[26]),
    .I1(reg_backdrop_color[2]),
    .I2(n422_8) 
);
defparam n690_s0.INIT=8'hAC;
  LUT3 n691_s0 (
    .F(n691_3),
    .I0(ff_next_pattern1[25]),
    .I1(reg_backdrop_color[1]),
    .I2(n422_8) 
);
defparam n691_s0.INIT=8'hAC;
  LUT3 n692_s0 (
    .F(n692_3),
    .I0(ff_next_pattern1[24]),
    .I1(reg_backdrop_color[0]),
    .I2(n422_8) 
);
defparam n692_s0.INIT=8'hAC;
  LUT3 n629_s0 (
    .F(n629_3),
    .I0(n629_6),
    .I1(\ff_pattern[1] [7]),
    .I2(n426_5) 
);
defparam n629_s0.INIT=8'hAC;
  LUT3 n630_s0 (
    .F(n630_3),
    .I0(n630_6),
    .I1(\ff_pattern[1] [6]),
    .I2(n426_5) 
);
defparam n630_s0.INIT=8'hAC;
  LUT3 n631_s0 (
    .F(n631_3),
    .I0(n631_6),
    .I1(\ff_pattern[1] [5]),
    .I2(n426_5) 
);
defparam n631_s0.INIT=8'hAC;
  LUT3 n632_s0 (
    .F(n632_3),
    .I0(n632_6),
    .I1(\ff_pattern[1] [4]),
    .I2(n426_5) 
);
defparam n632_s0.INIT=8'hAC;
  LUT3 n633_s0 (
    .F(n633_3),
    .I0(n633_6),
    .I1(\ff_pattern[1] [3]),
    .I2(n426_5) 
);
defparam n633_s0.INIT=8'hAC;
  LUT3 n634_s0 (
    .F(n634_3),
    .I0(n634_6),
    .I1(\ff_pattern[1] [2]),
    .I2(n426_5) 
);
defparam n634_s0.INIT=8'hAC;
  LUT3 n635_s0 (
    .F(n635_3),
    .I0(n635_6),
    .I1(\ff_pattern[1] [1]),
    .I2(n426_5) 
);
defparam n635_s0.INIT=8'hAC;
  LUT3 n636_s0 (
    .F(n636_3),
    .I0(n636_6),
    .I1(\ff_pattern[1] [0]),
    .I2(n426_5) 
);
defparam n636_s0.INIT=8'hAC;
  LUT3 n637_s0 (
    .F(n637_3),
    .I0(n637_6),
    .I1(\ff_pattern[2] [7]),
    .I2(n426_5) 
);
defparam n637_s0.INIT=8'hAC;
  LUT3 n638_s0 (
    .F(n638_3),
    .I0(n638_6),
    .I1(\ff_pattern[2] [6]),
    .I2(n426_5) 
);
defparam n638_s0.INIT=8'hAC;
  LUT3 n639_s0 (
    .F(n639_3),
    .I0(n639_6),
    .I1(\ff_pattern[2] [5]),
    .I2(n426_5) 
);
defparam n639_s0.INIT=8'hAC;
  LUT3 n640_s0 (
    .F(n640_3),
    .I0(n640_6),
    .I1(\ff_pattern[2] [4]),
    .I2(n426_5) 
);
defparam n640_s0.INIT=8'hAC;
  LUT3 n641_s0 (
    .F(n641_3),
    .I0(n641_6),
    .I1(\ff_pattern[2] [3]),
    .I2(n426_5) 
);
defparam n641_s0.INIT=8'hAC;
  LUT3 n642_s0 (
    .F(n642_3),
    .I0(n642_6),
    .I1(\ff_pattern[2] [2]),
    .I2(n426_5) 
);
defparam n642_s0.INIT=8'hAC;
  LUT3 n643_s0 (
    .F(n643_3),
    .I0(n643_6),
    .I1(\ff_pattern[2] [1]),
    .I2(n426_5) 
);
defparam n643_s0.INIT=8'hAC;
  LUT3 n644_s0 (
    .F(n644_3),
    .I0(n644_6),
    .I1(\ff_pattern[2] [0]),
    .I2(n426_5) 
);
defparam n644_s0.INIT=8'hAC;
  LUT3 n645_s0 (
    .F(n645_3),
    .I0(n645_6),
    .I1(\ff_pattern[3] [7]),
    .I2(n426_5) 
);
defparam n645_s0.INIT=8'hAC;
  LUT3 n646_s0 (
    .F(n646_3),
    .I0(n646_6),
    .I1(\ff_pattern[3] [6]),
    .I2(n426_5) 
);
defparam n646_s0.INIT=8'hAC;
  LUT3 n647_s0 (
    .F(n647_3),
    .I0(n647_6),
    .I1(\ff_pattern[3] [5]),
    .I2(n426_5) 
);
defparam n647_s0.INIT=8'hAC;
  LUT3 n648_s0 (
    .F(n648_3),
    .I0(n648_6),
    .I1(\ff_pattern[3] [4]),
    .I2(n426_5) 
);
defparam n648_s0.INIT=8'hAC;
  LUT3 n649_s0 (
    .F(n649_3),
    .I0(n649_6),
    .I1(\ff_pattern[3] [3]),
    .I2(n426_5) 
);
defparam n649_s0.INIT=8'hAC;
  LUT3 n650_s0 (
    .F(n650_3),
    .I0(n650_6),
    .I1(\ff_pattern[3] [2]),
    .I2(n426_5) 
);
defparam n650_s0.INIT=8'hAC;
  LUT3 n651_s0 (
    .F(n651_3),
    .I0(n651_6),
    .I1(\ff_pattern[3] [1]),
    .I2(n426_5) 
);
defparam n651_s0.INIT=8'hAC;
  LUT3 n652_s0 (
    .F(n652_3),
    .I0(n652_6),
    .I1(\ff_pattern[3] [0]),
    .I2(n426_5) 
);
defparam n652_s0.INIT=8'hAC;
  LUT3 n653_s0 (
    .F(n653_3),
    .I0(n653_6),
    .I1(\ff_pattern[4] [7]),
    .I2(n426_5) 
);
defparam n653_s0.INIT=8'hAC;
  LUT3 n654_s0 (
    .F(n654_3),
    .I0(n654_6),
    .I1(\ff_pattern[4] [6]),
    .I2(n426_5) 
);
defparam n654_s0.INIT=8'hAC;
  LUT3 n655_s0 (
    .F(n655_3),
    .I0(n655_6),
    .I1(\ff_pattern[4] [5]),
    .I2(n426_5) 
);
defparam n655_s0.INIT=8'hAC;
  LUT3 n656_s0 (
    .F(n656_3),
    .I0(n656_6),
    .I1(\ff_pattern[4] [4]),
    .I2(n426_5) 
);
defparam n656_s0.INIT=8'hAC;
  LUT3 n657_s0 (
    .F(n657_3),
    .I0(n657_6),
    .I1(\ff_pattern[4] [3]),
    .I2(n426_5) 
);
defparam n657_s0.INIT=8'hAC;
  LUT3 n658_s0 (
    .F(n658_3),
    .I0(n658_6),
    .I1(\ff_pattern[4] [2]),
    .I2(n426_5) 
);
defparam n658_s0.INIT=8'hAC;
  LUT3 n659_s0 (
    .F(n659_3),
    .I0(n659_6),
    .I1(\ff_pattern[4] [1]),
    .I2(n426_5) 
);
defparam n659_s0.INIT=8'hAC;
  LUT3 n660_s0 (
    .F(n660_3),
    .I0(n660_6),
    .I1(\ff_pattern[4] [0]),
    .I2(n426_5) 
);
defparam n660_s0.INIT=8'hAC;
  LUT3 n661_s0 (
    .F(n661_3),
    .I0(n661_6),
    .I1(\ff_pattern[5] [7]),
    .I2(n426_5) 
);
defparam n661_s0.INIT=8'hAC;
  LUT3 n662_s0 (
    .F(n662_3),
    .I0(n662_6),
    .I1(\ff_pattern[5] [6]),
    .I2(n426_5) 
);
defparam n662_s0.INIT=8'hAC;
  LUT3 n663_s0 (
    .F(n663_3),
    .I0(n663_6),
    .I1(\ff_pattern[5] [5]),
    .I2(n426_5) 
);
defparam n663_s0.INIT=8'hAC;
  LUT3 n664_s0 (
    .F(n664_3),
    .I0(n664_6),
    .I1(\ff_pattern[5] [4]),
    .I2(n426_5) 
);
defparam n664_s0.INIT=8'hAC;
  LUT3 n665_s0 (
    .F(n665_3),
    .I0(n665_6),
    .I1(\ff_pattern[5] [3]),
    .I2(n426_5) 
);
defparam n665_s0.INIT=8'hAC;
  LUT3 n666_s0 (
    .F(n666_3),
    .I0(n666_6),
    .I1(\ff_pattern[5] [2]),
    .I2(n426_5) 
);
defparam n666_s0.INIT=8'hAC;
  LUT3 n667_s0 (
    .F(n667_3),
    .I0(n667_6),
    .I1(\ff_pattern[5] [1]),
    .I2(n426_5) 
);
defparam n667_s0.INIT=8'hAC;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n668_6),
    .I1(\ff_pattern[5] [0]),
    .I2(n426_5) 
);
defparam n668_s0.INIT=8'hAC;
  LUT3 n669_s0 (
    .F(n669_3),
    .I0(n669_6),
    .I1(\ff_pattern[6] [7]),
    .I2(n426_5) 
);
defparam n669_s0.INIT=8'hAC;
  LUT3 n670_s0 (
    .F(n670_3),
    .I0(n670_6),
    .I1(\ff_pattern[6] [6]),
    .I2(n426_5) 
);
defparam n670_s0.INIT=8'hAC;
  LUT3 n671_s0 (
    .F(n671_3),
    .I0(n671_6),
    .I1(\ff_pattern[6] [5]),
    .I2(n426_5) 
);
defparam n671_s0.INIT=8'hAC;
  LUT3 n672_s0 (
    .F(n672_3),
    .I0(n672_6),
    .I1(\ff_pattern[6] [4]),
    .I2(n426_5) 
);
defparam n672_s0.INIT=8'hAC;
  LUT3 n673_s0 (
    .F(n673_3),
    .I0(n673_6),
    .I1(\ff_pattern[6] [3]),
    .I2(n426_5) 
);
defparam n673_s0.INIT=8'hAC;
  LUT3 n674_s0 (
    .F(n674_3),
    .I0(n674_6),
    .I1(\ff_pattern[6] [2]),
    .I2(n426_5) 
);
defparam n674_s0.INIT=8'hAC;
  LUT3 n675_s0 (
    .F(n675_3),
    .I0(n675_6),
    .I1(\ff_pattern[6] [1]),
    .I2(n426_5) 
);
defparam n675_s0.INIT=8'hAC;
  LUT3 n676_s0 (
    .F(n676_3),
    .I0(n676_6),
    .I1(\ff_pattern[6] [0]),
    .I2(n426_5) 
);
defparam n676_s0.INIT=8'hAC;
  LUT3 n677_s0 (
    .F(n677_3),
    .I0(n677_6),
    .I1(\ff_pattern[7] [7]),
    .I2(n426_5) 
);
defparam n677_s0.INIT=8'hAC;
  LUT3 n678_s0 (
    .F(n678_3),
    .I0(n678_6),
    .I1(\ff_pattern[7] [6]),
    .I2(n426_5) 
);
defparam n678_s0.INIT=8'hAC;
  LUT3 n679_s0 (
    .F(n679_3),
    .I0(n679_6),
    .I1(\ff_pattern[7] [5]),
    .I2(n426_5) 
);
defparam n679_s0.INIT=8'hAC;
  LUT3 n680_s0 (
    .F(n680_3),
    .I0(n680_6),
    .I1(\ff_pattern[7] [4]),
    .I2(n426_5) 
);
defparam n680_s0.INIT=8'hAC;
  LUT3 n681_s0 (
    .F(n681_3),
    .I0(n681_6),
    .I1(\ff_pattern[7] [3]),
    .I2(n426_5) 
);
defparam n681_s0.INIT=8'hAC;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(n682_6),
    .I1(\ff_pattern[7] [2]),
    .I2(n426_5) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(n683_6),
    .I1(\ff_pattern[7] [1]),
    .I2(n426_5) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(n684_6),
    .I1(\ff_pattern[7] [0]),
    .I2(n426_5) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 ff_next_pattern0_31_s2 (
    .F(ff_next_pattern0_31_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n646_4) 
);
defparam ff_next_pattern0_31_s2.INIT=8'h40;
  LUT3 ff_next_pattern1_31_s4 (
    .F(ff_next_pattern1_31_8),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(n646_4) 
);
defparam ff_next_pattern1_31_s4.INIT=8'h40;
  LUT4 n299_s6 (
    .F(n299_11),
    .I0(n363_21),
    .I1(n574_6),
    .I2(ff_next_pattern1[15]),
    .I3(n299_14) 
);
defparam n299_s6.INIT=16'hF888;
  LUT4 n301_s6 (
    .F(n301_11),
    .I0(n365_20),
    .I1(n574_6),
    .I2(ff_next_pattern1[14]),
    .I3(n299_14) 
);
defparam n301_s6.INIT=16'hF888;
  LUT4 n303_s6 (
    .F(n303_11),
    .I0(n367_20),
    .I1(n574_6),
    .I2(ff_next_pattern1[13]),
    .I3(n299_14) 
);
defparam n303_s6.INIT=16'hF888;
  LUT4 n305_s6 (
    .F(n305_11),
    .I0(n369_20),
    .I1(n574_6),
    .I2(ff_next_pattern1[12]),
    .I3(n299_14) 
);
defparam n305_s6.INIT=16'hF888;
  LUT4 n315_s6 (
    .F(n315_11),
    .I0(n574_6),
    .I1(n315_12),
    .I2(ff_next_pattern0[15]),
    .I3(n299_14) 
);
defparam n315_s6.INIT=16'hF888;
  LUT4 n317_s6 (
    .F(n317_11),
    .I0(n574_6),
    .I1(n317_12),
    .I2(ff_next_pattern0[14]),
    .I3(n299_14) 
);
defparam n317_s6.INIT=16'hF888;
  LUT4 n319_s6 (
    .F(n319_11),
    .I0(n574_6),
    .I1(n319_12),
    .I2(ff_next_pattern0[13]),
    .I3(n299_14) 
);
defparam n319_s6.INIT=16'hF888;
  LUT4 n321_s6 (
    .F(n321_11),
    .I0(n574_6),
    .I1(n321_12),
    .I2(ff_next_pattern0[12]),
    .I3(n299_14) 
);
defparam n321_s6.INIT=16'hF888;
  LUT4 n323_s6 (
    .F(n323_11),
    .I0(n574_6),
    .I1(n323_12),
    .I2(ff_next_pattern0[11]),
    .I3(n582_4) 
);
defparam n323_s6.INIT=16'hF888;
  LUT4 n325_s6 (
    .F(n325_11),
    .I0(n574_6),
    .I1(n325_12),
    .I2(ff_next_pattern0[10]),
    .I3(n582_4) 
);
defparam n325_s6.INIT=16'hF888;
  LUT4 n327_s6 (
    .F(n327_11),
    .I0(n574_6),
    .I1(n327_12),
    .I2(ff_next_pattern0[9]),
    .I3(n582_4) 
);
defparam n327_s6.INIT=16'hF888;
  LUT4 n329_s6 (
    .F(n329_11),
    .I0(n574_6),
    .I1(n329_12),
    .I2(ff_next_pattern0[8]),
    .I3(n582_4) 
);
defparam n329_s6.INIT=16'hF888;
  LUT4 n331_s6 (
    .F(n331_11),
    .I0(n574_6),
    .I1(n331_12),
    .I2(ff_next_pattern1[7]),
    .I3(n299_14) 
);
defparam n331_s6.INIT=16'hF888;
  LUT4 n333_s6 (
    .F(n333_11),
    .I0(n574_6),
    .I1(n333_12),
    .I2(ff_next_pattern1[6]),
    .I3(n299_14) 
);
defparam n333_s6.INIT=16'hF888;
  LUT4 n335_s6 (
    .F(n335_11),
    .I0(n574_6),
    .I1(n335_12),
    .I2(ff_next_pattern1[5]),
    .I3(n299_14) 
);
defparam n335_s6.INIT=16'hF888;
  LUT4 n337_s6 (
    .F(n337_11),
    .I0(n574_6),
    .I1(n337_12),
    .I2(ff_next_pattern1[4]),
    .I3(n299_14) 
);
defparam n337_s6.INIT=16'hF888;
  LUT4 n339_s6 (
    .F(n339_11),
    .I0(w_g4567_vram_rdata[11]),
    .I1(n574_6),
    .I2(reg_display_on),
    .I3(n339_12) 
);
defparam n339_s6.INIT=16'hFF80;
  LUT4 n341_s6 (
    .F(n341_11),
    .I0(w_g4567_vram_rdata[10]),
    .I1(n574_6),
    .I2(reg_display_on),
    .I3(n341_12) 
);
defparam n341_s6.INIT=16'hFF80;
  LUT4 n343_s6 (
    .F(n343_11),
    .I0(w_g4567_vram_rdata[9]),
    .I1(n574_6),
    .I2(reg_display_on),
    .I3(n343_12) 
);
defparam n343_s6.INIT=16'hFF80;
  LUT4 n345_s6 (
    .F(n345_11),
    .I0(w_g4567_vram_rdata[8]),
    .I1(n574_6),
    .I2(reg_display_on),
    .I3(n345_12) 
);
defparam n345_s6.INIT=16'hFF80;
  LUT4 n379_s6 (
    .F(n379_11),
    .I0(n315_12),
    .I1(n363_20),
    .I2(n379_12),
    .I3(n379_16) 
);
defparam n379_s6.INIT=16'h8F88;
  LUT4 n381_s6 (
    .F(n381_11),
    .I0(n317_12),
    .I1(n363_20),
    .I2(n379_12),
    .I3(n381_14) 
);
defparam n381_s6.INIT=16'h8F88;
  LUT4 n383_s6 (
    .F(n383_11),
    .I0(n319_12),
    .I1(n363_20),
    .I2(n379_12),
    .I3(n383_14) 
);
defparam n383_s6.INIT=16'h8F88;
  LUT4 n385_s6 (
    .F(n385_11),
    .I0(n321_12),
    .I1(n363_20),
    .I2(n379_12),
    .I3(n385_14) 
);
defparam n385_s6.INIT=16'h8F88;
  LUT4 n387_s6 (
    .F(n387_11),
    .I0(n363_20),
    .I1(n323_12),
    .I2(ff_next_pattern0[27]),
    .I3(n582_4) 
);
defparam n387_s6.INIT=16'hF888;
  LUT4 n389_s6 (
    .F(n389_11),
    .I0(n363_20),
    .I1(n325_12),
    .I2(ff_next_pattern0[26]),
    .I3(n582_4) 
);
defparam n389_s6.INIT=16'hF888;
  LUT4 n391_s6 (
    .F(n391_11),
    .I0(n363_20),
    .I1(n327_12),
    .I2(ff_next_pattern0[25]),
    .I3(n582_4) 
);
defparam n391_s6.INIT=16'hF888;
  LUT4 n393_s6 (
    .F(n393_11),
    .I0(n363_20),
    .I1(n329_12),
    .I2(ff_next_pattern0[24]),
    .I3(n582_4) 
);
defparam n393_s6.INIT=16'hF888;
  LUT4 n395_s6 (
    .F(n395_11),
    .I0(n363_20),
    .I1(n331_12),
    .I2(ff_next_pattern1[23]),
    .I3(n299_14) 
);
defparam n395_s6.INIT=16'hF888;
  LUT4 n397_s6 (
    .F(n397_11),
    .I0(n363_20),
    .I1(n333_12),
    .I2(ff_next_pattern1[22]),
    .I3(n299_14) 
);
defparam n397_s6.INIT=16'hF888;
  LUT4 n399_s6 (
    .F(n399_11),
    .I0(n363_20),
    .I1(n335_12),
    .I2(ff_next_pattern1[21]),
    .I3(n299_14) 
);
defparam n399_s6.INIT=16'hF888;
  LUT4 n401_s6 (
    .F(n401_11),
    .I0(n363_20),
    .I1(n337_12),
    .I2(ff_next_pattern1[20]),
    .I3(n299_14) 
);
defparam n401_s6.INIT=16'hF888;
  LUT4 n403_s6 (
    .F(n403_11),
    .I0(w_g4567_vram_rdata[11]),
    .I1(n363_20),
    .I2(reg_display_on),
    .I3(n403_12) 
);
defparam n403_s6.INIT=16'hFF80;
  LUT4 n405_s6 (
    .F(n405_11),
    .I0(w_g4567_vram_rdata[10]),
    .I1(n363_20),
    .I2(reg_display_on),
    .I3(n405_12) 
);
defparam n405_s6.INIT=16'hFF80;
  LUT4 n407_s6 (
    .F(n407_11),
    .I0(w_g4567_vram_rdata[9]),
    .I1(n363_20),
    .I2(reg_display_on),
    .I3(n407_12) 
);
defparam n407_s6.INIT=16'hFF80;
  LUT4 n409_s6 (
    .F(n409_11),
    .I0(w_g4567_vram_rdata[8]),
    .I1(n363_20),
    .I2(reg_display_on),
    .I3(n409_12) 
);
defparam n409_s6.INIT=16'hFF80;
  LUT4 n411_s6 (
    .F(n411_11),
    .I0(n363_20),
    .I1(n347_20),
    .I2(ff_next_pattern0[23]),
    .I3(n299_14) 
);
defparam n411_s6.INIT=16'hF888;
  LUT4 n413_s6 (
    .F(n413_11),
    .I0(n363_20),
    .I1(n349_20),
    .I2(ff_next_pattern0[22]),
    .I3(n299_14) 
);
defparam n413_s6.INIT=16'hF888;
  LUT4 n415_s6 (
    .F(n415_11),
    .I0(n363_20),
    .I1(n351_20),
    .I2(ff_next_pattern0[21]),
    .I3(n299_14) 
);
defparam n415_s6.INIT=16'hF888;
  LUT4 n417_s6 (
    .F(n417_11),
    .I0(n363_20),
    .I1(n353_20),
    .I2(ff_next_pattern0[20]),
    .I3(n299_14) 
);
defparam n417_s6.INIT=16'hF888;
  LUT4 n419_s6 (
    .F(n419_11),
    .I0(n363_20),
    .I1(n205_6),
    .I2(ff_next_pattern0[19]),
    .I3(n582_4) 
);
defparam n419_s6.INIT=16'hF888;
  LUT4 n421_s6 (
    .F(n421_11),
    .I0(n363_20),
    .I1(n206_6),
    .I2(ff_next_pattern0[18]),
    .I3(n582_4) 
);
defparam n421_s6.INIT=16'hF888;
  LUT4 n423_s6 (
    .F(n423_11),
    .I0(n363_20),
    .I1(n207_6),
    .I2(ff_next_pattern0[17]),
    .I3(n582_4) 
);
defparam n423_s6.INIT=16'hF888;
  LUT4 n425_s6 (
    .F(n425_11),
    .I0(n363_20),
    .I1(n208_6),
    .I2(ff_next_pattern0[16]),
    .I3(n582_4) 
);
defparam n425_s6.INIT=16'hF888;
  LUT2 n208_s1 (
    .F(n208_6),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[0]) 
);
defparam n208_s1.INIT=4'h8;
  LUT2 n207_s1 (
    .F(n207_6),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[1]) 
);
defparam n207_s1.INIT=4'h8;
  LUT2 n206_s1 (
    .F(n206_6),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[2]) 
);
defparam n206_s1.INIT=4'h8;
  LUT2 n205_s1 (
    .F(n205_6),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[3]) 
);
defparam n205_s1.INIT=4'h8;
  LUT2 n136_s1 (
    .F(n136_6),
    .I0(n120_7),
    .I1(n136_7) 
);
defparam n136_s1.INIT=4'h4;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n133_7),
    .I2(n133_10) 
);
defparam n133_s1.INIT=8'h40;
  LUT4 n125_s1 (
    .F(n125_6),
    .I0(n125_10),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n125_8),
    .I3(n646_4) 
);
defparam n125_s1.INIT=16'hF800;
  LUT4 n124_s1 (
    .F(n124_6),
    .I0(n124_12),
    .I1(n124_8),
    .I2(n124_9),
    .I3(n646_4) 
);
defparam n124_s1.INIT=16'hF800;
  LUT4 n123_s1 (
    .F(n123_6),
    .I0(n125_10),
    .I1(n124_8),
    .I2(n123_9),
    .I3(n646_4) 
);
defparam n123_s1.INIT=16'hF800;
  LUT4 n122_s1 (
    .F(n122_6),
    .I0(n125_10),
    .I1(n122_7),
    .I2(n122_10),
    .I3(n646_4) 
);
defparam n122_s1.INIT=16'hF800;
  LUT4 n121_s1 (
    .F(n121_6),
    .I0(n125_10),
    .I1(n121_7),
    .I2(n121_10),
    .I3(n646_4) 
);
defparam n121_s1.INIT=16'hF800;
  LUT4 n120_s1 (
    .F(n120_6),
    .I0(n125_10),
    .I1(n120_7_0),
    .I2(n120_8),
    .I3(n646_4) 
);
defparam n120_s1.INIT=16'hF800;
  LUT2 n347_s13 (
    .F(n347_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[7]) 
);
defparam n347_s13.INIT=4'h8;
  LUT2 n349_s13 (
    .F(n349_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[6]) 
);
defparam n349_s13.INIT=4'h8;
  LUT2 n351_s13 (
    .F(n351_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[5]) 
);
defparam n351_s13.INIT=4'h8;
  LUT2 n353_s13 (
    .F(n353_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[4]) 
);
defparam n353_s13.INIT=4'h8;
  LUT3 n363_s13 (
    .F(n363_20),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n363_s13.INIT=8'h10;
  LUT2 n363_s14 (
    .F(n363_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[31]) 
);
defparam n363_s14.INIT=4'h8;
  LUT2 n365_s13 (
    .F(n365_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[30]) 
);
defparam n365_s13.INIT=4'h8;
  LUT2 n367_s13 (
    .F(n367_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[29]) 
);
defparam n367_s13.INIT=4'h8;
  LUT2 n369_s13 (
    .F(n369_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[28]) 
);
defparam n369_s13.INIT=4'h8;
  LUT4 n307_s8 (
    .F(n307_13),
    .I0(ff_next_pattern0[15]),
    .I1(ff_next_pattern1[11]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n307_s8.INIT=16'hAC00;
  LUT4 n309_s8 (
    .F(n309_13),
    .I0(ff_next_pattern0[14]),
    .I1(ff_next_pattern1[10]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n309_s8.INIT=16'hAC00;
  LUT4 n311_s8 (
    .F(n311_13),
    .I0(ff_next_pattern0[13]),
    .I1(ff_next_pattern1[9]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n311_s8.INIT=16'hAC00;
  LUT4 n313_s8 (
    .F(n313_13),
    .I0(ff_next_pattern0[12]),
    .I1(ff_next_pattern1[8]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n313_s8.INIT=16'hAC00;
  LUT2 n315_s7 (
    .F(n315_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[23]) 
);
defparam n315_s7.INIT=4'h8;
  LUT2 n317_s7 (
    .F(n317_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[22]) 
);
defparam n317_s7.INIT=4'h8;
  LUT2 n319_s7 (
    .F(n319_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[21]) 
);
defparam n319_s7.INIT=4'h8;
  LUT2 n321_s7 (
    .F(n321_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[20]) 
);
defparam n321_s7.INIT=4'h8;
  LUT2 n323_s7 (
    .F(n323_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[19]) 
);
defparam n323_s7.INIT=4'h8;
  LUT2 n325_s7 (
    .F(n325_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[18]) 
);
defparam n325_s7.INIT=4'h8;
  LUT2 n327_s7 (
    .F(n327_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[17]) 
);
defparam n327_s7.INIT=4'h8;
  LUT2 n329_s7 (
    .F(n329_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[16]) 
);
defparam n329_s7.INIT=4'h8;
  LUT2 n331_s7 (
    .F(n331_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[15]) 
);
defparam n331_s7.INIT=4'h8;
  LUT2 n333_s7 (
    .F(n333_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[14]) 
);
defparam n333_s7.INIT=4'h8;
  LUT2 n335_s7 (
    .F(n335_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[13]) 
);
defparam n335_s7.INIT=4'h8;
  LUT2 n337_s7 (
    .F(n337_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[12]) 
);
defparam n337_s7.INIT=4'h8;
  LUT4 n339_s7 (
    .F(n339_12),
    .I0(ff_next_pattern0[7]),
    .I1(ff_next_pattern1[3]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n339_s7.INIT=16'hAC00;
  LUT4 n341_s7 (
    .F(n341_12),
    .I0(ff_next_pattern0[6]),
    .I1(ff_next_pattern1[2]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n341_s7.INIT=16'hAC00;
  LUT4 n343_s7 (
    .F(n343_12),
    .I0(ff_next_pattern0[5]),
    .I1(ff_next_pattern1[1]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n343_s7.INIT=16'hAC00;
  LUT4 n345_s7 (
    .F(n345_12),
    .I0(ff_next_pattern0[4]),
    .I1(ff_next_pattern1[0]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n345_s7.INIT=16'hAC00;
  LUT3 n379_s7 (
    .F(n379_12),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(n379_14) 
);
defparam n379_s7.INIT=8'h01;
  LUT4 n403_s7 (
    .F(n403_12),
    .I0(ff_next_pattern0[23]),
    .I1(ff_next_pattern1[19]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n403_s7.INIT=16'hAC00;
  LUT4 n405_s7 (
    .F(n405_12),
    .I0(ff_next_pattern0[22]),
    .I1(ff_next_pattern1[18]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n405_s7.INIT=16'hAC00;
  LUT4 n407_s7 (
    .F(n407_12),
    .I0(ff_next_pattern0[21]),
    .I1(ff_next_pattern1[17]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n407_s7.INIT=16'hAC00;
  LUT4 n409_s7 (
    .F(n409_12),
    .I0(ff_next_pattern0[20]),
    .I1(ff_next_pattern1[16]),
    .I2(n379_12),
    .I3(n582_4) 
);
defparam n409_s7.INIT=16'hAC00;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(n133_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n132_7),
    .I3(n136_10) 
);
defparam n136_s2.INIT=16'hB000;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n133_s2.INIT=16'h1000;
  LUT2 n132_s2 (
    .F(n132_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]) 
);
defparam n132_s2.INIT=4'h1;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(ff_half_count[7]),
    .I2(n133_7),
    .I3(ff_half_count[6]) 
);
defparam n132_s3.INIT=16'hBF40;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(n125_10),
    .I1(w_even_address_5_7),
    .I2(w_even_address_6_7),
    .I3(n124_12) 
);
defparam n131_s2.INIT=16'hD0DD;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(n125_10),
    .I1(w_even_address_6_7),
    .I2(w_even_address_7_7),
    .I3(n124_12) 
);
defparam n130_s2.INIT=16'hD0DD;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(n125_10),
    .I1(w_even_address_7_7),
    .I2(w_even_address_8_7),
    .I3(n124_12) 
);
defparam n129_s2.INIT=16'h0DDD;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(w_even_address_8_7),
    .I1(n125_10),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n124_12) 
);
defparam n128_s2.INIT=16'h0777;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n125_10),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n124_12) 
);
defparam n127_s2.INIT=16'h0777;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(n125_10),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n124_12) 
);
defparam n126_s2.INIT=16'h0777;
  LUT3 n125_s3 (
    .F(n125_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n124_12) 
);
defparam n125_s3.INIT=8'h80;
  LUT2 n124_s3 (
    .F(n124_8),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(reg_pattern_name_table_base[11]) 
);
defparam n124_s3.INIT=4'h8;
  LUT3 n124_s4 (
    .F(n124_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n125_10) 
);
defparam n124_s4.INIT=8'h80;
  LUT2 n122_s2 (
    .F(n122_7),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n122_s2.INIT=4'h8;
  LUT2 n121_s2 (
    .F(n121_7),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(reg_pattern_name_table_base[13]) 
);
defparam n121_s2.INIT=4'h8;
  LUT2 n120_s2 (
    .F(n120_7_0),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(reg_pattern_name_table_base[14]) 
);
defparam n120_s2.INIT=4'h8;
  LUT2 n120_s3 (
    .F(n120_8),
    .I0(reg_pattern_name_table_base[15]),
    .I1(n124_12) 
);
defparam n120_s3.INIT=4'h8;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(reg_pattern_name_table_base[16]),
    .I1(n124_12),
    .I2(reg_pattern_name_table_base[15]),
    .I3(n125_10) 
);
defparam n119_s2.INIT=16'h0777;
  LUT3 n379_s9 (
    .F(n379_14),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam n379_s9.INIT=8'hE7;
  LUT3 n124_s5 (
    .F(n124_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n124_s5.INIT=8'h01;
  LUT3 n121_s4 (
    .F(n121_10),
    .I0(n124_12),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(reg_pattern_name_table_base[14]) 
);
defparam n121_s4.INIT=8'h80;
  LUT3 n122_s4 (
    .F(n122_10),
    .I0(n124_12),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(reg_pattern_name_table_base[13]) 
);
defparam n122_s4.INIT=8'h80;
  LUT3 n123_s3 (
    .F(n123_9),
    .I0(n124_12),
    .I1(reg_pattern_name_table_base[12]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n123_s3.INIT=8'h80;
  LUT4 n371_s13 (
    .F(n371_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[27]),
    .I2(n363_20),
    .I3(n379_16) 
);
defparam n371_s13.INIT=16'hFF80;
  LUT4 n307_s9 (
    .F(n307_15),
    .I0(n574_6),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[27]),
    .I3(n307_13) 
);
defparam n307_s9.INIT=16'hFF80;
  LUT4 n373_s13 (
    .F(n373_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[26]),
    .I2(n363_20),
    .I3(n381_14) 
);
defparam n373_s13.INIT=16'hFF80;
  LUT4 n309_s9 (
    .F(n309_15),
    .I0(n574_6),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[26]),
    .I3(n309_13) 
);
defparam n309_s9.INIT=16'hFF80;
  LUT4 n375_s13 (
    .F(n375_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[25]),
    .I2(n363_20),
    .I3(n383_14) 
);
defparam n375_s13.INIT=16'hFF80;
  LUT4 n311_s9 (
    .F(n311_15),
    .I0(n574_6),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[25]),
    .I3(n311_13) 
);
defparam n311_s9.INIT=16'hFF80;
  LUT4 n377_s13 (
    .F(n377_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[24]),
    .I2(n363_20),
    .I3(n385_14) 
);
defparam n377_s13.INIT=16'hFF80;
  LUT4 n313_s9 (
    .F(n313_15),
    .I0(n574_6),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[24]),
    .I3(n313_13) 
);
defparam n313_s9.INIT=16'hFF80;
  LUT3 n347_s14 (
    .F(n347_22),
    .I0(n574_6),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[7]) 
);
defparam n347_s14.INIT=8'h80;
  LUT3 n349_s14 (
    .F(n349_22),
    .I0(n574_6),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[6]) 
);
defparam n349_s14.INIT=8'h80;
  LUT3 n351_s14 (
    .F(n351_22),
    .I0(n574_6),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[5]) 
);
defparam n351_s14.INIT=8'h80;
  LUT3 n353_s14 (
    .F(n353_22),
    .I0(n574_6),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[4]) 
);
defparam n353_s14.INIT=8'h80;
  LUT3 n363_s15 (
    .F(n363_23),
    .I0(n363_20),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[31]) 
);
defparam n363_s15.INIT=8'h80;
  LUT3 n365_s14 (
    .F(n365_22),
    .I0(n363_20),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[30]) 
);
defparam n365_s14.INIT=8'h80;
  LUT3 n367_s14 (
    .F(n367_22),
    .I0(n363_20),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[29]) 
);
defparam n367_s14.INIT=8'h80;
  LUT3 n369_s14 (
    .F(n369_22),
    .I0(n363_20),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[28]) 
);
defparam n369_s14.INIT=8'h80;
  LUT4 n125_s4 (
    .F(n125_10),
    .I0(n133_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n125_s4.INIT=16'h000D;
  LUT4 n133_s4 (
    .F(n133_10),
    .I0(ff_half_count[6]),
    .I1(n646_4),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n133_s4.INIT=16'h0004;
  LUT4 n132_s4 (
    .F(n132_10),
    .I0(n646_4),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n132_8) 
);
defparam n132_s4.INIT=16'h0002;
  LUT4 n124_s6 (
    .F(n124_12),
    .I0(n133_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n124_s6.INIT=16'h0002;
  LUT4 n299_s8 (
    .F(n299_14),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(n379_14),
    .I3(n582_4) 
);
defparam n299_s8.INIT=16'hFE00;
  LUT4 ff_next_pattern0_4_s4 (
    .F(ff_next_pattern0_4_9),
    .I0(n299_14),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n646_4) 
);
defparam ff_next_pattern0_4_s4.INIT=16'h1000;
  LUT4 ff_next_pattern1_24_s4 (
    .F(ff_next_pattern1_24_9),
    .I0(n299_14),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(n646_4) 
);
defparam ff_next_pattern1_24_s4.INIT=16'h1000;
  LUT4 n385_s8 (
    .F(n385_14),
    .I0(ff_next_pattern0[28]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n385_s8.INIT=16'h2000;
  LUT4 n383_s8 (
    .F(n383_14),
    .I0(ff_next_pattern0[29]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n383_s8.INIT=16'h2000;
  LUT4 n381_s8 (
    .F(n381_14),
    .I0(ff_next_pattern0[30]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n381_s8.INIT=16'h2000;
  LUT4 n379_s10 (
    .F(n379_16),
    .I0(ff_next_pattern0[31]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n379_s10.INIT=16'h2000;
  LUT4 n119_s3 (
    .F(n119_9),
    .I0(n119_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n119_s3.INIT=16'h0001;
  LUT4 n126_s3 (
    .F(n126_9),
    .I0(n126_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n126_s3.INIT=16'h0001;
  LUT4 n127_s3 (
    .F(n127_9),
    .I0(n127_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n127_s3.INIT=16'h0001;
  LUT4 n128_s3 (
    .F(n128_9),
    .I0(n128_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT4 n129_s3 (
    .F(n129_9),
    .I0(n129_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n129_s3.INIT=16'h0001;
  LUT4 n130_s3 (
    .F(n130_9),
    .I0(n130_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n130_s3.INIT=16'h0001;
  LUT4 n131_s3 (
    .F(n131_9),
    .I0(n131_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n131_s3.INIT=16'h0001;
  LUT4 n1006_s0 (
    .F(n1006_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n574_6) 
);
defparam n1006_s0.INIT=16'h0100;
  LUT4 n136_s4 (
    .F(n136_10),
    .I0(reg_display_on),
    .I1(n646_4),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n136_s4.INIT=16'h8000;
  LUT4 n684_s2 (
    .F(n684_6),
    .I0(ff_next_pattern1[16]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n684_s2.INIT=16'hACCC;
  LUT4 n683_s2 (
    .F(n683_6),
    .I0(ff_next_pattern1[17]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n683_s2.INIT=16'hACCC;
  LUT4 n682_s2 (
    .F(n682_6),
    .I0(ff_next_pattern1[18]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n682_s2.INIT=16'hACCC;
  LUT4 n681_s2 (
    .F(n681_6),
    .I0(ff_next_pattern1[19]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n681_s2.INIT=16'hACCC;
  LUT4 n680_s2 (
    .F(n680_6),
    .I0(ff_next_pattern1[20]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n680_s2.INIT=16'hACCC;
  LUT4 n679_s2 (
    .F(n679_6),
    .I0(ff_next_pattern1[21]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n679_s2.INIT=16'hACCC;
  LUT4 n678_s2 (
    .F(n678_6),
    .I0(ff_next_pattern1[22]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n678_s2.INIT=16'hACCC;
  LUT4 n677_s2 (
    .F(n677_6),
    .I0(ff_next_pattern1[23]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n677_s2.INIT=16'hACCC;
  LUT4 n676_s2 (
    .F(n676_6),
    .I0(ff_next_pattern1[8]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n676_s2.INIT=16'hACCC;
  LUT4 n675_s2 (
    .F(n675_6),
    .I0(ff_next_pattern1[9]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n675_s2.INIT=16'hACCC;
  LUT4 n674_s2 (
    .F(n674_6),
    .I0(ff_next_pattern1[10]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n674_s2.INIT=16'hACCC;
  LUT4 n673_s2 (
    .F(n673_6),
    .I0(ff_next_pattern1[11]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n673_s2.INIT=16'hACCC;
  LUT4 n672_s2 (
    .F(n672_6),
    .I0(ff_next_pattern1[12]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n672_s2.INIT=16'hACCC;
  LUT4 n671_s2 (
    .F(n671_6),
    .I0(ff_next_pattern1[13]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n671_s2.INIT=16'hACCC;
  LUT4 n670_s2 (
    .F(n670_6),
    .I0(ff_next_pattern1[14]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n670_s2.INIT=16'hACCC;
  LUT4 n669_s2 (
    .F(n669_6),
    .I0(ff_next_pattern1[15]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n669_s2.INIT=16'hACCC;
  LUT4 n668_s2 (
    .F(n668_6),
    .I0(ff_next_pattern1[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n668_s2.INIT=16'hACCC;
  LUT4 n667_s2 (
    .F(n667_6),
    .I0(ff_next_pattern1[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n667_s2.INIT=16'hACCC;
  LUT4 n666_s2 (
    .F(n666_6),
    .I0(ff_next_pattern1[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n666_s2.INIT=16'hACCC;
  LUT4 n665_s2 (
    .F(n665_6),
    .I0(ff_next_pattern1[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n665_s2.INIT=16'hACCC;
  LUT4 n664_s2 (
    .F(n664_6),
    .I0(ff_next_pattern1[4]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n664_s2.INIT=16'hACCC;
  LUT4 n663_s2 (
    .F(n663_6),
    .I0(ff_next_pattern1[5]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n663_s2.INIT=16'hACCC;
  LUT4 n662_s2 (
    .F(n662_6),
    .I0(ff_next_pattern1[6]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n662_s2.INIT=16'hACCC;
  LUT4 n661_s2 (
    .F(n661_6),
    .I0(ff_next_pattern1[7]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n661_s2.INIT=16'hACCC;
  LUT4 n660_s2 (
    .F(n660_6),
    .I0(ff_next_pattern0[24]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n660_s2.INIT=16'hACCC;
  LUT4 n659_s2 (
    .F(n659_6),
    .I0(ff_next_pattern0[25]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n659_s2.INIT=16'hACCC;
  LUT4 n658_s2 (
    .F(n658_6),
    .I0(ff_next_pattern0[26]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n658_s2.INIT=16'hACCC;
  LUT4 n657_s2 (
    .F(n657_6),
    .I0(ff_next_pattern0[27]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n657_s2.INIT=16'hACCC;
  LUT4 n656_s2 (
    .F(n656_6),
    .I0(ff_next_pattern0[28]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n656_s2.INIT=16'hACCC;
  LUT4 n655_s2 (
    .F(n655_6),
    .I0(ff_next_pattern0[29]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n655_s2.INIT=16'hACCC;
  LUT4 n654_s2 (
    .F(n654_6),
    .I0(ff_next_pattern0[30]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n654_s2.INIT=16'hACCC;
  LUT4 n653_s2 (
    .F(n653_6),
    .I0(ff_next_pattern0[31]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n653_s2.INIT=16'hACCC;
  LUT4 n652_s2 (
    .F(n652_6),
    .I0(ff_next_pattern0[16]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n652_s2.INIT=16'hACCC;
  LUT4 n651_s2 (
    .F(n651_6),
    .I0(ff_next_pattern0[17]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n651_s2.INIT=16'hACCC;
  LUT4 n650_s2 (
    .F(n650_6),
    .I0(ff_next_pattern0[18]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n650_s2.INIT=16'hACCC;
  LUT4 n649_s2 (
    .F(n649_6),
    .I0(ff_next_pattern0[19]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n649_s2.INIT=16'hACCC;
  LUT4 n648_s2 (
    .F(n648_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[20]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n648_s2.INIT=16'hCAAA;
  LUT4 n647_s2 (
    .F(n647_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[21]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n647_s2.INIT=16'hCAAA;
  LUT4 n646_s2 (
    .F(n646_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[22]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n646_s2.INIT=16'hCAAA;
  LUT4 n645_s2 (
    .F(n645_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[23]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n645_s2.INIT=16'hCAAA;
  LUT4 n644_s2 (
    .F(n644_6),
    .I0(ff_next_pattern0[8]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n644_s2.INIT=16'hACCC;
  LUT4 n643_s2 (
    .F(n643_6),
    .I0(ff_next_pattern0[9]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n643_s2.INIT=16'hACCC;
  LUT4 n642_s2 (
    .F(n642_6),
    .I0(ff_next_pattern0[10]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n642_s2.INIT=16'hACCC;
  LUT4 n641_s2 (
    .F(n641_6),
    .I0(ff_next_pattern0[11]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n641_s2.INIT=16'hACCC;
  LUT4 n640_s2 (
    .F(n640_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[12]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n640_s2.INIT=16'hCAAA;
  LUT4 n639_s2 (
    .F(n639_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[13]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n639_s2.INIT=16'hCAAA;
  LUT4 n638_s2 (
    .F(n638_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[14]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n638_s2.INIT=16'hCAAA;
  LUT4 n637_s2 (
    .F(n637_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[15]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n637_s2.INIT=16'hCAAA;
  LUT4 n636_s2 (
    .F(n636_6),
    .I0(ff_next_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n636_s2.INIT=16'hACCC;
  LUT4 n635_s2 (
    .F(n635_6),
    .I0(ff_next_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n635_s2.INIT=16'hACCC;
  LUT4 n634_s2 (
    .F(n634_6),
    .I0(ff_next_pattern0[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n634_s2.INIT=16'hACCC;
  LUT4 n633_s2 (
    .F(n633_6),
    .I0(ff_next_pattern0[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n633_s2.INIT=16'hACCC;
  LUT4 n632_s2 (
    .F(n632_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n632_s2.INIT=16'hCAAA;
  LUT4 n631_s2 (
    .F(n631_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n631_s2.INIT=16'hCAAA;
  LUT4 n630_s2 (
    .F(n630_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n630_s2.INIT=16'hCAAA;
  LUT4 n629_s2 (
    .F(n629_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n629_s2.INIT=16'hCAAA;
  DFFC ff_vram_address_15_s0 (
    .Q(w_g4567_vram_address[15]),
    .D(n120_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_g4567_vram_address[14]),
    .D(n121_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_g4567_vram_address[13]),
    .D(n122_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_g4567_vram_address[12]),
    .D(n123_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_g4567_vram_address[11]),
    .D(n124_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_g4567_vram_address[10]),
    .D(n125_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_g4567_vram_address[9]),
    .D(n126_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_g4567_vram_address[8]),
    .D(n127_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_g4567_vram_address[7]),
    .D(n128_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_g4567_vram_address[6]),
    .D(n129_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_g4567_vram_address[5]),
    .D(n130_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_g4567_vram_address[4]),
    .D(n131_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_g4567_vram_address[3]),
    .D(n132_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_g4567_vram_address[2]),
    .D(n133_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_g4567_vram_valid),
    .D(n136_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_31_s0 (
    .Q(ff_next_pattern0[31]),
    .D(n299_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_30_s0 (
    .Q(ff_next_pattern0[30]),
    .D(n301_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_29_s0 (
    .Q(ff_next_pattern0[29]),
    .D(n303_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_28_s0 (
    .Q(ff_next_pattern0[28]),
    .D(n305_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_27_s0 (
    .Q(ff_next_pattern0[27]),
    .D(n307_15),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_26_s0 (
    .Q(ff_next_pattern0[26]),
    .D(n309_15),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_25_s0 (
    .Q(ff_next_pattern0[25]),
    .D(n311_15),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_24_s0 (
    .Q(ff_next_pattern0[24]),
    .D(n313_15),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_23_s0 (
    .Q(ff_next_pattern0[23]),
    .D(n315_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_22_s0 (
    .Q(ff_next_pattern0[22]),
    .D(n317_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_21_s0 (
    .Q(ff_next_pattern0[21]),
    .D(n319_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_20_s0 (
    .Q(ff_next_pattern0[20]),
    .D(n321_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_19_s0 (
    .Q(ff_next_pattern0[19]),
    .D(n323_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_18_s0 (
    .Q(ff_next_pattern0[18]),
    .D(n325_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_17_s0 (
    .Q(ff_next_pattern0[17]),
    .D(n327_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_16_s0 (
    .Q(ff_next_pattern0[16]),
    .D(n329_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_15_s0 (
    .Q(ff_next_pattern0[15]),
    .D(n331_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_14_s0 (
    .Q(ff_next_pattern0[14]),
    .D(n333_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_13_s0 (
    .Q(ff_next_pattern0[13]),
    .D(n335_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_12_s0 (
    .Q(ff_next_pattern0[12]),
    .D(n337_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_11_s0 (
    .Q(ff_next_pattern0[11]),
    .D(n339_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_10_s0 (
    .Q(ff_next_pattern0[10]),
    .D(n341_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_9_s0 (
    .Q(ff_next_pattern0[9]),
    .D(n343_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_8_s0 (
    .Q(ff_next_pattern0[8]),
    .D(n345_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_7_s0 (
    .Q(ff_next_pattern0[7]),
    .D(n347_22),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_6_s0 (
    .Q(ff_next_pattern0[6]),
    .D(n349_22),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_5_s0 (
    .Q(ff_next_pattern0[5]),
    .D(n351_22),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_4_s0 (
    .Q(ff_next_pattern0[4]),
    .D(n353_22),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_3_s0 (
    .Q(ff_next_pattern0[3]),
    .D(n205_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_2_s0 (
    .Q(ff_next_pattern0[2]),
    .D(n206_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_1_s0 (
    .Q(ff_next_pattern0[1]),
    .D(n207_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_0_s0 (
    .Q(ff_next_pattern0[0]),
    .D(n208_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_31_s0 (
    .Q(ff_next_pattern1[31]),
    .D(n363_23),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_30_s0 (
    .Q(ff_next_pattern1[30]),
    .D(n365_22),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_29_s0 (
    .Q(ff_next_pattern1[29]),
    .D(n367_22),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_28_s0 (
    .Q(ff_next_pattern1[28]),
    .D(n369_22),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_27_s0 (
    .Q(ff_next_pattern1[27]),
    .D(n371_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_26_s0 (
    .Q(ff_next_pattern1[26]),
    .D(n373_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_25_s0 (
    .Q(ff_next_pattern1[25]),
    .D(n375_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_24_s0 (
    .Q(ff_next_pattern1[24]),
    .D(n377_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_23_s0 (
    .Q(ff_next_pattern1[23]),
    .D(n379_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_22_s0 (
    .Q(ff_next_pattern1[22]),
    .D(n381_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_21_s0 (
    .Q(ff_next_pattern1[21]),
    .D(n383_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_20_s0 (
    .Q(ff_next_pattern1[20]),
    .D(n385_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_19_s0 (
    .Q(ff_next_pattern1[19]),
    .D(n387_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_18_s0 (
    .Q(ff_next_pattern1[18]),
    .D(n389_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_17_s0 (
    .Q(ff_next_pattern1[17]),
    .D(n391_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_16_s0 (
    .Q(ff_next_pattern1[16]),
    .D(n393_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_15_s0 (
    .Q(ff_next_pattern1[15]),
    .D(n395_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_14_s0 (
    .Q(ff_next_pattern1[14]),
    .D(n397_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_13_s0 (
    .Q(ff_next_pattern1[13]),
    .D(n399_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_12_s0 (
    .Q(ff_next_pattern1[12]),
    .D(n401_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_11_s0 (
    .Q(ff_next_pattern1[11]),
    .D(n403_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_10_s0 (
    .Q(ff_next_pattern1[10]),
    .D(n405_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_9_s0 (
    .Q(ff_next_pattern1[9]),
    .D(n407_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_8_s0 (
    .Q(ff_next_pattern1[8]),
    .D(n409_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_7_s0 (
    .Q(ff_next_pattern1[7]),
    .D(n411_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_6_s0 (
    .Q(ff_next_pattern1[6]),
    .D(n413_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_5_s0 (
    .Q(ff_next_pattern1[5]),
    .D(n415_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_4_s0 (
    .Q(ff_next_pattern1[4]),
    .D(n417_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_3_s0 (
    .Q(ff_next_pattern1[3]),
    .D(n419_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_2_s0 (
    .Q(ff_next_pattern1[2]),
    .D(n421_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_1_s0 (
    .Q(ff_next_pattern1[1]),
    .D(n423_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_0_s0 (
    .Q(ff_next_pattern1[0]),
    .D(n425_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_7_s0  (
    .Q(\ff_pattern[0] [7]),
    .D(n629_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_6_s0  (
    .Q(\ff_pattern[0] [6]),
    .D(n630_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_5_s0  (
    .Q(\ff_pattern[0] [5]),
    .D(n631_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_4_s0  (
    .Q(\ff_pattern[0] [4]),
    .D(n632_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_3_s0  (
    .Q(\ff_pattern[0] [3]),
    .D(n633_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_2_s0  (
    .Q(\ff_pattern[0] [2]),
    .D(n634_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_1_s0  (
    .Q(\ff_pattern[0] [1]),
    .D(n635_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_0_s0  (
    .Q(\ff_pattern[0] [0]),
    .D(n636_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_7_s0  (
    .Q(\ff_pattern[1] [7]),
    .D(n637_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_6_s0  (
    .Q(\ff_pattern[1] [6]),
    .D(n638_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_5_s0  (
    .Q(\ff_pattern[1] [5]),
    .D(n639_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_4_s0  (
    .Q(\ff_pattern[1] [4]),
    .D(n640_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_3_s0  (
    .Q(\ff_pattern[1] [3]),
    .D(n641_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_2_s0  (
    .Q(\ff_pattern[1] [2]),
    .D(n642_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_1_s0  (
    .Q(\ff_pattern[1] [1]),
    .D(n643_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_0_s0  (
    .Q(\ff_pattern[1] [0]),
    .D(n644_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_7_s0  (
    .Q(\ff_pattern[2] [7]),
    .D(n645_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_6_s0  (
    .Q(\ff_pattern[2] [6]),
    .D(n646_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_5_s0  (
    .Q(\ff_pattern[2] [5]),
    .D(n647_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_4_s0  (
    .Q(\ff_pattern[2] [4]),
    .D(n648_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_3_s0  (
    .Q(\ff_pattern[2] [3]),
    .D(n649_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_2_s0  (
    .Q(\ff_pattern[2] [2]),
    .D(n650_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_1_s0  (
    .Q(\ff_pattern[2] [1]),
    .D(n651_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_0_s0  (
    .Q(\ff_pattern[2] [0]),
    .D(n652_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_7_s0  (
    .Q(\ff_pattern[3] [7]),
    .D(n653_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_6_s0  (
    .Q(\ff_pattern[3] [6]),
    .D(n654_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_5_s0  (
    .Q(\ff_pattern[3] [5]),
    .D(n655_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_4_s0  (
    .Q(\ff_pattern[3] [4]),
    .D(n656_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_3_s0  (
    .Q(\ff_pattern[3] [3]),
    .D(n657_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_2_s0  (
    .Q(\ff_pattern[3] [2]),
    .D(n658_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_1_s0  (
    .Q(\ff_pattern[3] [1]),
    .D(n659_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_0_s0  (
    .Q(\ff_pattern[3] [0]),
    .D(n660_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_7_s0  (
    .Q(\ff_pattern[4] [7]),
    .D(n661_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_6_s0  (
    .Q(\ff_pattern[4] [6]),
    .D(n662_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_5_s0  (
    .Q(\ff_pattern[4] [5]),
    .D(n663_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_4_s0  (
    .Q(\ff_pattern[4] [4]),
    .D(n664_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_3_s0  (
    .Q(\ff_pattern[4] [3]),
    .D(n665_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_2_s0  (
    .Q(\ff_pattern[4] [2]),
    .D(n666_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_1_s0  (
    .Q(\ff_pattern[4] [1]),
    .D(n667_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_0_s0  (
    .Q(\ff_pattern[4] [0]),
    .D(n668_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_7_s0  (
    .Q(\ff_pattern[5] [7]),
    .D(n669_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_6_s0  (
    .Q(\ff_pattern[5] [6]),
    .D(n670_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_5_s0  (
    .Q(\ff_pattern[5] [5]),
    .D(n671_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_4_s0  (
    .Q(\ff_pattern[5] [4]),
    .D(n672_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_3_s0  (
    .Q(\ff_pattern[5] [3]),
    .D(n673_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_2_s0  (
    .Q(\ff_pattern[5] [2]),
    .D(n674_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_1_s0  (
    .Q(\ff_pattern[5] [1]),
    .D(n675_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_0_s0  (
    .Q(\ff_pattern[5] [0]),
    .D(n676_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_7_s0  (
    .Q(\ff_pattern[6] [7]),
    .D(n677_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_6_s0  (
    .Q(\ff_pattern[6] [6]),
    .D(n678_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_5_s0  (
    .Q(\ff_pattern[6] [5]),
    .D(n679_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_4_s0  (
    .Q(\ff_pattern[6] [4]),
    .D(n680_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_3_s0  (
    .Q(\ff_pattern[6] [3]),
    .D(n681_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_2_s0  (
    .Q(\ff_pattern[6] [2]),
    .D(n682_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_1_s0  (
    .Q(\ff_pattern[6] [1]),
    .D(n683_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_0_s0  (
    .Q(\ff_pattern[6] [0]),
    .D(n684_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_7_s0  (
    .Q(\ff_pattern[7] [7]),
    .D(n685_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_6_s0  (
    .Q(\ff_pattern[7] [6]),
    .D(n686_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_5_s0  (
    .Q(\ff_pattern[7] [5]),
    .D(n687_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_4_s0  (
    .Q(\ff_pattern[7] [4]),
    .D(n688_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_3_s0  (
    .Q(\ff_pattern[7] [3]),
    .D(n689_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_2_s0  (
    .Q(\ff_pattern[7] [2]),
    .D(n690_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_1_s0  (
    .Q(\ff_pattern[7] [1]),
    .D(n691_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_0_s0  (
    .Q(\ff_pattern[7] [0]),
    .D(n692_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s0 (
    .Q(w_g4567_display_color[7]),
    .D(\ff_pattern[0] [7]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_6_s0 (
    .Q(w_g4567_display_color[6]),
    .D(\ff_pattern[0] [6]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_5_s0 (
    .Q(w_g4567_display_color[5]),
    .D(\ff_pattern[0] [5]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_4_s0 (
    .Q(w_g4567_display_color[4]),
    .D(\ff_pattern[0] [4]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_3_s0 (
    .Q(w_g4567_display_color[3]),
    .D(\ff_pattern[0] [3]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_2_s0 (
    .Q(w_g4567_display_color[2]),
    .D(\ff_pattern[0] [2]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_1_s0 (
    .Q(w_g4567_display_color[1]),
    .D(\ff_pattern[0] [1]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_0_s0 (
    .Q(w_g4567_display_color[0]),
    .D(\ff_pattern[0] [0]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_g4567_vram_address[16]),
    .D(n119_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_g4567 */
module vdp_timing_control (
  clk42m,
  n36_6,
  reg_212lines_mode,
  ff_v_en_7,
  reg_interlace_mode,
  reg_50hz_mode,
  w_vs_end_7,
  reg_display_on,
  w_even_address_6_7,
  w_even_address_7_7,
  w_even_we_5,
  n120_7,
  w_even_address_5_7,
  w_even_address_8_7,
  reg_vertical_offset,
  w_t12_vram_rdata,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_pattern_generator_table_base,
  w_g123m_vram_rdata,
  reg_color_table_base,
  reg_backdrop_color,
  w_g4567_vram_rdata,
  w_h_count_end,
  w_h_count_end_11,
  w_h_count_end_12,
  n196_9,
  n106_8,
  n27_8,
  w_h_count_end_15,
  w_t12_vram_valid,
  w_g123m_vram_valid,
  w_g4567_vram_valid,
  n133_7,
  n379_14,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_v_count,
  w_t12_vram_address,
  w_g123m_vram_address,
  w_g123m_display_color,
  w_g4567_vram_address,
  w_g4567_display_color
)
;
input clk42m;
input n36_6;
input reg_212lines_mode;
input ff_v_en_7;
input reg_interlace_mode;
input reg_50hz_mode;
input w_vs_end_7;
input reg_display_on;
input w_even_address_6_7;
input w_even_address_7_7;
input w_even_we_5;
input n120_7;
input w_even_address_5_7;
input w_even_address_8_7;
input [7:0] reg_vertical_offset;
input [7:0] w_t12_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_g123m_vram_rdata;
input [16:6] reg_color_table_base;
input [7:0] reg_backdrop_color;
input [31:0] w_g4567_vram_rdata;
output w_h_count_end;
output w_h_count_end_11;
output w_h_count_end_12;
output n196_9;
output n106_8;
output n27_8;
output w_h_count_end_15;
output w_t12_vram_valid;
output w_g123m_vram_valid;
output w_g4567_vram_valid;
output n133_7;
output n379_14;
output [10:0] w_h_count;
output [11:6] ff_half_count;
output [5:0] w_screen_pos_x_Z;
output [9:0] w_v_count;
output [16:0] w_t12_vram_address;
output [16:0] w_g123m_vram_address;
output [3:0] w_g123m_display_color;
output [16:2] w_g4567_vram_address;
output [7:0] w_g4567_display_color;
wire ff_v_active;
wire ff_h_active;
wire ff_h_active_8;
wire w_screen_pos_y_Z_6_11;
wire n646_4;
wire n83_10;
wire n559_4;
wire ff_phase_2_7;
wire n582_4;
wire n426_5;
wire n224_22;
wire n574_6;
wire n422_8;
wire n363_20;
wire n124_10;
wire n1006_4;
wire n136_10;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n83_10(n83_10),
    .ff_phase_2_7(ff_phase_2_7),
    .n426_5(n426_5),
    .reg_212lines_mode(reg_212lines_mode),
    .ff_v_en_7(ff_v_en_7),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .ff_v_active(ff_v_active),
    .ff_h_active(ff_h_active),
    .w_h_count_end(w_h_count_end),
    .ff_h_active_8(ff_h_active_8),
    .w_h_count_end_11(w_h_count_end_11),
    .w_h_count_end_12(w_h_count_end_12),
    .n196_9(n196_9),
    .n106_8(n106_8),
    .n27_8(n27_8),
    .w_screen_pos_y_Z_6_11(w_screen_pos_y_Z_6_11),
    .w_h_count_end_15(w_h_count_end_15),
    .w_h_count(w_h_count[10:0]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_v_count(w_v_count[9:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0])
);
  vdp_timing_control_t12 u_t12 (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .ff_phase_2_7(ff_phase_2_7),
    .n224_22(n224_22),
    .w_screen_pos_y_Z_6_11(w_screen_pos_y_Z_6_11),
    .w_vs_end_7(w_vs_end_7),
    .ff_h_active_8(ff_h_active_8),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode_0(reg_screen_mode[0]),
    .reg_screen_mode_1(reg_screen_mode[1]),
    .reg_screen_mode_3(reg_screen_mode[3]),
    .reg_screen_mode_4(reg_screen_mode[4]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[2:0]),
    .w_v_count(w_v_count[9:5]),
    .ff_half_count(ff_half_count[11]),
    .w_t12_vram_valid(w_t12_vram_valid),
    .n646_4(n646_4),
    .n83_10(n83_10),
    .w_t12_vram_address(w_t12_vram_address[16:0])
);
  vdp_timing_control_g123m u_g123m (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n1006_4(n1006_4),
    .n646_4(n646_4),
    .reg_display_on(reg_display_on),
    .n124_10(n124_10),
    .w_even_address_6_7(w_even_address_6_7),
    .n363_20(n363_20),
    .n136_10(n136_10),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_we_5(w_even_we_5),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_half_count_6(ff_half_count[6]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_10(ff_half_count[10]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .n559_4(n559_4),
    .ff_phase_2_7(ff_phase_2_7),
    .n582_4(n582_4),
    .n426_5(n426_5),
    .n224_22(n224_22),
    .n574_6(n574_6),
    .n422_8(n422_8),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0])
);
  vdp_timing_control_g4567 u_g4567 (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n559_4(n559_4),
    .ff_phase_2_7(ff_phase_2_7),
    .n422_8(n422_8),
    .n426_5(n426_5),
    .n646_4(n646_4),
    .n574_6(n574_6),
    .n582_4(n582_4),
    .reg_display_on(reg_display_on),
    .n120_7(n120_7),
    .w_even_address_5_7(w_even_address_5_7),
    .w_even_address_6_7(w_even_address_6_7),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_address_8_7(w_even_address_8_7),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_half_count(ff_half_count[7:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .n363_20(n363_20),
    .n133_7(n133_7),
    .n379_14(n379_14),
    .n124_10(n124_10),
    .n1006_4(n1006_4),
    .n136_10(n136_10),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_g4567_display_color(w_g4567_display_color[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_vram_interface (
  clk42m,
  n36_6,
  w_sdram_rdata_en,
  w_g4567_vram_valid,
  w_t12_vram_valid,
  ff_sdr_ready,
  w_g123m_vram_valid,
  ff_vram_valid_10,
  ff_vram_valid_8,
  w_cpu_vram_write,
  w_sdram_rdata,
  w_g4567_vram_address,
  w_cpu_vram_address,
  w_t12_vram_address,
  w_g123m_vram_address,
  w_cpu_vram_wdata,
  w_sdram_write,
  w_sdram_valid,
  w_cpu_vram_rdata_en,
  w_sdram_address,
  w_sdram_wdata,
  w_t12_vram_rdata,
  w_g123m_vram_rdata,
  w_g4567_vram_rdata
)
;
input clk42m;
input n36_6;
input w_sdram_rdata_en;
input w_g4567_vram_valid;
input w_t12_vram_valid;
input ff_sdr_ready;
input w_g123m_vram_valid;
input ff_vram_valid_10;
input ff_vram_valid_8;
input w_cpu_vram_write;
input [31:0] w_sdram_rdata;
input [16:2] w_g4567_vram_address;
input [16:0] w_cpu_vram_address;
input [16:0] w_t12_vram_address;
input [16:0] w_g123m_vram_address;
input [7:0] w_cpu_vram_wdata;
output w_sdram_write;
output w_sdram_valid;
output w_cpu_vram_rdata_en;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [7:0] w_t12_vram_rdata;
output [7:0] w_g123m_vram_rdata;
output [31:0] w_g4567_vram_rdata;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n52_4;
wire n53_4;
wire n54_4;
wire n55_4;
wire n56_4;
wire n57_4;
wire n58_4;
wire n59_4;
wire n60_4;
wire n61_4;
wire n62_4;
wire n63_4;
wire n64_4;
wire n65_4;
wire n66_4;
wire n166_4;
wire n167_4;
wire n534_4;
wire n566_4;
wire n574_4;
wire ff_vram_write_6;
wire ff_vram_valid_6;
wire ff_vram_rdata_sel_0_7;
wire ff_wait_2_8;
wire ff_cpu_vram_rdata_en_6;
wire n213_8;
wire n248_6;
wire n179_8;
wire n112_10;
wire n247_7;
wire n151_8;
wire n165_9;
wire n152_9;
wire n153_8;
wire n154_8;
wire n155_8;
wire n156_8;
wire n157_8;
wire n158_8;
wire n159_8;
wire n160_8;
wire n161_8;
wire n162_8;
wire n163_8;
wire n164_8;
wire n165_8;
wire n166_5;
wire n167_5;
wire ff_vram_rdata_sel_2_9;
wire n213_9;
wire n201_9;
wire n249_8;
wire ff_vram_address_15_12;
wire n70_9;
wire n71_9;
wire n72_9;
wire n73_9;
wire n74_9;
wire n75_9;
wire n76_9;
wire n77_9;
wire n78_9;
wire n151_6;
wire n152_7;
wire n153_6;
wire n154_6;
wire n155_6;
wire n156_6;
wire n157_6;
wire n158_6;
wire n159_6;
wire n160_6;
wire n161_6;
wire n162_6;
wire n163_6;
wire n164_6;
wire n165_6;
wire [2:0] ff_vram_rdata_sel;
wire [2:0] ff_wait;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n151_s8 (
    .F(n52_4),
    .I0(w_g4567_vram_address[16]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_g4567_vram_valid) 
);
defparam n151_s8.INIT=8'hAC;
  LUT3 n152_s8 (
    .F(n53_4),
    .I0(w_cpu_vram_address[15]),
    .I1(w_g4567_vram_address[15]),
    .I2(w_g4567_vram_valid) 
);
defparam n152_s8.INIT=8'hCA;
  LUT3 n153_s7 (
    .F(n54_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_g4567_vram_address[14]),
    .I2(w_g4567_vram_valid) 
);
defparam n153_s7.INIT=8'hCA;
  LUT3 n154_s7 (
    .F(n55_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_g4567_vram_address[13]),
    .I2(w_g4567_vram_valid) 
);
defparam n154_s7.INIT=8'hCA;
  LUT3 n155_s7 (
    .F(n56_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_g4567_vram_address[12]),
    .I2(w_g4567_vram_valid) 
);
defparam n155_s7.INIT=8'hCA;
  LUT3 n156_s7 (
    .F(n57_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_g4567_vram_address[11]),
    .I2(w_g4567_vram_valid) 
);
defparam n156_s7.INIT=8'hCA;
  LUT3 n157_s7 (
    .F(n58_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_g4567_vram_address[10]),
    .I2(w_g4567_vram_valid) 
);
defparam n157_s7.INIT=8'hCA;
  LUT3 n158_s7 (
    .F(n59_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_g4567_vram_address[9]),
    .I2(w_g4567_vram_valid) 
);
defparam n158_s7.INIT=8'hCA;
  LUT3 n159_s7 (
    .F(n60_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_g4567_vram_address[8]),
    .I2(w_g4567_vram_valid) 
);
defparam n159_s7.INIT=8'hCA;
  LUT3 n160_s7 (
    .F(n61_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_g4567_vram_address[7]),
    .I2(w_g4567_vram_valid) 
);
defparam n160_s7.INIT=8'hCA;
  LUT3 n161_s7 (
    .F(n62_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_g4567_vram_address[6]),
    .I2(w_g4567_vram_valid) 
);
defparam n161_s7.INIT=8'hCA;
  LUT3 n162_s7 (
    .F(n63_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_g4567_vram_address[5]),
    .I2(w_g4567_vram_valid) 
);
defparam n162_s7.INIT=8'hCA;
  LUT3 n163_s7 (
    .F(n64_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_g4567_vram_address[4]),
    .I2(w_g4567_vram_valid) 
);
defparam n163_s7.INIT=8'hCA;
  LUT3 n164_s7 (
    .F(n65_4),
    .I0(w_cpu_vram_address[3]),
    .I1(w_g4567_vram_address[3]),
    .I2(w_g4567_vram_valid) 
);
defparam n164_s7.INIT=8'hCA;
  LUT3 n165_s7 (
    .F(n66_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_g4567_vram_address[2]),
    .I2(w_g4567_vram_valid) 
);
defparam n165_s7.INIT=8'hCA;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(n166_5),
    .I1(w_t12_vram_address[1]),
    .I2(w_t12_vram_valid) 
);
defparam n166_s1.INIT=8'hC5;
  LUT3 n167_s1 (
    .F(n167_4),
    .I0(n167_5),
    .I1(w_t12_vram_address[0]),
    .I2(w_t12_vram_valid) 
);
defparam n167_s1.INIT=8'hC5;
  LUT4 n534_s1 (
    .F(n534_4),
    .I0(ff_vram_rdata_sel[2]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n534_s1.INIT=16'h4000;
  LUT4 n566_s1 (
    .F(n566_4),
    .I0(ff_vram_rdata_sel[0]),
    .I1(ff_vram_rdata_sel[2]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n566_s1.INIT=16'h1000;
  LUT4 n574_s1 (
    .F(n574_4),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n574_s1.INIT=16'h1000;
  LUT2 ff_vram_address_15_s4 (
    .F(ff_vram_write_6),
    .I0(ff_vram_address_15_12),
    .I1(n201_9) 
);
defparam ff_vram_address_15_s4.INIT=4'h4;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_address_15_12),
    .I1(n201_9) 
);
defparam ff_vram_valid_s3.INIT=4'h7;
  LUT4 ff_vram_rdata_sel_2_s4 (
    .F(ff_vram_rdata_sel_0_7),
    .I0(w_sdram_rdata_en),
    .I1(ff_sdr_ready),
    .I2(ff_vram_address_15_12),
    .I3(ff_vram_rdata_sel_2_9) 
);
defparam ff_vram_rdata_sel_2_s4.INIT=16'hBF00;
  LUT3 ff_wait_2_s3 (
    .F(ff_wait_2_8),
    .I0(ff_vram_address_15_12),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_9) 
);
defparam ff_wait_2_s3.INIT=8'h4F;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(ff_vram_rdata_sel[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 n213_s3 (
    .F(n213_8),
    .I0(w_g123m_vram_valid),
    .I1(n213_9),
    .I2(w_t12_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n213_s3.INIT=16'hF100;
  LUT3 n248_s1 (
    .F(n248_6),
    .I0(ff_wait[2]),
    .I1(ff_wait[1]),
    .I2(ff_wait[0]) 
);
defparam n248_s1.INIT=8'hC2;
  LUT4 n179_s3 (
    .F(n179_8),
    .I0(w_g123m_vram_valid),
    .I1(w_g4567_vram_valid),
    .I2(w_t12_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n179_s3.INIT=16'h0E00;
  LUT2 n112_s5 (
    .F(n112_10),
    .I0(ff_sdr_ready),
    .I1(ff_vram_valid_10) 
);
defparam n112_s5.INIT=4'h8;
  LUT3 n247_s2 (
    .F(n247_7),
    .I0(ff_wait[0]),
    .I1(ff_wait[1]),
    .I2(ff_wait[2]) 
);
defparam n247_s2.INIT=8'hE1;
  LUT3 n151_s7 (
    .F(n151_8),
    .I0(w_g123m_vram_address[16]),
    .I1(w_t12_vram_address[16]),
    .I2(w_t12_vram_valid) 
);
defparam n151_s7.INIT=8'hCA;
  LUT2 n151_s6 (
    .F(n165_9),
    .I0(w_g123m_vram_valid),
    .I1(w_t12_vram_valid) 
);
defparam n151_s6.INIT=4'h1;
  LUT3 n152_s7 (
    .F(n152_9),
    .I0(w_g123m_vram_address[15]),
    .I1(w_t12_vram_address[15]),
    .I2(w_t12_vram_valid) 
);
defparam n152_s7.INIT=8'hCA;
  LUT3 n153_s6 (
    .F(n153_8),
    .I0(w_g123m_vram_address[14]),
    .I1(w_t12_vram_address[14]),
    .I2(w_t12_vram_valid) 
);
defparam n153_s6.INIT=8'hCA;
  LUT3 n154_s6 (
    .F(n154_8),
    .I0(w_g123m_vram_address[13]),
    .I1(w_t12_vram_address[13]),
    .I2(w_t12_vram_valid) 
);
defparam n154_s6.INIT=8'hCA;
  LUT3 n155_s6 (
    .F(n155_8),
    .I0(w_g123m_vram_address[12]),
    .I1(w_t12_vram_address[12]),
    .I2(w_t12_vram_valid) 
);
defparam n155_s6.INIT=8'hCA;
  LUT3 n156_s6 (
    .F(n156_8),
    .I0(w_g123m_vram_address[11]),
    .I1(w_t12_vram_address[11]),
    .I2(w_t12_vram_valid) 
);
defparam n156_s6.INIT=8'hCA;
  LUT3 n157_s6 (
    .F(n157_8),
    .I0(w_g123m_vram_address[10]),
    .I1(w_t12_vram_address[10]),
    .I2(w_t12_vram_valid) 
);
defparam n157_s6.INIT=8'hCA;
  LUT3 n158_s6 (
    .F(n158_8),
    .I0(w_g123m_vram_address[9]),
    .I1(w_t12_vram_address[9]),
    .I2(w_t12_vram_valid) 
);
defparam n158_s6.INIT=8'hCA;
  LUT3 n159_s6 (
    .F(n159_8),
    .I0(w_g123m_vram_address[8]),
    .I1(w_t12_vram_address[8]),
    .I2(w_t12_vram_valid) 
);
defparam n159_s6.INIT=8'hCA;
  LUT3 n160_s6 (
    .F(n160_8),
    .I0(w_g123m_vram_address[7]),
    .I1(w_t12_vram_address[7]),
    .I2(w_t12_vram_valid) 
);
defparam n160_s6.INIT=8'hCA;
  LUT3 n161_s6 (
    .F(n161_8),
    .I0(w_g123m_vram_address[6]),
    .I1(w_t12_vram_address[6]),
    .I2(w_t12_vram_valid) 
);
defparam n161_s6.INIT=8'hCA;
  LUT3 n162_s6 (
    .F(n162_8),
    .I0(w_g123m_vram_address[5]),
    .I1(w_t12_vram_address[5]),
    .I2(w_t12_vram_valid) 
);
defparam n162_s6.INIT=8'hCA;
  LUT3 n163_s6 (
    .F(n163_8),
    .I0(w_g123m_vram_address[4]),
    .I1(w_t12_vram_address[4]),
    .I2(w_t12_vram_valid) 
);
defparam n163_s6.INIT=8'hCA;
  LUT3 n164_s6 (
    .F(n164_8),
    .I0(w_g123m_vram_address[3]),
    .I1(w_t12_vram_address[3]),
    .I2(w_t12_vram_valid) 
);
defparam n164_s6.INIT=8'hCA;
  LUT3 n165_s6 (
    .F(n165_8),
    .I0(w_g123m_vram_address[2]),
    .I1(w_t12_vram_address[2]),
    .I2(w_t12_vram_valid) 
);
defparam n165_s6.INIT=8'hCA;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_address[1]),
    .I2(w_g123m_vram_address[1]),
    .I3(w_g123m_vram_valid) 
);
defparam n166_s2.INIT=16'h0FBB;
  LUT4 n167_s2 (
    .F(n167_5),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_address[0]),
    .I2(w_g123m_vram_address[0]),
    .I3(w_g123m_vram_valid) 
);
defparam n167_s2.INIT=16'h0FBB;
  LUT3 ff_vram_rdata_sel_2_s5 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_wait[0]),
    .I1(ff_wait[1]),
    .I2(ff_wait[2]) 
);
defparam ff_vram_rdata_sel_2_s5.INIT=8'h01;
  LUT2 n213_s4 (
    .F(n213_9),
    .I0(w_g4567_vram_valid),
    .I1(ff_vram_valid_8) 
);
defparam n213_s4.INIT=4'h1;
  LUT4 n201_s3 (
    .F(n201_9),
    .I0(ff_sdr_ready),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n201_s3.INIT=16'h0002;
  LUT4 n249_s2 (
    .F(n249_8),
    .I0(ff_wait[0]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n249_s2.INIT=16'h5554;
  LUT4 ff_vram_address_15_s7 (
    .F(ff_vram_address_15_12),
    .I0(w_g123m_vram_valid),
    .I1(w_t12_vram_valid),
    .I2(w_g4567_vram_valid),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_address_15_s7.INIT=16'h0001;
  LUT4 n70_s3 (
    .F(n70_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_write),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n70_s3.INIT=16'h0004;
  LUT4 n71_s3 (
    .F(n71_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[7]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n71_s3.INIT=16'h0004;
  LUT4 n72_s3 (
    .F(n72_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[6]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n72_s3.INIT=16'h0004;
  LUT4 n73_s3 (
    .F(n73_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[5]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n73_s3.INIT=16'h0004;
  LUT4 n74_s3 (
    .F(n74_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[4]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n74_s3.INIT=16'h0004;
  LUT4 n75_s3 (
    .F(n75_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[3]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n75_s3.INIT=16'h0004;
  LUT4 n76_s3 (
    .F(n76_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[2]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n76_s3.INIT=16'h0004;
  LUT4 n77_s3 (
    .F(n77_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[1]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n77_s3.INIT=16'h0004;
  LUT4 n78_s3 (
    .F(n78_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[0]),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n78_s3.INIT=16'h0004;
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n152_7),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n153_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n154_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n155_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n156_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n157_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n158_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n159_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n160_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n161_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n162_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n163_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n164_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n165_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_sdram_address[1]),
    .D(n166_4),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_sdram_address[0]),
    .D(n167_4),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n70_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n71_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n72_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n73_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n74_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n75_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n76_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n77_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n78_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s0 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n112_10),
    .CLK(clk42m),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s0 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n179_8),
    .CLK(clk42m),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s0 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n213_8),
    .CLK(clk42m),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_7_s0 (
    .Q(w_t12_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_6_s0 (
    .Q(w_t12_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_5_s0 (
    .Q(w_t12_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_4_s0 (
    .Q(w_t12_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_3_s0 (
    .Q(w_t12_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_2_s0 (
    .Q(w_t12_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_1_s0 (
    .Q(w_t12_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_0_s0 (
    .Q(w_t12_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_7_s0 (
    .Q(w_g123m_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_6_s0 (
    .Q(w_g123m_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_5_s0 (
    .Q(w_g123m_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_4_s0 (
    .Q(w_g123m_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_3_s0 (
    .Q(w_g123m_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_2_s0 (
    .Q(w_g123m_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_1_s0 (
    .Q(w_g123m_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_0_s0 (
    .Q(w_g123m_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_31_s0 (
    .Q(w_g4567_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_30_s0 (
    .Q(w_g4567_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_29_s0 (
    .Q(w_g4567_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_28_s0 (
    .Q(w_g4567_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_27_s0 (
    .Q(w_g4567_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_26_s0 (
    .Q(w_g4567_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_25_s0 (
    .Q(w_g4567_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_24_s0 (
    .Q(w_g4567_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_23_s0 (
    .Q(w_g4567_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_22_s0 (
    .Q(w_g4567_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_21_s0 (
    .Q(w_g4567_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_20_s0 (
    .Q(w_g4567_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_19_s0 (
    .Q(w_g4567_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_18_s0 (
    .Q(w_g4567_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_17_s0 (
    .Q(w_g4567_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_16_s0 (
    .Q(w_g4567_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_15_s0 (
    .Q(w_g4567_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_14_s0 (
    .Q(w_g4567_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_13_s0 (
    .Q(w_g4567_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_12_s0 (
    .Q(w_g4567_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_11_s0 (
    .Q(w_g4567_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_10_s0 (
    .Q(w_g4567_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_9_s0 (
    .Q(w_g4567_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_8_s0 (
    .Q(w_g4567_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_7_s0 (
    .Q(w_g4567_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_6_s0 (
    .Q(w_g4567_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_5_s0 (
    .Q(w_g4567_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_4_s0 (
    .Q(w_g4567_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_3_s0 (
    .Q(w_g4567_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_2_s0 (
    .Q(w_g4567_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_1_s0 (
    .Q(w_g4567_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_0_s0 (
    .Q(w_g4567_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n151_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_sdram_valid),
    .D(n201_9),
    .CLK(clk42m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_wait_2_s1 (
    .Q(ff_wait[2]),
    .D(n247_7),
    .CLK(clk42m),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_2_s1.INIT=1'b0;
  DFFCE ff_wait_1_s1 (
    .Q(ff_wait[1]),
    .D(n248_6),
    .CLK(clk42m),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_1_s1.INIT=1'b0;
  DFFCE ff_wait_0_s1 (
    .Q(ff_wait[0]),
    .D(n249_8),
    .CLK(clk42m),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_0_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk42m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 n151_s4 (
    .O(n151_6),
    .I0(n151_8),
    .I1(n52_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n152_s5 (
    .O(n152_7),
    .I0(n152_9),
    .I1(n53_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n153_s4 (
    .O(n153_6),
    .I0(n153_8),
    .I1(n54_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n154_s4 (
    .O(n154_6),
    .I0(n154_8),
    .I1(n55_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n155_s4 (
    .O(n155_6),
    .I0(n155_8),
    .I1(n56_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n156_s4 (
    .O(n156_6),
    .I0(n156_8),
    .I1(n57_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n157_s4 (
    .O(n157_6),
    .I0(n157_8),
    .I1(n58_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n158_s4 (
    .O(n158_6),
    .I0(n158_8),
    .I1(n59_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n159_s4 (
    .O(n159_6),
    .I0(n159_8),
    .I1(n60_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n160_s4 (
    .O(n160_6),
    .I0(n160_8),
    .I1(n61_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n161_s4 (
    .O(n161_6),
    .I0(n161_8),
    .I1(n62_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n162_s4 (
    .O(n162_6),
    .I0(n162_8),
    .I1(n63_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n163_s4 (
    .O(n163_6),
    .I0(n163_8),
    .I1(n64_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n164_s4 (
    .O(n164_6),
    .I0(n164_8),
    .I1(n65_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n165_s4 (
    .O(n165_6),
    .I0(n165_8),
    .I1(n66_4),
    .S0(n165_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk42m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk42m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk42m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk42m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk42m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk42m,
  n36_6,
  w_palette_valid,
  n133_7,
  n379_14,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_g4567_display_color,
  w_g123m_display_color,
  w_screen_pos_x_Z,
  reg_screen_mode_0,
  reg_screen_mode_1,
  reg_screen_mode_3,
  reg_screen_mode_4,
  n120_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk42m;
input n36_6;
input w_palette_valid;
input n133_7;
input n379_14;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [7:0] w_g4567_display_color;
input [3:0] w_g123m_display_color;
input [2:0] w_screen_pos_x_Z;
input reg_screen_mode_0;
input reg_screen_mode_1;
input reg_screen_mode_3;
input reg_screen_mode_4;
output n120_7;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n270_13;
wire n271_13;
wire n278_13;
wire n279_13;
wire n120_4;
wire n121_4;
wire n122_4;
wire n123_4;
wire n157_3;
wire n263_4;
wire n339_3;
wire w_palette_valid_1;
wire n157_4;
wire n340_4;
wire ff_display_color_7_9;
wire ff_display_color_7_10;
wire n133_9;
wire n116_8;
wire n117_8;
wire n118_8;
wire n119_8;
wire ff_display_color_7_12;
wire n340_6;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n22_8;
wire ff_display_color_oe;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [1:0] w_display_b;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n270_s8 (
    .F(n270_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n270_s8.INIT=8'hF8;
  LUT3 n271_s8 (
    .F(n271_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n271_s8.INIT=8'hE6;
  LUT3 n278_s8 (
    .F(n278_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n278_s8.INIT=8'hF8;
  LUT3 n279_s8 (
    .F(n279_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n279_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT3 n120_s1 (
    .F(n120_4),
    .I0(w_g4567_display_color[3]),
    .I1(w_g123m_display_color[3]),
    .I2(n120_7) 
);
defparam n120_s1.INIT=8'hCA;
  LUT3 n121_s1 (
    .F(n121_4),
    .I0(w_g4567_display_color[2]),
    .I1(w_g123m_display_color[2]),
    .I2(n120_7) 
);
defparam n121_s1.INIT=8'hCA;
  LUT3 n122_s1 (
    .F(n122_4),
    .I0(w_g4567_display_color[1]),
    .I1(w_g123m_display_color[1]),
    .I2(n120_7) 
);
defparam n122_s1.INIT=8'hCA;
  LUT3 n123_s1 (
    .F(n123_4),
    .I0(w_g4567_display_color[0]),
    .I1(w_g123m_display_color[0]),
    .I2(n120_7) 
);
defparam n123_s1.INIT=8'hCA;
  LUT4 n157_s0 (
    .F(n157_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(n157_4) 
);
defparam n157_s0.INIT=16'h1000;
  LUT3 n263_s1 (
    .F(n263_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n263_s1.INIT=8'h10;
  LUT4 n339_s0 (
    .F(n339_3),
    .I0(n157_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n333_5) 
);
defparam n339_s0.INIT=16'hFF40;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_1),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT2 n157_s1 (
    .F(n157_4),
    .I0(reg_screen_mode_3),
    .I1(n133_7) 
);
defparam n157_s1.INIT=4'h8;
  LUT3 n340_s1 (
    .F(n340_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]) 
);
defparam n340_s1.INIT=8'hBC;
  LUT4 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(ff_display_color_7_10),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s4.INIT=16'h000B;
  LUT4 ff_display_color_7_s5 (
    .F(ff_display_color_7_10),
    .I0(reg_screen_mode_0),
    .I1(reg_screen_mode_1),
    .I2(reg_screen_mode_3),
    .I3(reg_screen_mode_4) 
);
defparam ff_display_color_7_s5.INIT=16'h0100;
  LUT4 n120_s3 (
    .F(n120_7),
    .I0(n133_7),
    .I1(reg_screen_mode_0),
    .I2(reg_screen_mode_1),
    .I3(n379_14) 
);
defparam n120_s3.INIT=16'h5554;
  LUT3 n133_s3 (
    .F(n133_9),
    .I0(reg_screen_mode_3),
    .I1(n133_7),
    .I2(ff_display_color_7_9) 
);
defparam n133_s3.INIT=8'h70;
  LUT3 n116_s2 (
    .F(n116_8),
    .I0(w_g4567_display_color[7]),
    .I1(reg_screen_mode_3),
    .I2(n133_7) 
);
defparam n116_s2.INIT=8'h80;
  LUT3 n117_s2 (
    .F(n117_8),
    .I0(w_g4567_display_color[6]),
    .I1(reg_screen_mode_3),
    .I2(n133_7) 
);
defparam n117_s2.INIT=8'h80;
  LUT3 n118_s2 (
    .F(n118_8),
    .I0(w_g4567_display_color[5]),
    .I1(reg_screen_mode_3),
    .I2(n133_7) 
);
defparam n118_s2.INIT=8'h80;
  LUT3 n119_s2 (
    .F(n119_8),
    .I0(w_g4567_display_color[4]),
    .I1(reg_screen_mode_3),
    .I2(n133_7) 
);
defparam n119_s2.INIT=8'h80;
  LUT3 ff_display_color_7_s6 (
    .F(ff_display_color_7_12),
    .I0(reg_screen_mode_3),
    .I1(n133_7),
    .I2(ff_display_color_7_9) 
);
defparam ff_display_color_7_s6.INIT=8'hF8;
  LUT4 n340_s2 (
    .F(n340_6),
    .I0(n340_4),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam n340_s2.INIT=16'hCAAA;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam n336_s1.INIT=16'hCAAA;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam n335_s1.INIT=16'hCAAA;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam n333_s1.INIT=16'hCAAA;
  LUT4 w_display_b_0_s1 (
    .F(w_display_b[0]),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[0]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam w_display_b_0_s1.INIT=16'hACCC;
  LUT4 w_display_b_1_s1 (
    .F(w_display_b[1]),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam w_display_b_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode_3),
    .I3(n133_7) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n133_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(ff_display_color[7]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(ff_display_color[6]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(ff_display_color[5]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(ff_display_color[4]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(ff_display_color[3]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(ff_display_color[2]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(ff_display_color[1]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(ff_display_color[0]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n270_13),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n271_13),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n278_13),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n279_13),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n333_5),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n334_5),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n335_5),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n336_5),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(w_display_b[1]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(w_display_b[0]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n339_3),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n340_6),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n116_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n117_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n118_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n119_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n120_4),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n121_4),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n122_4),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n123_4),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk42m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk42m(clk42m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_1),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  clk42m,
  w_even_we,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_h_count,
  w_v_count,
  w_even_q
)
;
input clk42m;
input w_even_we;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_h_count;
input [1:1] w_v_count;
output [23:0] w_even_q;
wire ff_q_0_135;
wire ff_q_0_117;
wire [23:0] ff_q;
wire [23:0] ff_q_b;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT2 ff_q_0_s124 (
    .F(ff_q_0_135),
    .I0(w_h_count[10]),
    .I1(w_v_count[1]) 
);
defparam ff_q_0_s124.INIT=4'hB;
  LUT2 ff_q_23_s4 (
    .F(ff_q[23]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[23]) 
);
defparam ff_q_23_s4.INIT=4'h4;
  LUT2 ff_q_22_s4 (
    .F(ff_q[22]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[22]) 
);
defparam ff_q_22_s4.INIT=4'h4;
  LUT2 ff_q_21_s4 (
    .F(ff_q[21]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[21]) 
);
defparam ff_q_21_s4.INIT=4'h4;
  LUT2 ff_q_20_s4 (
    .F(ff_q[20]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[20]) 
);
defparam ff_q_20_s4.INIT=4'h4;
  LUT2 ff_q_19_s4 (
    .F(ff_q[19]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[19]) 
);
defparam ff_q_19_s4.INIT=4'h4;
  LUT2 ff_q_18_s4 (
    .F(ff_q[18]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[18]) 
);
defparam ff_q_18_s4.INIT=4'h4;
  LUT2 ff_q_17_s4 (
    .F(ff_q[17]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s4.INIT=4'h4;
  LUT2 ff_q_16_s31 (
    .F(ff_q[16]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s31.INIT=4'h4;
  LUT2 ff_q_15_s4 (
    .F(ff_q[15]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s4.INIT=4'h4;
  LUT2 ff_q_14_s4 (
    .F(ff_q[14]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s4.INIT=4'h4;
  LUT2 ff_q_13_s4 (
    .F(ff_q[13]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s4.INIT=4'h4;
  LUT2 ff_q_12_s4 (
    .F(ff_q[12]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s4.INIT=4'h4;
  LUT2 ff_q_11_s4 (
    .F(ff_q[11]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s4.INIT=4'h4;
  LUT2 ff_q_10_s4 (
    .F(ff_q[10]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s4.INIT=4'h4;
  LUT2 ff_q_9_s4 (
    .F(ff_q[9]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s4.INIT=4'h4;
  LUT2 ff_q_8_s4 (
    .F(ff_q[8]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s4.INIT=4'h4;
  LUT2 ff_q_7_s4 (
    .F(ff_q[7]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s4.INIT=4'h4;
  LUT2 ff_q_6_s4 (
    .F(ff_q[6]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s4.INIT=4'h4;
  LUT2 ff_q_5_s4 (
    .F(ff_q[5]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s4.INIT=4'h4;
  LUT2 ff_q_4_s4 (
    .F(ff_q[4]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s4.INIT=4'h4;
  LUT2 ff_q_3_s4 (
    .F(ff_q[3]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s4.INIT=4'h4;
  LUT2 ff_q_2_s4 (
    .F(ff_q[2]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s4.INIT=4'h4;
  LUT2 ff_q_1_s4 (
    .F(ff_q[1]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s4.INIT=4'h4;
  LUT2 ff_q_0_s125 (
    .F(ff_q[0]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s125.INIT=4'h4;
  DFF ff_q_out_23_s0 (
    .Q(w_even_q[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(w_even_q[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(w_even_q[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(w_even_q[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(w_even_q[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(w_even_q[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(w_even_q[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(w_even_q[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(w_even_q[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(w_even_q[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(w_even_q[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(w_even_q[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(w_even_q[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(w_even_q[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(w_even_q[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(w_even_q[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(w_even_q[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(w_even_q[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(w_even_q[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(w_even_q[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(w_even_q[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(w_even_q[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(w_even_q[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(w_even_q[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFF ff_q_0_s107 (
    .Q(ff_q_0_117),
    .D(ff_q_0_135),
    .CLK(clk42m) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],ff_q_b[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],ff_q_b[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  clk42m,
  w_odd_we,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_h_count,
  w_v_count,
  w_odd_q
)
;
input clk42m;
input w_odd_we;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_h_count;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_q_0_135;
wire ff_q_0_117;
wire [23:0] ff_q;
wire [23:0] ff_q_b;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT2 ff_q_0_s124 (
    .F(ff_q_0_135),
    .I0(w_h_count[10]),
    .I1(w_v_count[1]) 
);
defparam ff_q_0_s124.INIT=4'hE;
  LUT2 ff_q_23_s4 (
    .F(ff_q[23]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[23]) 
);
defparam ff_q_23_s4.INIT=4'h4;
  LUT2 ff_q_22_s4 (
    .F(ff_q[22]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[22]) 
);
defparam ff_q_22_s4.INIT=4'h4;
  LUT2 ff_q_21_s4 (
    .F(ff_q[21]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[21]) 
);
defparam ff_q_21_s4.INIT=4'h4;
  LUT2 ff_q_20_s4 (
    .F(ff_q[20]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[20]) 
);
defparam ff_q_20_s4.INIT=4'h4;
  LUT2 ff_q_19_s4 (
    .F(ff_q[19]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[19]) 
);
defparam ff_q_19_s4.INIT=4'h4;
  LUT2 ff_q_18_s4 (
    .F(ff_q[18]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[18]) 
);
defparam ff_q_18_s4.INIT=4'h4;
  LUT2 ff_q_17_s4 (
    .F(ff_q[17]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s4.INIT=4'h4;
  LUT2 ff_q_16_s31 (
    .F(ff_q[16]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s31.INIT=4'h4;
  LUT2 ff_q_15_s4 (
    .F(ff_q[15]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s4.INIT=4'h4;
  LUT2 ff_q_14_s4 (
    .F(ff_q[14]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s4.INIT=4'h4;
  LUT2 ff_q_13_s4 (
    .F(ff_q[13]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s4.INIT=4'h4;
  LUT2 ff_q_12_s4 (
    .F(ff_q[12]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s4.INIT=4'h4;
  LUT2 ff_q_11_s4 (
    .F(ff_q[11]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s4.INIT=4'h4;
  LUT2 ff_q_10_s4 (
    .F(ff_q[10]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s4.INIT=4'h4;
  LUT2 ff_q_9_s4 (
    .F(ff_q[9]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s4.INIT=4'h4;
  LUT2 ff_q_8_s4 (
    .F(ff_q[8]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s4.INIT=4'h4;
  LUT2 ff_q_7_s4 (
    .F(ff_q[7]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s4.INIT=4'h4;
  LUT2 ff_q_6_s4 (
    .F(ff_q[6]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s4.INIT=4'h4;
  LUT2 ff_q_5_s4 (
    .F(ff_q[5]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s4.INIT=4'h4;
  LUT2 ff_q_4_s4 (
    .F(ff_q[4]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s4.INIT=4'h4;
  LUT2 ff_q_3_s4 (
    .F(ff_q[3]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s4.INIT=4'h4;
  LUT2 ff_q_2_s4 (
    .F(ff_q[2]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s4.INIT=4'h4;
  LUT2 ff_q_1_s4 (
    .F(ff_q[1]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s4.INIT=4'h4;
  LUT2 ff_q_0_s125 (
    .F(ff_q[0]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s125.INIT=4'h4;
  DFF ff_q_out_23_s0 (
    .Q(w_odd_q[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(w_odd_q[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(w_odd_q[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(w_odd_q[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(w_odd_q[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(w_odd_q[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(w_odd_q[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(w_odd_q[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(w_odd_q[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(w_odd_q[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(w_odd_q[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(w_odd_q[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(w_odd_q[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(w_odd_q[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(w_odd_q[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(w_odd_q[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(w_odd_q[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(w_odd_q[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(w_odd_q[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(w_odd_q[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(w_odd_q[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(w_odd_q[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(w_odd_q[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(w_odd_q[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFF ff_q_0_s107 (
    .Q(ff_q_0_117),
    .D(ff_q_0_135),
    .CLK(clk42m) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],ff_q_b[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],ff_q_b[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  clk42m,
  w_h_count,
  w_v_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_even_address_8_7,
  w_even_address_7_7,
  w_even_address_6_7,
  w_even_address_5_7,
  w_even_we_5,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input clk42m;
input [10:0] w_h_count;
input [1:1] w_v_count;
input [11:6] ff_half_count;
input [5:2] w_screen_pos_x_Z;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output w_even_address_8_7;
output w_even_address_7_7;
output w_even_address_6_7;
output w_even_address_5_7;
output w_even_we_5;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_we;
wire w_odd_we;
wire w_even_address_9_7;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_even_address_9_7),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_even_address_7_7),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hC5;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_even_address_6_7),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hC5;
  LUT3 w_even_address_4_s4 (
    .F(w_even_address[4]),
    .I0(ff_half_count[6]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s4.INIT=8'hC5;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_h_count[0]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT4 w_even_we_s1 (
    .F(w_even_we),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(w_even_we_5),
    .I3(w_v_count[1]) 
);
defparam w_even_we_s1.INIT=16'h00EF;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_even_address_9_7),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_even_address_7_7),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'h5C;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_even_address_6_7),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'h5C;
  LUT3 w_odd_address_4_s4 (
    .F(w_odd_address[4]),
    .I0(ff_half_count[6]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s4.INIT=8'h5C;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_h_count[0]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT4 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(w_even_we_5),
    .I3(w_v_count[1]) 
);
defparam w_odd_we_s0.INIT=16'hEF00;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT3 w_even_address_9_s4 (
    .F(w_even_address_9_7),
    .I0(ff_half_count[10]),
    .I1(w_even_we_5),
    .I2(ff_half_count[11]) 
);
defparam w_even_address_9_s4.INIT=8'hB4;
  LUT2 w_even_address_8_s4 (
    .F(w_even_address_8_7),
    .I0(ff_half_count[10]),
    .I1(w_even_we_5) 
);
defparam w_even_address_8_s4.INIT=4'h6;
  LUT4 w_even_address_7_s4 (
    .F(w_even_address_7_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam w_even_address_7_s4.INIT=16'h1FE0;
  LUT3 w_even_address_6_s4 (
    .F(w_even_address_6_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]) 
);
defparam w_even_address_6_s4.INIT=8'hE1;
  LUT2 w_even_address_5_s4 (
    .F(w_even_address_5_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]) 
);
defparam w_even_address_5_s4.INIT=4'h6;
  LUT4 w_even_we_s2 (
    .F(w_even_we_5),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[6]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam w_even_we_s2.INIT=16'h001F;
  LUT4 w_odd_address_5_s4 (
    .F(w_odd_address[5]),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(w_h_count[5]),
    .I3(w_v_count[1]) 
);
defparam w_odd_address_5_s4.INIT=16'h99F0;
  LUT4 w_even_address_5_s5 (
    .F(w_even_address[5]),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(w_h_count[5]),
    .I3(w_v_count[1]) 
);
defparam w_even_address_5_s5.INIT=16'hF099;
  LUT4 w_odd_address_8_s4 (
    .F(w_odd_address[8]),
    .I0(ff_half_count[10]),
    .I1(w_even_we_5),
    .I2(w_h_count[8]),
    .I3(w_v_count[1]) 
);
defparam w_odd_address_8_s4.INIT=16'h66F0;
  LUT4 w_even_address_8_s5 (
    .F(w_even_address[8]),
    .I0(ff_half_count[10]),
    .I1(w_even_we_5),
    .I2(w_h_count[8]),
    .I3(w_v_count[1]) 
);
defparam w_even_address_8_s5.INIT=16'hF066;
  vdp_upscan_line_buffer u_even_line_buffer (
    .clk42m(clk42m),
    .w_even_we(w_even_we),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_h_count(w_h_count[10]),
    .w_v_count(w_v_count[1]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .clk42m(clk42m),
    .w_odd_we(w_odd_we),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_h_count(w_h_count[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk42m,
  n88,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e
)
;
input clk42m;
input n88;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire ff_q_22_9;
wire ff_q_21_9;
wire ff_q_20_9;
wire ff_q_19_9;
wire ff_q_18_9;
wire ff_q_17_9;
wire ff_q_16_9;
wire ff_q_15_9;
wire ff_q_14_9;
wire ff_q_13_9;
wire ff_q_12_9;
wire ff_q_11_9;
wire ff_q_10_9;
wire ff_q_9_9;
wire ff_q_8_9;
wire ff_q_7_9;
wire ff_q_6_9;
wire ff_q_5_9;
wire ff_q_4_9;
wire ff_q_3_9;
wire ff_q_2_9;
wire ff_q_1_9;
wire ff_q_0_9;
wire ff_q_23_9;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_22_9) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_21_9) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_20_9) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_19_9) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_18_9) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_17_9) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_16_9) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_15_9) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_14_9) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_13_9) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_12_9) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_11_9) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_10_9) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_9_9) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_8_9) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_7_9) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_6_9) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_5_9) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_4_9) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_3_9) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_2_9) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_1_9) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_0_9) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_23_9) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n79,n80,n81,n82,n83,n84,n85,n86,n87,n88,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n79,n80,n81,n82,n83,n84,n85,n86,n87,n88,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  INV ff_q_22_s4 (
    .O(ff_q_22_9),
    .I(n7_1) 
);
  INV ff_q_21_s4 (
    .O(ff_q_21_9),
    .I(n8_1) 
);
  INV ff_q_20_s4 (
    .O(ff_q_20_9),
    .I(n9_1) 
);
  INV ff_q_19_s4 (
    .O(ff_q_19_9),
    .I(n10_1) 
);
  INV ff_q_18_s4 (
    .O(ff_q_18_9),
    .I(n11_1) 
);
  INV ff_q_17_s4 (
    .O(ff_q_17_9),
    .I(n12_1) 
);
  INV ff_q_16_s4 (
    .O(ff_q_16_9),
    .I(n13_1) 
);
  INV ff_q_15_s4 (
    .O(ff_q_15_9),
    .I(n14_1) 
);
  INV ff_q_14_s4 (
    .O(ff_q_14_9),
    .I(n15_1) 
);
  INV ff_q_13_s4 (
    .O(ff_q_13_9),
    .I(n16_1) 
);
  INV ff_q_12_s4 (
    .O(ff_q_12_9),
    .I(n17_1) 
);
  INV ff_q_11_s4 (
    .O(ff_q_11_9),
    .I(n18_1) 
);
  INV ff_q_10_s4 (
    .O(ff_q_10_9),
    .I(n19_1) 
);
  INV ff_q_9_s4 (
    .O(ff_q_9_9),
    .I(n20_1) 
);
  INV ff_q_8_s4 (
    .O(ff_q_8_9),
    .I(n21_1) 
);
  INV ff_q_7_s4 (
    .O(ff_q_7_9),
    .I(n22_1) 
);
  INV ff_q_6_s4 (
    .O(ff_q_6_9),
    .I(n23_1) 
);
  INV ff_q_5_s4 (
    .O(ff_q_5_9),
    .I(n24_1) 
);
  INV ff_q_4_s4 (
    .O(ff_q_4_9),
    .I(n25_1) 
);
  INV ff_q_3_s4 (
    .O(ff_q_3_9),
    .I(n26_1) 
);
  INV ff_q_2_s4 (
    .O(ff_q_2_9),
    .I(n27_1) 
);
  INV ff_q_1_s4 (
    .O(ff_q_1_9),
    .I(n28_1) 
);
  INV ff_q_0_s4 (
    .O(ff_q_0_9),
    .I(n29_1) 
);
  INV ff_q_23_s4 (
    .O(ff_q_23_9),
    .I(n6_2) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk42m,
  n100,
  n99,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  out_o
)
;
input clk42m;
input n100;
input n99;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
output [23:0] out_o;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire ff_q_22_9;
wire ff_q_21_9;
wire ff_q_20_9;
wire ff_q_19_9;
wire ff_q_18_9;
wire ff_q_17_9;
wire ff_q_16_9;
wire ff_q_15_9;
wire ff_q_14_9;
wire ff_q_13_9;
wire ff_q_12_9;
wire ff_q_11_9;
wire ff_q_10_9;
wire ff_q_9_9;
wire ff_q_8_9;
wire ff_q_7_9;
wire ff_q_6_9;
wire ff_q_5_9;
wire ff_q_4_9;
wire ff_q_3_9;
wire ff_q_2_9;
wire ff_q_1_9;
wire ff_q_0_9;
wire ff_q_23_9;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_22_9) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_21_9) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_20_9) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_19_9) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_18_9) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_17_9) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_16_9) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_15_9) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_14_9) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_13_9) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_12_9) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_11_9) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_10_9) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_9_9) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_8_9) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_7_9) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_6_9) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_5_9) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_4_9) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_3_9) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_2_9) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_1_9) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_0_9) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_23_9) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n91,n92,n93,n94,n95,n96,n97,n98,n99,n100,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n91,n92,n93,n94,n95,n96,n97,n98,n99,n100,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  INV ff_q_22_s4 (
    .O(ff_q_22_9),
    .I(n7_1) 
);
  INV ff_q_21_s4 (
    .O(ff_q_21_9),
    .I(n8_1) 
);
  INV ff_q_20_s4 (
    .O(ff_q_20_9),
    .I(n9_1) 
);
  INV ff_q_19_s4 (
    .O(ff_q_19_9),
    .I(n10_1) 
);
  INV ff_q_18_s4 (
    .O(ff_q_18_9),
    .I(n11_1) 
);
  INV ff_q_17_s4 (
    .O(ff_q_17_9),
    .I(n12_1) 
);
  INV ff_q_16_s4 (
    .O(ff_q_16_9),
    .I(n13_1) 
);
  INV ff_q_15_s4 (
    .O(ff_q_15_9),
    .I(n14_1) 
);
  INV ff_q_14_s4 (
    .O(ff_q_14_9),
    .I(n15_1) 
);
  INV ff_q_13_s4 (
    .O(ff_q_13_9),
    .I(n16_1) 
);
  INV ff_q_12_s4 (
    .O(ff_q_12_9),
    .I(n17_1) 
);
  INV ff_q_11_s4 (
    .O(ff_q_11_9),
    .I(n18_1) 
);
  INV ff_q_10_s4 (
    .O(ff_q_10_9),
    .I(n19_1) 
);
  INV ff_q_9_s4 (
    .O(ff_q_9_9),
    .I(n20_1) 
);
  INV ff_q_8_s4 (
    .O(ff_q_8_9),
    .I(n21_1) 
);
  INV ff_q_7_s4 (
    .O(ff_q_7_9),
    .I(n22_1) 
);
  INV ff_q_6_s4 (
    .O(ff_q_6_9),
    .I(n23_1) 
);
  INV ff_q_5_s4 (
    .O(ff_q_5_9),
    .I(n24_1) 
);
  INV ff_q_4_s4 (
    .O(ff_q_4_9),
    .I(n25_1) 
);
  INV ff_q_3_s4 (
    .O(ff_q_3_9),
    .I(n26_1) 
);
  INV ff_q_2_s4 (
    .O(ff_q_2_9),
    .I(n27_1) 
);
  INV ff_q_1_s4 (
    .O(ff_q_1_9),
    .I(n28_1) 
);
  INV ff_q_0_s4 (
    .O(ff_q_0_9),
    .I(n29_1) 
);
  INV ff_q_23_s4 (
    .O(ff_q_23_9),
    .I(n6_2) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk42m,
  w_gain_7_5,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk42m;
input w_gain_7_5;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [10:0] w_h_count;
input [9:0] ff_x_position_r;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n88;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n99;
wire n100;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire n171_3;
wire n172_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire n78_5;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[1]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n88_s1 (
    .F(n88),
    .I0(w_h_count[0]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n88_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n99_s1 (
    .F(n99),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[1]),
    .I2(w_v_count[0]) 
);
defparam n99_s1.INIT=8'hCA;
  LUT3 n100_s1 (
    .F(n100),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[0]),
    .I2(w_v_count[0]) 
);
defparam n100_s1.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  LUT3 n171_s0 (
    .F(n171_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n171_s0.INIT=8'hCA;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n172_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk42m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk42m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk42m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk42m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk42m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk42m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk42m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk42m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk42m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk42m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk42m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk42m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk42m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk42m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk42m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk42m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk42m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk42m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk42m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk42m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk42m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk42m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk42m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk42m) 
);
  DFFR ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n78_5),
    .CLK(clk42m),
    .RESET(w_v_count[0]) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n79),
    .CLK(clk42m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n80),
    .CLK(clk42m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n81),
    .CLK(clk42m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n82),
    .CLK(clk42m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n83),
    .CLK(clk42m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n84),
    .CLK(clk42m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n85),
    .CLK(clk42m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n86),
    .CLK(clk42m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n87),
    .CLK(clk42m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n88),
    .CLK(clk42m) 
);
  DFFR ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(n78_5),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n91),
    .CLK(clk42m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n92),
    .CLK(clk42m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n93),
    .CLK(clk42m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n94),
    .CLK(clk42m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n95),
    .CLK(clk42m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n96),
    .CLK(clk42m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n97),
    .CLK(clk42m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n98),
    .CLK(clk42m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n99),
    .CLK(clk42m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n100),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n149_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n150_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n151_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n152_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n153_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n154_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n155_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n156_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n157_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n158_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n159_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n160_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n161_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n162_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n163_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n164_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n165_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n166_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n167_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n168_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n169_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n170_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n171_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n172_3),
    .CLK(clk42m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk42m) 
);
  INV n78_s2 (
    .O(n78_5),
    .I(w_h_count[10]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk42m(clk42m),
    .n88(n88),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk42m(clk42m),
    .n100(n100),
    .n99(n99),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk42m,
  ff_tap1_r,
  ff_coeff1,
  ff_tap0_r,
  w_bilinear_r
)
;
input clk42m;
input [7:0] ff_tap1_r;
input [7:0] ff_coeff1;
input [7:0] ff_tap0_r;
output [7:0] w_bilinear_r;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_r[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_r[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_r[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_r[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_r[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_r[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_r[0]),
    .CLK(clk42m) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n76_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n77_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n78_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n79_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n80_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n81_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n82_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n83_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_r[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_r[7:0]}),
    .B({GND,ff_tap1_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk42m,
  ff_tap1_g,
  ff_coeff1,
  ff_tap0_g,
  w_bilinear_g
)
;
input clk42m;
input [7:0] ff_tap1_g;
input [7:0] ff_coeff1;
input [7:0] ff_tap0_g;
output [7:0] w_bilinear_g;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_g[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_g[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_g[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_g[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_g[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_g[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_g[0]),
    .CLK(clk42m) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n76_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n77_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n78_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n79_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n80_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n81_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n82_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n83_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_g[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_g[7:0]}),
    .B({GND,ff_tap1_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk42m,
  ff_tap1_b,
  ff_coeff1,
  ff_tap0_b,
  w_bilinear_b
)
;
input clk42m;
input [7:0] ff_tap1_b;
input [7:0] ff_coeff1;
input [7:0] ff_tap0_b;
output [7:0] w_bilinear_b;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_b[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_b[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_b[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_b[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_b[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_b[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_b[0]),
    .CLK(clk42m) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n76_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n77_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n78_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n79_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n80_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n81_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n82_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n83_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_b[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_b[7:0]}),
    .B({GND,ff_tap1_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk42m,
  n36_6,
  slot_reset_n_d,
  w_h_count_end,
  w_h_count_end_12,
  w_h_count_end_11,
  n27_8,
  n196_9,
  n106_8,
  w_h_count_end_15,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_vs_end_7,
  ff_v_en_7,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk42m;
input n36_6;
input slot_reset_n_d;
input w_h_count_end;
input w_h_count_end_12;
input w_h_count_end_11;
input n27_8;
input n196_9;
input n106_8;
input w_h_count_end_15;
input [10:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_vs_end_7;
output ff_v_en_7;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_hs_end;
wire w_vs_end;
wire n805_4;
wire n182_3;
wire n183_3;
wire n184_3;
wire n185_4;
wire n831_4;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire w_active_start_10;
wire w_active_start_11;
wire w_hs_end_8;
wire w_vs_end_6;
wire n183_4;
wire n831_5;
wire ff_h_en_9;
wire ff_v_en_8;
wire ff_vs_6;
wire w_hs_end_9;
wire n831_6;
wire ff_v_en_9;
wire n47_9;
wire n67_9;
wire n182_6;
wire w_active_start;
wire ff_x_position_r_9_7;
wire ff_hs_8;
wire ff_v_en;
wire ff_hold0;
wire ff_hold1;
wire ff_hold2;
wire ff_hold3;
wire ff_hold4;
wire ff_active;
wire ff_h_en;
wire n128_1;
wire n128_2;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_0_COUT;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire w_gain_7_5;
wire ff_hold0_7;
wire ff_tap0_r_7_7;
wire w_sub_numerator_3_13;
wire [8:8] w_sub_numerator;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_tap1_r;
wire [7:0] ff_tap1_g;
wire [7:0] ff_tap1_b;
wire [7:0] ff_gain;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 w_hs_end_s4 (
    .F(w_hs_end),
    .I0(w_h_count[7]),
    .I1(w_h_count[10]),
    .I2(w_h_count[4]),
    .I3(w_hs_end_8) 
);
defparam w_hs_end_s4.INIT=16'h1000;
  LUT3 w_vs_end_s2 (
    .F(w_vs_end),
    .I0(w_v_count[0]),
    .I1(w_vs_end_6),
    .I2(w_vs_end_7) 
);
defparam w_vs_end_s2.INIT=8'h80;
  LUT2 n805_s1 (
    .F(n805_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n805_s1.INIT=4'hB;
  LUT3 n182_s0 (
    .F(n182_3),
    .I0(ff_numerator[6]),
    .I1(n182_6),
    .I2(ff_numerator[7]) 
);
defparam n182_s0.INIT=8'hE1;
  LUT4 n183_s0 (
    .F(n183_3),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n183_4) 
);
defparam n183_s0.INIT=16'hC30A;
  LUT4 n184_s0 (
    .F(n184_3),
    .I0(ff_x_position_r[0]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]),
    .I3(ff_numerator[5]) 
);
defparam n184_s0.INIT=16'h1FE0;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(ff_x_position_r[0]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]) 
);
defparam n185_s1.INIT=8'h1E;
  LUT3 n831_s1 (
    .F(n831_4),
    .I0(w_active_start_11),
    .I1(n831_5),
    .I2(slot_reset_n_d) 
);
defparam n831_s1.INIT=8'h8F;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(n831_5),
    .I1(w_active_start_10),
    .I2(ff_h_en_9) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(ff_v_en_7),
    .I1(w_vs_end_6),
    .I2(w_h_count_end),
    .I3(ff_v_en_8) 
);
defparam ff_v_en_s2.INIT=16'hE000;
  LUT4 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_vs_end_6),
    .I3(ff_vs_6) 
);
defparam ff_vs_s2.INIT=16'h8000;
  LUT3 w_sub_numerator_8_s4 (
    .F(w_sub_numerator[8]),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n182_6) 
);
defparam w_sub_numerator_8_s4.INIT=8'h01;
  LUT3 w_active_start_s7 (
    .F(w_active_start_10),
    .I0(w_h_count[10]),
    .I1(w_h_count[5]),
    .I2(w_h_count_end_12) 
);
defparam w_active_start_s7.INIT=8'h40;
  LUT3 w_active_start_s8 (
    .F(w_active_start_11),
    .I0(w_h_count[1]),
    .I1(w_h_count[0]),
    .I2(w_h_count_end_11) 
);
defparam w_active_start_s8.INIT=8'h40;
  LUT4 w_hs_end_s5 (
    .F(w_hs_end_8),
    .I0(w_h_count[5]),
    .I1(w_h_count[6]),
    .I2(n27_8),
    .I3(w_hs_end_9) 
);
defparam w_hs_end_s5.INIT=16'h1000;
  LUT3 w_vs_end_s3 (
    .F(w_vs_end_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n196_9) 
);
defparam w_vs_end_s3.INIT=8'h10;
  LUT4 w_vs_end_s4 (
    .F(w_vs_end_7),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[4]),
    .I3(w_v_count[3]) 
);
defparam w_vs_end_s4.INIT=16'h0100;
  LUT2 n183_s1 (
    .F(n183_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n183_s1.INIT=4'h8;
  LUT3 n831_s2 (
    .F(n831_5),
    .I0(w_h_count[5]),
    .I1(w_h_count[6]),
    .I2(n831_6) 
);
defparam n831_s2.INIT=8'h10;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count_end_11) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[9]),
    .I1(w_v_count[8]),
    .I2(w_v_count[7]),
    .I3(n106_8) 
);
defparam ff_v_en_s3.INIT=16'h4000;
  LUT2 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[0]),
    .I1(ff_v_en_9) 
);
defparam ff_v_en_s4.INIT=4'h4;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[4]),
    .I2(w_v_count[1]),
    .I3(w_v_count[3]) 
);
defparam ff_vs_s3.INIT=16'h0110;
  LUT4 w_hs_end_s6 (
    .F(w_hs_end_9),
    .I0(w_h_count[2]),
    .I1(w_h_count[9]),
    .I2(w_h_count[8]),
    .I3(w_h_count[3]) 
);
defparam w_hs_end_s6.INIT=16'h1000;
  LUT4 n831_s3 (
    .F(n831_6),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[7]),
    .I3(w_h_count[10]) 
);
defparam n831_s3.INIT=16'h1000;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]),
    .I3(w_v_count[4]) 
);
defparam ff_v_en_s5.INIT=16'h8000;
  LUT4 n47_s3 (
    .F(n47_9),
    .I0(n831_5),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count_end_11) 
);
defparam n47_s3.INIT=16'hDFFF;
  LUT3 n67_s3 (
    .F(n67_9),
    .I0(ff_v_en_7),
    .I1(w_v_count[0]),
    .I2(ff_v_en_9) 
);
defparam n67_s3.INIT=8'hDF;
  LUT3 n182_s2 (
    .F(n182_6),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n182_s2.INIT=8'h80;
  LUT4 w_active_start_s9 (
    .F(w_active_start),
    .I0(w_h_count[10]),
    .I1(w_h_count[5]),
    .I2(w_h_count_end_12),
    .I3(w_active_start_11) 
);
defparam w_active_start_s9.INIT=16'h4000;
  LUT4 ff_x_position_r_9_s2 (
    .F(ff_x_position_r_9_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n182_6),
    .I3(ff_active) 
);
defparam ff_x_position_r_9_s2.INIT=16'hFE00;
  LUT4 ff_hs_s4 (
    .F(ff_hs_8),
    .I0(w_h_count_end_11),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_15),
    .I3(w_hs_end) 
);
defparam ff_hs_s4.INIT=16'hFF80;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n67_9),
    .CLK(clk42m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(w_vs_end),
    .CLK(clk42m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n120_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n121_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n122_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n123_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n124_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n125_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n126_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n127_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n128_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(w_sub_numerator_3_13),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n182_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n805_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n183_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n805_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n184_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n805_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n185_4),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n805_4) 
);
  DFFR ff_hold0_s0 (
    .Q(ff_hold0),
    .D(w_sub_numerator[8]),
    .CLK(clk42m),
    .RESET(ff_hold0_7) 
);
  DFF ff_hold1_s0 (
    .Q(ff_hold1),
    .D(ff_hold0),
    .CLK(clk42m) 
);
  DFF ff_hold2_s0 (
    .Q(ff_hold2),
    .D(ff_hold1),
    .CLK(clk42m) 
);
  DFF ff_hold3_s0 (
    .Q(ff_hold3),
    .D(ff_hold2),
    .CLK(clk42m) 
);
  DFF ff_hold4_s0 (
    .Q(ff_hold4),
    .D(ff_hold3),
    .CLK(clk42m) 
);
  DFF ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk42m) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_7_s0 (
    .Q(ff_tap1_r[7]),
    .D(ff_tap0_r[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_6_s0 (
    .Q(ff_tap1_r[6]),
    .D(ff_tap0_r[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_5_s0 (
    .Q(ff_tap1_r[5]),
    .D(ff_tap0_r[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_4_s0 (
    .Q(ff_tap1_r[4]),
    .D(ff_tap0_r[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_3_s0 (
    .Q(ff_tap1_r[3]),
    .D(ff_tap0_r[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_2_s0 (
    .Q(ff_tap1_r[2]),
    .D(ff_tap0_r[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_1_s0 (
    .Q(ff_tap1_r[1]),
    .D(ff_tap0_r[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_0_s0 (
    .Q(ff_tap1_r[0]),
    .D(ff_tap0_r[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_7_s0 (
    .Q(ff_tap1_g[7]),
    .D(ff_tap0_g[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_6_s0 (
    .Q(ff_tap1_g[6]),
    .D(ff_tap0_g[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_5_s0 (
    .Q(ff_tap1_g[5]),
    .D(ff_tap0_g[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_4_s0 (
    .Q(ff_tap1_g[4]),
    .D(ff_tap0_g[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_3_s0 (
    .Q(ff_tap1_g[3]),
    .D(ff_tap0_g[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_2_s0 (
    .Q(ff_tap1_g[2]),
    .D(ff_tap0_g[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_1_s0 (
    .Q(ff_tap1_g[1]),
    .D(ff_tap0_g[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_0_s0 (
    .Q(ff_tap1_g[0]),
    .D(ff_tap0_g[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_7_s0 (
    .Q(ff_tap1_b[7]),
    .D(ff_tap0_b[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_6_s0 (
    .Q(ff_tap1_b[6]),
    .D(ff_tap0_b[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_5_s0 (
    .Q(ff_tap1_b[5]),
    .D(ff_tap0_b[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_4_s0 (
    .Q(ff_tap1_b[4]),
    .D(ff_tap0_b[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_3_s0 (
    .Q(ff_tap1_b[3]),
    .D(ff_tap0_b[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_2_s0 (
    .Q(ff_tap1_b[2]),
    .D(ff_tap0_b[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_1_s0 (
    .Q(ff_tap1_b[1]),
    .D(ff_tap0_b[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_0_s0 (
    .Q(ff_tap1_b[0]),
    .D(ff_tap0_b[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFF ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(w_gain_7_5),
    .CLK(clk42m) 
);
  DFFR ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(clk42m),
    .CE(w_active_start),
    .RESET(n831_4) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n47_9),
    .CLK(clk42m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(w_hs_end),
    .CLK(clk42m),
    .CE(ff_hs_8),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="SYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU n128_s (
    .SUM(n128_1),
    .COUT(n128_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n128_s.ALU_MODE=0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n128_2) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV w_gain_7_s2 (
    .O(w_gain_7_5),
    .I(w_v_count[0]) 
);
  INV ff_hold0_s3 (
    .O(ff_hold0_7),
    .I(ff_active) 
);
  INV ff_tap0_r_7_s3 (
    .O(ff_tap0_r_7_7),
    .I(ff_hold4) 
);
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_13),
    .I(ff_x_position_r[0]) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk42m(clk42m),
    .w_gain_7_5(w_gain_7_5),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[10:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk42m(clk42m),
    .ff_tap1_r(ff_tap1_r[7:0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk42m(clk42m),
    .ff_tap1_g(ff_tap1_g[7:0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk42m(clk42m),
    .ff_tap1_b(ff_tap1_b[7:0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  clk42m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  n217_6,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  slot_reset_n_d,
  w_bus_wdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_3,
  w_bus_address_6,
  w_bus_address_7,
  w_sdram_rdata,
  w_bus_vdp_rdata_en,
  n218_6,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_sdram_address,
  w_sdram_wdata,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk42m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input n217_6;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input slot_reset_n_d;
input [7:0] w_bus_wdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_3;
input w_bus_address_6;
input w_bus_address_7;
input [31:0] w_sdram_rdata;
output w_bus_vdp_rdata_en;
output n218_6;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_cpu_vram_write;
wire reg_display_on;
wire reg_50hz_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire w_palette_valid;
wire ff_vram_valid_8;
wire ff_vram_valid_10;
wire w_h_count_end;
wire w_h_count_end_11;
wire w_h_count_end_12;
wire n196_9;
wire n106_8;
wire n27_8;
wire w_h_count_end_15;
wire w_t12_vram_valid;
wire w_g123m_vram_valid;
wire w_g4567_vram_valid;
wire n133_7;
wire n379_14;
wire w_cpu_vram_rdata_en;
wire n120_7;
wire w_even_address_8_7;
wire w_even_address_7_7;
wire w_even_address_6_7;
wire w_even_address_5_7;
wire w_even_we_5;
wire w_vs_end_7;
wire ff_v_en_7;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_vertical_offset;
wire [2:0] w_palette_r;
wire [2:0] w_palette_g;
wire [2:0] w_palette_b;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [10:0] w_h_count;
wire [11:6] ff_half_count;
wire [5:0] w_screen_pos_x_Z;
wire [9:0] w_v_count;
wire [16:0] w_t12_vram_address;
wire [16:0] w_g123m_vram_address;
wire [3:0] w_g123m_display_color;
wire [16:2] w_g4567_vram_address;
wire [7:0] w_g4567_display_color;
wire [7:0] w_t12_vram_rdata;
wire [7:0] w_g123m_vram_rdata;
wire [31:0] w_g4567_vram_rdata;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .n217_6(n217_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .w_t12_vram_valid(w_t12_vram_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address_0(w_bus_address_0),
    .w_bus_address_1(w_bus_address_1),
    .w_bus_address_3(w_bus_address_3),
    .w_bus_address_6(w_bus_address_6),
    .w_bus_address_7(w_bus_address_7),
    .w_h_count(w_h_count[2:0]),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_display_on(reg_display_on),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n218_6(n218_6),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_vram_valid_10(ff_vram_valid_10),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .ff_v_en_7(ff_v_en_7),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .w_vs_end_7(w_vs_end_7),
    .reg_display_on(reg_display_on),
    .w_even_address_6_7(w_even_address_6_7),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_we_5(w_even_we_5),
    .n120_7(n120_7),
    .w_even_address_5_7(w_even_address_5_7),
    .w_even_address_8_7(w_even_address_8_7),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0]),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_11(w_h_count_end_11),
    .w_h_count_end_12(w_h_count_end_12),
    .n196_9(n196_9),
    .n106_8(n106_8),
    .n27_8(n27_8),
    .w_h_count_end_15(w_h_count_end_15),
    .w_t12_vram_valid(w_t12_vram_valid),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .n133_7(n133_7),
    .n379_14(n379_14),
    .w_h_count(w_h_count[10:0]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_v_count(w_v_count[9:0]),
    .w_t12_vram_address(w_t12_vram_address[16:0]),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0]),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_g4567_display_color(w_g4567_display_color[7:0])
);
  vdp_vram_interface u_vram_interface (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .w_t12_vram_valid(w_t12_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .ff_vram_valid_10(ff_vram_valid_10),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_t12_vram_address(w_t12_vram_address[16:0]),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0])
);
  vdp_color_palette u_color_palette (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_palette_valid(w_palette_valid),
    .n133_7(n133_7),
    .n379_14(n379_14),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_g4567_display_color(w_g4567_display_color[7:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[2:0]),
    .reg_screen_mode_0(reg_screen_mode[0]),
    .reg_screen_mode_1(reg_screen_mode[1]),
    .reg_screen_mode_3(reg_screen_mode[3]),
    .reg_screen_mode_4(reg_screen_mode[4]),
    .n120_7(n120_7),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .clk42m(clk42m),
    .w_h_count(w_h_count[10:0]),
    .w_v_count(w_v_count[1]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:2]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_even_address_8_7(w_even_address_8_7),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_address_6_7(w_even_address_6_7),
    .w_even_address_5_7(w_even_address_5_7),
    .w_even_we_5(w_even_we_5),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_11(w_h_count_end_11),
    .n27_8(n27_8),
    .n196_9(n196_9),
    .n106_8(n106_8),
    .w_h_count_end_15(w_h_count_end_15),
    .w_h_count(w_h_count[10:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_vs_end_7(w_vs_end_7),
    .ff_v_en_7(ff_v_en_7),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
i7PhjFMc00oX6F11OoUzYvhjTQIaiSqPxsd7vamRGli9ShA9ukzPaiOw8VSRTPw3yFahMntRC5XY
LolLQUU4AHmy+uM/soKuKRmlb0d7vgx2dodIF0FJTPnkWKNXf2lFi5YCKQIgj6vFRGol4G/fMzX5
QATvT45SMpkJN4iTbpVop4Z4hVQlzlC+t6iS4T0eZCsq2TP7AYnKayG2cCxS3Eyvul01MTfvLFZg
OYHUDJA1OaV7L27tQl8zZJDWiaUU0eGZaLrwTikeHeN1uRGjY58lkMiFRF80bWa9SmXIPRuHUBGQ
uSD51jvdkVT2kEQYWcg1ZyoRKz6jBkHqOsPBAA==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
L4p4nooj7rr9rOdMD2Q9G58JQJCr7Z26FIhSLTBrkHhODmQl7jEbPdI5b4a4LScWFwbiFVhvG9Rg
7gq37If14oc6VYIj+qv86Mn3ICxJ5qzNbyy0DYesDCtVkosmna8nRqLe20wU4SqpNZhvyDYecS0W
xDuk4Ctnnx2IKxkoLI0jt9j96fVobO6WiVhASfJP8F0ajfTKh3lExPdY4+HBZL/Wv/2Jlc2Nh/ba
u2wLBXseVibkwVogcjqYFMwm1MoOZ4odGC1fg3hCACkU3bswhr0XBWU4CydhvybvaUSmOVMkPy79
EMFYXi6Er7wYs+SlMy65rP3jPNkn3bg6fSz8N7FIQppvwfycHKMZIwx9ZlqYg7TZd5gMgic4I5LV
D5gv4Z+/EvQmlwl0pGRhBRV6OiOpnCTT/cM9cRS4JoqwKIDhtDhdfGRH2hHjivICv5LkgD+1yPnH
z6u8pCHpsFoN7vPEFYwqHuBr83h/gH5gp8xI9X6FmWTHmRJCgwnKsU/CStp2/zgLU0FhlOZdrrdz
A3yOojUrBKwK6lgOqw3xcZIU2sRsbCCxAwyEtNXXT3/lPT69woj0ArrzjBjEbJNNodK5Q0qp53Yz
ty0M3flc+vdiv/ylC0dQkdQAvBl82WHl1ZlnX922Xw/juGy9eWPTc8BkZpwzR95Ygbf3BXNFT8PS
f2i1C6YkHxBb2O0abrJjo4WK4o50PJzY+qyGaFewjTtcxUYNmNtNZjdXVKqYHcQhepzTNBXv6QA2
rlz7hM4EWDiB9Ao5sN/kD4nobI9BLPi5x4Ki6Ry59gETWtjT7Pzfdjc7qhsNwFr/XO2saS4Q6KnV
Jcy4+sAcCulSr9tSoRrc7c5+gGW83VCSSpd5bC7OmjS06wkel5anzd0dgFz78IDhGzfqaTRmAePN
Ls7exOuHeZrpQxH06uYs6hrtfd9n/XIFi9752GUL88sFNRPbrTFWZo5kZsSASE6LmPN2zW5RROQi
lakfWXTAvQPedr6mZ6oGMRYbi6gzMAfiOHKRdFS6XdPOPMbFZQUxAUQSwMwDIAyuN6aoQYV7hdte
JyTVBsE++hgjmDOYjGmSXGz+0rDrNchvr4AIhTMW1jOLPiHsKV7EgvVelDhrcziWaXImfaaEjqn+
+I7MFMoR76L69QbyG4aNtECtKBJ8V88vHp2QJzKi4hZMglR+nPvvM5V1gX5n7GSwHYKgWPDxjWTL
FqMQ2zST32yMZ8qL+ehv5ja/a/h1AdiMFsz16VEX3h7coj4gR5OgHdIUdgm7NdUEkpizlcHsSUlE
vnS4uJ93Srz5yBy2Zqh6gF9N8TjXsvv8gEvfvqhrqxVDT9rJyl3PhOX3xUE7nfW1CHmLq8hQeTtM
YDLocY4DNa/5EDplitk/jd3ASsyhPlEi9fyb5T4Oa4YtnBrZfHNK+dK0YsiUf9jeZGQbXOdrRlPB
uYSEIJxuYTXw3eHnOc+WyPpTY9RK++WiAVdHvzEXG6coolwANek6fcEyVGPTxpY63uy29de8R8Ns
+f4b+veEt4XPtkjFrylNFvnGyLpnAqBZDGu+BArk9ntGILO48marLUQynd/5lyARRFKntpTEJA6P
3+X3uHxFa1Dr1Y+F7TgqgP2H25XlDPvWleX/SVuXum3tfvI5V+e3dNVu1hb36DbSbXd/TtTUiMRs
6ki6rlr52N0LXIbEZ/c6MwvCy8zEPuwPQRGYXY9Btb1Fq3dbpwUZfniK6/DHRu23MzFFoNS/lN2l
K1AanxEvsyngW5UK+YZkuHAMT30AU9ky/cu/viNACcYrdzj0HkKs5xE8mBVqIGhYBC6bl5WEtVAw
io6xXBDlbn089sAPAb4mq+lBVDi+PuBIULiQUIGq+QZf4pPHV9+7fWm7JoXl0iyE8EcI5IvWCAMW
4LIcvJsctkITqgSZAfnTkWJRf/r5lGCvgvkm8g7z1coKgcE3U81ESzBxX9pGwVR2fztibhUq9OzK
HP82JYFLWz9Stx8ug2rC5mIiNLCF0/lyMrGvSHsOVCcQFMj/44K8qHvWWAgAPIWmo+CaL5IBVZWf
cQ5H5IK2qKgcnn9Fj6FrU1LLqzgngmRuvXjkU5JoK7CqXPQGDv2FnKYmBDlJoVl3Q6qHRPOrQWuK
jFf+m8ndy8BRtIfKYJ+j8MLsmtDaVXpRikHuyZI11oxj/f8s8U/GUDs0uN/eeXYNiNZ/21nqsXYm
MN6CefGMz63up3aBtZAjyyxk4SihoRBj/+2YXTbl7TZAIgJK9ueb2TP+3yQh6XEWxef7g541UUyV
GieH5hCJKx/Cr8CS8UkY2Tbu2q6ek6ujLyKyvt8aMkbGxtcAMoIlYYcBC4Gtge+BFay6KrQJnmvA
UhTxKdAO+eWhFcPmoCS9Ekv+qyMAI916AK0/1VQbE+hPUqFMthRtqf4dpgqLywSbCmRrWxbu6EGQ
VxHo8dljPY3Ju2ndB2kLOKTSgXY9CEWahN2jLWn5YZPJXSTfANEyF53CRxeGI0QprYu6m7AdAUWN
AAqcY4sjOlTPvAZPE+woZvFAKlKoL6sW0lLfu8oe3Mxb7yoZ9vyGHz7prz+RdFSQjoXaHnlYtcqF
rP0MoHpZIUu3i4oGnLD4NJdHcfwLVZNEasnTNylSNz1yNz8F+caUhkFDFp6W3N1qboAyuPQJUZii
HDLaDxjj1fBRrccMkAxJkY/zKbX4J1rekKXiy3hzpEl1NUfPjiP4/jggoZYACUxkAQ7R1YO3plxo
+rXY/jDceFT+A5oJMTA/lZ5Q2XQLA30SOeIyV7I7Q3PebV3/TGK0qZEoY+MMLdO0LMMwj8hlEDVb
w4QYI2v6wAd/DEydmPNU8XmshUAdwLSC8pKcxCmm4+tA0KwpehdloLdVrmmkVhO4pHohbN/p1xXA
s9dWtAyYWxbWFlummdYyz5Isjc68x9Mt1cMFOcDxqqZ92p868X4SusDWmJ/zQG715cGB995cLeUL
z+agYwYitbQ+NbJOqWp+ncfb1jk0uMjj9TUlqt4KUlC7d3StfCiJoRDyKB+EvHSTQa+cUWpVkt+u
3lSxw74FI38MIkoKKHGPUfVV95AMmrND5p666XikUhTY3m+N7+ggbJRKVSrUYN9kpvypgX2JhF1D
Bl9enqr79/0t9H55D1KWaBZKMJraeSOixMNB8zlJJ5KwcpAw+9CDMSqxhnfotp/VxMPQaCkLZCJn
mVPIMxmAqy0/3qCi+nfPNRlqSy7YrMsuKyBxueyyrCR217L30V3Y60SYU34ZAL4XeBLhSxo2So+Q
jbHMJ/2eYXn+fs8mkwXKS1iIcZEaWdvaW53MNXniT0gU3S7JIOKxaahi9nNdVk0eJywiuXOE2Fve
P/QqEiWULH23OWCKOIzo1DW/668GhbHYPJk4gBddhmO0b1nZTvLdoBYXWZ8Q1fIisnKnF3qdSnbi
CD0UdcnwVhwruh6V5M7NePA1qIYefyv4b2KsHeaUfvUw7DFwiZ8JuCYrCjcrH1JKB8now3+DHqUs
XF19HpCtVhfSpQEu5GQt+2MxzOdxoWP207UqW/ijuLLeQkJs6ksO/Cy9vag9w2oS/HhWPmZ7vGBC
3cP493cyooCVYOTNqne5J5y1kE1aU3DLm7A2OU3QsKzPHle/ryFRjbDVy6zn+UPRxIvkUd8wVWlU
vitiMYnVD86FFPqB3TqAXyg21AWlPW9lQ1QUqTWqsqtDro4fm7sx4I9ZoTi8sRq2g8/1D4CiKcN6
D94yPOLApK/C6qasEK00vp3hQoISjDJCnFuNIOkxIjMnJpXunOcvgq8khDblR5JlC7ySZPK48f9L
c3P2SqxqGFKUUqGq3U00rcwbmM8N5CoTNNvKNtv5mcv1NhCXIssBNuv2K2WX7GwE+qHR3rwKBEXi
ydmVUphNpZEqQsd1QF/cOvYfwN4iMaPykUR8BuaajJy4ha711w0kNbnLoE+FCBogJtg2QqTve5qD
Ilxt1jWzRD4Q9mqhLnuPip4MBeTjChW1+vx19ZYtLeQMJVm91xa1+cpdGmLCKYakTpdB1L9fNII5
2taJrUSrXMBhCN5xzojjADU2S13v9EcKvjkPipj1M9WP4xuukqWhe8xmr/XRbzaESr9qw7YuEfBn
+rRkM+6T5ddox+j1QqsrdTKHW7mPwkcqgyb0+6/169mKhigSRXjWzDQ3BFRrEzURAwjVELZKX46+
vqkrdD95AMJd7WtzoZ7ZvJtF2uFZtZEIaT58t7u4yLXzi0dKvsXqtxdrJhTRU5VyiE3KtjiG2Qkd
B+QQD3fnZm0LNUQrEmJxTgJwyJ624/OEw75xWJF5yAd/aqJ7irnogZlebV48TV6vNiuKqDSoN9fF
lUgx/f7n0eLzah/qNXgK1f6FE2dTjAVyF7/blx9loBPGsymQiDYapFoYDvNbxUzKM30SYNQd1gW4
e69YU3BKUi3Zkn5j1EjaxpkHp9vp8xnbfByW0Fkd3YXAdbP6JsXOvGvDAcBLlYE8bguNIn+eLOsO
lUDHmzPMe7DV0PuZKo6mdGjwgBB0YvOIsko5+ZHmxpEcBiru8P/PBcvQ5kG6RG9o6jFFiSmIF23m
7esH5stMUl/SOtZNR1hi/BgSodAhmnjKyHttjC+drvDDlMnXywjhq6rX8EqNpcxCL1ltt9AlfbEZ
B4GqAC3nprFJu/k8wVG13xVudgGB+DCipGlAkX7xghvBcCdAlRCXlozGvqiVgktGIa7N6+aY5JcA
q8HfF1Wxk1leet3WPWBz1Rgrp/3Q8HeEZ9YR9bprcN1Gy2nn/o7SghjsH9kAf2gEWtQmBGdSFM9i
NsG2GUjT5S+L0dZ8gREDx28f09a2ToQRed6xD/oqByKCTdgre5X0AL8xBo0A77ZtoKASuwetk/kB
TQcSzoDx4oTJX+bmzgqRhpWzlnm/Ozrbmj3IeBEs2aCj1w7Z9JYwf4uZG0KMfOK/ruz0mo6zyfnU
EqhiwJVXafZgtf97COfEP+L4P6xbCoRcSsK5ckQS4fBZ9y7lNYlC08RSWZUXnPC1KJq1129BR4la
JZlYCPaCCAafnf0y82QYV4STyGKucOW70naxAYGylDIxlR8tp9Jhr/c4rUsFcV695w3yu3uClYvT
+pYyDBOOiV7R10O2Dl3HelYahHiy1IaztfK8t0wb50bmWegZxOIyqY+oDEi3KOlfwLqpL6LnnXcl
5EAVCJJgoJCsGwX+jEvBicRHRx2XMp+oMAScCkwJlJYBJbYuOvhy8Ev2JmHLwcBKSf4BXs6FHsxL
5ZQP0C2/A/h3+pKWZwHitl5dypsXMfSBG3ksh0MnjNupAgayw25HOR2iJm/nTuluVbRHmPdZINTP
9DRKjDy622wlK/VIbhiulsISmRRfjMNImBmEziInesZd+CdvWtpZSrZw84FASJu+OPWT0r5S8E8J
O2JpNVGMtw743FrM427HbpyTPb0wZmBTHGcY/ASZyrAvAqmRGrxqZ5XtXFpWU2tZUTz160Qi6tFA
17hjeOlHz/DbsoRrtN0aJSIw/Y1Wlc1pPe/vVWvr76vafnKazSbPCQxbhUgtXoqgPBARMTv9mE3E
oQ72cBufG7WTvjBnlDXNnH3nFthzQOzWwc4Y9h5OKAhlN1LA++kXXCGA7Fh5QIp0OpofXCrQNxI6
Wti0kqop2+oLlm3RoKv4dmdktkJrJ5y4OhScWJqK6TZd1DUBclpV/2Ke98D61CNKJGQNgAOQsx0e
hUD3kEJot7nO2ueQ/A8oNVAFqX4dmerMNH4klrWgt3ja6dU1qvSX+CdslVesfkr3hs1DmoZw4Srn
B1jtmm5Pqv0KLmJEXqqiwGNkP4exvp7+zAgCMLeV0qog29Ro9CkpH8SS/wtYv9ufaTya0uo6gYk/
jq9+5CbaVGdAWY/RLonc+F0LkdGGov1dAK6JMXG1tvI3Mfl3g81wESayT6bE1jKwvUAaJmO6E8LL
OT+4GxjoKJCrgaHC24I5852HDjbIh/4uNoZsy78ICWR52ipePmrjWqPN/Py2l3TqYoXL2oqMo78F
sLN9RkAyyv6EVQafgPeBHeldZXI5RZ7tvgBRZlDq3UnqTPiOdsK/JCRURAVovZRcJFaSAegOnw0v
dNhoxmlgDcWLjm3Ehq0g3yBZA2kACFp5/aQVFUsP9uy0BqI1lcHpdzFdO3QUxyO+a3NPmwC763xT
3jyfTjRNTOnm2agqUzlZuwyC3pMmQhZyyrnilNcmOkO+esrg2cjU94INVra5xcFVbJUW9TWcTlOa
mZM1nbE0HVB7+pAoefB7GU0sXhC2q5f1JyiVoNRrtKZ9xYXjwcHNMOWJ1fwzSqa/jCaChLXJvNC4
UcVRzrZaFekEYPwHyDUBdzNirDgijBrgGCkU+j9rkq324GsCVuL5LzjG7I35LWB2wzt+ulNDMRJe
KvF02rCqwmtqb1TXhtf2uai8qfbrJSfQIhVn8XtHlHma6k50CU+8cMdKFMswbZi9zUgZrGhxGjDA
irdQIqOIRUBe+PFgMpwYfoUQ3iLMPQLkKKzMJ50RsP9qFfnkDWumVH7IELH3Sty6vHc8kwNqvUba
Cu3SqANLkUqMphoLc+Xnku5xHZFW1++Bnw2BqXd85kSdK+y+nAMpNk2fiiZU59Mo+wzX6aaXHK4/
pqJHMK+gx54zFQmIj2VDl+am8gRtIGei3SSGJouFz+AeOieIHkW8mTglI93WVDrYYV/Ts2WW1Ev5
xEJ7586eUTJyggzauKHEGZqBNftX6vu1i3cKgL9cYVYesrs6s3irxQmB2wcf/Ta7pZ/+EcLRN20f
PUaSHu/8da5CClXVlw9kCxz0sk8uxuAUfUUbP6Ro1aT39w32VZi2LeRYMyHnNYnC8cC7JgmgbJEF
zLEY41R8xkPLfoG3YtxtaBcjCoYTooaR4w4uS3/IuGWSxffRVrUBBj/8w7bm5J755frOvXGSXejJ
8AVjaXbCcMxtnEh7wIcCcPJR6fPZJJunYUl3hZH5Wo/zfdtsJojQXUCjZhpvVyDHtd0dRgtBNTyl
ebXx+X+YQdMkseXSOKf7bH9P3i/pVmRKTTKG9w48NUt2Y5MULuzaKHzJMXkATumm8Wxr5qg84X43
sCpgYM/MitFIbPpBo6bJdBuRTqxhc0RMY1NcIIcmbiVwSgXG/+9c+6nIKE/yYenG0Ub2jG0aNV0n
TtUfRrAnId9dEddVCjYXl1jYAXeN6Rnx1m44Lj+4O8ERY+LQMgSAyEPp8RH7+WmluEAiS5bPegoT
DDe2tCwhZKdB77fatU9yjQ27hVlETMPkE3F9jpDG1IVrZnvkn7ttGn2UM2qfkiDdk0NQlwn1hJn7
rbLjvjEYI2DQ8+2qI0L5je3UIpZfe85nVglxo9gG7ihFlqwTSEXTowTGCxAYvlJlcSncEcTo/mDG
ICzpJqG9rG5KpQPY+aPO2F1+zh2jlJ9jbjWgPg7BawlRyW6rfC7UhsLyDz1L0zEWxj3Ozw3GWrBW
BhnuFEihQG4eYsCv7pU3NvjHOQqdziU55qbqclmaNhVz2MZwEHngfDlihmXRzekBLKN+IYa+jCsn
JBzcKh3+cXiekeVtU4o7Rz3C0YKei3xCAax84Mqx1B7h291puv9SZpiCCbzfrig8YqxJQtdIjbrh
5JnuFn/LjhXo+a6KHUSZ0t8JS+Yak9dqe2m6vBvW+8Ao09uSygQ86groJvRmYGBJavvm63HN0CyR
RMhTzK6oZI/nnwMB1A53n84+/8EyFtOHLIiZxdyYyNWZd326raWIdBp1niagSWI9qO62lVvge8mr
J1Z2HW/0XIxXwtWKEvq7FTHE5V1GdgffscDcMHDPoOU2lnJHLyHERU4fuLMxltNs2qp6yyhFcQIN
WLjbTzk72dpEFIpT+pDDQbFQymc3LiojsB6X7b3o2tsQzCOHtYlA2H3giUYxa8qLGujMHaZSKjNK
+BPJH6uoz1deXDuYmeaoKuoXQqGhnRRUJkwGzDmd1Dg8vn71rz9U7JoJfmkLejEs5Dos16hxtUW4
yFXsyL9K+TDTOAJuQK+VeoPmNuQ7uPuo2yiKauUOUlwuujzoR6+9emZ+p1Vjy3dKAeUegnCzvuot
78lBqPDB7yaaaI+jPLRiyOuoqFflKsFoPmmQRgVkEQ0ebvB9Atcbft/UGgRQzbAlmMtRNwfpY3PZ
INOdO0ISxjpcDY2gKGZa92TeYT+CmZBPyoq1gtxcg5v1gn42N+IYRtXt6vSkARBSdIaUrdcDlMfj
4AALvVahBaIHRM1y2uW6gV35ieo50B8xSJM7gSbjdUv2Z2u6Fdwoxkd9vW8Mi4qnOj8AGG3StfVK
GJxJsZm4Rpsty7/nA6zogxBeuCMbk1/l7rgUN1mCcjokSbIseLlrc5OrvIqpp80x/OZVlad/q86Y
TFrFH4AHjDPHKXt94/ML1NAmNy6Q7d2jiRfmYgFyAWoymAPzPRvjtA9AHy9Hg6w+HAqyEKfi4S/t
QrJGH76yFaz3Gs9MVP/eDxD3d5cBTGcjcbTfhCDJDGbFhRVnpciWaFKTB8MHNqMLyz2VrwBuhR4N
Fc53QJ0bGYjL9cE99N6WTngiv39n7i9XbZ/C5lgEP3j8SFPpbhi20Ha7LK5N5FvqXgRJpFhA6DtU
IqpN3mN3ZDVzoq7X78g/3/xAdhkPnKUU5tyNz8YlKUNUolN3LBcwLNWfmCn7r35ddWTBrAXcWeMR
NujicV/ErqeNQwJ/O8i7DZWNnyh5QFGafePdANJnmYyFexrI2/HSAfDGky16ax5wWy7nr3M9sRu4
XvBX5pTnoyTBDhjTF8k4tD0pfKKqEGQjUTBCACBEYSzG4A+AJDi/lqybaYy2s3yoDjCqKjU46ppA
PCk+eJMZhCA3YCBIJRfLuh8ucaMg+fTox7qpxFxvHHnXzq6z5mLE439NFTz0zS8BoY2sgQcjaFpC
0qsgRthtazL1mf5HZdsJWegBe4RBShZuP02F0Qdd4VyXJEnpZcoAnKYqkG5DwT2icxLuBzcI52iV
7JVb4n5R02CcoPP8AljjUeAs8E6tp8b+faM6bgrh9OEso32E4WwYC0D4Y95igQ7EBnuYcxUl+zJ6
SBrKAKnFaYVpSRdX+xiXJ7lEpd6XBQ9RbNSvMtig38gmItOnbOKk99IR+r0peJBNI5mTeta1WIeI
TfsMgLePBtTLpqbN8wwsI8NLDcQqzTdEqhTFFdBktcOSIdA16TDvnfPK9wzA47jcq6kwfQ3YWmF/
GFn/TmcvAqb4uB+CBcQ+boD2A6qofR75cgivkooyxuuJYXRH51UwYnMn9+Vp7N2J9M4/hjypoFVe
rKPsJGvi5N/uttdhkZMV6Mqz9CbHiGjAbUxBTdw3gh1A4XosZwCWFRt88mY6+gwwjMvgZ1ahM9TK
rvPDHVY20qeFRuAoMX0zSpxZhYH6vZ0sLBZLymShRWBZnZUadiObv4G6gp1iKaWkUndsMcXqzSEF
PlFfXAJNqtkdeKLsnwIdGskejWJVBapMYFSGTo3VkYMj0oIA+f9H++dqNbIbswJCQV2HZrDPJU/D
zF23PcZGDCgBS6Cm+27XrGK5cWijbnvTA8NNTHG5HTUzAh5TFNugeBa4NxkD9qI5G7LnQMx7E0jQ
yISW62nNWgh7WcAcAQCy64T7Ylbzui/5QGJAz2O5aO9ZeDOsanYlbAqVUGCcArg0qnW5qnB+cRrX
aCxC3Qjih/4BEaKYMQCFeFBTs1sBy2pmrl3z/UDra3t1FQ96Or9pY9hFseR56q6KwIKB/bIf8cst
fqpKTkx4Uz4AhYc17vkpT14JuVQRh5Jn6nkDy54LJ+c+ZPFSgbmucm0s1r+aDEzOag442ZjI3jMg
DIMDWSdJx93CGG94DrphCrV1RdZroXkzF0vl3H8kXlPy+gtYV9UJ8uPNNqNVSO/n3+YBQI94qJz6
9SnNcn60uB0sWQ/fv+GumyZ+Y5DqQthbQTEoiofC0Eu/TQg5Xkndpd0K+fPsaiyLpqBQ/KIrCNFr
Oay/Kn6Va48hRfsJwlyrvtjqupEzMp2sIItpen1BIZB46Q1GAoXQjiBSd4vnEC+tJRSG1OembMNs
zHBQWUhi9jHQ7voTcCRAfwDkvho+8sG8ZjsqN7d24qp7i1r/bMBK0ph9abZQX8UuoXB2mc/eOytO
fkeAMwqI1YDQwsKr2imFo3RXf9Q8TOIQH4EsoQnLS8TMZBGkNl4hcZPnAwZLihkhEXakDbmv5ssj
2F52Hbyyt7SgAFloH1bEYslMHOq5Ku5K9Qm+7cDlTygbwqbLIb5/9cih+RAzlNccRk0Fr8LdKiiQ
uZLt9BFjrzGAMEhOezIby65bFtkF4siktqqkDIGgnMLJQfGJ+CVHZl1+zMuvVw98xaybydHkqkSV
5H/tJbRiOKQz3EePjo7OvQ8n6GbIrof3RWjN7zWQm8kIpCc6j66WLNXMi0Ohl9T9xT/QFERQVoUo
ttqt20z4O3ehoQ/OwqiOgcuaXGGAhPkthfRNHh6Ri2ynHDjnLi7cxgShIY/4kMZ4IdsBnWwSSJmq
xG3YKvUd9uO4CSUQJQiFJqBWAtlVh26vKF/Ff/gqkOTZtBIQG4rHXn2YdXbQ4iPDJynlYOdT3Kt3
EH4A6JmoKc+PZTT6ddBJa4ml2ABBfdiHkTJl1lA+hYOjbXP8EUZ+aqh6N8xoc3VDPnoxxGJZ05MP
4cNqkcqyLxXA3YEF8Tck/UH1TElOl6dyrF4B/UDcih1F+Tr2TlKsx7E2OI3AfYIP14uL+m1jqLOT
GtedrAgnLjAhECFlF1LvNAoO6puEhPyYGozl74hPNJeOADH1HB53p/aKRSlqeEBUFSbE7+5k7y9G
DmMZs5Ga38q2b5hUETPL2NpeWmpphR0gG2od/xEUvgWeiWgVmk9S6kurf/q/0iQCzru8xQ8+9EK/
isjrG5pBHTBTuwejG7nuoG/WJd5GgfN+o7HALqr4Ghog3LTg8BKFT3R0b9J7cmQRvH65cmsu9V5Y
LF99NWR2RlG1Vd0pIma6v3E35yb/bgSa+zUDJv8u9MgwUAf2He97/BtUZmWOSaHCTPk2HKydaP//
DgCN7R2m+zfqOyy3n90O2+dGN250anKPf3tIKoxKCc3zRdSX3xDc3kertBXoMLR+MD3iphgmdS2A
jEvLTy0lXWU0rXeZpHDVeFiZvpMVsJ8doSpfgBeATatWi+z+JbCzlcM1quQRm3e40v39pCLfeYIT
s/cpZfuH8abcCeR+37uhGw3Rdc8Z/5k+WP8P6+uIOdLxENw3xtmlZFZCixyBUzvtgeJsMbV0l1oR
RRcBjMOlxVSIhsfCSqgZ0sPHoVBs9FHfqM9noUDb+FFgBS96CYzD61a3q7Eu/YNLGJpzL86nxc0g
47Z1ANgSVequN2BI30d92xpiILWx2VyuhEi2mhyzijdoQ8LrhNswJ9TAXhstRTU9invVjYePD5V0
/CbFn10E4oASyn+bt5bfaLqCnPiUhFZAL7SKbpcqNdw3JcMcVhI9J8B9vw2Ya4MRAymfigjsGiWN
gnI+0qfkdzIGNHcLQ3ciy3CDuADTKuPJhD3bXG9R2ENc7HFcKNc13XPPuTpxwLmEklENzMOgJbws
vNhrazJzMaH/uLPVTh/qcoFgRo6MMtuX5xsKbqCpy22AgrGNJwk1Y2db7U+jDRvelNt/xwsgwywk
LHyTqWPbnukUz6arj2ORnkR0NBxC0S4PRXzjfFJBiEoMnL28JNOwQCRsyg8uzfqobEpy+jbdhKB7
yoRpkXou1E1XlYmC91tXyk2x61jM8QwCYVmLyP7ip9PX0+ev4KiKzmLzuiRLUOiUDeoC5N4nM9ym
3wQdSlfaiLK5N9jwJvNax34O10VLklh+SVe0yQ8UjJQlIMrwSHEn1oqbsPFifXLY50zD0UH3oj2D
OszC0K0ZzgHyOSkKUb1kD6h4WSXjm2XYVCCLvsvMf5xShDZHXLce+uUr1385VV7iW8rBGYLavDG/
MwrtbLunxqrmDczP7VDPU+YuzNP3MvXP06W+qlzjEoa8UEcLa1z9Osr/9hALAfooaGF35vMJqC7k
ItM3mot5bG+0EMkcGG97RvlVzD3iDpvQgBA5MuGTSCib7GmV3rJ6xCYNwSyyw5GEKWIrLo1oUe4o
/iE7Ky3/blvqoBAWRonogO6NS5oovMVdTFMg+woF1QCVmG3+Hb6om39HM4/fsr2voGha29W8N+pj
BRJX/K9NtrT2fBZJAtYIbwQqmU3xrOHisvJAM0/nbX9DN0Vx0z3zw1YFsrgPyda/4e5Ws/bLbGZR
MuR1nD50PDInWV7JLJY9Lu5LVCiSFebP1DEudmDO8xMDBQiIiMnWQT0cTu7iIV6+54MVUWTPrgtA
yIjH7hMQG+y9ebKyoDlOSiKEkY0W+9dpUP7S50ZwdYpPDs21qBiLZ3uwnmGl5VvmrfrrKKGVXaH1
VS7oMqAyZ3qYg3pM020ipLj7sP1R83pOA2szxD8bHihQCK8AqJ2+TZ2O0ybhySsWkHTjUz55OUeV
crTv+aWjOQ/u9IZ06s5f6cQZuAUAYh9Xt1ILFi7J8VLFbSt4WMarHzX/1hJtkzONLfLpeyMhTmhB
XHnTWnQRzA/ny9/wyPB6j7RYMt+AfScSYjXg46eVqmp7u9+yE/eS5b4asuGKEpyCqs6w7Ps4aC4V
3vtLAhZA5X1XxsygF6i2N35q0NExvyNBM2oabsbCiu5OP0gh3U4zD9NMFr0mzOeRGWH9f1Uw6xli
rXuwHieJWhVIqoFa+BcfM3G3LUv2R3EgfJTwO5J6mmpVddNiffK0ej2ycNTfJUcyHQXqtyYbPSF0
2vCGZje9E4MaW0dPN1T4pBGCAiEBNY7a9DM/qzjJwigwlay1iYsp8AaYfe3CjBIgQL/lYS7gJ8NH
RLCWg5wqvk19AGLDUtIHRsZUs05bqHino04qpwU8vTs1D17NMkUz47FVnaZ+Alt8iWuMbQACWXPr
N3vPw/oUdRPsE990k3S71bE173zaE6zYqPm8ibiQfTEHxRPN/+ix5u9UJ/CM9oTlAlG/CCIJgB8e
qn8L3l/SG7ERJ7iey0N0FgN/kRxOsu5dDKt41YClZUsXN1tqDBw6kmUdBuE3AW4h+H+kwTYlmPAc
7MeGNZUhMULXgRoOYgRpra374aa6DDr38Fk9GpffJuPgi0lt51wg3mOqsGH8+fb5GyxXrnEKXN/a
heEcr+dCiTJOwb8FiFQOI3cvRHkIkqLhT+PkSpZgCzFP9gMiQ8w4OFhE70MTWKXcLBO+Foaw1LnQ
mgTom64pmlQuY/iTfjvr8q+GZeARTmeK+n3DeoYS5y+rwqRzqAK1wY3wBCoYJD65AYyTIdHdV2/+
LvAhQmAIwfA1SXTthfyT9cz/FmKLyU5BEwRMXzz/UkSqFYy8dSrvdNm02s6gct2ljmwPiCK+Y38G
VzJMb2+2epvnAQQHZEmlxPK7/EpmcUt+29jnD4/soZ6cC+gHoNob5NJaQll2oJz2EBZ1WNU3rYuU
oWECo3yYTvPBpohvyNTe0uQkUSnNQvSdeB49Ab8wFdmENr9nvmld78fOFGiMC8n+DyTj35RHU9KN
4fDFkTf55+gXlEjnZbKh0oCl/XZgG2F1wrdVM5R63ld0Y/2DwKEjIsYQSvE65rdPbykVCR+0Otqy
JSBT3rpHn4ifJ710Av1msnv0b6CyJ0TcsH0Pr7yXExeaQcd1bjlkzmpxh1+lKNlPV+z//vxhZLpV
oBch2dhNKM+7gm9a1q1qsg3aCkRC593mnrdZ9YfF93bHgfOZuLBiTitMqvZYmXf4ncpVr3N1SnWq
3cm72CTDC8g3s5O+oE3RcUrngImh55XMlxqEzR28g0mdqoqFX9X6Hem4T8ZOTmD5rQ1gsPvxQ4KY
oeb7d4kZk5ihxWCeaQRPn3tZt0anUhaANvcIU33WDN2FzKcmqlyy8/DLqB74a74TSoiugOESQbkw
01lbdpbflqoxz59ATsuxDOWNCVebIhkapuqNUyiZllDKoxMWXtbJiu28QW+nw0U08G0KAEYuZK1Y
WzWnaes1l203vpUzLb1YlUyo8SHtZhza65ZXB2M/lAF9MWNTivsl3QrjWb3r3f4mDGvKubDuJnCm
0jOOKhpj3JoLvQZMSe+/IGByXJ9YcCNsaCz5ZJg5U2ZjuWYOtApaymakUh3bU5myHT8VKXTy2Bi6
1BY74ybt4OC63KNkPqE1zUj3Cqu+fG8CBBmYn1ViiPhjfgTGHuRi7xPOaEZtVxTUi9nK9ReZ1ucZ
WgSibvJWDqng9loVYYByvTju+Io+65J9+TrzvFCnazM6qK9ej6igz5Y/0lvi5lZGfjeXJcbpd/+v
i2hiGYBs9erFqMauOnaG6EnlW7GdLz2sUe2Tbd1aaMVwEJ6aSe3hAUpHanwm45DQHHPshWnT4e4B
A1gpfIeGF9QJWV4Ed3otWs0cs/pp4Z8kZJQ9zDy45piHp5ci7571URhevlspnJRKf9QoZjDwySp1
KbsVmz/d+DW7vqZcZ16EeUXTOW5UbNjw3RJb2kxGhnMkhAiwlY3gGnbsa0dTQU2eLy1F0hmJgafJ
QZq63P9akFkjXjaN+8ovk0gM6lx+gNSwxzXLX+Vzjr2HDb037CV+I/55DtTU+9GeQ1qaYwQeWZaP
MIxzUe20TnHrCIpJ8K++WU3vyHyYHNbWFRe0NJwE5H0E1b8Sn9aWVxg74GVVLP35Z8lUgerFgHN+
5AzM0b6vft7NJ2uK0dP7IQbhG/dnutRP6UwA7F7D51kPnklsuRV3hRfCF0xU/Xv3XHKtZZk9b1KB
LPlgHWTMBKvsUJzEMGfa3oTZEkxMb5Bt+DiLzeVX2grEDvI3VaYgYAGmqjd4KHhbph/AE4T09Pe0
v6BRvz9n8dvJjJ0aDQNvxKHOoyxgUTjlRciPbr2bTe9O+bRO1djnON6EWPOInBAjI5dBV0L/OYOd
bTiSk5PNphKyXugN4XSlGcopJ9UcxAXZAs/LOAdZzfuvyrT3FmsUvoI6IIU5CVQoity0KiljA+KR
74udpm9brEtXQyJZ19yFaGV7R8NBYpIMpN6z4NyWzNrXvEL3D9/CXn/3kaFEfcJBDL+gaxm21HBA
oe+NeQoHaTjGM7oARZSbVRotW1nRotNU8zemCEdEx7O3wKrM+eeIVg0ifQDuhs+XIcjix+ezc9WG
h62u0RVoJ0Z2yRhcHjvyGZFx9aOFKW7j9msUxDRHRN4TW2k/shTHKYOQUD3g7dHOdzz701+MB8D6
h3k2T/rHMhyv9ppDE4gnoMClUzoCpvR+eytbVp9bAjHorJwGIJSW3yUKx5D3f/UziBTwgkJ/Fzrt
aeMRm87n0vWh5XV01QVblJgiJhO/+y3f+9l1U7LIKhIalmgZhyihuWNDVRp0RDMgh8lwBqBvqaap
IbrIutfK4V7DAPplpZ87GjNKiLk/6KuYrbU6lexpOb0CCE8VxzZI8hNb23Rgr90soUFTGEN91vZE
Eq+X668p2KBoCXficyYStl+7Bj78ZnLefJv+hR+Um5kHiBoAnuiTmn3OP7W9snCExpScLpl4aILW
Ty62t8JZmQmPKwz0p30S65N54ICNw8GHh+Q+bvU3OPgDpMz/SMHlPO4/ws9a4Ev0DjPxJh+ZAFOU
w68mg3qhFBppHSn6IC/dr3++CYk4k2nkOTyUQlAFmmewqfKFkJuv9fxb68AmQp07aZy4KXNz5g0T
RmGAqAikVi2cTiIisx2Rj7UR0UATCgjm8XyLeA95FqIHQoSzPR8JbEQEgcvix/6yYBxGrmDA45bu
4btMFA3Xwp+8nJijutnY1Qp3uuOwzn2C69NfSosCXrkxc445r+Oh/XrrwYM+0L5FK9onQyFImE96
B4WlBAKF/HVTbOAQ0pNhVA/XC8cP8Bk4tdidsXH5nZRT+dv97p0Taoal3KijwAC2uuLTaeic5Qlr
k7h1++GKnv01DGAfdUy8D6aVnVkh1hN7YG0cVpBZTjXM2xk+pIk07QJTeQBocmjrzkdV6dyLROZx
CC18zqAcCPw9j6n6gBFqefIQ6j2mp9CM9gxjLyLYnkCF7yF8yiLtu9cJe5oiBWS4ZRLqdibn+1IT
BtaS4NdOGkFSLhGliTaZaBhjezYgeZ5wB43tVOK80pznWVHZffFlviV4TUp00qQIaoMIUEaJpORk
HV5DbaUa9Bqh/lCL/6E/MbAbU1VmfleV1ktjqGTYKP7BAvJxyfjWyz5AqCKuxRLk7rW/JzB+KFeJ
7gkexwqJRP/zQD/PAvtuEM5JGTPib69cefypliTp5oj0JEk+shcc1DGrgvDwwYqM9+0cfOOwqBSB
sL4jb3lAWXCNUosjLyzKXja0zOcUxucVRFN7RuP464h6m9hj4hEqarbjQyhqzTeMpuidT++HzrR3
l0ia6wIxKJFf8m2lqYKfN5y8LtkAX4msJZ3/hzhZf31cr0RF8q2z/5AFuiUJqC8x6tX+I+B/48tY
isipJcQanu/gIHF6TvnLc4SO0JKbvgBiw8Js/EDZbzUNyzAtdyJEs1zNtG4g4MqeDLHO/TmUfkGK
+bHkK5DHnE1Is3shiXqUZLKW/13DGiExc3vvIHdELJnCBwAV7PwJD9mrDiLYOf60lCTgY9bO2V1z
AXVO6FrSazS+9l71bGmHTI4KrxllS9cbkKfQOO1suSP2sIycaLQgdlxSpKsZ2Bcd/pP4Vs68hPU1
fCyO1yY8cHrouftI5mJDv1TUuT2fr3bX11RQssiw9ZLOLHbSkps7fk4lDf7ntZgX2gcIenzruR+0
J3GxNnqIn9jmKXV21bQF95vnfUrcQHN3DcAdv01rICobPt5DgsoqPqRJUcuT80LviQ3PYOvAeauv
7qmvnVvxUFgdIEVDhlcEohPjLNmcZdLfSF6ZFHC2EcVbO8oMOeN91aGgQbDsPuLtRzS+EWQG9Uvm
sa4UlxF2oSiSpSQsi4kEyRhmeygZRCvNAGzLnbGpLdcQwq5YNleJhJmE73iO2kBPe8vy1EZW+EwB
ET8+u/ohCLz/E2xHFstE25jNzOvTioz6jbIfq3tDl6VX3fTNVHdl/lsUCQIs9RDZw6//FW5im5Ra
w/368LTGWgqhbnU2tg1SLHeiOGKhgbUcuGRayeVExHNsds9vBamwFOhzPqMqU8OKug19R6NIjtqq
Y5bWGQbUeofpu7PktAD01BljE1DUSvNhhMW+uPLFJmGJaUolZftzA1sKM6KkQufDyaegL0vHLh2q
lg3S2VWpjxzkSuNDbkVb1VBxYUy+UqHYzBKY/S+ocFZ6xQ8ShUuEYfJuYQq06v6rVx0QC2k7E0GG
4p/QTaY7d3l4YOjJhl9+wOuqU6aGBv4a1YEem59eVc6SpsBLISERYU+VsM2K8LvJ7VSM2nJgGc56
HVbyRhxSLiRPvE7V+hAB4nExgo8kuZD0kHJY5sPKVa/x96OKZZK0FY40GY08KYWIVqyFdyz2uNa1
VGPavii5xfu3dvahu5FIVR0QWt+U2wkglL7MeIUfbDvtAyMsx+iE8FuB/WDWb4lq/zAzZFw2Qwu6
v2iUzk0y2wvzeFdQs2wudg5z3SBVh/CDrNv/Kb4j79GZ+2OVVDWiaa0RBF+edvzngByshSEnrCnb
bK9o61J9HlYGvI0JNVz9UGGhEixKtrezMKGMPk/z6DLNYLE1eYpkKcHLdLAPdJ/cbhuKfAIlYZR/
S02Rn8QhvfMDUm7/QUf76dth4n+2JQkpfEQUhv2V1EJCA3KQG0rITTRFIVDYbu4UfIdxxDD31hIy
CrhScbuQx84YMlSIntDv56xETKYSxLvM37L5+IcSkeMKAmwmh4y8ZLp1wdQuroTtua8jMsHzJnMt
Agk8uUYJv2Ultp9bAl5I1Kq5ElILWFGmWTltiBr8i3KkxeEOZFr6IcAMzl7MRPJ84oeJ855ZrsiD
U4IjQg4yPS4oKsUnO9ivuggatZ0RgBSypf9YkWdLMpJ1at5V1o1CrqIT03aD9GpmR+XL8Hkod4hd
yRJ3tW0EyAonUhYqh4sbGj9EmSKm60km+Fgw2l7LDseG5l02+zfN/5dlrUbVRXXDaBOk1nTNB1He
qs9M820vXaxwN2M5m0s93lC7sid9rFGHp57IFvElKGRtDMyXrhAM4jzcRmwde137Wcrr/pU26vg7
1CMziL27LD9NVNYIbadPkHLvHyL2pv2+qFDlBU3bscz8J9j+4xwW2ashWylAe2KEOFM+LKyBIkct
aL3hxxwDt4Wq3dSdX54/6Q1CNJSbwY2W7v8GpS6uqTxxjtuv8oMbUAJj180tL8FPc5DClpUfTXz/
2BdT3+O5IqTpxFh55wSR/B2uEEiR/pJjl1ui3+nbT89KwlK6pxwtrwoDDzrd7AKxdvOt0OTrx00Q
/xUqatRHl6uYiad2GaIY7+U6HU5K+GtI5MV7uVBYJQS1EXv2Ex6yMwoODzhvFu51/bPNrRff/DMV
le/1Wwu4kNsvU7etd61sWoEGkPGNdDEyPtq726tBkJ6qazLLQ4pN0w7OPUYE5v0KXRxBq/21RHsY
UNe9xuOACgNWEM7DfZ+b4grk5sYA5cseujZmuJb3+IxfqLEHO51alod8fPOovdAfKz1poiN8/vxN
gn912gNRFe/LIleQH/ME84S31LiKMybI/bc2q30c0hwDmVUNkuAEH+ishpkfsSdeCwttJAQG38Ec
ptBXHcKhA8V7gmnkaZdyWmY4tePSoI8aho5AgJVBLOnD2q9PXQbzhStGAbY/dUPADu4kjyAV2HZQ
Z40GBh5tyI2Y968JeoM5y5QSuXWNw9psd2vLnekGmnREoJJiMhhpNWE9r/9tWRpe/7I36TtLa0SF
BNDFeUyH3vzib4HZjbHqAFGAgXwjL2lfvjzhfSawD8jDUapS7wf8R5rOIXXzftgOcb6TRvh2a/3m
T+uyttD7lNQcO7/qmOfRZQJQtmLojyq6B5CKdy+7QtNfkhSL1USxHYuhtdE3o1JrZ7FGF9QtKPm1
KJoT6M5EW0brmSknj7ryp5OIr6yTtf+FRRQCNWgRoRs5qIsqXo4I0FzAlCEfuCon2/yzXs0M1Urw
u0vnVAdCOuMCDWt5ocGGv/XQhJm5khMww67k0Vs+rH5jEjX3bYMfaf/CNLE8KgfDZp8CeGDNTiT1
BorMTPAzFHsq3elEsz3V4cyH9LovVQYeNCHfF6Dem3528KzF+YZd9HM68CafQIlFZ3J892w9vSls
TwaWookhKn0ViCZ7enoJ9sb9DtR8lti9ol6vpKm5hsyhcyVezNX+UtplxMj9K5qWlMLPvT9YEeJ6
oIpZQzP1CAxFdBr+i3MZF/bOQdEhxckQE8S0eSn5AoVLEG4osnaZY8dDWGgDTc4KubG7d6k99G7l
37kSfso00W7rs817fPAtf25lkCAZahbxhTBcZbRPBNA+0YbYspDb7dlREDo7yqCigB5UYm1FUtOB
OLKn6vVQ+cw1YDzPImCJohV2iDb4UnPcGDV8X8Az+HNJm4sWd7VcLPZa8YQCTdso9r6qOLge45SF
kaUk1RfnhsAK0kn0J2K+A59ND7lWzNB7GO1k0wkzNPn3Fy5UKKKCQlWGvO0tLDE0+jrLNa1jX1Xr
ZkqQWeJIogNv8AIBPmXv6Ikl/ZWsKUFU4/ZcshLH6/LJuJ2Rn0C02s+VL3sJoviEwQYRKquSAtpD
KMPesI2GL34yHjNN/l5NH2vmjJ4zcZJZfvyMPmBfOFStlDIBP3ijoX3ykh64pHNKVoDicFdPA/ns
nzRpsw1POYkgajQpTuuyBHfRjOEMRtwrDESMmgZLdCiOXoPO3HITexZ3ucAWY7S+O489gUi1VNRr
dahUxA9hJgoATH4cNTCh+ATkencmhMjvttm7uEG2T5sQ+GiRjxYQ5oLickG4j98CVmh1/Wi69SAJ
XAa7CMCQVeU7rCrl2bs76HXneI6ZyYBxYe09pCz6c8AQQKKBziqhSTyX9uyT/PaSjovmdYejSNzC
OMgYUXbFgnT79QXPm9qq3CYzsaTk07etjrz2lt+ONcUk3juaOJPiEk1Ot4KcyStRcSTEIaKYo6hZ
bIBHOPHHf6wRKfYS+y1wOOTn2zR+uWCPkTQpxXFfvoIn7K5ioMJt21N9OYbx/ADGIrH/FyrQ3EzE
VDGWihla6c/RcOsAGnLE46KqFj3OGtLG6F9t5R/TF0CdRJQ2UCK75SjyahDujDcS3vQylxafpCAH
w0nRK0epKBMBTPhf05s1PpZz7lNFU5OnIscaQRYZaFIcjSYI5fyOxo+21xjExGV17i9GD2y5TBBg
joCZQ6kePGa95jdnpi77HPfUgwzHRJIoYH01JbhK3TYDU9by2I7uhuduEWLePzsIJOEiTyxRJnse
WP1Jo+3nZXJC14om/rZRVXFPhwNMtM85wUj0Z+8Zg9tST3sq3CUge11na1+zxN5CcspLVI1GWiK6
1ynZoTDGMQNLf3WF5u+nlxinimmvPepGR0+tUSBF+QMGe2hdIVJRwuclIsyeUvU1hpUBSPg/oEAU
U67rlUYH8O0V5L5wxUKLgVidK1Y2zTUUH7VaphxpSfhtV1YnB0i6ebhUmeuZvsxAAfgqSXM+PF4v
VZlMxFqU8dKJ+FKId8YEGo+HifXhzVbs65kw+ZcMA+UZpHsx6AgiFl1QlptksqXN9Ji0RsDeWomZ
8HJDrLXhxvUbXoamHqG8JYX/QJKKk0c+WJsXCRBtwRXoERxZ8LXUNIDmKsJsE7vXfbvV3xoIrpN4
RyPdMbd/KBxmsDhQuJZIZQTv1nBKZSV5XRoIv+R9gMWH4EIp9cdC6mXShrrL5Fyp1pa/2rdd/8q5
rjW8B+AekD5rmChrgSc9q6CYjaMNWW4vmw0MPa/PyiKoioKpZebMqoDE0FxbjPP1ktGaEJHSbJq6
JU4XlllU6AO9FmWd6NUnvWGwGVQuqesdHhldOJqaMLM8vnVPxNMqDOAkF7wkpa9OR66/8WIH9aD6
kvPySonoQAAOPb27BAvOBMGLyZvpns3OJOU/xwHfjKMUfZAx31JN7k4EANkx0osu1r2TAuKVdTMo
YZZvFgDb031nKSDffD0Jre3e4lOBYPbG8ZcCyGuDm8NumVDrJ0XXUq4+uSV2dlJY76f6gnU4HPYG
pv4nvf9CPf0ag/9Crzsq/6bHwaAjQ9gsgMUlt8cU2t5kM0fa+5AD1vAwX174EPuVUgQEaRwipCdB
fFjf3n6TtcVR3EYkk5yfMqIFhwhYEk/RfnmJ9SRVZFAT00Sm2iKYzcKi1iNE3eBLUklGlkctMUOZ
bI6lBCjjN4tCVMFI0ueriWNLD6lARRFisNM/IpMgRaJbng5AYNsroPos8AcIcehNqKSVASrC8cNO
JdxkZni7mCfEQdL5IceVYC+rj7kGP88EPUOZM1zrL/nEZhrIW2JD5yVq6nX6vjerd4UyCMAA6ay+
75rzgwlS9ulp/UtjShhbCOXgjLi8G3dfmFeR63e/jx6D27f31PnLahHCLxAhxKmjBHX2XNlD3R9K
aR0j0e+ncPozO9GOQxLSdYA1lpbqpU3l9qVhSeEZOa3W8LlOoN2uf0cgOwJM7Xxm/izsD0Vouta/
wf6e7tA6LJ5ddznMG3aWd0FxRNC2iNFDdhCIOJzF49FHlqfv4Ys51PmS+qW7XjI6Zfpe04hExfTV
Y1He2biRLCuJvuK1ySIAU4tlzcUvBoA/Dxn1kKww0XU/MnHPJtpRIxpi0JhtlyuKy73KRRBVAHrg
BqrcCfWQQUmFBZF0z31ru/Nbt6wZLMHS+GlrLjL0RR09rBxfwvASJ8wab+MJ5BIaZL8DFUuJf+t2
kmRACysUIC1ypFkwPN9iuFuBGsQKmwsSyjx3A0XwOFdOVyS23np6b+xlh1jy1SqxoLx5M04TtngG
YATLQ9NI0fxeZGkGps5TMfTi7JwRXpKaigLNB0fEyYIzoLmN+RFyT5DcYQpgxlwLw5TkSjoJrBGb
NjtFe1zN821xcdjpxoWexjUMVb7SlOo2PoEoZJPxbWA1HaXMnX99zZ70zSKwwyqtZwui3o0KhpS5
A0cgWAl29XP2f91iRaaMSXVWH06N0qkxd52SRnOIYuSkg3GcbHvvBpMl0LcmpTgodJFKn+mftE1u
XIp9t76K3fZ2BqFiSrROeR/zJx9hIspNSzT2h+KWqRKoDlXN+47ONxnNmZUEcYypycu8PIJ2YFmH
hY4cQXtCA+5+6sl3xZezjcGEAMKS8fAH1N1oIbzgqK1665gzcQzRO6jhDFwhViJzWQ9g/S3HLth9
MKBHpKGa6bFoSFNW63HzOmTbZ2Q8EglEJZn+DTVNGfA8x+DI4uGp6m69DomX2XCpDLZy0gyfnmpk
BjJ9lzLIL8ozMY45bb/uaRd+G00KOlSj4dns4ZI0Ke+cRQHpMuZpSEBfxBZfqkm2g7eBlDGxFOmz
8tixvHxYjhjzeejJoNwktKr/Cr7V2m7yenMtUMT10qXOon1FTvIl50Qt50fJuI548R5cjJeuNVXD
TRHREIQFPdtXgP9FohYsYF+LfTrpx10nDIQJd7ABk7JsoycMCjVm771540jhP7P1dLH9JavELPWW
SC615NKLjGC6mGnKvmJ2GV33i42WvgcXay34H/PzAen3bgalaGJK0KW5oPVItE/tnskVnCKdIfX9
9ST+WPVyE7DpEvh254UledKHx7vRZzM2zs3Sh/3fdjzNyCwDIDTlgBTTH5YyxWDLYtOQMF6czFoC
rJX+vZIQPsiGBt5tEhj9StOzhfUz7t1SpB2+UQSIVHxQwqgJicQTOWZ0xPwn0wpSKU75G77nWf3l
WRtk88rORn8pyyU5ZLFM1mOjJ2OD/Sf1DlaXu7Tj6qm7yMh89pvGqsW2rcANvQITCU0ckjGN0Rvj
5dVlKrWXMa5YtTWpyUyACsROlmo/SFMrdiEZeOaZEyNDhI4SjYeq8Oe07hKSOP8rmBuM+3eyHs0K
ZTHKEyrZXspTMGbNp2eK7971btrrECPmIsTzzy5hZ5PtISauox5T9mcUcuLN5Lqu8iPsXWre4jnE
iElShGCTCpCm7w4R8Yj9mwCPUWAy9mvrBvPNV9dbuAiIuq7yllIJnuc7/7UB9Av8gMNMThxq75vZ
PxwSNmkLjxLOXpmrESV4Sc/a9Y4HEQG7d+ehJj7/HMAaPPFE2ST/fcCc/Y+socIUCEDrWO1Jikdw
eIw+7VxyZoJFsg7Ke/E71QUMcPqTryO4L4VYNik1s5o7lDd5RAPYl+4ob00XX9D7XS4EDZD0eHx5
yvp8Kq4g5Phw+5yRVPlqNyhwTqejQoV7JCjGEyMKZbk0d3fZ+FIFVhM3ojZ30acOCUNU89640uYJ
mlZsq97YS7GazewsbPDQHK8gKpMO0IclFcGsf0dYe29X8uYgFkhyH+JTGa6uKigLMgQiw4Tp53E4
1koChZzr9DzBI8ItL8oTST54FsAfxuUdJR957yprKi6NyFGDqueY7oCwBQqmvRk43RNX58KNKhGJ
6uuPDBZc6mMAs8pSQmRoGdOftqaGhuEZaC1jQrGxmQDBA7Rt3jLqPBhI7QSyPMKb+kGqRXjOpiuu
y/NDvQXc6PfkwpAJ5Zp3mDzSyGpHbeqjWWKanV7a9GRcN6O+ZiYgNePV8aQqNfNfdMi00CbScrOe
ebqcNz0S6GZneszLmeamM1Vf3/5zun79hPtJDv3A4NrFF6+A195AQfc81kZcHupS+FiC8k02JkUq
SVAc5FR89mL/sGertjWK+hFW7bMv0cys2otaoELbFgnJ5tqBSg52EbizzuEtVAkuGJOLzCPx+j0k
96BUseHCdn6fehIuTOIx7fp4BeyzbxGEIfEnz8qlafUp9+EBpaeCJilS9gwh1cbIQ6vtMPIvbwrz
B/vveURDg3RWd1Y/e7OOeCVXvwrikvwmvCnVY2M9NdD4tOqVcfJregBzwiXb9VcH1XGayO/cafGk
L4aKoIh2x7UjFVOsUFyCvkruC+iT+/UmSpA8ffSVREp7eSfwuLMvkOBWXIh71U0qRl999SJD/2r6
ulDWXiYIrncf3z/yra++ucREHHBDTYE91iKTDSeqLGQ34kwjw9ykbqxD6OeNCdlkfmdrxgZS1e3C
uAYgsGgH0UTR5gbW9b5a5hCAWgaiCqOGFhkGtCUHa6QHOj+24zIqvg0n0Se0NGgOkLJgZYNGkFYU
XUdL/FvUTxCzaqtHEvx01a1PM4zsxcyEgn8nfBtjPkgZJaI468D8dyJj7f6QL7SrCw9pqt6zd4En
1srotZFrF0USwyxHXdx9zXu9YLaAKe4uGJ4T8raWgtZF5MtoTZfPgfqLhChdMfljqDoa7LhwU/vJ
1aHTyeqmCKOsEh4egJqradcTNjFEpre+jVogtsoeNurz3pAywzIf47wl8Ap5DnzpBVjDE5KSOCJ+
wgpSQF/pNMyKHLqYJzPCZganaqgyuO6eB9Npg8Ys2wBHnIFwJmj+OojUBliFfT2bjxp2nVVdZtBE
FdHIl+5vbRdhJdJoLs//+q1qv1M5apwRdopE8KSWq/0Co/j0YldQmiYq0hKL/snOX8YTiP1SHqvi
tlfsTfmufx2667q+gIAGjKQgEJGL6oy1drFhhQ8iHseMQZByvTIMVG9yQD+p3nd0CG8mXraTPOQT
e1oJ+EafrrH0927jMEAgX5U1qgDCyz8DODg1LGjayiFXTyfWEOMG0+m8FiTzNCHrVqo02KyUZw05
iEOlrVVwlm21Rz44puGNm01IKAI9Cq68qJHJNVOY1GGzvKi6K3ErrQelVeQFV94ZsGQgrf3zyASB
VNtm1p2/9W8Z6qKWUeXQombQxgrAPr8JdGWldif80xoH3b0tC7V5ki2OSC4NX9smkkUG/p57TkOh
M2R/r84NIk4iq74JtP48XOQvef7tsJcEYUPoGzoHxeVjLn+X4aZUkjhwiTS/iDYzgW2IhzF9gfqw
SFcHv16tdvjJz+m9+wuqUvKEmI0u4YvZD/xtrJH9Uss1uvCxsjYrX7qGG+fNmUYrdtu5ktfj/YlG
Gxb14NhcYQm0+hEbGF0H8nCR25X8iRrMq5GmMQZBdAmQ2I6KpB1aGo41XfKIdqj4c5c1zQvFJ1bJ
ZZqrNtTaRpQWgDmDObTNhPqA/SnP0yUx4YfFXb/Zr/LcFs9dSmlSpmaxJuPsv0OBtsBcX8istfBD
cJU0Y5sNvftbhZQagScVc2FEjwaGSvJKs33VxMITE4KNLoeaBStkqWiFSg4CpYREeCVdo9AYrAxp
u65X+X7YRV2ow0KO7bLpqMCVxV+aaKBqkHjXcQZn9O2JjGlls14ncis2QyLYnZgp+cKioHKrMKcf
Hdxok6ddPhRc39w45CVBtd3ySaC19qVqMjORsAN8ZgzxvJEJHDNXGTbaIzmVgv00pPqQOVQJpifQ
Qi3Kzwnu4MNU1Q2xU+Lto6dYOivX6PBNRsomN4PK+lbu2mQZflMenGkbj9Gi323bCop+Pz+vZqk0
GuMPJj5myEnffJGsS/5HqLIrc8at/IJbxYTglnqWiOO0cnEO4viCahf2UviqAOPxGvzsJzq7SczW
A2wbjObsnf0qrDS877Hsftgh15pM8z1e0EO8pY1CvdNAAyfg3VXzpGO+JvxBIYo/22AGS0YHNKdS
odijeA64TogjOkibxf7b8MskaMtWBlgfSdg4t0S4H2+rWUZapnBxqZjfxkVR0COVYtioYich39/S
0IDJN8DI3eLqakClv/UuZeyA7qja7dDf2W+7Qy2GQGxNpo/v03BsRzTCGD5uRf4d9SOPfqYoCnVL
LB8szPMHY8w1eVfUP7oV5Jnuzacow3T7oU3ytyXnUX2YgwF76ZhzZUQjzlDGh+nMjtoUmb9R5LES
3x6q+Tr72iINxmzwsc/GjxMb6VC8XyrgnK0aX8VQB860SOKCSh631gOuMxPa7+KWD/Oaam0j3BWg
V5c63mGnqBNnQIbJqpDHhaEZb3MR4OURnLZCvyyi+Pw4m3PLnCKCKm08iWSnsdgJUlInuyQEKL/n
ghbkwq7EfrjfKkWiaomArJ5UDd/qasmpXzL+PgtY1tZE5iY2HjHh5SP5NW7/gRYzEdmikyVzo17f
Ab8aml/qUaU5IZSZElWUPKnne/uBawT9snEkPeFmzBvUU6LWmaGK2pjUkDZ6XaqJk0tnLrH+uzEp
oRCSsf+Lki9TAKi1JheyB4GXuI+k1Vd32zOsuwaiaz7P1Wvdp1nZQXwNHzft0uEvhqPuNIkicfub
ggH0m6+XVYnkTi2KRSFUCTsZeP2ualontcBag8+HRZsD5oudWEPSxucHnZHVQzLyI4YcZyrJjRU/
w7pZo5KCdwhZef8fAK18E5Wa0gGSEslpRlfmypx4iNgqrPnBDitBELQ3XTj+qEJrpw8BIka6uMcI
JY6B6N/C+ngir4J+zbP7WZk8Xuw0lpi6434zScy4dpxsQdzy3BkiZU8GwetwmFTXQjLcFq5EgRH6
t2K1Y4qjxjO94JxmvvFe2Ke0SUj+i7G77OcHeO9c2EMCgXYNCx5hKvHToy0Wan325DioSe70muZY
WQ3VinmAPexBe4LYHQqGXZnNxDXLIGX7INILg1TXlLLmKEQGRPtqlVXWsb+GD7lZOlz09LAwJx6p
BmwVmTbUndugYoEAZCLupqO+WNqolNxnaNnv43w7uARCmXYDf0LG3FpCR2dThC98ZKucmpZ20F3J
hUGPBARYxEI2JFjNyRMb82ifQ0ejbQfc9tl53cp5K8H7o0qAg8fKmymEP2wfx8j1zRVcDOBd2LFA
gyuqiDxjt1LaZXYSDYuGmr050+jnjCy3GKsqgCfyJfkZ+zhX6BV+biybl/nFX1t3Jb2Efr6ydBZQ
UMb9sX5+awAXEYKrq5gdEc3WdvQbwrpJ/8hSajs5aeggJHHmx0OG1vZbC0BEq2805/HoLICiEnXr
HJPYm4V6YPv3wSngaW7/ZTFZyvAtwcKe/vnNoA715QpUXuFLcaUk1kWXndLBVoKPTdJIfZY1BrZz
hSvMJb0hVUKPCaKMUt3NR7bHsk6u5NhKxIwww+sbCfwAD/+PDOWt6MYVhv2CD7ar+IDGI4v13y6s
qaV95O0Wo28n1ctx/QOTUD95vSu3icz4nw64R3a2skCSCcvsAV2v9yJC5XszLMBETVsMhOeNln3i
1pUVBSlqUPqfqE1bmEf6zxn/M+Fj/cvf29aCklHL7x6ABozOrre0Xvr82+OeDV8Mh+5n8z667kGD
fX9PhwdqFjrKqaU0+dVqY4ceDZpLE3HMYTAAzyjZMSPNletC/MB3iCF6k5dG2zOP4OWptJJaBcaP
tUZR0qaMxSM1GSbs2cf7yy5W8r5Sj67t2bb+ZG/mqY0ANFGPXLI2pfIDJ9PR7HhhhkXnKcmO9THw
Hs6cwVXhVXqOy9KC/sAyMKMn0F9U0s47C+mfBDQB1aNN1su5suHYH2BM/K2Pc+Ek+Q1IapDXDwN8
DiZvamwoDJUWzmkVfoaDoUWCzceFQPgLejWIOMwYTl1ml0UQkjhrcLCzt73YUUkpOomckd0weRCy
E4o25K1mAcR1rHW1ImqaVkTOM7mBWK2uRXk1ZBHiCc4ykznjjvSRivWcoF1ZxpL+d6nF6WPAhdci
3riS2J49P1XH3qR0jfRjNmJcI15iWrnuY/GpxB+lUURFqz852wT1c4YJ/zv03ynqy5kpYq6DOkE6
0sB6c0Vfe6T0nzmFb2bol0jDTlrx3jq7IiLkuayupzHrAHo1CvAWlH7WC+NigsrevHQM3WSqqN6k
Kv80RMdqskPWHo8IypyiZus7NZOWrmHCrWEsbY1SgvDNtaQXtx1Ut6yecs9cFfO0OraOK8be6CK3
SQS2H113lVE3kmwAzG+Gd/vnFoDLJEFAitg5rK9D1MvZE8Iqy5CWdtuvy4UtdooFvTIljlr1Z5E7
aCSukLDp90ucLu04n/LiR+BArIFfQbKDmcdj/XefysqiiUIQE1UrDi0tV7tZQfiwiqqX8u55STo9
QXecu2e6Zd2iVadqVm/TmLwpWAY+1qm+py2eJi8CBdDgfUM73OJMta2/ktlatV/Si/SflzZXQeDW
aGxS8MRdV9+BtlOXgJaxwvekm+m5bC7UXvMksumHaD4XQh9vNvvlKzYTgarqd+2GfBjwD44qZDQh
lVTnZe8H0QlyxaKmaeSwvtkwWhoLypofZHGOlk5ZhthRXbfAZ4yxZpCwuYx7Yahi4XhArlVlikh/
katM8i6VdBQMWD5LvH8ZzLzogc3fhl7+L429nYJKZiBL++b4utijLbRmsT8C+z8a48Zrb+ZXpfTN
Ra3wCw4hRs4CBr/a+px12bpldOmWLYJjIIrbDsOq++aMXkWP0S7u6B8QHnj2eciyI8ejCYKZrZ+9
nSCc79xCQr+bK8x/c9wb6ma8NpXvrBim0PrMxW2zGn035M+lxUeHIyoavgkNab8CmWa1wV/oX5T2
j4WOl3fX6agajFiSPUMKRMfctuuSc8rzrrYGwlSBYlfSZ268LUXLUDvb/oUir074NmMelVQpapxB
mvbKej3FAHF1c/tI6yaIw2O6K+5rqoSAXyh6skrea95OK6UK+dn/1pRLf7TgCz15i5w3Lc5XwiHp
J6j7WllbPNks819iVcj4cepJHReptouToZPAZUYls+0P1erlRC+QU65AkU2MPWOVzatMj9NBh8AN
OAu93dxPjYJ14F1pGT0oYgX4oJKWaHimZyjs/EUYLdeiCWjtsYOPmumN7Y7TvRqhkfU9IOg8KkDt
K4PWcnRrjjoSjGqwtQMHYeuEZPDJCY+xzAXNCNPrZHdgfqQucM0OTYZvtfFo5bu3V1ztohdMo4TC
OVF8l6/0XyDb3yKlFHvMKZNac3WmbYNIzrtGoLMwHcDvvJRxQN9DXdhbu8r7mpwIe/oQHAQU7/Wl
PTqXu80ztgXVJO1ea5IphS5r/HoGppzuLlTouEQpZOhhAL0BNEFHhzk3e6W4HKUw+tpA+Fyxr2Af
Vnp5oSvQCDA/ZLE8nCJsOK/YPBnXgSQr1sqi/92WoGnu/Ll9K3fV0tWiM9OdmKsTbqONFOCN0ylO
AAn4DzbHyF/Ukfqx/jtbJBC8rxx9pMXjhg/XFPr9T4MfQXvinKBIOBk53fM4A/lB43XQ6zE10W4c
uB8VPAijS80i50bBD+vuLaADmt2qfSAZ5jD9Ho4zK4wkI+yXFAFzVJbE3A9TzGIf+0gU/CvZi8mk
nMd2Cfugf6KXi/s+qrro8DdYElfa7Un2VHpT0reoe/JC7Vq1IXi4GuqLpaCGC70B9mMRS676JAKF
PednuJ5qispnmZUs6Q6wDGAtrs5yWGHivMgCmbNPe/IbOnYcXBYw8BpJkfrHIfuB4lxAxPXca7ai
yTLxyfgr679ONILfqJZcxM2c3FEyK4sJxv5qVDUP6xYcKw8uTMhb9IeGRjnrJESYZAiYBkJnK+8D
gxCmQSZVCE3IPosh6uHYxDoTcVuzM3myi7sbGe+ZzGnfuMfEd6XgaSu8b2CrnKR7w/Z6w5KvDUol
WO5idbzYpJI5aHt//aGfWqdE1sbl2amq4dOSlz/tuW+TgLqVnYZrNyaZ5SaPiVz0+RzQNdbFVoAo
PegyHbG4vWypZovHYI/nh6N8je8Y4UrBcNxpcd0hVp5VZstdSoUqnzjCp6jQ79n1a4PSuioioFC1
07wSg4hJJvbB6nEvtDBBKKOd7QaPDZJb0hsDqx0HDFjMLRsAn9IpdkhjnbxKMySajfHqa03/7nfl
95rsKjWC8dxr/mIbnNt+UrnHaBHEeQ/nWuojDV4BfTZ/AqwUAiQ/tQmIMvc2EQOfXCkAYs8cL60z
cMZLil0naavBicWOXcm4MJV9cfFfj97vgmLeNCfvEyy8U6M59dtcWRzY9REnGUN/i6rzECQ/SClf
0QdEvRd/Y1bB+Sl6B87p1F8vaTC13qo2Dl3F30WodAzpXMgG5oIeti+bh8b/uXVho8PmrCwwNPBH
8+6wKitxDXJlSmXO8qQ3DKp6L3iUYYjZguqBD/t+uHTP/fQ4/OO58t0HmhErCj8gtRC5MG0eHqfO
A+0LnnRMTsubExHlocUkAAsT41VzrZKPuhsSLYy2yBQg8ZagOj5ccTVU88/0qpqxB+pcrpACwoI0
n5RKd5zNAQRcAvrc8Tx1zvG6+OE0EX28p3LSd10BG4tEjmTlkenSwinReBoKgHej/RU+ldJEf+5h
RlsxjX3tGd4dKywky8OutnbcKhJ3kYD/ygSLa/d8y6XZtuW785qANf+btJO1GPT9iC28bYDFKAtY
ZK8RuB1KQWB5omkMPnqy4grtdQJi+zyFh7OgaudUIKlsu1XVMGRD+rLrjCLcRFKlpjJ6gjXrdlEa
wKD5psqMFx3GUQ+D/rwz701JlNa/tqtO1RCy2NKl2FBH6szvacs3rtdgBPFgT9fVnfRgoDFpOn4a
tztDKMzvPQ0MEybQeKfq9Ayb6FPQ+QgrgxlqHhoAEbqTl7hJM6U3NNA1kCSM0QibDvMjJJaN/qW9
BahejWb4fKT13Jm5XtKGa3WmmP2zXmcAtB7mLZxmACkPM2tH8X8pT5TxrRUE4a9eEwmEO9A03ql9
p2TBV7KIwpkTvZVfjHToPetNJgtdTcpb9SOktDRZoic4pUH/OykEBz+bCLbDDnC7PcjPDPTqaRG7
h2YFGlAyEwVfub40b/UD6ap0lcmIy/z106ESxZLjsOIM3xU75OdAiz3Hlpbf/QOdGWJ7F1dRSskV
diapTgW3C/u85TNggzjITyzOmfHJSnwvPVLwFjyWG4Ap9k8oeddN+Lznr1qNFG/IzzFjRHshNX3Z
BmIbNpaZ7X16asuxopj5mhkn7vi9V3NcxXJx3jren47lJ9RO85VoexxPLPux7vi4Qsz9b6SiwKmr
T6cjftR+3yCD4bbJzX+GNHHiqecRAktmtmpTAao91Agk7gNvHwJJY8cvsSUKuka7c1d0kLLs0RlG
tfruh00AaoSORKRX2xdWMIV7B/ABdJdE+YvrLFLHJk4y76GgQIa2JSsADFrrrlmu/3yQM1O0PRv9
6oEkCzJnl5d7CKll7uP8oCqY8lj92lrgX2rOSAax4qk1fgreXGqTlLDO363MYZH5/kGCuCP8YgeS
igWyopSqVFFW6GvdugujjZQAE7GSQ6nx6bqZYTauLW+nt9FQ8zrSvmNjRIUNyGvFG1uTUMwcag7u
+8WkAIM0nsnh0AxbYnUFGNcbg2jQpO/iOv3lssFym8wwRzVeAQmWuaJoyWny5ySdOlLoc0Ba31MR
f8aVa9iA1Kwzcl5WcOwvhCON8OrZlAY/ispbMGHrZxTn0YdMhxWaOXmfg8OByfmbJacxLsS8yZ74
ZJzPHtIBNvVg/i4reYJ80tTToVavNRXOfPpw/3PpWiml4PTXVWN+D9l/FpHsOfdtENvaeRazQzXF
TkQ3RVsx0UYZhM1HN8Z3jOtZ0PpGxEoBEKNoKTmy80YZAPxi3Wwm3B7Fjn0CR1Mhv1EpN27g0ENn
EnW0S3dzrWPJrd9+ulpwf4h3lCLEfTZl3lcBiujKKfJTbIOUImogACFcnN/chI518maNleYtq1XN
nW1gLGoRxkjsDMEPZqg4iyMcT4LBi/jtue/5Gwvs/NuLkS49pUP8Du2yiY9JL6vu926sMYcKj43a
moF5EpHk3jucg2oTwhnsBpDs4V6Fu8g3+/9Zr8U8/+LpZM1PImemKd54iw8sVjT/vS6Lqosbo8hg
pKUv5daE++8bmZswnKgVz4ukx8OMLCKKFSoRCxJqPNxG+spn/WroyThuUuorvEE8zgGxBugyTXmU
NCgrCYiicLVZM+bDIYch2pWO9UPkesgFf4cEod5AHvAZbm0oYeZpYaEz3UEa/A5fehm+2oK3mPRw
jT2uPbmUcrT3trxsI3rNAxsewk7oDDN9vQ7BPIpxU8LYYzPtQy2qBoMpxpz+YFTmtY21rBrgekAw
IBfzMh6u6OaefVeO329+fG0Z4T3pYb5vRYXt+a6T5h6bJ5qJH9spzQzX9S5asbI860h1nKiGDdpE
Vnj91L8YU/X9Yf1o5nxpJY/9Nn8W/IkDUmV1C1EZoyfoPZ9ePn1OaY7pkZ8O+cdGfhyNGX1DgfY2
9KdQMhpMhxnlVQfO4Ex1/D8tRJ87UPmv7nB765t/ajl5E8YVCfJxf17Y5e4b8K2Jdm1Jhvp9Cv0H
YUEhmKj97hlGewGkOii24VSlclML9zsJWKvCDzFgaeKBe8KgRvE5xNlcfL33gDxJGRpCp6+8EUtC
nGW1lDdqSinTLYsIIHAKY0Xnf8uSdqKYenA0FZKbtiWxqj8i4CZskOsrf+EUOY3tkcZsIVQbsAft
Yz+35nzTiEG/nG30FRqxxzMG1aSrH5elE5VozxdYn8dLg2WXuMRmVERJ3ryFSXN+hcVbY/OW8DAC
8w9J8UJE31Wee+BUuTtE3H/3aqgv6yPmiBsp8NPY6WYXTyKnx81t5Eh+cv7/skOp662T8WYaOFbv
jd7yc9ZqBaYSRR6Yr+1p+JMG3UsQ1x4u+1dFJKk/kWeSGEsw8KgmXOY/31ynrI8t8mmrot6gqZXv
dLDbqXEomVxWkECYaPHMemkq/OZdOwKwb2O0NMwcDoKsqjkAkMVorcfuSZR9N0xLjLjH3I3+tMpQ
5niNpbj8QZp/XoI1VBl3ReHiR6J4vTdmnybqDRx6GqwfI3rZconYg9vCbzswcKdWCK28uzcy/9V3
qyNCRAv4FI6ZOLlBGI5DsUBWmFwR/dcMcxRxi13Co1xnyj+ldEKZu3dDqfzRmifS1W3QIuisoiwm
MUKt1ai6U3+/W7PYvpBSKiX7R1bVhsR+wfp+QB1fHLO1AfaYgggRmVQYPXClQgFHiXMHs9dZBml2
5TbdCJvIYyFWQoOBi1+zOr+mg6iAt/FbESgLkq1U+Af1w+lQ2q9gWr5XHIutrcj6q/kdYMtqafea
8kQG1Gqnl6SfipRbFb+oyExyme6/MjEORv4g+r36U8IHGhmXp3cow9VXgyEwb3FPwtCkWv9JAn4G
8nTbPHGxYAvTZ+iEm0cP/AzzURYKSlhHlbzHRnBtBpRECCeTjSadfgrmv6/StNNgbPV8AQ8I6nIm
MwFVym38kFlmGct16LmDoshZbTeeSDpP91QnXS9ZpknjWLVnQWemOJQmKRFx11FFQ4ErZcRmjgk7
L/bcrF4NZ5PhFa0FuqhtkC8SrwMpQgEQwl8PDMWuM+N6aAXxgy2I+w+1HHdzckw+A8GQAEoRPURn
Uv8X/UJB/x925i1jGARoC15zyaj3aaox8WqhIOaNPYyhRSM4GFuNxIxQndJWtSMkiZybeBEybU0J
hik0iro0VKwwvwpC1lYUcSgE0S56NekoZaCGaQZ32dkhejQAxmaqB/DBLJAwKf+QPznenoJVFgMR
Kbhiw0feHxY7WBTzkLpFiZ90vIgMr6/RB2G5GBEFpkaTCzqbirjx+dLnmampTUcqSpqQQTN9Bgie
xsNa1kGMoVMoUe7cJNVYOp9wSnqph7MGtxSEDmBNg/PdGgH3iHw2J3xJdXuoAH2J507Y8iKV0exz
87TQNaNgSu6qcfzQgKETEzy1nBY/4AbpACSZVXWk8hQJnwSjVS60YV1cDYuqPuXadDWeRJ3jefdi
tdq2Is0MTk/vD/eW+YQfCAyLZaW82RNC+zv8224kh1mME8GS+DZIZ8Soxoz3tMnGTeKJIDD7nHTW
skOayB1zIiAWIO9I3aJjwg7Wit2Ji//sLQvLhgaUSgDmukKeSF9MQfcXngGtpjNkM6USYG5wCZdB
gGeP+DnJs5VL3Jo+iJmaaxPhOdZ7aQqROiqVOaRKY4cdD415BT8zHWa1BBzqqEckHakeT4mo+xHK
tzbVOiOsUuaUNX5PXHboKb242shdt9Td5YxG5BioKVJxQRB49jg4otmGba6pg8pOirKRkD0YHS9h
14QGODS14bDReRTa9nPeuD5bdd+hTN/df7EZpcKrTbbWKOIQdEogIqrpv0Zp4trSmhZjcVfbLSxp
9kBnoI79XAnBQppYy2ddDSJnhzF/MhsHrh3RYP89pdbmeAvWsIU/G1zoQE1tYgbniMQrpcZfdRFB
AVy2q3QU+7N1TKWyR6yRvQ1R9VT9lwlromK69tnsRh4G1+TFyEm7v7VtWG+p7A2wlDbKdHYwZ+w/
1kOPXpPPDCUm56QXTf89lKj0osKOXm+MVnhKPjE55LiJsy3lRBC/YafI6Ato2CICLfWBtEMQJEWE
F7Dd95wts8kFAbAnL/e1y38tMbWlviscmpzqu38uMydgxn6BDzNwngwi+lEceTfPlObxA7kgrptY
5szw/Mim/cac2DN3V/Ni1tY7GI0/PyQ7IcePVu5UPfgmiOD4nwNMVMouwpDkaJxhv6qRDh1HdRum
GABfcBcohNdEv46XInhzzgHR8frzLvRDsxzArCSM+w5hYyRCBRTFZ8lsLHPtFjau0GuZwOrdulZJ
QDRSKxnoexi17HaglCim9aB06scd8ua+BD2Ef7Vl/NZzLizm2uh6P6lgnu5cqHBLWeDX/TuDWRCA
CCKTdt378de8bhQBbnHUAeWWVt0fQF/tp3OOafpcaqebRiId8OGuNniBMz6SIujXk6U5i5zzT0oe
FG+Q59Sel0YCL0wdg+WoUvDrj8rR3FFl5nEVkMgVGfP/UE4D6odA7MKR+rAbJJJTnu8CH4lj7XTA
GMBsZc0LOO/JhRj9Gt52L7drYTA0ek1wnoescDELKe6AjPQPXzurSDxEXzEwAebLdvWT16rHuecd
NXVZdMimELb3RkR/rH/tqkBpJSZ6W56cBVwhDksMKudcfNXfevj5y2Q7slJllwf2LtjKGVXWPWS/
mwdC0sqQ8coej5Bubtc5n3B1rcPvX1OgY5P+g49WH+MkEYg26iumqP/Ao9LGNoisHWnLjlOBXKn9
DwuHbn2L4q7Qlgm7j6wV5i8xTTWsiGIbCuvLo8mggcYc+FoPLjXDVI2WFDzqio6hTzsdB/KtKMpU
BeafbHE2BiCeiKA/aW3tBbgPXqDc7AtwCim2ZldbKu8Xa6T22vnGvE3AAClaDFaH+1P19inSU8F2
VSsqdNpbMD7izn1JJaMsH3aPe3/l70xqrUuUxlqvPswBwvRbY1HoYoCxG+k5z0JYG7K9dMyIjqID
LD5iSQi2DrbTa5mkwnBPziOAhh1drzsMIC4ws/oF3SjIs+TEVDO5yRkoB/z0OESs94AzSYAjwQ5W
3vekAFOaRmUtPhpS5Gxnq35zoVKT2ns7vWqdZbDFzyidCqK2Hma/kTF3HeldKtrC04Xypt9AA81v
RcAigVbpx3GvPoIAh+czvp4W92V2dPFL337OIsAx6n0Zj3QIAOkySwY8o5Agf7rVeMmgb3+Ohqi3
B12OwlZjysoQ8uZg5FREo9mauRryh03yb0e/FEhAlGesvOTV+y4KT5dTPJGElF7VwJnTHrDjVGZg
hC9/jkYGx9xdI0grqsCw7upk8+XAz+1TYGmMkYdz0cVPrVHcGtS+/bdctet8dMRUcBoUoVABXPGd
ycJeoTGlboSUX/w9lDLkgeQB4TYDWXyJcpxgx2axphiNcumccYXABFdnr1g2rFCHtSbwK5OO24It
0OOJbkUhTS1SQrlJ8wgtLfXsJ2KC7j1FppSLo0H+RnvZGQaeQ5DDe1VbqGDSKm+ulo6oq7E57/Tv
vSgwk00OrWg2zy7md7vrg1vhqys032Ndl+vk/qQsUHDpunAWDH/q/hrYqZwnJ4u1N35ZoPQ9vdGt
4SVc+wa305c3c5zyEk7qk9kBAwwRiYDvOzCDvPCuA2/5S0cCqOn9Ck4ipo05NUUd1VkW2MMMCB2i
QdJpttJy+qXguuL+ri0RNxfxnXbNf9y/CdZK6o2kZ664HTmI8zKEAQb3r2sBYE+3bsgJHkk5g3Hv
QWz86Y18XQuNXK8Aecdf2utkqavcNnDY0A22r7HDauIpkN86YMoYJ7XJw6W2SmSzVwDnCRbGtvgf
Sb92ptOsEd5c1YzWnsLCYPXZlXcdd+KPSgOr6Uya2+efSmvW1mN2nvnlJ3rGFxryqd8pHtN4BbCb
7ktN+mWvw+rudRfldw/HJM75CayL1hZMfbo01HNsbvOUXh/K6T6o6WY5DXTSWnqylZ1ElqLkoMqF
JU+z9UYzSa+2vd49le/8hADDrIvRpyFZAzRnDtUG+jlK/T6XrskF7dONsCabaY32F9UqQzHE1Qrj
k9D/4NAx+vlVrwwdTGsMtO88qbaus57RSD0NweU8gih4Ai37DmSgx4zTPifd/6v9s8xg17tL9gYJ
/HKuxY7U1G/GMKkmCRMtKs0WVBjzbuACwnpCCo+ICQpX79bKURYgWqdNKWi2jnS9tdVHxJT/pyjj
/UgOKTRQx+Q02FJe/qhmgqrVOzGOtnwQTHCMkHTNwzpwyxBXNgTCcnkR7aNkVVdBkIXqj2se0kdI
J0f9h/jn4OjxFeArJ/TQZistaDkQleEFWRUo4njdzyS9yqdzapgeJlfE2HV9lqWC/K+bMGk5P2eC
RFTtFNnRN4bmXL0B057Lu2qimweMglSwf1DvNYbPkv8uj7MGxEvfAA+UE5vjq+Ocg/ozPiqBlvpB
l3B0NnE9+DE82099LdMLA7imRdXzqHrqSTfG7JrxVxlWvPJtr0S0gDMrWONWTsv3zDKfODy0Sr8Q
7awZMnpP+B1TPyLd1Xq8Icqwmd+i1Vvkc+2XGsA/pFCeM53DYrI5LY53FJJNJ88rN/Py+t5gpFhY
fr9+YQBQC55rOrZSozRFiihcwj0CLbZrl8fdfuDwxQfLdQxGZuMpdaU6gG1qEBcdjVToI31layjs
009ctqEu8NhNWv6aTDKeARr4duEjPxnbJ8bi7o574ahe3pwX1wj//6nCUOQgzvwu/WzCjgoQVrCN
J614gEEdhs0lvpLJozvkKCknWc7OzCQjyH0suZpxkPe8ivGCMoH4WoUzl3knhozyUDu28HJidsly
0Sd2B9JAXuaDQkf8o8qP+Ds2n9Bi7Ptza3Cys8vK3OuM3QqY2hkRpPSJfyzEsto0RNBM15IiC/hH
9DzZQsb7I8dWvqcHkO5c9nXmg3NaEEoohesfMFYMeywcQyGHz7JA24+LIXIt+seoGFxLDLUi3qU2
U/L7SOoQ6o2la2ahE7h1lwkKrjRrF4JZ02YdhMTGo8aU65ziyYenlJs13hT4h2+nfzovnSWuqWFC
4G6XqUTiohw1CdOprNtk7SOihzDzR15rnr3hwqMEuw6gYfT0cJr5MB9FWxXuOSwj/2rFFfH1+U+C
u/ltyTlo5ATfEd3DLod6A1pY/c/TU2mLfZkupIIJsNY76U/3C0f7sTzxrXkzejs/inHaTs/8/A0q
sv+whyOJSVNhWLag0ii6dGCYlSjFLP51NKZf9BfyYv/WrvPCRf+dJJNXTM2M00god41AmVrOeMd1
nFktfDRbcLmzvlkuxA13Eex87G0hzzEk0xJqekjauT7XtZEz5QhlLdAIJKkgq/dDUP8felCYyeZ7
Ht7bbuvqHJGTUnKdhtRYp2v3+XM/k0y2bZZFO3STdBb1lwjA993mftIrBHA6oTtPU9vU0zm+FJH1
pu71KXVLXEHvAGIwXn6dnnJBWTlfhaVE628180oS6Mhbqo2VHlpBTg5GV4R2oVxzENEvdiUeAiU3
c3jis140oTNmg624DbJ9F/bhq/DgEM+fgBzhdsGnrHEjkhItK+vwipXuI9SW/5JDdPrBp5w7BfCX
+XK6kAb8JaQ3A6hreRBQUS6BiCenO2CpI8FInRVDbwMxij2jiBb2EtbURY6wUFdW8ugXrD7lVD3p
iIwly09jLjpWbZPuUpEZ40AMWzlKH3dQqr53WE5FHwgW9K+hqbwLLEeXB5oVv0NZzOBH4Vtbp/2i
FPsqJzRSgCi9UQZ5tqwuKX1S4dX7H6dH8kIPhP3lsAQij2B2T0Dr9hjBXZFm4eLnYl9Sr6bh70KC
PRHRA5rgqS4DRoZGjrRe5V5tHZILGZVcehndOLH1EKpuc5/OJw6g3DC4K9OWhncmtxEgakImcGrA
t95kpFdDKn/5hTuf60zGHt20Zmxs1VuVfUk/lKlGBwvyCjor0rDF89ak4HWCUaXWts8Ah5Ix4HAd
jJA1etKCELGBSuadg4+QS4bO/0TnUhIdZoZDiZdl+DRBVZeji5HzD3JYH3MBqoKVdAGbs6SEMBGV
31AZK4GBU4JN8MUTksShz63zGi8LsOCZHDq85eIkJCjsofFKshXH8xNAp7kJvEjR2i6zSpjAa2FH
Ex1zs+WT4oms3KTWGjCWe+pvqPJtlFIeCEqOLY2mzQVtiyjGcizayIlZTudZ9f1XCj6T7gZIi6eS
YzMEg3sVhHuj8tXHUCdL/00lOugaj9kwwrM92CU8eWrXyQ5Ma7mk2b6ypoAteFs8SAE5oOkJwXsj
q1ORj1l8FIxj+y2wKguRWI9dZ5EdBpTQx/4n7fK5RUdNvEQ/1FVekk9MpUrcdgZgPrqlPgSpvqfQ
9N2lDMe+YS0iHZtktHFROXkfOOR20z5S1A4Fz54U4QZdUHYIzQMWHsKcxHNVj+vo5TAtM8XuO74O
wGEiMBqd0xvGchxTwe64xZjACJdYR6KZs7zbiqQNXgAwty6Q3KUIkCucXxQyVVU0t+CM20deaNPA
xca/mrnkqvm0IH1vJQUqIoQll6IJWzRbiCoI18C3VATV9Ut1yWCUy7a+9hHT/xI5Z5RHsIjxF8Xi
MnKEm+cAUfGM2kdfy9Jz4TT4sMNwvfvB2Fh6e9mGOIOsw4O4i2XM11t0MT9aCK34vWBxkXDI/jqy
yYhQw/euYPMD9oGgCQzTenc3V9p1JlESJe8NrRc+sEjz4/e/f/3e6g3fepsdGqjfAkxYZ+nDINBC
D++bIrOT27fJpmzeB216x5mqs4HOlga1oJbIaB3Mb6GmYXsqYPxKZG2jGwrLDy7/XUs7gd7cdg94
KhXV5RmH5cm6bZr5b+IMR4cpXFKXksUCDeSWF0xgblzTqtDuCC4iUNCFC/zpXDjdFxkuxl8fjqPx
w9m1ozqPeHIkI2K8aXyXRgQj6tlKLhxDoB6Q/9l9Vk8B+/qwr6O6dZzTRyW+eH6l6vXqxhTe1sYi
dl9gbrgCTvhxxhmeW0U6C/RPVxJmXDfC0V1KCRDM+gLkv6wdIjzcABR4hab3jvkIa4Z8BzKMbdaY
BEunWt2DoZVOCHAd4ajInZQcFWD0iwlZvukDxks416sxOBjUCNvAmTRwUoXJwz9QuXMOdcHgqEvF
xHc+6QyA9sJOv/EQylXcIUFLQb2j2SeK//ziX4ZxlCPYDUkNFOb35jJnD3UiftsYT74OXakFhLBy
8jbO71RZZpDQQB7EsYGzL4/AnIfLYSwSR9n0y5tAGfY7h0FQjj5zmcVZEEi4VBQyvWa0Fh1aceAG
v/1dvIdrOaO1K6EnqA2CHykbmceAN+Jml0xPnh6NBSVFBQU4H8m1LZiIJBi3whVUapnStfQH/DaY
10WBMkAvzETYYuZWN4q0gA4TtbZybC/rBv3HK8v+eZofpexwWUTT5V39d3iXHL2OkioM1ZXG4IIl
zRWATEl1RtSKmJsItPTZKmEdObY2K4Np8OyXiTp7EJRTAOP+GZ3OEqBsbZjEvvtpfeuQYK80QdVB
Jc2cnaFNHHb9c5F+Ky37Ote3b/0HmXFsTd6WVycOikRZX5dT/nKoijmtIcl/rp+XFL8KswPvfN6+
oSB+juzp6TvwBnwtfwQdNVkNkTG276DN6WiT0g/aowuzxyQE0C7lkXtCdU1bDhC2Ko5ts+uBolYU
0UHhkN7+zEbePdJFj6k3LSSb9Jc4080LNLmAvNJHU7yMJ9Q5XyK3OZP+1WmgS07rtquZMspNtc6o
2tAKS6NBY8/eMweiQEs6LvAimds3W1X2N3kwXTEM+PlBv97GehVjr8I/rPw5XG8mxGAFW14OoS8V
BlsNWDE2rqYQ0Upxwb3AY90xNEe4tTbkmB4YPKJ+H/FmQxXGUSO87U7on2RCTTN1laooFHQvr795
8MSYLRTA6/oEXV7TwJbxWWQ+NlnhVD+cvXga9SGbraEzYdigtgD+ssFPcAm3M9oZpOQY1uAi+5UJ
fkgxbzxgSnl0mWwngK3YxDE1eywNe2L4uHA3VKHLEeJnx5UfS8ANefr5pLmFQVcgliaE4K44wJDU
m5Ko8/SydsTOEUonzaI5LsDGKNVZaj4WP5u9I1YKPRLfLN9uFTylsglKFEdO4f60JgcdEMg+zLKO
+aBYITBaHgZr2QMNtsrjAhQC+nwq0iYIc2d145jDtIK6Oagmm/ZuBNSzy6oeXx+Mifj0O/QTK4kX
E0ULBD40T7WhrjbSCe7iFR7vhfB0qicD1iRlx8QMjbNwqLyAMqppTMPpwemIbD5WhWQavTG8zpDJ
cGZyySoiqsmfC2fW2q94mIHW0J2jIKQos2RO82IxXAqwsr9TesZZgB2HISX/NjADcOCxgbfvo36Y
aJUYFA0BJKPTTGlfDU+e3IbQT1qqSMtUybfQyVoDSAO8wS+GKbEoFMBHspuvfTV1wfLnCOb9dgpr
m5EDva7EMGhu6j6+XrChW+u+ud+5zoj2PVTfYBO+UUAcMFTqF0RwgPT9R3dfaLBH64Bnq7JlLnxH
Cf7QSkNF7m0h9xPGFxpXVSvW+qw+LJflQ3PiTEzznpNmMlfA5WH7H8LiBT9CAG9CO/UDK8AxqNRr
iD0UNp5xT2Nx2tB42TELlitUvWqygbUcQa9k+d2rR8uT2MdBdf9wUkddSV/vD2xuDrorZVPGkZ/9
91ACrj0SHlok5cxeGGA75x6papQ9HzsCAxRAg5PhZJU1Nyp5cSUgU2H7WYhxFoL6Eyq0CKmeBcwQ
09jkjaln+dDxpG0vhivbI2z1CeURHzedzu3fuyDaVJ/CQV4mX85rSpADdYeI4blP8Za7qMLCeoHh
LZg8AqpufVkQmD16+ctmJW0mi/2UwsAgR0DzTPOl6//A9Gw1lTcq2ll9lvrIGfPpD6R8bhL02hhW
T938Xn3medlzIyEONpzn9G0b7y7U0u/JMZgDoZqvas1g/nVI8wURxK9Hj6xfiDhgtf18zIcf9b8g
HxGH7X2unaveillDNQZVUgQ6fTXSCefv9xDCgBrNimLyxH9f0Ph4nWKVkdoF7pCMj3LPkChXtGQ6
hytFDROkVsHrBW0e9jbjrtqV3sjuaqEKDJzKT3+xlGAgYWmzARnH9aWJnEwTdk2UwpR1LNr5zQ23
nnP6fzIlM0ywmvnFYTJniLKKtkW92Bov3PLrZgtEpWz7lgWfhSU5TLHxhfjPtyYNfuMw4lFNGNgx
Kw499nbC5Aj7N/g5sqrrK2q9iQ6s8BzdZOF1DSzYARH3QJXsUSVkjUGKxlZIwDZ0GX8CGHttGQ5v
V/A9Lfiv7FBauOimPrH8aukxLIAQS/u2AE8Huq62hcYoAQxBqQsA9hBvxYyYqBXA3Jz7LT1HpOpg
J3mgWC0FoydYVFIPwct4HMMtQqB8RuJSlcTdARBUQb6Wj2XRr8FRTHFq9N53scQeot7y7JGBCDct
ei7GyJxcRRxuZ2LhcUXaCnDFUJkZKhPdOv0L/IyiVwqCy+lRhF/dlA0cu0/HjEy2t0GDgC48bmdW
aBhlZ5r1TXfisbvtBhG1i92XjF87rnToHW1Aau6WRGBStMaz2/vJcKGpILNRQeKnbfzZhwOUpD6k
64aZtMJd4iAE8M36o1rhanY47YKg4cYYkSIs7pPC9hFdxtbBaVauTvCjstjSpqkJnuW7wi2Kml/e
cBXnvsHtaGGEB3YjihXTADbDa99uCO4ElLdP1ZKKmwlbpGzasuZZY6nn6pkNZEduv2N0hwCs0Biz
OwnGRpE+eBJKjnxKOL1QlRqlk91VaM/CknVp+TjuUc0cqdh+fidMACJWP0aoTB6UHu65P4ng6oMX
zWtRyMn/3/kIuCuE2mq+DzDc/qwnIvU5NbOWxOGrZ8oaQiR3zMkoqUrCDG+hVH0QzvbuRjfTfIWa
0ZAbs9+ZFDaopmekkiBixB5PlD/H0RZlCZDSS1d2Ep2Q575koxt167kfIsxt8bO+QkuSLoSmZ/uP
TcNNHZ574MkusPJ5kKLPtpfUMjqT5X7Lsub6TtI1x1mxDCeGu5cA7RkneC5yEcWwXWSL8g5DK736
PAVQAjy7wuNbSxxtZ44AM8p0Y9qb8rqTY9mgH5FJJDan4PZftJCXKlFMyVvgelS91G7aYNsMYvFc
T9QM8gis76rBX2lZ7Bwsdw0iblqHTDAo2MDmiiTLdYq2dVGlw7/GtQaghdMEaqSxMuKxFcxqmpKQ
u6I3HJfsLJYEEjEDpBB4+jlitOj0XAxFASMsnHw6EiHoNZesrU9w4r7CfxDdTycDpqAJt8dVQ4WG
QsbiD1IgXgNXGjRhwDS6IL29e3xkA4TUqvcMiLnxFEYTljWcplKKjoO0mGf/kS1nr5I9YNLX3yMM
RQfozBxNG1Gjq5arnm2OVBni4VCoJAsStdt3X8IJ+PQ8JSkahHEvDr3CVaYOxfW/6fiCSOs+HOqh
paGQaxLfI0uB9X5v0ztPYwhjXRGTutvJW5o6npiDDmzkIulIzfunpAJCp5lQjGuracNACaTIX5aB
GiwMONiGUcDqH+On0r8lI+K2EikvNhyQnoOQVjsPiI5Gf5FlfQ/koGexKkATBc3bY12ZfP2JUI8c
A3fbHsLHozo4Vritzjwc+rMH+fUMHndNQrPPBYi4iHi5mKAL9MWqfus8feai27dN/kRzrsM8+xKd
XlbFbnHlRG1Z1+H/QMU82d8dcd4XwOGKeJUsorlNwRtYNikBIzdNUm94DHHinEXKpYhHXo+ASXGv
2ihGc0fF2/5y9eIbd0CpyLifvd164/mJ7/l4CNs3QdNzfoVweyi97UYADExdyoRj8ZvS7fbGRO1K
IXWwTnBifwwgVYD5XDa1VlMylscz0SFgsvjbO8zVHqtQ/5fb2ZXbnULZxMtIEo8pkfVoVrlgrNz+
8eqVxkeSIJDGmuuvSB4mzvi7TMoVFJHpviTmatURwtM11JMHU5JseCYz+Spl3RZzmX5fik7Qq2xS
y1ItUI0iXgZtVQM+mXzxG4uFzINwD0KUwOoMzMi1WuoZXYa0uqyw/Z6eG8LvDncl/tC5NAAbYobM
u/2L3tyn7NxM029/4ZRu/FVT6nzD42Sdbj1zhyahYzSNNwnpQD4T9DF/ctfBo3YWt069TadfIM9D
JKdjiIutLe4L1libzLkSpuTGMCl5aNW/HwatoFV++Q+xEEqpVC6x8H3L2QjHJtRukzKg5LycPtRw
ZBy/4Z8J7abvYYzocITrTzSXWfJjUJj0APEa40B++h8e+ke6zoC96de7ebeqEEpCWX33OW8bi2Wm
qR6RHEXQ2DzDUuLteGbrpVWjkE27AQAEBAt57CvzsOBRQRdJ82X+aXK6hWPWGDaiJmf8Z8viJ3fT
+lcgsc59EY1uM0ZdePmm0kqm0aIsJ5+IApv+MzXasOav2Bsk91SQ6mfMpqq11bw/l8Pvp1lxltUY
UMdN6CAL9FPlsZOMWNXhlCEUgFHqNBhaA9sTdNUlx241DNL6oeSMQ8nsnAo6urFVJVKQlzf9SjHQ
5GUXgBUA3PUyLEgHPKqqBlAdOyYceAMa+6ZfvZbwc63mOyaGbuwJ6V7h8d2pCD2m5FDLprYS0cyY
bGiLkv6GWBRPoxqZB8CXML0oV/5sIB7dMUn88TG84zAS8OQK4KbhuQgQ2ycWQyo+Orr37mePf+IO
mDYyU2M7nz5cSPJI8KAYpVjwOHOmUu4yGfCjRe8Vx2sPqGAyGq8qyGaCf512yOEG38qxA38ol1Wu
z2E2rHFnq7sbfjqWP1Nq+WFM3sxF9XbyqqxPAWuyWezYbB3ij9wIgMAYms0yiCk5SM4UgOQ1uPQm
dLo52vwGd1tZi2QXtE17ATSmmt7K4xCecN6x0a1Lx3nGx2baBZ1vPzQHz4SsKOOd2uUQb8YhdsjF
RnTX383CmgrRS6lcNiXr66eY2MpWJfgeu3tc9paXP9k2BhUc1eAq9i1FQRv+Cqn5bE3MECdzC18i
B1oHLb3//CAH/vOP3owWB6+t6SwOZHbU6mx0KVoSHMQwJh+grRCojSB4Q0j0xUJwzstMyqN1iK5x
FEAxcC+ANfmA+N3iNLi9H/qsb540HLRGvh2BEsps/0NfRhIN5Bnlzo9Yoe9KgDlw35oVDlq1oeZJ
nOGJk/ZeFCisME6DyDRWIU7qGGon+Y1PZJkpHTNk0ZXDxgFjYy1UW/Bjh1LgcWNqoc5J3G58j9UH
uf/2l1vYQTy19rfr6lKni9Z8BggwHdTHXaGmB93yumO6EIF5Xd6kqB7xcve1V3PtzjgJJPBnuSHA
zLJ6txyvMj0Nen/jKsqbkAnf6ykwiRwya8khlgp/SMJ+hJsrwTNedLmfltpkvIHMOIdlY09IUf1y
kaDHZjlndqJDFz3foWO+DvoTmR9jsbCTJ3t4//CtXaPFWpBx4eg7XUomK7LM2Ks7x+1b6Mmvjvsu
zsAST4ZnrZLUqvy4/UqA2DdIR0MPHAW+sSbGzomYZmBru0813ybdGcrwdT0MHfRVnCQASNbcYbBC
yuLZMmObVkMApFgihl9ZBfnADjXAw1dQTj9IKxiE6OYLdu/Dy0u7fBiOmvDr7yMgtGj+mUJn7dPd
3oxlZNZJmx6MH962hyENOjpR11GNGl4qM0IBlz4xTKMr343Z0zj5PBh1UFzUrTY0jxMwHVcduIMm
tB7oti+S6PAWCi0G2EL7zHr1njK2UPC0qItsvh1JFO6PnwZGyHP8ihjcvwhi7lUwezXQFXG/7hyv
MvSO96uNb4oY3JK5LXGbKWpDWr1PLQLWB7E6fw/X8DHIIigir6kZHz+zYxUSPr6sWZOvFMGmYF8P
XjKuwxCcKIMFyUnVAlkhNCScy/hbYN3h/HmEPYdihxT557H+6Mal4MeuRb10B92U9uy2RM4rZ4s3
X1/dKjIjTvAx+ipRAep9Fgu/FD1W0A11ZtnuhD60TOZeqfducQbAldXSNT3qxY4mmeKeN69mglU5
C5lqstz25DMl5GYspHv88MVFOEFc67pBVZHeI7iUZ99IMfml3VVpRiTLhdMRKSD9bSRrmgstQ+vy
TpyWaRG+EFPXMi/uuX5O079DVJLWiZeaAcYutuPlstZYGGmg+M6jzCyuLUs2IQc9MmZL/nCFvQux
l4xdMBF/KyAMLEW8oPF5cD4iL6CL/nM8AttbKLDChEJ1ilfuXsY+jIWGgeJvunifNVxLj4TtIKLj
R2+2bv2MwvMuwuZApD/zLx+Vd96bnhoH/Xfx0iWna9dFLyHPNX+duCfcbCdx/FK9ipd6FHzy/2sD
VcBjDM2zeSV9ir9uwnLbD4BPMCUlGP3lQs3PE2aT+lxHybAhEDVUDqkEGQIsWrl1LM0ulUbyDJnW
hX9hPkmWIgk104Q3/ceBO3GcLUlv5Ju4MusF+p8czKxDAAPMolF4DRJW5rezsmjPLpYOCrKDf6nF
Xclpb7TrBjZBoK/AmiyqJbx/rOi1JitIp2XXyXUcZ7y1AoOeiMk5wd7LnWWnqnTr5K++Nx1GOVrE
Xv08Nn+vALIi3ctIjqlJX6KYbtpijtFf5b/ZQ0cBitxOBitviwAT4VnQ2oewKOjlgjaT8W3yvKte
+WTOLi6OrYlgzQ/fOJRDD6qS+FbfJ1ZosX/GiBIBXV70TLe4HNIBcDCQPkvQ6NKGM/r/0czfxcjG
BwUJzMgoYFGNH91Qj+11nh1HMv3vB5BB4pzhC5G0eADxYQnW1lAC6dwwKIXvulE/KnASSO8AQ2/d
ZoMeKqp/qP4tt0kojh1d8RLbObUF3cIAQZOVf7YJi0yAyA1jxpgVZeVuqUILwMraP0lTV+qBGbB2
8VAZVAyQjPv93PaBu+1WCCxGU20nL/Hx1AlTIKOIdyclT3r2oMv1s8FWW7JKCB+0uGa3SGYIiRq/
sCoCY1xv1HecsLHwfPZkUl2XuQuxu9MVmNzahhAD/pdgjKsKJOh8TtvOUWgoEYcqC2Ze3t9th17I
XChbNM9C1VmJAwe+JtWkoMfzmnqXv64pOWTzmXRLXf+uFx4z8sRv2si6LtKS/df9rLAqfe8rjUsk
Gxgrj7cvCdy+r6iunj5MWaD7N90hJsQmaGAGpmHazP/iL4LFPhbRNvKAn8sYH+GniqU7clyhQkuo
pSV8kvgT5tgMoTa+lWzpCZBOZZlIRiAGF4NAUMMgVsFH4mzMo4u+hd31+4PVQsVYM4JBirWwzQ2e
q9/LIs/urwrgGgLEjx/vcAfTgKUv7N91QFAsckjn+rLyzNDRGm7yb1S5FflDjbDHkyafZ+YAdl7V
SSldQbKcgta9cI6y/8QotrTM7SK2ZMdQM2CT0W9nRCnC/dsY+tTts25bZe7lY66t0TWqwW9q/rba
6/RcykYliCeXQ5aQMD2x4dhU81ZSHBORZMPkom+Om1nhHJcj7CvOxV7kdeMS0f7JNcc3CsKZ06Au
EA7XqBoCMoQwL7ppxM7k4378nWSFBB37pD8tWbVR+0sCReibnsHpbOul/ZwXWeIEUqBZHi1Wai9V
ql+dDv5Mw7SfP5vsEri1YqfqwjAt6HuqYNsDVvTM8gsvfCM5cOnOitM8fDSxudyu8oub7tDj3PyK
7u9CaxvQEAeEpA+4JeFEaKpEgJ3mNNTBDwgq1ErEr8OZb1k0f6I9eh+GOEDacj3QS43iJ4+qx+u8
d1BY26VwoNX++BwBcN7Et67pK66hCEhf2t3+1VQLSjhoj6huPx3guXvp/bFZOxFaqVGWIydZ3Oex
q+zD8oiyOZncET1QuZ+1jzelAw7jvJhdOyBF7QpHdLJwdl9doNI1i7F5J22npXOMDS/BQG3plEnN
EKx4J6p56fwNrGwKeRtdQbGZ/Xu4zZuM1GNQmOKR3Ix+vru0B9tYldly+Jo83HjMUhU4j6IDcV1L
CvMdG1yieeZMJUYDjhXW2QVGW/VETKFjLOdPNH7d1dmUg8XxZNYtYVSwYSwdNjXhAa1+pUATNZRy
ya0my7LzUe/acxEcuZypbUabpXLZUMjxWbPRLfe/lVdT/iYBzSTShdqfyHU5Zh4fzWzYNNBZ6vs1
6cnAOmkUEtb5ZVMTXpr34yvbKnnJvdrZSb8i1+XC86dtcowkcwAg3UjWvMkPhKbuigJLkQd2dasc
EaeuhGpqcLLf41TmBbLE3TkCcqKmax6KAW6FQk8bGxGFIc8oIgpBBU2uxMNTtFmJV2KW67CU/1KY
E8LGno5YXWDZSdln4GpO3B9iVHRxCWKbp61X91gdqOubtpLlzw70M7kRjsoH2DIpwqL4J3wZhhOO
3ydz9lgZBYnbBKeisW4m/0MdEUPTnWiMKVo4GIRe90801YB7HBCvk7Jxz7R/5nFhA4SoZtWFzUTS
KO+4NxEVc0N3gYGcgGNNUjlyjurR6qW3Tv7W2kS7vegAE822HBj/Jdu5EmZXgwjtSfpuGWUBIz7o
8hOqVssP4XLbd+QEaregjQzEpwcCyLT89W5NA64C0PfkfBzMJDguL0KVNLiI/TeeXdFzuQwdFCcH
T5zCQdKmomdDWfRUq4S8TdBuqWCeohYDqu4KCs5lAWYv3123wn3l1e/HJvweKPOuXr5D70bvQI5X
X+KXzeInuQDa0xnlBn0T58FxOaPINLgmiu5SMu+06GE1Sz6iHCTlusNdK35dnY6nbE5N81wqcZIw
o3AHIroOKuMhXWyJ+MKJMmCR7kr9DAGzPuo7ov+J31fnMui0ZDLcgh8hAQCqdrWqhYV4PZPCyB42
1g6QJFGWvJA1Yf/n0wL0rqx+AO4/XbYMRruUSjXUkUq/Luj6QyU8iZmvJGN2AfnRmZQ0itdKfOTi
nz8yM7KPo6D0Qx6GFDtzfRYM6gPkvpoGq7IypVKWS6npTtdML2kJS3XoPiJxNBEDqCAEbb7TW2vV
S7pgwPkt/SyM/oZgkdXdJtdpUzw9lL0LgXLsdvzPNvADazD9vlcZEDHHzs17t89w44Ue5lCYMWlm
ingGEtObeEAih3N24+wL/fYYxYsAiDzfDfTLM1s/potxMUfFsXAerO1ko0Nyl8UFza2H/rKU9vdH
W5j5CrNslX/57q5QD0DGW5lNM+LohbK1NbxenFZyIV6EiVftkonEIkUUtyxfs6OgTPxu//+v9dwZ
CL94N9SF1/mhh12Q3TOYV96K5+EIgiVFzUCrglnul2DGD+T5UNpMd6nWrhlj8OVzh43x9KPS4Sh/
FmlmQbyXekx2UFSwXutwIs3NYgnbYWDeM9RcTrPci7EMR23XyAxpRKDFgF6kDgVe6ZbENqC+9z5a
gilsMffM3t1V2KVdD9cVBPdIIngV8a4qVwbwIdcmaJ+Tyg9dE3ZP6dloHGjWdy8byeQrwS1JJpF6
Bvc1qrhzbgf+prwU36sibzbzYRSwlknVZcSvDjCKbCmbK0Ea/kgSde3M9fToWgV3GjR1TsJHRAuY
Nfp/e6aEdP+m/6mSFpoYOjWcHnX5LVJCY7Q3bM48Td1bozxPwOM2gGa8Du2Z1B82NIDra/RK32eq
ilIzGfSZK4vn+K+Q2xuYfl7kip0XU5SqBwI98Y9xxbXUXIPZyz9hwEJFhhCUCytVAYX6ib8RcI5z
GgscVTKDx9zogoYLq11yh1y1yiZyp7mRH3jIqto212vQxr3PzooLjD++N6f2VHvni2+fnhTSLyWq
XcjCA9ON5Ga7ygb0MxcDz4ubuubJ/AvOQ/kcEwC8oOnsOsm8lgEdtHRdDNbfqxj+nveJJPu4wD/V
8oOLAdG4rvBEIDVvSwPpsZV1HpHJVmlHLooMj2Uc9F9eBm+l4wAreTuLdR0ZUFkNKO0uODZ6q0HS
zatPOC91Mu8OF6BPLGtoVShmDXtBlyEbCYHslIa6BUmcOVKZbkI3mnHuE/ZgHuc37hq+Lf4gFi6w
PolGXWSoHVND/jCmjbq3z80k8ySyButs+soZHOk3KpPBxrAUnLB9isXAlKcEH65NPQheqV1HTKs3
NfzCY86UwDT/HIJBZhLDraBA4pQ90kPo5ijHBPd+6/iPE2UX77S2ptu7VeXCkpqyXlGsr3yt99bj
eR4J0wy1wWVj8QSVJBnvZ3+y+Z8XYiquWQLfsXOUiP/kggPcYpu4ML3HIw27dhqUyzsv7p1dq7jz
A6AG0GQtklPzHTtAJnrO9uu+tGjy8FVvrqp196WLmbhhuNyvhQz6XQc5DjEHU2Sau1+lISvZjZpi
RqDnRmkC7Qy+iN28QatcI7A9xCR9OjuuK4NhI+Rvd5wBRCcFpK7PlTf7f6Xv25PgXfFTe98y3xJS
maHybR3Y/EsalHxkhYLAprvAJXE4DY5TvaPwhGhB37aH3GWtrH/cdz3EhQu6uM/FAPN1GNOFDRxv
7Z//WZJwYfVnEVTJ8yggoANei9V/pWTxxb1Hgq7dQfBnkMIkDyZCcQHki0rP0Cpad10t/z1UMgTi
uBhSK8zWdDMHIk4b5lgyDPS+D34zdAEPPtuT042P649qcbF6ObCJyzK3M93uhOpczZDkse8qHGFL
spdiBdgJaS9gUYDuLJyViGNKhY7XG4iYqmhGU3IXMm9Zp/gzjglrK2GrZiIn1KjWnVq+r3L56Efs
FzOtT4F/qyaR1+/wfc29cWXhbLgt2+eLNofR9dSWoKrJv5lTSCsjfL+ysNKIQ8CkobqfPx2LuL4X
WR69P4xDqG/Jq61PI6/bLoyn/OVvM4aPszwO6AtvZeXg1EoqP7c2cgsk1CXSyXdLa3LKyySJb/vn
pD0wLyzceaKDkGiIKhs84IQQG6syhFPjlCcI9ms8fzgD9cNSElrGImaZfP6//mBjjIr5s12eK9ow
VNtf5Zx2nxiBvqhQMG9Wl5OxQpat0n759TkwQjjjXDOmk9cPG6EPMEkuy2DGla1uGqIeVgrGMErb
Adp80SYnJSqRPcR4ZXqhd23QOliuJYZdjcrj2egH8B58qYQPC3quZyZLqgQnBa67hyEZ/xEvggEx
PIsagoPDTh41UViZern2LZsvMpY3PjIpOZjBss+OFYOM59OaC8NHU14TyIY+34aPM6GnWttrO8tw
d5qE7DB+1lSFtoiGzD5hKsfA6/y2ZumvHhTGmZBIYtg08JJrYkqlNtAnrcb0gGUHbf+Oq6IBK1cN
gte29PKv4iD2e9Ykamm6qRvWDeJzKhFRH4lkj1O0GNbTPSt5GS0ZXi2yIFtDpVdsFm8KMhp0UI/T
9alSsOrlDnp6iqRjBighmufzWh/DopADOPO/pagHISHyU/He3UybgGbSd1I1bQJmuwauXeSJfY6q
ofOyi6ExYwhqZ4er3grcIFVJX8KcwpicEviKSkhYn953TtlQzwfcA+5S4UK0e22dl3eqR3PDcHE9
IL9OYWfFYfOOfFyefrSihWtp3nKR7vocASJ4iMwyJwcttVWoqPrveXMoHqT6Ynkb05lfrD8qEFSm
qgEUaMWyY0F31F9Oz7Z+NsrnsDfL9CR531jswDhBAW9F+TZtGMAZZVolGiladxwhyC1djjlojy3F
/sxdTo6Q1izZ2eLvu3SIkLtQriA3zki+iuQvUHMtNdyBEX+SsGYQjiFDTrKGSCiivtNl79os4Ize
sWsR/g0oiStjxCdBn2U88VFPVGNhWj7ntx9AfEpQdchFH2R3SQ83ed15QTcDj1wZ6EWKvRKCIYUJ
pGDc6TFFytST+qn1RE7uqTGaIvpJyx1SAvWYzjNfx+r+xbH/A/Z4799boMC0YzTpRSohTxmPMRnh
akL2JNvfxbDj7AClSHBWlJcegpo/3+IHZx4IPP47fVB4QG6sgRnIXR5VFC0dq1n8NC9uRxwND0n4
eV0fki6rWEJVPBATRSSKlqTHdPgbmjSRLyQMKvY/N7Kbq2emxtWblQQTYXKcAgGCFpvWsToobri2
/eB2bHdbHva3pDE9Hk0jnkXHhsGCMs1VRfQh5TxymDmELrmrtAb2qpx+38w4Gsp02qozf5jrfLOz
KXmrflastYBepZf1fPuXOPZkAvZdUAkvRulnYhEohrXd/hp/E3xJ8HC889kLRP2eFuIG/bYnfyg1
KRmKsWfdI7IM5p8JtSJ682CHEPiCBh3QT+kD85aVgcNTlJlBoG4FQnH2OsY2vP8AERJqXAGOXuCj
5h8lxFAUE754QAiuyKdXibAjMeXZOarlnIFYx4gR0urMguJRZ8y+49iC/Wgwsb7QNKpAR4tylUML
DJQujYUNApggQS4MUGRaIBsPElb+0ZjKsVRGBaBy+8oj4/67Qakuuz6aPnIchvdCQqsc2u3k/p+o
G2b5pP28NPGKPtZuSdLHGUydpuUuyFlAt0uqzxlFpL/Ec89vlEUdljqNYP+4B6v3eRLeRc2KGWWI
3PEWF7B5viXuPclcAYDwqQ6L/SUY2gN675gcut5DRwFl08JN8xs6cy0w3Zj+LZd7Lqte+7xU7Hcx
y3HgR0uRWzMAmlhjXLUQ2oJ3vUf2zrR3kGGnJIkXIg8eYueUrupAptqnJUuiT2wmrH9rj75Y2zmK
duwnjXEkED1O0tnnd6xADWLHCgvjvA4Ox1gTcWzNnrDQ8vVBUr/X9bzppCqyqt0txyAj84dUITRx
7+kIVj/4sfoAlXMmRe6bjmQBXGCuLGRKhhhMITgN2uEbNN5FT+W+onZBMkUOejCb63cRCCSaka9j
o/Rz+mRVlgWr3tl/qDhsrGXhLbnyHbQQSfiKBOpU3v3lmiJKjthGGpokp+loKfDXQhzIJ5O5aAif
t/9G91wJaTzkD67LQtoyw9XCYh1aD8cEj2CPDxxRc0tFgF5XTMlnVWUO46MNHQtLt2zHCkLYWvEK
8D1VwGTwaJNGWzUFNQzKVlgXFV5CfTIVj2dKxstgXX0PaCl8+S9Wmj++0f1W6GuoVIfWm0iDdrNC
nP3V9SC9agcqUG1vmkpmzFlUxyWex1QcEBGQaDG3rYZGhKZE8pZhCml5Pb27M+q4vKKqh8VDxVEx
pL72XbUvO6ShZGH8jg125YjbeRCX9JFuRH5yb+i14qF+iJtoESxFATbJifob/Lf9H7HPiCFH/gS2
9TBbZ/JieSlg0mQXizs6sAbr4YSu91UrrZv1i5Jh7I51VMPyeKZFc8SmvfIOQIbHlyCj7p4FXlvU
SjvXvCBQGfDEmTllujWgh5i/PxznhHiNwHd5A2YFlQGawp/YPliUTM2HR0inNvayoEmcxJdaszXB
xsdNXNUwVIZ9uDLVyoJNLq0aYVMurtMq2uYNM9SUm+aY//lne4Tqs4BtDVVQK5njB/GxWmw5LRvl
aqGgTNLz7mSUt8cTtNO93rSmiHFrgVkV8NrGjkaEsL9wrfee9Hh+fP4CnXHrsqeHjxdPxaPp+xFo
jtSBtELh8WZ4uc38xZx5mE6cy/TMQx0XXcCbu5imGr2guvgcIpgNEUev/OI9HHY8Gg/hDdEdTBZQ
G+lr/TK94ppAK7fgA4YYTYyanUwpGruxDCrqjps3nX9WBISSdBb5W/dZXvMTY9tIREYoErpUlCjs
HHNP2Z8Fmz50bbVThnwsl2HNR9rTnj8qUovlyu3IXkiooeAhy7wFYtjCTVxjJn9MaNBAWquENg9v
laqNPK1dY+Ho31IcocC52/5iCzZrwwQ0fsYLZ6pV3/Stix/GDBqvvcRqgeGkJJr1D2MXAcgkdCrK
hCNZA6Do4AkcqdICOwso2QBeZhjvtvqxTSgHzKQGMg+uRzTu4D77AeaGree8clXjmVyjbaiPIISr
oAGbSMHuO7LGl5g5fmN9dlJb2Pi7hi5EXc1cCx6rXOnzDK0Txm2bH/zNqv1MzfYxTro1rnK6AfPA
NRM3ggZQmTnBBJ0Ws+XD/s8SX+IpO1HkXgMVij7XvCQKJHzZOvkZ6jFmRhV1KpDfp7pLR8YkXyRn
rOS3CuWY/uWmb6h0ZF/1d4w/T4/CM1wLOqlc0WFdLNCCONbaJB2cZfhBE7rakHLZhM1JGNJYwmRO
FDTq3EAzxGFLTQl1howSKhyF78ja2+BFetAGC08f2JELTM1lkv0pixGHZNrRnHCMT72TWxDPwjUQ
Qd76DhSnA3DEq/5ROPZi+AifjsRZlfmxUbvkn6NGcHsbvvCAMXFxTj32h12cZZcU1Cis003lmXZY
CwY0OKJZhgXpX7mgqrpTe2WquF6opfll0rlgsBdhxHebOb6LdBN0mV7wfoLmoV7mpXy81w/xUmBc
iZmRYC/6smZ1EtnkP8bvgRCRXRKNMZlkekkK4hY3Vrwizy39gwZEUVbWHrQ0igEClo7aEOSrPQ9p
DzWQKQM9+J/AIEJFkBDuKo0HE3wQrDjqSh0rflouuKE2rr4PGWUJnGMJWkMV4Gu4KX5Y2lLwhaFX
wYafMlsP/wrazdHv5Cg/A9xmUQRCN9niONeuq6ELbHb2JDANfwZwF02FA1uTU4LmmZ8dCf52n7Zm
jwTUbLKOSAfiTU2huBQbu+R8OAimW7KYF9bcPjFgxVa5DlG4JGp1X1Jyj/dx8tZ1JcSHjldgZsrX
t6RUV6IwTH9Z4ENnpZjXZgwBfqoc+vR7bsYPV9nUG74D1Q9ITetWCk0KYf1PbnmcgoB0vTwI0uyk
gjRv1qUmOOkfHWjXUEWDDEl9wvqYF7c75hDSl57KiEpKw/zGcWrw/wMPXnDcWpXhPFV5mukj8lac
DEDs+wWy+5KqbzXLLu8zcKSrWcqYIaYCiF1vB0mwN3LKtGjVVGwR1FYg8XOoOdEa2mDnH9QgDT+g
2zDTkVBozN391gv1rdwRwNxOotH7wpX0pUHGOQsfL4DnwKIz09wahkZFa1b7ThfuaoScA7gSr0oA
D4IFQV7VeM2nzyzmdmRWqzOAyQVST3fKHqup2BSha5sZJMKW8xMTsWbouk2z5nid+2FLlFxRPI9V
Iaj9s5EPvWMuJTdVF+VQyQAZUz0EbKlf5rrvGbPSNfE6pKwznXNnB3iSwpii27vWEjNb4CSKv29G
tRyeS3XaEyMX15MGyCKWwHVVuALw8Sl8PHqM8a+GYCQ9cp90AglpJ4r5f/1mdwZb0MeCJP2XncEf
3cwvp4OSrzbyRvgffg9SNVjLfqqO5XqwH7qwvFmeqSo7hNGaX1BVv/GiQwk5r4B34r28YaB6a9xo
pFsiASKKGXelJqocqEL5wSEEpxDGaToE8Mmd+rjkOBet7F8a+MVR4OHXPgwTBfCTu4R6f/+wc1uK
Pzh3QcJ1xZGk4QjxohY6Gnx8XBuKAyz3KogMwMDoy5zMPxFNCKFwKF5hacBFR8ExTe8fFD+O5KZe
jme54P5ypxgu1YOt/BDMykQXz6zF+KtjED5XZkt07lqxWynTtZ24+tdu5LqlTdFoWvfy+21jinu6
qtp+3zGStBd72l/P22Da38qZurscL2GXtvfrx8b5enw93ZsjDo+Czsi9rKS44KV4Hsa5oX477jbe
bRZCsujt5k75lKapqAIyfEZIA272fSrpxK78xb1Og/3npzdjz6wHwYB6gzXWlFMsQB6m1oHjuVff
CpzOZOAqTuq4Kx8deivRrDtpPiDHCkshOuzRZKiIBsa0HZAej8AzBDn3b6OwY56IW7pD4REkUTCw
YL/hUG/MHmixDvWhFaFnH9Q9sUZwS4C1wQzp/0CSqMxgFzINMWjPqkNAv7+8f4zQsqb2seV+a4mU
22eKMp2d3yqojsJeAdCDHrCZIrlt1L8KAN5OgtVMUvfkpn4nPhLFD5Q9N6xrSgYGg54rD6xlpfFy
NRLKcvMuT2pghDvX2RNAwY3u2mhynYWMY81l2+SwPoSF2QKh4+JqGNsCXRcuvQl0zs+bHJCcWDt6
QcbCgUTEAPqhlS98PvvDcIC1CRPku66SJiUvJomjrfRGDkhVs5UI5t/BVEwH3lOsy3BFeyuZf6ZC
bC5a3B3l4xgHOSToQ7UkyTWMSG/QFChXrp3WwgNqawUbd/98xICBscfW53Ui8T7HbG5raBiCs2V0
1KIpZB3TVfhJWmcntZYtLfinOe0RGXKENL32v8DWiK8myM74n7YZ2Zya5QbkBWIbgYTAY6kb5dNg
WkZ4/SIrsiPQtQSPQtvIf3+KI4LwidS5dxEOx7EbBwNxHqz9okW2AMTaqowVbKoPs1ls1UqCVO3S
SEuppXCKRh0IQuT5ue24+EMce1Ib6dyrIFqcp121mQTGfx9NanBhpRv7pJZKIL0G94XCQu+OlMbc
/hRMCM2DzrOeuvs+HVWFfEBzI6c9DrA3WzWi2dDhF+8YaMqzQp2YtHpBcH1Xh/XTnR8BE/US/4Wc
E9BW1To8AsTY/AGRloh2s4t3BfK343A1DekiVMAuWAzC/W8sKRLJWDjoO2tPuV6kzk04ltA5MGHM
8c4uNFQub0Cw/1H6uCiVCDFWB/TTY01CjeZulHjjSyLB/mnvGEntyQJ3pzxfbRkpdgtNjcbP+54e
PGH0IobB6CGQ8wdJ39sRpHRO1mnD5OgIm3gzB3UyWfn1OHFMh1P8WNUgQrwTPlgDadoO7myKlxsp
9Cp9ayXIvJEiiGVx6j/ZkEIR+hZv7CZmUQ7dWjLdtww3TCJEZ5/WIY44COgWJf0ZC90OVmBJX96D
5QTKVx5EZ4oz9yJCrIhjYx2oLVMABhING+c/oPYNhNgmLPwrqWV67ysvlgSPW+ZmK5jpJE85+czx
cxeGf5/Yxb5FU2/sRVFFKt6eSngV8u0egq/paFzZmrSttcBSXiaqKr303nQIj+gfxj7jGf/UMskj
zBrCLTsg98V1LgmFfmKX23UA+z1kFy394ASPF9M3g+XpTWHGDVkYaUNFI7M1SEkJem3oT3iZaMzT
su6H0yRgAxwc/Y+h2VdZqDsWjWVZYFTvVwBTIAquPBZeYGb+mz9zBXzNlDRSisQqzu3FQWZ4PL3J
8jojU1fd+j9oBYnNJy6V0F0d/8B2OcfgV9pdXEOd3QBDSc5iIOnbMb9ZkhIGZvUYAy4a7hLl65eV
5g4JZT3Fe+NdWjIL28Smg0H5psSlUxcvDX156Xjjna2YkxVKPelh71vt8uYtjwfbTS1hS897KRvj
/EovFvI/0lC4PmRkhNbD1k/mREpvpBIRyPjFXUng75FpRkugSMkPSTuuNe96ZpVz+ruEqaH9Ywb1
Ecs9/hhq65GK6Nw88r7DjctKZt4H1yTWvUs5PNpssj06rpH9+qPURiGOu7hqN5IidzbGH5+Yq6ay
Gk10xVrrMnQGpuLbYrnIS8afmIz1htZytM72WfNO2Kj2Y7JlZFWmbBYP0QkctuW43b9b905Ge8sk
IxAAf0LirvvoNM3ATHe8SnGJY4fj2meLvGF7x7SICCAP7qrkirq3jTIHryuM6YbKtgpRXYg5lzHt
YZMCJqlmpsdrUbj1rYJSZK87Sh8kGtu+LmRe4rCxxsZrE+T2fXAhu938KBi7ifvmsJW2K6tDjXge
JjAXE0uNBk1oWFYaU0fZBYlpX4SpvX57KaDzCJ943gkR2cyyVW7qHr2c1b2X/mCitQ/vGEOoBgwL
4uFTOyGM0l9i4Fyk66qolhYzjHd8ldNhEgL6HvLkjIbch0Q/Ks1w6luAjBIOnOJ7ZCfPpbk5RKb5
jDcsQXEhaL17s3tg5zMd0E3ezktcd9EMtJmT9B3zcwbTAm8+jTkhrSMqeSoi094CSr2Nx39bdrAL
az5fmH7wwOUmAdKSUx8hb/1Ck3P2h6EzyxJs1cNle+tiONeDvLubkUv2mUou0iIj81PctfzufKv1
EYtPyDzEQpu1TZM+87+Y3OcfBWZfzsPl3a4k77DHue7mVuGJyCdqK2RdScd+RUcBun7hJY5ymIZU
JBkk73XBaQpRDjdaDEYbCVtyMmKAUNrAp0RyIzl/EOb2Cpdzna27FcEme8YZlSRXjlq3Wxb8ULyM
xuxIO3M88EFf3vn3M/mIRG5wz0bYwTH3aCHuBdT7H0cuBjHBxg4mUoN6bu2m/m2Ke19HZjDX9oE9
mflOP1eSUNzuCb03wMzVq3jdkufSNDGsrgbl75pICzJ3T1zy4tkLbVZALcFNs/JewzZu1cIoRYmT
+GkBzYLq2RBwATP64mZiyBxF6NvSooy3PnDMKEDQVHSVHOexDT/0gbE7gJIW/6+vaO7EBu7n4QW5
bx6dWRRn8ebqvqXj1ONqIfTvj9GfqjC7LZ1uQLCh70+qPpO3SQCGk065upDJVnLUzu0ELbY2gC09
1d75yaycctX4cfmenmDyNt31aIdA9nYGvrdjUrWATL+Jhq+9jZ2Zrg4tQzg0dZPXTslBsjQyjdW0
ZLXKLDkFxFnEtKutv+XpjN8+z4cxA1IigIuLr1w5oIAg7jS62x93n1aMUSyiJl2WmZuLFbGL2GCp
qDaozT/uBt9Vbxz+Q6+MfJ9JRVbxcT5O/wgDuj97XJIpGY7Dj3Rt5z/g8U45ood/SB7vfArOK2/o
NZVqpuOcvJ8WML5qEr4rNREBC4rEjadUqF7V3aR1sl3RNWLvOTsV9MTEKrEHgz6QsvICjDeDkyEa
rI3+NXJhf7yApr6Q4ZfDqZFDOCwUU2B8j2mVsn7cNcU1cI9Ao/0DonLbWQHpuYOtUTsg7XJ+Vht9
Huteb+Px/iVCXociRUuE9XUs2pt/7K0od9aFyueQXHJVWkYYzErv5FUtnoPwETZ32NqRTIGFLyOB
Yl3GQt1E2kFaIsDLSZFRclrAdifWNyaX0gaR05ucCRNv/Hz5KZjmZTm+r3K/cbYLYlKsMkoT94bE
soWC62Tlqh2dpoX6WD6BIzVIDvYQC64o2DznZiJgLhsbAp2eEAuiHuYnNVpNtAb/WLnNafhhmx6J
oxwkWjgJoURWiXzjqVND2jp3JOHOh+0OULk7bJxCSoK8FaQyXwPlsEGxvwz1+Vve3YLaqvtwYOMJ
Z5/ptC/pxvo+M7uib8895wGboUWx22wAC31JCRC5L7J/qyPNp0xZ2HdOIQhcNGKi1NaXQw64R2/y
m/yNGCtgKEiFo9Gieq5bXA3y+xcyrMwIWseEsAK0kwMWJ/J8J4QkUte1VSxBY44H5uO+SRNP5vZp
8gWISD1tcxgvVMJ/LpwXZ8KGC80GBrS/4koRLPnwHh/eTHUJRayZMGl+O+AU0nnCfVJY4+TfPh6x
oLW2Jb1MKwv/x290HQPOPZyGag/euMFrwED2nPsRgtrXi7NY8kZvhMqBqKWunDqgMCHKuz6m0LLB
yEamS+5IP1D4ZEURRM9NBE7ddw9kE2VES++fbBaUk6XRP0M7GgvMWhIbvjJjvN/C/OWYfL2fg6CA
m3D+bO4/wC3Obw+0f7ubjWSwu1FgVIPdBuQliffey5tzex2THebxJkB4wULXJDZ5weXvWIQ6JGvy
0tsHdMW+ONV5+cpo9e9OgBGuCGIGpI7jSvfcU88lH4IB+k+1dvv1Jft7kcfLVKWKFYwZwAW26Tft
nzbdpRUUE1kDgu+DJuOqw6Ue1kPUbN7V42xPOhlYD8sItbQMfl54gmbgayDLLFabGHjfJhXGxH/5
U98ozoP307FvthzkZbQF34YNIS9fzMD+JjkO0qBUQp3jG4FGhqcPqvQ+lU2a9uqF9kwn6rr25RZI
p8o4JSro7R12fO/lPljd0JFpi4KAvBGpMP8umGkZbQeWIRKKUEF/ropT/E1Z3yqkcKc6XbhRCIvn
W9uhbaSkfxWUQm3DgjYaWS2sCDC783G63pvkcFYbqVzSW32Tz8g6Z7X2QbeKMaC6hp3TteV5vhbA
R0jERsO+8l/8AuIVvX2EuTDHZhXp2rzv5YFXerzTExHxbqxh8ZOce8fE3CUk91RWvSA9/gtYGKNt
DSrBjI3vEw1A0jer3LIMWQbwMzbgjHfHGtKbM0mbgZBuGj7hL2vhdTBNqUZYrsRdZcQCA5tDjYeK
mBKETUHjZtFoQMoO6EmgClw8PasBTwEh2/W14ebV0xMx5k7zaEFdrTwDqUBjQhTXkwRc798599Ua
YZk3ZzXgtr060IMnSGCyIx6EfhpE8s08lVXY6Vr7FddY3EGwFI0ptGTjetqn22afeuW6ZXE2fO42
vCW5mOPSnXY5iAZbe5vnJCiVvCUFUO9C0/s081PncSvT2uJObe8SyzexcQacczGG6u0VL0LNQaKB
xJHfC+0iS6Pe6LvUM861eOX3qbPWzDHVvhyk1SFQbNzfDFOP7Za/r6yIGPSUfsChQDNJ8lDXeR06
uc6HvuTFI9DUvC3qyFQ0d2j4fN4mRWuJk1WzhuJ3w2Wewzt8pzj79GYLRI14Rharqgn3foYxTG/Q
+gjkVW5S81PoBvqFvQYalzKxlAH+9EoXRdD7ryg37thwov4VD2udoSZCmBVUfScdxzsjotuBWB4M
jHWMSN03x2UcdVqJcCUomTn7GnX6aIxYFu8wXOfePGmWheqIEXFcYNVFb4xyaEhW+BqW94hjrT2T
L5P0BDj8EbLGv9lUo3Q1VUrYbXibckPjog/jJoOssnoQUXEqksEmLHhTgyVlD+AN3K448IIRUe9p
YpCRZo6Ap8L326I+tSDmnYBYAg5acKT1IwK9Y42kKASiMdP8mxUy28nLDjKivy9X7ose6shHmF/x
5ar7c/kcB3DXz/9F/YwypS0g/4qPX6rNpp/OJdnPaMXQap+owRN6s9+xnveChnIbnVzQPS59MM5m
elwXXa5qZVPTmuSkV6cKVWJk1UfYPUIqtulAc/rn0C5mumpNpkkd6qfpNBRKYYjr6HhfD77ItgXK
TElEw13d7epFHBzbdrmBD0obeQ1FoWcYpJtaPPtj8a90OSmhJ8j/6i9zBJXpt1Nbo2c/w2//NgRa
3TlDwOaFr3GOMmGEYi2dbSxvCPdFVffKP6wNUSYBR+t85REMJBTLIrqcUSkSNFxG2Ys0KrXKXova
M9JbSjgehx7L/CIbEEvh08BdTSknf7+iqxjCu2UXZFjO6YymYHtmfwJhSbRcmDgErk/jYUU3HVMv
EhHyRQaj6YMD1BUzKlXhfT4G4SU0kKD3KfOnFIitYQa7Y56LQq60Vn9/zfDYdvPm+kwfnfT5lGfy
iVvDj/QCa8q7RTIKXDG8bMxRONSrsfVT62oqUhchn/WrxIv5G8GNv5RnPhdM8m31nyLXMZjsbmVD
gXDPm9Juw7Wnl1syD4ZjnUnBLBCmrGdZR6HtJ6utaCBU5WuSRZCcp7gQQjpBVB/sLyzh5Ukw2oHC
eotRWxllXwLT3T4b3fza2c1lF9XgZV7A8UznYlH193/A3ghw4cyeSxvg65eemANT30NzHuv2SjYV
4HBTJBcmDC66cZY3ylQHV6zXpj1631qBUDklxv4WThW8FfFozKY2Q7sV980CgFD4JnjWCqU1uqG8
vGMN5PBM9M3xoFA6C2Yz7WDZlsZIzb6VlNEY78QxTLHtQtOT3jf4j5uWHUV1NYiNaObpoY7W4YA1
R3FnAgdW847v5Y7fFro0qApks8NqEKpGd49gUKavWTTYI3FP/O/jnTB0fOcGah0TlAbfQnt6b7Dz
RWGtc174hpmy9bKuhXq67g2gxILaG/cjxoyp0cQQh3dMDZeOARQe2vZBTuHxAlH32V9TsTLHkS2m
Rst3rzsT/D2lUH5Zbo5iDLI4SpSRkHtTuN/OARyKCUYDI1kcj2SfMma2bDkpZP2oJEBQn6m2f874
x1lCV2L4ZSo6PrOAXcevZ22s9ZTcxi2rlLuHr3vOlzDWPnnnvdbpU19mBWspwWqPWB7lTYGQ3RVU
/Lizx5gHBoiAzECGxkgcfnR/YhdNbC4kEh98lpYpGHpfj4L0A4/CTMbj9/i7JGZww8dxEpnnR1Zn
uGTX6vvEtjYpuq9nfdWkHdkOTC0nQN9aY4wZ/uLANRYygiArWK//UNQl137vikUC9is63oJ1c2nG
k1ciB1oGIkB2yatIIHzMePjGmyQu6SxgkASqyZg6QZRXzGsQN+yqmw8PVzU1ryMYf4SBoBzdEVP6
9swGl2I7HxJsWfiXDM5c6kLh4+IMeh/OkxFMvEBbVVaJfn14R+81ObYdlZiSvvjvRUzT1Tliez2J
GixKziXIYZYKlqJirSvzWYpwaiK66niOlF+mDGxfdFWkan195VvXJiM2RfUoqdhfSs73O7SC1e9e
vZIKAWkHJ38SHEWZplK61/Ks++2F8IwFc12sTWaYs1jWzCiQhNLVlVFMs8CpoZYpKrIxV6toSiG+
3xteCekJQsq7lku2/RFJY8DY+D7AuRkhDT4gTpVaitXJYiq8lupOSkVuCvFxTSNdVaG4V0e8fluW
y4It1F/oJMIQWVWgy6L6TyIQIDxy4i9QYbnj20jn4cVSujRX0OvU1U0wQTMXUzcOJoFEFU8kf+j4
VJnPn2cKw5yZLSjrv74xV7KUmQnNE3Edp0PKjBrx0AzHe3NZQCm5TgcrkwU1zzA9nbM0v4IhMzdp
SaJWZA2Tre/tjin+g8mMAKtBi/yJVPMH7IdJJh9B94vvaWpSoFG8YOyvNsF5wC8DVaG7o/8yzCYr
qRQfNlBGD95SyEYPnO2f01cYvjhUadjDUsK7KGzkMh//qtQ67fmcR29h0vPyx7htVExG50LHLtqP
d/9zIitQKFbbsKdL0DsMH9rEb33RaLyQpb4/UlfkEIKrvkmaO15YhLu9PGWwHIWvaiCs4ushEZ5T
xwQ+on0dPHGz5SgPkpP+EE3oM12Icxgdp0vPUgp0SGmm5YQRXii2j3vI4dCnkaJ2rHnuhOBVYjWM
czOKy6Y0g0WUIXWEPfrDW3Unau3kRUHAAv0imyBknMHip7Q77zJXpEUOT0s5oPgsdwlfszXw6Ix5
4ynkw2ixcy1pV/ZPDVVxKuDcP7/ezWDYwP6IQKpnUHZP9lXuj7otuH9GebQtsY4xb0sxPtQZq2cX
nXzCv9J5alK9TrTcMwbX/cLQrNqudPkGZ7Db7QoYsaknt7b1w9uhvNHc+Yhjx2J8utkOkuDuR1kR
hCT0abHSTKiyYb53aR2VGvR+9ZpdMme9pYylZOvh9mDAH4R8zFwNkB6pM7HQVtXlLwen4EfKOr6C
YoVRve+1DA2gcpGbaoTkCeLppaq7YUaiMoFLS11MlNauOOnb2ZsaClms38HsQvKloeHpk2Fb6YwK
hVwwDO9kbov+a7Rgm+/+fFfuI6mkLktOoAAszvSW2waVviSy4NmOTAOS3IFB3sFspWEVsODjvALG
lRwXIuCpgCxv+TxJk2EkMFecRh7Vl2WUH/UNXfzNSLO7w1q6g6eyT1iq1iTvBOvvhtLMLHhB8hrD
07+xlUeMzg6Ay1RZNMQ4By0i9rKxhGt6CXFbucAOV8Zc+gQFqFSrthHCLVKo/PXSRTTRV+zQ7B9L
o8er++1/IA/xR3XgjSzz36RF2HxT+6LaPkdSPBqm1VZ0GMOpNJrFbfTTuo2T3EBCMljlgw1htvE4
BTdZuKCCW0dkLqCd3K06L4Dr/b4S+mjDz9d8/U6wo//qkjsxhcYTUlljAQCZhnFDFdBbKaMdRbHo
mEdGG9e15xrl82U2ykmXtSVNmT2G3IDxqFVh0O8rt4roV/upj7Nh+FnmuZuHZlNnK2OZ/7s3SH5G
ciGno3BfuOm4caPyDODqwyAUz7ZW29Dha2+48EyuofFdkI4kJDjbOEJd24BGXnMO5yyHH47qR4PA
Aa/FTkvIIwWnrOxX6xvZPo5M6ppVciBC9aGlI986ckm/FR4Vzxr4Id94KMrylWdmoC00PfCf1UEq
DWXqauhG1CEn9HSKJHRf7/Q4MjS7dr5beUx7u5snfxwyOveeyf76BtteHD6WiuSQLiNZBHeGxIy/
MD5Q2pXIvNhBLKf7XO/bTDDJyzc3h31VYnkUW68ATTdpa/tdGA/+4wPmROVXkpOlmoZQFOd9mopd
abIcgaisfd2gwSNJXyIp9SUK0ovUdBdSL/1BgNCBKkLIw0X4X/w/E3PRAdz2jj38JneyDaf1KGfP
dUm//4k/IkGQWAvnjI5qsRfuI2JM+UT35z+OpXWfOPv9eLOKzRIkpYkdc5Y9k5htlFJ6nCShp8SB
tHQASISJ81GcUbDelOxmXTppex6bA7EE0MM+FB6hekDuAPdmXmxcFCHlIq/0P8XXiIqboC5pyDlQ
OTpgIG7kVAI9F5ciY3HoruC1kIauwNhK/+DCnGuIeF/JoNFmpOHs+hQ8d29JARGhJoHWN5svUtBG
dTSGtXPmh/ZSq1g1loDAXp/dR3o6m7jzJgIOjW3ernDrGHgdeXmUZvwZarn4CEQhwZG1RA0EKMJB
UsU7O6eoz5v+oJGFtUMk9+1/CCH8RSckRSWS6zBs2q4nR5suagYPBaBZtZqLbMvziX+4ON6/VLX2
XtgQWMMhqg3dT8ACbOotU+JWKFXCCdLuBcSq+2SVxhH50Fqan6uG46/qfOh6Thj8HF9+GkVfL3px
4OubtoVqjeIVb7gHZJljVSxblJ0W+GzplWUfyA1XggpTeEURzqvAfF5Ik+YUfSbsCCZ7HjCMeoZs
t8lGrd2cFsObzKTZxtXNB2tYQqilqoGY5QqL41r+4jxE8jUHuNb/aevv/uRnG/KBqV/l9F5zHocT
SzkdVgaI2oShPZWLbLDNcqTqkg++21tUSq0LNOGTTXBRTyauujbLPlYi2WU7yHfyDHvBXhfYPkrP
eFS7cRADs2TBmm8dA52P/LpqapOj4nmtDnN7ugL6nuPAjwwi5Bg89ldjt/M0vsrVbg1KutxbPH5k
iD85I27lbzyQ1FBUi2dfBqpyL7KO8OADaxh7EimgLv5EUzHe/EbpMV+nshPeM7H+tmsaiMy9ZCGp
XpXafhtsmPKlmqBg6ZV6XsJZbbycSpjDJQuECd1vC188/Cxeb2dgqEty8tkRnuoFnsVFpHSdKN1h
as5mm84ad6SMgFjaUJxIW1hl/Sgb0siIEvBKwqJ7nQ7ePkrvcZP76asrr2E5nb1ZGbkBZQ52gpc7
W8VZb3c7tc15BJFs4EmRo0/J2BpqPuvAPUpw+yxaheSJ5JozdQAzzyVB0C1iRbkYXu9Nmwcr3spD
dcyFxkP9qzRXj7j/MlgJLgM0IeFHdzGCmnNGfcnPagX6VcMqBhaPsSpqx+H37p1O+Vk4QqgUM0LB
hesnOwc9ir3ScA2gEVWbvxZPqNHxgMVNio1qvPQsnQRUM5WXWsad5st2MsdSjb4caLtadUFd4MIn
a+cu3yfrXUrQlPULtAoFGjRkCB6dw1vixb3jvO4G4uYbQjg0k2D+SuQWIyhaefiuCGYgJSo9kFwM
M1jFf6nioH0qQfXUtGXqa6lPVCGHl4Z09WG6v210kTrsNBAWPqUFCcNtOs14SHXpoLcTjfjppZDg
/bdfLoDNYytYEpgY7/y3czSYRzXZzjmIBYuam8ICm9zTCoFCi8mL7a30kPL5SovbvBRc08DP4zmE
ySfl9lLXv5svnPgei0HXq4H8vndRpReRJTVSwW+wmFkcRQl1gIFGGDABLqjknbhmqj+Ir/jFaklA
7W53ZtsRxf3sthvlT9y+xyWDz7yeijtbvq9M5BCo9HFyUqs3Vrm/7JS94AQrsjCWdRxUVsNM03rw
o6urW5ZVPRyt0zFRSixsiCr1G7aOHpr8DpQh3/ZW1qWYHmGWwRgUz5swTxa4pkz0HqQBNzKJ35Ew
KfQh3aaMd60xdQsLIxuDlU3Dfxl82wJu1qRM3bV8lp4OXqOX5z8Omb/z/ywUdIuOB2uXXrT4lvTj
FjZUa+KL/NMRuGSJPK5nFi9ojDqEO1m04qz3tIcDk1G4ydTl+71AY3nXH270UWs4j3z7LX47cFyX
UE+ZQ+m4ChH32orgOpk9ylR+U0pmB7OLoRgSMjTd+V692NamS9F68K0kpbzxkNvBdD1onJg8OPid
SJjGMvePHsFvluB7x+HIbI+Scvrihtjae8JE7N3sIj4/v4Yk7+wZY2bhLBY4jIhn4v6+1c9J+wE4
bDTRvxASnwOlZnMY2TkXIM6V7mYDjj2Ks1oU6pbsNOdtmgDpsO+k+N6NFBruhkNT5iWyta0zx4Ks
lxSYeCJ6MoUQqVv7htgC/GvXaf3UFNHlpdRGCdLobXIRtb9dl17RrLfINeEfHFFvar8soAzGDnSI
PIZFqtOcLXWlC8NaobdjuB4JSuTWozjEmxKZ41H+nwDW6S/mn0SYLIex3zH9zlKifhscOyrUrbDj
MKrfeBy5yliBFXRNyr+/ZIp+/fzDFF/8B1HH5BN00axL4+l1SGF4v2UWDGY+ZBMa7wkINFvjLJMm
bmGI3XU+TowyN+5neRsp32uM7iLwM2iLMqxajOROLgct3mxPPq14nyTChOpYzHvlqxNuIjUz1qzF
CnVhC+wx3UbXR21/5Xb/k1UDz4WT6Ui5gkDF3oPS5iflUKxxrEY14hGdDN0We4k8XO3tNHEtt2Nq
8dNiTYpXq5kzkgd8PxmUFJN0G2gHKvu132SOAnWb6bq518CylyrKMIB/vAwJhQqqlaEkhzu9zHeO
2Q/lVpGsyM5M0lm5gM6cntxwJSPPryiqabUuO+0TzoIBnF62kfuAmxkGUAbAlExzsO2a+fyOOJtm
auqo7S0gS1HS5rUOa/xnsgMXay6Lj/xNjfS4cO3FTuMM1QqeoPKpLKm4Fhc7ugEY7pUOl5O2jQL8
T+UZkUx1iU/bAHkh0lxntTHjZgqBGYJNzYp6g17JqMYzQptEj6a2DoYZhhRT8PQwk9L9XLdNrT72
QRlTrkjeck9L5qaiqR5k9zgAUoadEgZWmRN4k+RALb12mz7YPrcC7Blam42Pg3Y9qb+W0RyMKVZT
mO1oM0qmCZ1x+E4yrgrzv//j6RY/LbOQT80vDI7Sd0ugAdl+s927ATt43i9DKRkdsc2YcxqDHtXM
CL8ySF/0DG81QvrXJPixXNhFU3ZuadjKvTS7YnmuijEd8gDSVfl3l0kqDF1ib8rJYHLoAr+uCfPq
WkTUCu0EIR+c6TkBkv8XND/vc3rj6DfC6VxpWskF3dby+CdgD9qZUv4tODxW0pj5hK9ZkoQNazYv
qD9jRJbNIJWJH4PqbHDOdt10ldwLezIDKjpId6X+9zjWHGDwi44Npw6Y3Bu//gyadqD0MYYL/h80
AAEU6V0d8LjWyGOUvYuBX8wykpreTCb2PNTpkO5JceW38i/6CaHWbmNYryXjpDtJtMwzYQjZyxKQ
0Hbp738PM8ovgeoJPEdU5USPDAe6NKDa6I3IQt0b7UeG3sNOqAn9ebmrXFMk6A+tKWWTLChm+ahj
PGt5E2KyLBeQA8Sdn+de/BhU3kY2xwNsAB8prR+2zcCKbH0b3ZF7uuolstErvRahZjG5zIuCRWNK
Usyl/ZS1OfciLeejsq4fZq1N8dLkzgmY2KoGt2UUEqVcFkGISaBvZvm7f5ta10NQWEiI+4glSdlV
mtEqKSMb80Y3VGOkDLWpDu+vhC/rVts/EwPJodWYpWFIkWZSqfU3tjBQoizBi6Iqlfb5TULq2IbI
dkLkdNVJRMK7myq/MmraaSRCbnMWk4GOiAotTb1iaTOG6Kz8fJeIy4d/pCfmZUF3KqzAr015hYbZ
qaE5PrVfn4hgNgzcPrft+V67hP0pTBjxhOXVdcYLI81mJNw1mAE64TK/wCMIW+DaW8PDkX+bp4pK
jhTsSXGnj8xcXEBSCVi9zS4NxRnXIfnS9Jd5ubM1qXc9XGGy8lW6hFS5BT3UBjdfezimj2kWqU+v
KgfBKzsujUrIqQ+Icu1Knp2faAzXzq5Gjkq5X1W9ZJTew1LgoVK407SFccbHsTsTAtKBjduZ+2VK
IDfwr42x94meurteBeyLyt4Yo/Fu38YqdJk06Pi4/85giAFP8iSRxbSsgzoONHlh6rulw48CqDT3
Kof4/85Q3/iwHgtlGqERt3p19qARd51jC3L3hALbUsCyCbNQOAjN6pB3D64rhCd3VRBNIkumK0ZG
8osAHgPJr0x2AOzLF9sAlIv2ernbSJ749GwtaqzJQFwHT4uo5hM9mCrOQxb8H/8CLPejgGBfGUva
ZQQBQ9N0en5uLH4aNGi9fAkIiUo0yg7KmnJLTaocdXAO+ILeZxEup4kuOVmfEe91Bb0/BIlp6eDN
Avlik/EyaKrQ0KUxOz4KNO0o0jo5oNLI3vJs/LisjkxppprG0+e4FU09TX6h7Q8IzDSdyjaemqZK
CA9/KUWbAt7yxWDMtGNJF7ETHH9dUVyRmGEmDvS0QUCBPOgTk8Ef/EMiXIKOc+s3W4qPCqcQ5J56
iCx2hO3GOodSMA+ProtqR04rFn1Owh8lgGJOF5+s7AOFN30aaBnmQoUkV2DLhHOYgnbIMed6vqKV
Gk9R7RubJaQ/D/1x0kQ7mPdBrWkzHdjjU2wjjkuqW76KkdCxPLxZSTOVMKsN0f1sl+0RtghpuKS9
6AWZdVc02vgKD9+XDiSFvMzU56GSG8ly81c6gO3HwYH/rq2uwCe5E6i/vRpmCJz6+WnQkuLfGd2k
6P+NtWLKgOUWhF55x9wfZYmkZoswFwm12g86+eVRELz1UpEsjpFPWNW9GYMAPDvGyj9fKtT4tLuw
i8Tmfk8HJ6VIWC7Xmj2HIGza+L609/7n0yQ1aXNL5QnDzBabJoohs0BlzISKpLDoakBeU7RvzGwv
zjaSVFf4MEdmeTyprNoK05lt44R581Vlf5HTD+G7X8t6F1bx1rEx14d3qMJLxFvM1CXXwQ+WEhPZ
4OSnwKRNOWZ3TgBKGUua3o5hjOAoD23IN0PW2vZx30pM8zc39UPuQpqfSZ7JzHggxRhdPHrUFUop
r5d9BUOulrf1fIY3KsPCKniIEGmMNf7R7U4GAwGJeeUym/Qt28i79NP72fpBH/3Jnp9IM7RGbbqj
unNI9n0zpj2Qi2Dn/rTdEHuumi+fDh3MtlG3Vr/F1IJvL+W8/4hn6wN4rF4CdQjZLXeT4NJFfAJ7
JhgUnOosbJFrPbPKXWc5qWWahycoBs3Ww7qwuRyF/Vcwc/StPdwRSRKOEiIR1HzJ7GfAxKOWKkVQ
+gPTEN2CMfS0XWTGN7/wKq4UPp5sUhgUQ8zVG2bwDlZxc2iLuS/sWah87dqFR/Fez4duxIYLq523
LvINa5yBd3loLAO6LhEe5d39+0GQ+7UA0V4x59mEx3ZwJQNOo2DgHN7sAs92jG4NDx3gvg2EIF1K
3RRTGLxZXj76f5PQ9S2dGgFqsS7mDVh0UPq6ko+plsPhe/KPLNHLtRwApfM9ZRXU0eVeMSua3pYG
MCZFCJeZdhJQcN8+csaNTTIlHAINoFfdsm4G+/orj2Yr4qwwt07zyRo8C2K2BWeoqPY9f+OfZcVr
GUrq2YRe08O2F2cWeWe/t2qqIl14cAMrRYZsEQcQH/bfIQC+CfqYYSXyrTsTBA5FxPVajW2NT4if
iOFM3iiR4nKyXexHNCx1wwIyQn/kRYnnfYDf+u66wg5z78vKMc4Ahtx2KPhxUIFLph64EvW3x+1P
KFAGcm6W1vIKabkjL5heipVFkE3pbLFnlwcvVpxH4PXOAHCJAXpPYn9vg0WAiT6zmdA11SX34UIi
ZX+GV7MbvjjXLDgG4rHQDFjx3CDx40pRYBrrOzOko2IrJuTBnxLyxCZunAHgTJOKGacEMVPX8miz
eSuGE0e6tdgGsEfjECq9HmgPPh570QHelhCbHxTZIDjwYtbUIOv8LdAOd7xQ4bgeyvHF+mX3uQp5
7C4T64t5X4yigFlA4NYrwoATUuTcSlurz1cPi/XoIsD/ece2Xh8nITbJb1voc/tN5HceCkaJXEhX
+0pag+9RqzQvHDFbXC4zQZT9IRaNOZjqcY/syj4YtIlUsJRfPBjZ2BWueJF0T1WcTPACPhCpB94q
NvdJnBmDl66rmaMK9Pp7Hvy5t/Dsw5liMSZfzDMF6y87v2Ix1R2Ou2B6KBFgG5eomAeVwqn23TYd
gZoIQ+mbRfu7wvfd5PMLUoeP1BHUOOjcDWYgPbTh0Jytfi9lamdfwwTZcaBVuVwZ2TCmg3cED6rX
iscymVSG2HFmNg0ag/1mDlww3gk8wwduz2ShrbxCpvYCaugU3e1phc+RsDLm+/ZgnqhOXjMp73Jx
DYyHQ3ziX4JKS/ZZsT8/OQoi5CmO0UAQA+F1DpRqmABzlP/ZI7HTqiO2o1QrDx6m85VGBoTeOCDf
8ZZTewxMOcnVqGiAonghMwwjM2HpDjNc/vc1Tnvm9r/gmlT8pc0UN4JQK0qyKX6kGGjif3rH3u3a
nqERcc2jRSOIsFfow67ZjhkGdzzKOjUP2EuwZmYks+1ira5T/KKwVKGiQjEKpXKw5SseDBH7lnT6
HW659ZeKEPnnYMNttodJIeDmOj+d4r42F1QpaCqyupiFP4rk8uSlHNBVdY6//hjMcgLoT+7Un3KA
Xujeh9fkgI1JSv4jhCwap5VL3TCdzCIVlrUxMNCzyKdO0OxC4M3+JOX87wex0+YkNp9cRFcx+A32
hetE/9MB70pQY12KqUHK76GwD0GftYoxOBTtj2yau/eJNKAbc6PNKVhbkwLQwTY1o8w/oYkN+5Gu
wtAF+cdsVejJBllsvBjiKOgJDD/fhD926rsVBgOSna2qBQ0aca6lyvv3dsEhH84QZeihRsO8iO30
yHPDXPEQqdEYaY1PKBZB3HmI0J7e3F2eNqP8CvsKfhxx6pVaJOlFRoaUO/rgpMp/sgySKsVkcN5R
c4gFeIFBf3E+9Ncz39vDPLSpL4ghpaEdJB6ZKB88V+hsBXJNILxXYUusLoZ0/iyLPMFOMfOiWjIs
XZ4zK0Lc0gDxHP9WkD/18KqgaGYQP7A2mkYi7PfURzY85XGjgwsUpP/A1eUGW78U5459pqaYnbaW
/BXDrnl/TSmL2eIkO+NUKT0PaocBGvBcnRdi0Ga4vFC8FVvOWLJPa0jsctyl8xgrbOWS3XuWAbQq
JSuA/i3qQDkc8Hp8EGEdVWbx4MNPhRjUeZptw5Rz4hw9crjskxewWWzHz/8JuH4U5pACCb25WQ/A
jibVJrBV//EdaUEnaZI78Shufw+S2psdxSmEYoFaiQ+n0JQ1Zkur3Jx4Ez315dV1D7kUoVbTIzL3
5n6Hve8x4HRtliae2udqSbV0zUkgb1bKbUS9YPnshHBSRXNKvLf+L2ySqEXoOQ2i25XrAL7z2538
j+gtEA/rV+oWZveZmcn2VMqAqCUVHR5fztWOaFN8+2mzAG/hKSEGs65fEQ971o9jkBl0CXZiEUzc
GNcp2ZMVOYrwwgX3L3XbqNRumJzJnyeX4UWM4LN7A00ceanmTBt9XwS3zCOpZo75GYYueMF+QHkj
NVlFOTzNnIhgddcXzgBclzENvSGnF/q+mmY7a4ULryg872DdPcO2UFygbgY2sJ9v42JcIStVGSS9
+go6JAAnfkPirJj6Q0zfdoAsN6NBa0umzkmFPuIY2QU1s0e2A8/xBsAvlxJ5VtwjP6aDjat3wB8w
ZE3K9R/TFa6cKiws8tTckrR+dTBIqoCwltaYJTmGTOsaEi1qIkX/J52hOzsWwR6n5ytyKUR95KgY
TJDvXowQvEjZnnZ9Yiy1ZvemgqDoC3fqDHG2u6J52uGwT2pdLkGtxyfv5ugRJduR8974RGCKH3ZD
5LkFfjNy7e8H59rOsoUEVOUyCJbohUp+3EsVtsAWHbNv9gsU8zs9ZOxkMdNww1U6Ur5/Hd87CdFX
pNKGRjx2jqST8Rsb71vaso3CuCqGfqwU7VzK+YTKHrk5pG9h5lWby7AcuvpARyMBzrTIFHAYPPjv
D/7qEwxFNmiQ6QfzW3At21q7ulQ9cqlMv4sbkypFQU7ggyNNWislYxOqiSNUAzL+/qnHCZtKpxE/
o7XK1h0fe8lwCN8BFNKkjmwpBgC+xBZzL6zhGSt2tcZgiwT2SrdUz7ePUvCpQzBbIRRsrmy1yVnK
VlHGRW5gI6CdMOJGsOwI5kzTzYtmP507/OW4+AqoptRTGZ/I4nJYjUvXTOjXjrhm+V4JKnZ/R32w
dYQMWB+gKQB00P2ps9mufyjFTqxu5tangI4TkpuECf1wXINaMuVjB8njCZ32a9Fm4ofRuQeBPtz6
jNzk6Y04ySkwunHksfB3oPWoSsYfQmTFM5Qhr+zLTf6WJ8+6q+WQUBOHZFaTf3yJiR89/EtWDMDr
pivvRV/6CZOG9fGPpmgV0Pa0VPyGdNeGC6ZfPAcjVSr3qeuL01ZZxdye9e/HSzY9cQ6UkE2GqJgJ
b9y8/yC6NL0Z37nfJe+ZP6nZ48D48i9H+gB+NsABqQ3/muzFLnckPjY5R/zzInbGfvv5QP7+gTrb
U22BWuHf9DmJeQhFjKURgsYd4Yn/ap/xc2hnFJuq2tTB3bDxYVgYHgrWbwZdwSTjhXFcSbz0y6P2
AQmwv8ABNxkToCnI4tDlXswMo63KAJPgLcmyrGTavTYiR7jhLgNsYCYHsj1aMQmTRKZPa74OyF63
EzbTACzidHXcuhdVDKmBfHtMlzeNc4PVjTkGhWNWQYARcJFMC442ZzvVgp62VGgN7kH5TA+hs+/y
1BGtNytuskSJCVFiZ0IvK6OZSX2juBgG4g91fLkmU3g7Xc3YmswD2fQO38acOYtb+/vF8kxOpL3z
lW/FzS6Qy8h+gTGZ3hmX97bnALWNzBnfTjpy2UzgOI/im3rrcbLUFFcSItWbeOB/7ilr7qsRFkPM
mQ4TjnOCemSTlN6zGIhj9h7TNfpTcU2YNrJvLA/R1oOz9E4ug/jk7qODSPJey79tbEn1Mdn3NvRD
TxUeNB1VykwBHfN8DTzItCy6k2JOuKLYYWpbgOah1kWN+Ju1kklu3SpkYOswfTq6a7k1a1Vx56Eh
MF5OrY2HXgrrxBzKjlDz0qdv4yfL+5eT86H4esuQNR+wJRMeMCZTDEOzH3uiXyXMdo3P/N1x8set
xQBi2BolSTNlgUlbgKJXqSsgWqPTNVU783qSc6yb6wfrNBjj1IUE5Aa/1akc+UZvYhAloS7jxC9h
r8jPULighQTRdHah6G+xIJmJ/5ew7mm6aYCdMo0G+Ya4Imf46D6TXTrIPUY7kP5VkoidF/1HQNAw
DprhMuphjxsEF8Inn7Ycg/2gNlUymU0Jy0HTpcqUHlAM6Iluon8J4FmzYAeYS9Ps2HV5r8PK3186
rPpN+4o+qvuFw1hyll8qX1Nme2O4a3Wbgnb03QArOJGeW4le6GlhcRAeSsX5ufR9HNkXIyPAy8ZN
fBYnY68SpndQjb7DSWmYEkBsPghjUVvKVeEwHyGjZUOIGBgvahAFSMGqtbNpPnGvQNsbNqBUYurr
hIQ/cx5165YU2b9SNol4cjU15BK4i6OPuMeudE4Don3oIZja7ulTBmreB7/RnHyoEmBzX4ppAJ+s
oK+4EQHNvcjzudizP399mMbaJh6LKXtV+lWxsEVZzo7bzcgutMqZPX16aDTKL4GQilnPOVtDNQJp
4D0pD7QMsZcKsEDUTiCTOxLZELHO+qvekYxF5ZFyNrlgrIgKJGjHwCzpxtFqKcRDclgXCBLjUaFl
+7wUaMCxNCH3ESr/mFKdN55Kxay0ehrLRG/+J/uO/s2dS82sjIe6Dj0aEK8IwoNKqwa22bMEjjgE
0l0MMm0fYE5AACyhWvgQumtcB8UeQjWv+uNAqEUkinJtjzs265jpxWN6CzFtcqGheQmN5b7Aza1Q
bMoymDyuRCuK9S2K2DF3uWu+SE67y+pkcf95EtnZb3A58H7T62I5VqDdaAMuzJRWQ9nLzF1Q5ptk
XmusSGacYPoL5BGCy9FH2JP3Qoal/V/Qvtww6Y4dlVIHE9E2L4Q/AyZDmz8GFMgvGeJandFnjc1d
Te0E/k952ts8ayTbGr3t5bbUplYGuVsC8sCixW21WJBIyM3SHwupxwE2HWzR9NP3jYPUThSLTlj0
O/kt6l6qF72xoXQdmDj0vOva9cG4R5R77kvE2klVG+A5YcJAbEp0HJ7fiO7zi1fMmHclc7jK34WI
I7wgKJ5rTyQ6+PSh8uF/6jNhiopNOGOLz+eq0/UpFEWQ8BtYZmXjqQ2mi9k0AaJz/vuNVX0aILXL
3rJOchmjbupbZNk6zENfx+4hxfwAbZrixJpW/Qh7uElC0uXsN4od/ug7DMG4BL9EhNI9o5wWpOwc
VdRk0tEQfCzThjMkwpnW5PwLYEKMnE5uB6X8aEFCwrgI5S/xrWVj/3nuBUtdAdN5wkWr+YHej6+J
98UozG//7oTYj/nJ/EzHV9sM3ErDrmtoiA7qh8f8VVo9YieR9ZJdY1WR7Sz0bI7Trbg0ux1hmAlf
m8K46P2CFRV40fbM2oqne0Ha3nftQ32yAE9GEC1NPpolYLEei+Qd0k8C60C200Aw7uU+MpVX+NmU
aPlse6bHzX3VLqDFMVHkuqjttdRPVnn088WvnAM58dr+eyHnE6kcvLR+jDgZerqU5L7o1MO16s4a
QVLhF/69tcSk85cfujb9J+92lxeD4vDKMwL92EX87QO9fufMh34bxEEBVj2PnTb/F0Rh1ePRAmVt
LBlFVYoCInzCGcmPN3YoKalkv8lqFYQOJFYKclEqivYtj/+2c7VToSPS0ORlzJqBahBZfPdUostz
3iA/7cG1Kcs1dOTqP0PwI7oUN8Zb+8LwhU1+9+hmUna/vj07cMfO+BPjMjLeNJ3qrJXd6uVnaviT
yLEygvU/k/qR6DIe9LlLan80dMGyF6Hi7WJUdsy9hc7IzxZdfVCpfqKphnSNCi3/nt8BKlY84HKH
+ojY3q/Qmf0R6/+40DmdHx4ZOi4h5dYBfqs/Fhp3e0261dEzMuKeAg05AfwPTMKbBSFIwLqZqbVh
VWlH5KJbqMuSDMecZcm7SO/LDFCzKonDu9M1ufKginWn2x0GRwkf5BeIUcgkH+jDEXq4YsVjRyCd
zTLPo6rDqL3e1DaBsM5LB+1ZvAdSEYUaPg9c9LM+xNRj5JDlb55u5XnZwdqAkQvNUbnoVl7uEibe
S9nz+yeT4GSTUX6VBb7E6K93xThXUiGdf4SmNjwZXIlZ17fpyBEwJxg5i6tBjqT4d34V+KQIDQFs
cen5+XZg4UOy/95jbxruGYZAC8xqTDRqMiftyt9rR/z4AFhqqm8k3aN/pDc0z0ntjEj5TH5V9pO0
M7yxEjilSrqM/aCzPO65XbnM9tb3enpeSrPeYy7dQswSg1Cfo1M5CH0Xki7C74Bb7LbuH/A69f3u
RhhQFKJOsQO8lLXTUR5kIjgxpqOeRp/RYOOu6cGaFeDj4Op9COva7FI/nDZ0KMtlcD0/lKR7TEod
+1iaj9I8xwBe8sipaKPY8OkHd5ZnItevcQezOzGDZv/lf3ybO9zwaECr5RzECm0iwjHqavi0dZqa
CodfTmf3NX+1Hf16dsh+KZDhREfw46H6OAxqcyNEPev5BsEq21g0jRkvPFIRvBupEXQkZD3WEi9L
VUcN4HRx2wG61B+9h9bLg/zzbNqT8qZeb1jrHc/hwiv6nUbTYT7hwIasOp/drmxJJAVlHyDFEbNh
hADENbzDVDE+kqkRDWyn93feh8IZX2jMv53xkn/WqOx1YJm2kfSYhJoeL861hmavNhtyujPeL4/2
2m5yNFR780pLfLW3m8LeJhjjVy/u+bSNUwH9FXuazb2uaYiJEzGcyTmxwCqqfRWDWLekDA/1FzHn
wg9rfZ7zeR8ufM3juwP4LbZteWGXfRnBiq0Q3xdiZKwibPUX7piIO/DZ9Pjkzl58xddew/reO7Mc
KMrFbUFu51DWu6pxOBNll3Cg1r9qL5gjI9g4pn1JCh+2Umag3W/LLh7YcJw56twmZiojXmbcYkXd
IXQ3UyDtcS1pOxjONGzQYHOuT3eBk8SUFj5HGgwaL1AnVUdg8gxsP+ckON6LMVDY2Wvt5CI2WaRX
iKzjuwS0U/k47AYGzE6xv0GCEXO830ELyWm5ST+cyCvLW/SCX3sqTXgq/ExLloZspJ05ppBBbq9v
ibhXn8tgt2FH3LMg6rhfUJ9jX6ri8O0aZvLs9U106UelOW2WJGZTKz1Ep7wk7h8VvxN6ZdkL9kwm
tr1DkALEdHnss8vg3u+RaYMeCKWH+Qf0Dezv/rqpp33PpKE9GHBnY4jcKF8K33MK6evaVmvIMviE
Cr5px74lMrXK2kkIFgFxlfEOBqh1qCffdhRKipbsbR4YK0X2i9wft8xxPV4oM+T+LcGBYF+SC9Sm
Bxce7sIZrN8EomBnsATK2uQp2L1IAB4EEouaowfNQv/jBcJoHtGRKvz/Peqw1T4L5affY8JfUxdM
bGIPjw17NEyoXSvMZ5IM4ExmA2nQyiBxZP9V14su8LO+9ZD6MM0Zf0s3F8LmN3cIalqdP/9I453E
gS8tbjxDtpAErhzN+TvQ7J+PHivyVufocxk1KLHsJXhcVSV3vxLhij4e+xEAEzG5ZSJdCenBZNRx
ng2sF/Z+A/QTaELzQa+ZNBHZhYZh+WQV18sse7fZ50Q3kWZKen+1FcvHIn6ApN36HOe+KKT12yQ0
7Vj8wHIlx6w4U7VQ78DvGVAsBnkvxkCVCrUc3Vek1ix0Do4PNlB7IW/Xz6MopmtE+8unketlyTum
t5GG3KnuxI6NgtdT8P5HwF/d5JIZrUTSf36ht/IZnSfMhjUM/lmN6vhhoA2SaDhrJg7Xes2Vrtw3
VVMBh1/wPt0aQxEPhFuJN1177T0okivbFRQj2QEmWB06Cc1T3J3DjOXfc6AAgyqdgGZWuaqAOUF3
6oCasBo0L9ZKWLNZ0wxWL98xF3eeUeEmntPr9pWKpos6Ibg66oK3sPzLKa6/zbMUdthK5tYAakY/
4lpTgciQOXVyiBTybPL1owW6vYfOiHyGWPUBJS+t9cHwPN5LjaLEiWAlh4qZOfRDcqPaVk1M1ZM/
IRHq+HE0nc9etYeNlAdTqsjrC9gBfMkAbsawfZxsi2CBOQA2Sr4bsTabXbv7lKaoQ5QP+Lv2iNLh
boNwJVoW3b7tVACa8g/PShXRp2J4MXJeteVDRR3+ki5GlATsndxb82AbVNPwoJQAY5sIXYbLfRb4
AKsmw2onDwbusrOODNUtjmUT2a7wcgFy1ZwAn01u1MU2+KSl/RlJ+sUc1heIMrbs5UpSe6VX8KxU
0Y5wZ01tsZx6ovWfcL0fzKpbxV8+Chh0N5MlutinqUsO8MDcboFByZNVh7IU25kOpccU6RwRddyI
I99p81CTwBNXrCpxmZ02xZP/fOc87O1oVZPTeZXJBfwys3JLYSfNqY6X3uVY02jY6BLH+RDxZl3Q
47ZmZlw+TtumtIBa84hfbPeSTM7GgGBmR8KTBt+YpnEjWuV3EWkbzHlZ3ZZDSc4WQaZIO3ofL+U5
MfRWnd9P6wRW8RTMVYuPUJ+hinxTIln8VkZdfbq7aYrKGXilg4mqywizXuMtn+TxWC8QQ6pcAbB1
kLoqzclC7DIZh5XoLEai58xBTB65SPMwmAju4JCr0cMD0DZzTpHpbNXcWJYzCv21pfOIKqe0GJqY
gomEePr/7faMeLr6CEgSL/NkH0AT9Fs+ii0rQGbS7vAR8LnOwwKnu3xmtDGgD/KaEqRIArBTxods
xo1k0p/VwqWhdh371EI3Bfn9SWPKcTmkrl/+t72d/wnAd1/I0xT3wFCR9VRccGU+1Mi9HFPoNXnT
Ay6AWNjDF5DkQ+oTERX7RmtjKMRsjmnWZFITPQ/DBwjb9U3DKB517uxx562IlSgYhTK7k1deKksb
VtwzGWzxcJXvBgDns8zshqnMEHodbRqThzEHymoBvAj9eM5v0ywRiTDEkXeIDyrE94cJw3Ue/5XP
FTh69FEt5Nd1c9a0k9RHkzbXfPy/BxA3rV5mr/K+kTpibEbNZSmC7B9WHpIH1wCmHftKgCSu2/O6
wW9rS07GYg0NSZN+Z5KeW+YCIdBdHV+15ujdaaGSKbvxxgz+u2kYXCq1UNdgF4z+ZfOjN8RQVfhp
tos1uwvji4sKOAu5yrOxPaqLqd9tRkRzT2n1Ada2Dol4Pdgmz8VBPD70vmdQoh94Elzm6mvIpjDg
KslZAoi71wRPyAEitc7fgO7DYJ2OZH6Fo8MRFZ5GzCTAsooNbf3lgX/HDJUFmQbQp3kR/sJWvzgW
1DwoSAQIAIzZyRjtntMDCyBPY9vuyoinRIXWrFtafHrY2wqzNTe/RiOHgycRmnV7DFGEit+doW2x
lJ5DVzBjQTZjs+XdMRb7uiy5g4dL0MZIWtOQXiYAyZvj4Cvmmp5aAMXzfKaIuSA4rGyURbkDGQuz
P1t2iCyz1LGyQEeUi+V3doR2Oj+rkCqWRBi34KhRy6cmqnwcDVT+ARx/beEKtir4Smlz9Rm0hNc8
NTNEngYVvjnvrpugMDBX5N/ZwXKf7K57z0d9r8l0k6nX57DQhcncevFVjCnrFdV5V5Zo9KQp1kqn
ZnHB8O8HZz4nZ1PiszWHnf18xWVuTEfVMaz0yyRQscCoY+mnJtgW6+a/1f8kYyDv9zGL2cy95wSi
wGj/1Q5m1X1N2cjpIDtkz4ps0PcqwptTU+g6anKhIJ9oT+HyQsfMyjSUMqCRmIkdl0CWoGIZYC1O
xp2K0zjkCwcd+Ei3PCAMaklVSngitWItuXkJBjPcJ1CDprs6J1S9HUPo+hvTqLaELcnmgzIduVBp
pQZzKieMZCjc5zGO9OcAdnlzMkWNTYf4ZJVhdR+zYt2laQ0QpsCQkePCiOi1sFQijxM2UmrqLMAi
Eu9a+4guzlyU2cbWSYbgVV09TtXPhA6vaKUY8413Yh2GFt4D2LvBZkI+/Qbvd/qk+GHytlTkxfl7
I+hlHDyyixDd9sDY5Sx2rFcdQHuvjRo1MPT7/SBuxZ8Om0iHlTRaQGexLzLtfNaAC+gCkKZqZ10h
1wsL4SALsvoFQ5zuITejOFc6CcLJWpK7QnB1L7w7MGOpneJyr7r4Z/wlc/dxlop9Pk2MHiAhRcHU
ldtCIVsPdcoLYSBZw0sU5Ejg01O7rRr0Sl1xtm8bHmzwiUTb6sR1LGRXk0ztgAqyQUDoQM9MMdIq
6ex0QChX80Ct/GN+Zn5CbtHmH6nXmvpO0JI2de+eY4ku3y6Ypkr2blU1hH/U54s6KkZI4wYUvUU+
oNjh3E4WA6LEyOO3R7VN3F4pFrUknMsMq+1/oQS3rl/taSSSnp0Ccl3a2Ld1Q9Nl5XQ+49tcWN2q
XzV4mzjP3yYF3RxcIbpK/FIAu2n/TgOz5bkQvNs5aDf9B+Burh2jOZP1i++Jku1dgekCGqtI8iHy
b5KEupYo0aZYOYcz5jItMNpkrMvRzPLlFSk3pSslymzzNUKgRDaFbIGm3vJYy2j99XRmJk4lzrdg
ahP0/coxn558EaZdp7sg/17R5jXXip1YsCogrt+YuhIaRKkJ7r1yj6NE3ipmnEUPYSSgeGLkB/hx
56RbVxb0UPv86837ZKRaFThxj1Fn5WZOrz2W8ACrud73sHQJjighoO7Ud1RaYJU17OPxp1ru9H9Z
WrUfnzswddVNKWfZ9tq7hHj1eE7iZ5/Se3EPaoODSK4w3t8V0sPAi73urFm+3lHEBz+PGZEQiczS
YVdIBbKD8QMv8797yt+GmdbjZ2OKEN5A7IS8u7LQnFebF6kCW3gUutkgc9l40ImBoDupp20CD1zd
k8bIcH539rvhf07p5KLXl3YC3IC/r0Yr//gXeqTLDwZDaV3/CtNelymPp1ooucdzMavhyFVc8jKs
20lkpb99jhqKqiK2W6dbAuJ2LTHC+X1q8eqW6NzNYNi95Rr+icc1R5jDixFo9keW+dVpSzTZEg08
H7NcGcgDbYPM/lin1avC6Z3u+f1slKDcd9gcFaSA7v7Zqa5J/PXonr8bQFW64KV7jLX4iLVaKSCU
qtAGNI8axpSfH75agPNs/vjEXdjiv//lSFd6snLU2KOfZVWijIKylIkEok8aVnk14LKpzcFo68rk
RfYUjb/tFJvzdX48jM7+oAhq0hcF55B5gDIB9TR7mn/d+bva6/cO2b8H/9wsK/7pqRlGG4PbizQm
7PMDIYjA2vvaIRrqBGMWYp7cGlG6mJXjUkctV8gxjhUZ3KHTsE2heYoNU0fchPpZAteTJ3yk4F3/
trMpYR8Y0nGwq3DWE7601a1OvoJTxi7u1ySQcdzXweX1PDHoPYtFPWiLiV0/MipyZJ38ZacI9yBP
b4tuwWU49VqpxhzL9QGixcXiGtmAgRfDkYvkW7mOI54s6QTXg5NMgWEMR6IkVXDyWFd10BRy5kuu
4miwil69YIEaQi/Ah49+EMHh
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  O_sdram_clk_d,
  n36_6,
  slot_reset_n_d,
  w_sdram_valid,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_address,
  IO_sdram_dq_in,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n683_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata,
  O_sdram_dqm_d
)
;
input O_sdram_clk_d;
input n36_6;
input slot_reset_n_d;
input w_sdram_valid;
input w_sdram_write;
input [7:0] w_sdram_wdata;
input [16:0] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n683_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
output [3:0] O_sdram_dqm_d;
wire n10_3;
wire n813_5;
wire n302_3;
wire n215_3;
wire n249_3;
wire n328_3;
wire n1283_5;
wire n514_4;
wire n493_24;
wire ff_wait_8;
wire n217_12;
wire n220_12;
wire n223_11;
wire n226_12;
wire n337_11;
wire n499_9;
wire n214_13;
wire n414_10;
wire n417_10;
wire n420_10;
wire n423_10;
wire n426_10;
wire n500_11;
wire n502_11;
wire n503_11;
wire n504_11;
wire n505_11;
wire n506_11;
wire n54_6;
wire n409_6;
wire n265_10;
wire n258_10;
wire n496_17;
wire n300_6;
wire n298_6;
wire n297_6;
wire n294_6;
wire n292_6;
wire n290_6;
wire n813_6;
wire n302_4;
wire n200_7;
wire n249_4;
wire n334_4;
wire n514_6;
wire n514_7;
wire n552_5;
wire n493_25;
wire ff_write_9;
wire n220_14;
wire n223_13;
wire n226_13;
wire n226_14;
wire n417_11;
wire n420_11;
wire n423_11;
wire n426_11;
wire n265_11;
wire n264_11;
wire n262_11;
wire n260_11;
wire n299_7;
wire n249_5;
wire n514_8;
wire ff_write_10;
wire n217_15;
wire n217_16;
wire n226_15;
wire n217_18;
wire n299_9;
wire n334_7;
wire n260_13;
wire n294_9;
wire n264_13;
wire n514_10;
wire n10_6;
wire n552_7;
wire n220_16;
wire n229_11;
wire ff_write_12;
wire n500_14;
wire n214_16;
wire n217_20;
wire n200_9;
wire n497_15;
wire n334_9;
wire n315_6;
wire ff_sdr_address_9_7;
wire n262_14;
wire ff_main_timer_12_10;
wire n820_10;
wire n288_9;
wire ff_main_timer_1_12;
wire n411_12;
wire n223_15;
wire ff_write;
wire ff_wait;
wire ff_do_main_state;
wire [7:0] ff_wdata;
wire [16:0] ff_address;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(w_sdram_valid),
    .I3(n10_6) 
);
defparam n10_s0.INIT=16'h4000;
  LUT4 n813_s2 (
    .F(n813_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n813_6) 
);
defparam n813_s2.INIT=16'h1000;
  LUT2 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[3]),
    .I1(n302_4) 
);
defparam n302_s0.INIT=4'h4;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n215_s0.INIT=8'h01;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(ff_main_timer[13]),
    .I1(n10_6),
    .I2(n813_6),
    .I3(n249_4) 
);
defparam n249_s0.INIT=16'h4000;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n328_s0.INIT=8'hB0;
  LUT2 n1283_s2 (
    .F(n1283_5),
    .I0(ff_sdr_ready),
    .I1(slot_reset_n_d) 
);
defparam n1283_s2.INIT=4'h7;
  LUT4 n514_s1 (
    .F(n514_4),
    .I0(n514_10),
    .I1(n514_6),
    .I2(n514_7),
    .I3(ff_sdr_ready) 
);
defparam n514_s1.INIT=16'hBB0F;
  LUT3 n493_s20 (
    .F(n493_24),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(n493_25) 
);
defparam n493_s20.INIT=8'h60;
  LUT2 ff_wait_s3 (
    .F(ff_wait_8),
    .I0(w_sdram_rdata_en),
    .I1(n813_5) 
);
defparam ff_wait_s3.INIT=4'hE;
  LUT4 n217_s8 (
    .F(n217_12),
    .I0(n217_18),
    .I1(n217_20),
    .I2(ff_main_state[3]),
    .I3(ff_write_9) 
);
defparam n217_s8.INIT=16'hFFB4;
  LUT3 n220_s8 (
    .F(n220_12),
    .I0(n220_16),
    .I1(n220_14),
    .I2(n493_24) 
);
defparam n220_s8.INIT=8'hF6;
  LUT4 n223_s7 (
    .F(n223_11),
    .I0(n223_15),
    .I1(n813_6),
    .I2(n217_18),
    .I3(n223_13) 
);
defparam n223_s7.INIT=16'hACFF;
  LUT4 n226_s8 (
    .F(n226_12),
    .I0(n226_13),
    .I1(ff_main_state[0]),
    .I2(n217_18),
    .I3(n226_14) 
);
defparam n226_s8.INIT=16'h41F3;
  LUT4 n337_s6 (
    .F(n337_11),
    .I0(n249_4),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer[0]),
    .I3(n315_6) 
);
defparam n337_s6.INIT=16'h000D;
  LUT2 n499_s5 (
    .F(n499_9),
    .I0(ff_address[9]),
    .I1(n552_7) 
);
defparam n499_s5.INIT=4'h8;
  LUT4 n214_s8 (
    .F(n214_13),
    .I0(n217_18),
    .I1(n214_16),
    .I2(ff_main_state[4]),
    .I3(n226_13) 
);
defparam n214_s8.INIT=16'h00B4;
  LUT4 n414_s5 (
    .F(n414_10),
    .I0(n552_7),
    .I1(ff_write),
    .I2(n514_7),
    .I3(n334_4) 
);
defparam n414_s5.INIT=16'h0007;
  LUT3 n417_s5 (
    .F(n417_10),
    .I0(n417_11),
    .I1(n552_7),
    .I2(n334_9) 
);
defparam n417_s5.INIT=8'h0B;
  LUT3 n420_s5 (
    .F(n420_10),
    .I0(n420_11),
    .I1(n552_7),
    .I2(n334_9) 
);
defparam n420_s5.INIT=8'h0B;
  LUT3 n423_s5 (
    .F(n423_10),
    .I0(n423_11),
    .I1(n552_7),
    .I2(n334_9) 
);
defparam n423_s5.INIT=8'h0B;
  LUT3 n426_s5 (
    .F(n426_10),
    .I0(n426_11),
    .I1(n552_7),
    .I2(n334_9) 
);
defparam n426_s5.INIT=8'h0B;
  LUT4 n500_s6 (
    .F(n500_11),
    .I0(ff_address[16]),
    .I1(n500_14),
    .I2(ff_address[8]),
    .I3(n552_7) 
);
defparam n500_s6.INIT=16'hF888;
  LUT4 n502_s6 (
    .F(n502_11),
    .I0(ff_address[14]),
    .I1(n500_14),
    .I2(ff_address[6]),
    .I3(n552_7) 
);
defparam n502_s6.INIT=16'hF888;
  LUT4 n503_s6 (
    .F(n503_11),
    .I0(ff_address[13]),
    .I1(n500_14),
    .I2(ff_address[5]),
    .I3(n552_7) 
);
defparam n503_s6.INIT=16'hF888;
  LUT4 n504_s6 (
    .F(n504_11),
    .I0(ff_address[12]),
    .I1(n500_14),
    .I2(ff_address[4]),
    .I3(n552_7) 
);
defparam n504_s6.INIT=16'hF888;
  LUT4 n505_s6 (
    .F(n505_11),
    .I0(ff_address[11]),
    .I1(n500_14),
    .I2(ff_address[3]),
    .I3(n552_7) 
);
defparam n505_s6.INIT=16'hF888;
  LUT4 n506_s6 (
    .F(n506_11),
    .I0(ff_address[10]),
    .I1(n500_14),
    .I2(ff_address[2]),
    .I3(n552_7) 
);
defparam n506_s6.INIT=16'hF888;
  LUT2 n54_s1 (
    .F(n54_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n54_s1.INIT=4'h8;
  LUT3 n409_s1 (
    .F(n409_6),
    .I0(n334_7),
    .I1(n514_7),
    .I2(n500_14) 
);
defparam n409_s1.INIT=8'h01;
  LUT3 n265_s4 (
    .F(n265_10),
    .I0(ff_main_timer[4]),
    .I1(n265_11),
    .I2(ff_main_timer[5]) 
);
defparam n265_s4.INIT=8'hB4;
  LUT4 n258_s4 (
    .F(n258_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n260_11),
    .I3(ff_main_timer[12]) 
);
defparam n258_s4.INIT=16'hEF10;
  LUT3 n496_s10 (
    .F(n496_17),
    .I0(ff_sdr_ready),
    .I1(n514_7),
    .I2(n552_7) 
);
defparam n496_s10.INIT=8'hF4;
  LUT3 n300_s1 (
    .F(n300_6),
    .I0(n315_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n300_s1.INIT=8'h41;
  LUT4 n298_s1 (
    .F(n298_6),
    .I0(ff_main_timer[2]),
    .I1(n299_7),
    .I2(n315_6),
    .I3(ff_main_timer[3]) 
);
defparam n298_s1.INIT=16'h0B04;
  LUT3 n297_s1 (
    .F(n297_6),
    .I0(n315_6),
    .I1(ff_main_timer[4]),
    .I2(n265_11) 
);
defparam n297_s1.INIT=8'h14;
  LUT3 n294_s1 (
    .F(n294_6),
    .I0(n315_6),
    .I1(ff_main_timer[7]),
    .I2(n294_9) 
);
defparam n294_s1.INIT=8'h14;
  LUT4 n292_s1 (
    .F(n292_6),
    .I0(ff_main_timer[8]),
    .I1(n262_11),
    .I2(n315_6),
    .I3(ff_main_timer[9]) 
);
defparam n292_s1.INIT=16'h0B04;
  LUT4 n290_s1 (
    .F(n290_6),
    .I0(ff_main_timer[10]),
    .I1(n260_11),
    .I2(n315_6),
    .I3(ff_main_timer[11]) 
);
defparam n290_s1.INIT=16'h0B04;
  LUT2 n813_s3 (
    .F(n813_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n813_s3.INIT=4'h4;
  LUT4 n302_s1 (
    .F(n302_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[4]) 
);
defparam n302_s1.INIT=16'h0001;
  LUT2 n200_s4 (
    .F(n200_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n200_s4.INIT=4'h8;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(ff_main_timer[8]),
    .I1(n262_11),
    .I2(n249_5) 
);
defparam n249_s1.INIT=8'h40;
  LUT2 n334_s1 (
    .F(n334_4),
    .I0(ff_main_state[3]),
    .I1(n302_4) 
);
defparam n334_s1.INIT=4'h8;
  LUT3 n514_s3 (
    .F(n514_6),
    .I0(n493_24),
    .I1(O_sdram_addr_d_5),
    .I2(n514_8) 
);
defparam n514_s3.INIT=8'h0B;
  LUT3 n514_s4 (
    .F(n514_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n514_s4.INIT=8'h40;
  LUT3 n552_s2 (
    .F(n552_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n552_s2.INIT=8'h40;
  LUT3 n493_s21 (
    .F(n493_25),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]) 
);
defparam n493_s21.INIT=8'h40;
  LUT3 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[3]),
    .I1(ff_write_10),
    .I2(ff_main_state[4]) 
);
defparam ff_write_s4.INIT=8'h10;
  LUT4 n220_s10 (
    .F(n220_14),
    .I0(n262_11),
    .I1(n217_15),
    .I2(n217_16),
    .I3(n200_7) 
);
defparam n220_s10.INIT=16'hF800;
  LUT3 n223_s9 (
    .F(n223_13),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n813_5) 
);
defparam n223_s9.INIT=8'h0D;
  LUT3 n226_s9 (
    .F(n226_13),
    .I0(ff_main_state[2]),
    .I1(n493_25),
    .I2(ff_write_9) 
);
defparam n226_s9.INIT=8'h74;
  LUT2 n226_s10 (
    .F(n226_14),
    .I0(n315_6),
    .I1(n226_15) 
);
defparam n226_s10.INIT=4'h1;
  LUT3 n417_s6 (
    .F(n417_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n417_s6.INIT=8'h70;
  LUT3 n420_s6 (
    .F(n420_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n420_s6.INIT=8'hB0;
  LUT3 n423_s6 (
    .F(n423_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n423_s6.INIT=8'hD0;
  LUT3 n426_s6 (
    .F(n426_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n426_s6.INIT=8'hE0;
  LUT4 n265_s5 (
    .F(n265_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n265_s5.INIT=16'h0001;
  LUT2 n264_s5 (
    .F(n264_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]) 
);
defparam n264_s5.INIT=4'h1;
  LUT4 n262_s5 (
    .F(n262_11),
    .I0(ff_main_timer[6]),
    .I1(ff_main_timer[7]),
    .I2(n265_11),
    .I3(n264_11) 
);
defparam n262_s5.INIT=16'h1000;
  LUT3 n260_s5 (
    .F(n260_11),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[9]),
    .I2(n262_11) 
);
defparam n260_s5.INIT=8'h10;
  LUT2 n299_s2 (
    .F(n299_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n299_s2.INIT=4'h1;
  LUT4 n249_s2 (
    .F(n249_5),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam n249_s2.INIT=16'h0001;
  LUT4 n514_s5 (
    .F(n514_8),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_address[15]),
    .I3(n493_25) 
);
defparam n514_s5.INIT=16'h4000;
  LUT3 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam ff_write_s5.INIT=8'hBD;
  LUT4 n217_s11 (
    .F(n217_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[13]),
    .I3(n249_5) 
);
defparam n217_s11.INIT=16'h0100;
  LUT2 n217_s12 (
    .F(n217_16),
    .I0(ff_sdr_ready),
    .I1(ff_do_main_state) 
);
defparam n217_s12.INIT=4'h8;
  LUT4 n226_s11 (
    .F(n226_15),
    .I0(w_sdram_valid),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]),
    .I3(n493_25) 
);
defparam n226_s11.INIT=16'h0E00;
  LUT4 n217_s13 (
    .F(n217_18),
    .I0(n217_15),
    .I1(n262_11),
    .I2(ff_sdr_ready),
    .I3(ff_do_main_state) 
);
defparam n217_s13.INIT=16'h0777;
  LUT4 n299_s3 (
    .F(n299_9),
    .I0(n315_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n299_s3.INIT=16'h4441;
  LUT3 n334_s3 (
    .F(n334_7),
    .I0(ff_main_state[3]),
    .I1(n302_4),
    .I2(n334_9) 
);
defparam n334_s3.INIT=8'hF8;
  LUT4 n260_s6 (
    .F(n260_13),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(n262_11) 
);
defparam n260_s6.INIT=16'hA9AA;
  LUT4 n294_s3 (
    .F(n294_9),
    .I0(ff_main_timer[6]),
    .I1(n265_11),
    .I2(ff_main_timer[4]),
    .I3(ff_main_timer[5]) 
);
defparam n294_s3.INIT=16'h0004;
  LUT4 n264_s6 (
    .F(n264_13),
    .I0(n265_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n264_s6.INIT=16'hFD02;
  LUT4 n514_s6 (
    .F(n514_10),
    .I0(ff_address[7]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n552_5) 
);
defparam n514_s6.INIT=16'h2000;
  LUT3 n10_s2 (
    .F(n10_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s2.INIT=8'h10;
  LUT4 n552_s3 (
    .F(n552_7),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n552_5) 
);
defparam n552_s3.INIT=16'h2000;
  LUT4 n220_s11 (
    .F(n220_16),
    .I0(ff_main_state[3]),
    .I1(ff_write_10),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[2]) 
);
defparam n220_s11.INIT=16'hEF00;
  LUT4 n229_s6 (
    .F(n229_11),
    .I0(n200_9),
    .I1(ff_main_state[3]),
    .I2(ff_write_10),
    .I3(ff_main_state[4]) 
);
defparam n229_s6.INIT=16'hABAA;
  LUT4 ff_write_s6 (
    .F(ff_write_12),
    .I0(n10_3),
    .I1(ff_main_state[3]),
    .I2(ff_write_10),
    .I3(ff_main_state[4]) 
);
defparam ff_write_s6.INIT=16'hABAA;
  LUT4 n500_s8 (
    .F(n500_14),
    .I0(ff_sdr_ready),
    .I1(n10_6),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n500_s8.INIT=16'h8000;
  LUT4 n214_s10 (
    .F(n214_16),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n214_s10.INIT=16'h8000;
  LUT3 n217_s14 (
    .F(n217_20),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n217_s14.INIT=8'h80;
  LUT3 n200_s5 (
    .F(n200_9),
    .I0(n10_6),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n200_s5.INIT=8'h80;
  LUT4 n497_s8 (
    .F(n497_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n215_3) 
);
defparam n497_s8.INIT=16'h4555;
  LUT4 n334_s4 (
    .F(n334_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n334_s4.INIT=16'h0002;
  LUT4 n315_s2 (
    .F(n315_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n302_4) 
);
defparam n315_s2.INIT=16'hFF01;
  LUT4 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(n493_25),
    .I3(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=16'h60FF;
  LUT4 n262_s7 (
    .F(n262_14),
    .I0(n249_5),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer[8]),
    .I3(n262_11) 
);
defparam n262_s7.INIT=16'h0DF0;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[13]),
    .I2(n262_11),
    .I3(n249_5) 
);
defparam ff_main_timer_12_s4.INIT=16'hEFFF;
  LUT4 n820_s4 (
    .F(n820_10),
    .I0(w_sdram_rdata_en),
    .I1(ff_wait),
    .I2(ff_write),
    .I3(n813_5) 
);
defparam n820_s4.INIT=16'h0F88;
  LUT3 n288_s3 (
    .F(n288_9),
    .I0(n315_6),
    .I1(n249_4),
    .I2(ff_main_timer[13]) 
);
defparam n288_s3.INIT=8'h10;
  LUT3 ff_main_timer_1_s5 (
    .F(ff_main_timer_1_12),
    .I0(ff_main_timer[13]),
    .I1(n315_6),
    .I2(n249_4) 
);
defparam ff_main_timer_1_s5.INIT=8'hEF;
  LUT4 n411_s6 (
    .F(n411_12),
    .I0(ff_main_state[3]),
    .I1(n302_4),
    .I2(n334_9),
    .I3(n552_7) 
);
defparam n411_s6.INIT=16'h0007;
  LUT4 n223_s10 (
    .F(n223_15),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n223_s10.INIT=16'hEF00;
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_16_s0 (
    .Q(ff_address[16]),
    .D(w_sdram_address[16]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_15_s0 (
    .Q(ff_address[15]),
    .D(w_sdram_address[15]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_14_s0 (
    .Q(ff_address[14]),
    .D(w_sdram_address[14]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_13_s0 (
    .Q(ff_address[13]),
    .D(w_sdram_address[13]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(ff_address[12]),
    .D(w_sdram_address[12]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(ff_address[11]),
    .D(w_sdram_address[11]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(ff_address[10]),
    .D(w_sdram_address[10]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(w_sdram_address[9]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(w_sdram_address[8]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_sdram_address[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_sdram_address[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_sdram_address[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_sdram_address[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_sdram_address[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_sdram_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_sdram_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_sdram_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n214_13),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n217_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n220_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n223_11),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n226_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n249_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n258_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n260_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n264_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n265_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n315_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n409_6),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n411_12),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_1_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n414_10),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n514_4),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_address_5_s0.INIT=1'b0;
  DFFR n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[7]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[6]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[5]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[4]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[3]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[2]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[1]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[0]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n683_s0 (
    .Q(n683_4),
    .D(n552_7),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n426_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n423_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n420_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n417_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n54_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_write_12),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_wait_s1 (
    .Q(ff_wait),
    .D(n813_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_8),
    .RESET(n36_6) 
);
defparam ff_wait_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n200_9),
    .CLK(O_sdram_clk_d),
    .CE(n229_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n499_9),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n500_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n502_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n503_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n504_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n505_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n506_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n337_11),
    .CLK(O_sdram_clk_d),
    .SET(n215_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n496_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n497_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n290_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n292_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n294_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_3) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_4_s3 (
    .Q(ff_main_timer[4]),
    .D(n297_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_3) 
);
defparam ff_main_timer_4_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n298_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n328_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n299_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n215_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n300_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n334_7) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_main_timer_8_s2 (
    .Q(ff_main_timer[8]),
    .D(n262_14),
    .CLK(O_sdram_clk_d),
    .RESET(n315_6) 
);
defparam ff_main_timer_8_s2.INIT=1'b0;
  DFFR ff_sdr_read_data_en_s4 (
    .Q(w_sdram_rdata_en),
    .D(n820_10),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_en_s4.INIT=1'b0;
  DFFS ff_main_timer_13_s6 (
    .Q(ff_main_timer[13]),
    .D(n288_9),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_13_s6.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire pll_lock;
wire O_sdram_clk_d;
wire clk42m;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire n217_6;
wire ws2812_led_d;
wire w_bus_vdp_rdata_en;
wire n218_6;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n683_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [16:0] w_sdram_address;
wire [7:0] w_sdram_wdata;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [3:0] O_sdram_dqm_d;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(w_iorq_rd),
    .I3(busdir_d_5) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  LUT3 w_bus_rdata_7_s4 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata[7]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_7_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_6_s4 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata[6]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_6_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_5_s4 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata[5]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_5_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_4_s4 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata[4]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_4_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_3_s4 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata[3]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_3_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_2_s4 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata[2]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_2_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_1_s4 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata[1]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_1_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_0_s5 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata[0]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_0_s5.INIT=8'hAB;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n683_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock(pll_lock)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock(pll_lock),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .n218_6(n218_6),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .n217_6(n217_6),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp u_v9958 (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .n217_6(n217_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_6(w_bus_address[6]),
    .w_bus_address_7(w_bus_address[7]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n218_6(n218_6),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n683_4(n683_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
