A VHDL implementation of an NiosII CPU for the CS-208 course
