Time resolution is 1 ps
Time=0 reset=1 freq=0 std_clk=0 test_clk=0 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        0 state=xx
Time=5000 reset=1 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        0 state=xx
Time=15000 reset=1 freq=0 std_clk=0 test_clk=0 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        0 state=xx
Time=50000 reset=0 freq=0 std_clk=0 test_clk=0 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        0 state=xx
Time=955000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        1 state=00
Time=957000 reset=0 freq=0 std_clk=0 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        1 state=00
Time=958000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        2 state=00
Time=960000 reset=0 freq=0 std_clk=0 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        2 state=00
Time=962000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        3 state=00
Time=963000 reset=0 freq=0 std_clk=0 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        3 state=00
Time=965000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        4 state=00
Time=967000 reset=0 freq=0 std_clk=0 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        4 state=00
Time=968000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        5 state=00
Time=970000 reset=0 freq=0 std_clk=0 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        5 state=00
Time=972000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        6 state=00
Time=973000 reset=0 freq=0 std_clk=0 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        6 state=00
Time=975000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        7 state=00
Time=977000 reset=0 freq=0 std_clk=0 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        7 state=00
Time=978000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        8 state=00
Time=980000 reset=0 freq=0 std_clk=0 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        8 state=00
Time=982000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        9 state=00
Time=983000 reset=0 freq=0 std_clk=0 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=        9 state=00
Time=985000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=       10 state=00
Time=987000 reset=0 freq=0 std_clk=0 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=       10 state=00
Time=988000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=       11 state=00
Time=990000 reset=0 freq=0 std_clk=0 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=       11 state=00
Time=992000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=       12 state=00
Time=993000 reset=0 freq=0 std_clk=0 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=       12 state=00
Time=995000 reset=0 freq=0 std_clk=1 test_clk=1 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=       13 state=00
Time=996000 reset=0 freq=0 std_clk=1 test_clk=0 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=       13 state=00
Time=997000 reset=0 freq=0 std_clk=0 test_clk=0 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=       13 state=00
Time=998000 reset=0 freq=0 std_clk=1 test_clk=0 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=       14 state=00
Time=1000000 reset=0 freq=0 std_clk=0 test_clk=0 gate_s=0 gate_a=0 gate_a_stand=0 gate_a_test=0 counter=       14 state=00
