{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541829029258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541829029263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 10 00:50:29 2018 " "Processing started: Sat Nov 10 00:50:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541829029263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829029263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829029263 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1541829029422 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1541829029422 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1541829029422 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1541829029422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541829029716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541829029716 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DOWNSAMPLER.v(26) " "Verilog HDL information at DOWNSAMPLER.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "DOWNSAMPLER.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DOWNSAMPLER.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1541829040215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file downsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 DOWNSAMPLER " "Found entity 1: DOWNSAMPLER" {  } { { "DOWNSAMPLER.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DOWNSAMPLER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829040217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829040217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829040220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829040220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829040224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829040224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram_m9k.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram_m9k.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829040227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829040227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red RED IMAGE_PROCESSOR.v(54) " "Verilog HDL Declaration information at IMAGE_PROCESSOR.v(54): object \"red\" differs only in case from object \"RED\" in the same scope" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541829040231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue BLUE IMAGE_PROCESSOR.v(55) " "Verilog HDL Declaration information at IMAGE_PROCESSOR.v(55): object \"blue\" differs only in case from object \"BLUE\" in the same scope" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541829040231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829040232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829040232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541829040397 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_data_RGB332 DE0_NANO.v(33) " "Verilog HDL or VHDL warning at DE0_NANO.v(33): object \"pixel_data_RGB332\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(41) " "Verilog HDL assignment warning at DE0_NANO.v(41): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(228) " "Verilog HDL assignment warning at DE0_NANO.v(228): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(233) " "Verilog HDL assignment warning at DE0_NANO.v(233): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(247) " "Verilog HDL assignment warning at DE0_NANO.v(247): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[30..24\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[30..24\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[22\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[22\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[20\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[20\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[18\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[18\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[16\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[16\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[14\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[14\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[12\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[12\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[10\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[10\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[8\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[8\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[6\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[6\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[4..1\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[4..1\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541829040399 "|DE0_NANO"}
{ "Warning" "WSGN_SEARCH_FILE" "ahhhpll.v 1 1 " "Using design file ahhhpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ahhhPLL " "Found entity 1: ahhhPLL" {  } { { "ahhhpll.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/ahhhpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829040413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1541829040413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahhhPLL ahhhPLL:ahhhPLL_inst " "Elaborating entity \"ahhhPLL\" for hierarchy \"ahhhPLL:ahhhPLL_inst\"" {  } { { "DE0_NANO.v" "ahhhPLL_inst" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829040414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ahhhPLL:ahhhPLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ahhhPLL:ahhhPLL_inst\|altpll:altpll_component\"" {  } { { "ahhhpll.v" "altpll_component" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/ahhhpll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829040452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ahhhPLL:ahhhPLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ahhhPLL:ahhhPLL_inst\|altpll:altpll_component\"" {  } { { "ahhhpll.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/ahhhpll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829040454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ahhhPLL:ahhhPLL_inst\|altpll:altpll_component " "Instantiated megafunction \"ahhhPLL:ahhhPLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ahhhPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ahhhPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829040454 ""}  } { { "ahhhpll.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/ahhhpll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541829040454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ahhhpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ahhhpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahhhPLL_altpll " "Found entity 1: ahhhPLL_altpll" {  } { { "db/ahhhpll_altpll.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/db/ahhhpll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829040506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829040506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahhhPLL_altpll ahhhPLL:ahhhPLL_inst\|altpll:altpll_component\|ahhhPLL_altpll:auto_generated " "Elaborating entity \"ahhhPLL_altpll\" for hierarchy \"ahhhPLL:ahhhPLL_inst\|altpll:altpll_component\|ahhhPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829040507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DOWNSAMPLER DOWNSAMPLER:down " "Elaborating entity \"DOWNSAMPLER\" for hierarchy \"DOWNSAMPLER:down\"" {  } { { "DE0_NANO.v" "down" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829040513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DOWNSAMPLER.v(29) " "Verilog HDL assignment warning at DOWNSAMPLER.v(29): truncated value with size 32 to match size of target (1)" {  } { { "DOWNSAMPLER.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DOWNSAMPLER.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040513 "|DE0_NANO|DOWNSAMPLER:down"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DOWNSAMPLER.v(35) " "Verilog HDL assignment warning at DOWNSAMPLER.v(35): truncated value with size 32 to match size of target (1)" {  } { { "DOWNSAMPLER.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DOWNSAMPLER.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040513 "|DE0_NANO|DOWNSAMPLER:down"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_Port_RAM_M9K Dual_Port_RAM_M9K:mem " "Elaborating entity \"Dual_Port_RAM_M9K\" for hierarchy \"Dual_Port_RAM_M9K:mem\"" {  } { { "DE0_NANO.v" "mem" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829040515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_addr_reg Dual_Port_RAM_M9K.v(34) " "Verilog HDL or VHDL warning at Dual_Port_RAM_M9K.v(34): object \"r_addr_reg\" assigned a value but never read" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/Dual_Port_RAM_M9K.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541829040515 "|DE0_NANO|Dual_Port_RAM_M9K:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829040517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040518 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040518 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMAGE_PROCESSOR IMAGE_PROCESSOR:proc " "Elaborating entity \"IMAGE_PROCESSOR\" for hierarchy \"IMAGE_PROCESSOR:proc\"" {  } { { "DE0_NANO.v" "proc" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829040519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IMAGE_PROCESSOR.v(202) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(202): truncated value with size 32 to match size of target (16)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040523 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IMAGE_PROCESSOR.v(203) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(203): truncated value with size 32 to match size of target (16)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040523 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IMAGE_PROCESSOR.v(206) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(206): truncated value with size 32 to match size of target (16)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040523 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IMAGE_PROCESSOR.v(207) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(207): truncated value with size 32 to match size of target (16)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040523 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IMAGE_PROCESSOR.v(210) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(210): truncated value with size 32 to match size of target (16)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040524 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IMAGE_PROCESSOR.v(211) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(211): truncated value with size 32 to match size of target (16)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541829040524 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Dual_Port_RAM_M9K:mem\|mem_rtl_0 " "Inferred dual-clock RAM node \"Dual_Port_RAM_M9K:mem\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1541829040894 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Dual_Port_RAM_M9K:mem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Dual_Port_RAM_M9K:mem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 25344 " "Parameter NUMWORDS_A set to 25344" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 25344 " "Parameter NUMWORDS_B set to 25344" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1541829041162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1541829041162 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1541829041162 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DE0_NANO.v" "Mult0" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541829041163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "DE0_NANO.v" "Mult1" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 247 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541829041163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "IMAGE_PROCESSOR:proc\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IMAGE_PROCESSOR:proc\|Mult1\"" {  } { { "IMAGE_PROCESSOR.v" "Mult1" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541829041163 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "IMAGE_PROCESSOR:proc\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IMAGE_PROCESSOR:proc\|Mult0\"" {  } { { "IMAGE_PROCESSOR.v" "Mult0" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541829041163 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1541829041163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 25344 " "Parameter \"NUMWORDS_A\" = \"25344\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 25344 " "Parameter \"NUMWORDS_B\" = \"25344\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041224 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541829041224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5f1 " "Found entity 1: altsyncram_j5f1" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/db/altsyncram_j5f1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829041279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829041279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829041328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829041328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829041376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829041376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/db/mux_6nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829041425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829041425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041472 ""}  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541829041472 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829041657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829041657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041676 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/db/add_sub_pgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829041733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829041733 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041767 ""}  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541829041767 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041772 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041787 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041796 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 247 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMAGE_PROCESSOR:proc\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\"" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMAGE_PROCESSOR:proc\|lpm_mult:Mult1 " "Instantiated megafunction \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 5 " "Parameter \"LPM_WIDTHP\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 5 " "Parameter \"LPM_WIDTHR\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541829041824 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541829041824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\|multcore:mult_core IMAGE_PROCESSOR:proc\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041828 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder IMAGE_PROCESSOR:proc\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041835 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] IMAGE_PROCESSOR:proc\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ibh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ibh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ibh " "Found entity 1: add_sub_ibh" {  } { { "db/add_sub_ibh.tdf" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/db/add_sub_ibh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541829041888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829041888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\|altshift:external_latency_ffs IMAGE_PROCESSOR:proc\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"IMAGE_PROCESSOR:proc\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/IMAGE_PROCESSOR.v" 211 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829041897 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[1\] GND " "Pin \"GPIO_0_D\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[2\] GND " "Pin \"GPIO_0_D\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[3\] GND " "Pin \"GPIO_0_D\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[4\] GND " "Pin \"GPIO_0_D\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[6\] GND " "Pin \"GPIO_0_D\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[8\] GND " "Pin \"GPIO_0_D\[8\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[10\] GND " "Pin \"GPIO_0_D\[10\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[12\] GND " "Pin \"GPIO_0_D\[12\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[14\] GND " "Pin \"GPIO_0_D\[14\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[16\] GND " "Pin \"GPIO_0_D\[16\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[18\] GND " "Pin \"GPIO_0_D\[18\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[20\] GND " "Pin \"GPIO_0_D\[20\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[22\] GND " "Pin \"GPIO_0_D\[22\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[24\] GND " "Pin \"GPIO_0_D\[24\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[25\] GND " "Pin \"GPIO_0_D\[25\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[26\] GND " "Pin \"GPIO_0_D\[26\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[27\] GND " "Pin \"GPIO_0_D\[27\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[28\] GND " "Pin \"GPIO_0_D\[28\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[29\] GND " "Pin \"GPIO_0_D\[29\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[30\] GND " "Pin \"GPIO_0_D\[30\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541829042412 "|DE0_NANO|GPIO_0_D[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541829042412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541829042493 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541829043061 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.map.smsg " "Generated suppressed messages file C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829043123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541829043339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541829043339 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ahhhPLL:ahhhPLL_inst\|altpll:altpll_component\|ahhhPLL_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ahhhPLL:ahhhPLL_inst\|altpll:altpll_component\|ahhhPLL_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/ahhhpll_altpll.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/db/ahhhpll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ahhhpll.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/ahhhpll.v" 99 0 0 } } { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 67 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1541829043392 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[20\] " "No output dependent on input pin \"GPIO_1_D\[20\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541829043480 "|DE0_NANO|GPIO_1_D[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[21\] " "No output dependent on input pin \"GPIO_1_D\[21\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541829043480 "|DE0_NANO|GPIO_1_D[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[22\] " "No output dependent on input pin \"GPIO_1_D\[22\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541829043480 "|DE0_NANO|GPIO_1_D[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[26\] " "No output dependent on input pin \"GPIO_1_D\[26\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541829043480 "|DE0_NANO|GPIO_1_D[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/xiaoy/Documents/GitHub/ECE-3400-Fall-2018/lab04/Lab4_FPGA_Template_new/DE0_NANO.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541829043480 "|DE0_NANO|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541829043480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "887 " "Implemented 887 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541829043480 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541829043480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "803 " "Implemented 803 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541829043480 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1541829043480 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1541829043480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541829043480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541829043536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 10 00:50:43 2018 " "Processing ended: Sat Nov 10 00:50:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541829043536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541829043536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541829043536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541829043536 ""}
