// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new327.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new327::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new327::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new327::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new327::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new327::ap_ST_fsm_state6 = "100";
const bool Conv1DMac_new327::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new327::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Conv1DMac_new327::ap_const_lv32_1 = "1";
const bool Conv1DMac_new327::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new327::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new327::ap_const_lv1_1 = "1";
const sc_lv<19> Conv1DMac_new327::ap_const_lv19_0 = "0000000000000000000";
const sc_lv<12> Conv1DMac_new327::ap_const_lv12_0 = "000000000000";
const sc_lv<5> Conv1DMac_new327::ap_const_lv5_0 = "00000";
const sc_lv<7> Conv1DMac_new327::ap_const_lv7_0 = "0000000";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_0 = "00000000";
const sc_lv<6> Conv1DMac_new327::ap_const_lv6_0 = "000000";
const sc_lv<19> Conv1DMac_new327::ap_const_lv19_40000 = "1000000000000000000";
const sc_lv<19> Conv1DMac_new327::ap_const_lv19_1 = "1";
const sc_lv<12> Conv1DMac_new327::ap_const_lv12_400 = "10000000000";
const sc_lv<10> Conv1DMac_new327::ap_const_lv10_0 = "0000000000";
const sc_lv<4> Conv1DMac_new327::ap_const_lv4_0 = "0000";
const sc_lv<7> Conv1DMac_new327::ap_const_lv7_40 = "1000000";
const sc_lv<5> Conv1DMac_new327::ap_const_lv5_1 = "1";
const sc_lv<7> Conv1DMac_new327::ap_const_lv7_3F = "111111";
const sc_lv<7> Conv1DMac_new327::ap_const_lv7_1 = "1";
const sc_lv<12> Conv1DMac_new327::ap_const_lv12_1 = "1";
const sc_lv<32> Conv1DMac_new327::ap_const_lv32_E = "1110";
const sc_lv<32> Conv1DMac_new327::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new327::ap_const_lv32_6 = "110";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_DC = "11011100";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_F3 = "11110011";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_EC = "11101100";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_8E = "10001110";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_11 = "10001";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_FC = "11111100";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_10 = "10000";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_BC = "10111100";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_D = "1101";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_EB = "11101011";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_F = "1111";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_27 = "100111";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_D6 = "11010110";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_DB = "11011011";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_2 = "10";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_B5 = "10110101";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_ED = "11101101";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_60 = "1100000";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_B = "1011";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_FB = "11111011";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_EE = "11101110";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_1D = "11101";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_C = "1100";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_43 = "1000011";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_1A = "11010";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_22 = "100010";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_F8 = "11111000";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_B3 = "10110011";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_C7 = "11000111";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_6E = "1101110";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_21 = "100001";
const sc_lv<8> Conv1DMac_new327::ap_const_lv8_30 = "110000";
const sc_lv<32> Conv1DMac_new327::ap_const_lv32_2 = "10";

Conv1DMac_new327::Conv1DMac_new327(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights4_m_weights_V_U = new Conv1DMac_new327_QgW("weights4_m_weights_V_U");
    weights4_m_weights_V_U->clk(ap_clk);
    weights4_m_weights_V_U->reset(ap_rst);
    weights4_m_weights_V_U->address0(weights4_m_weights_V_address0);
    weights4_m_weights_V_U->ce0(weights4_m_weights_V_ce0);
    weights4_m_weights_V_U->q0(weights4_m_weights_V_q0);
    weights4_m_weights_V_1_U = new Conv1DMac_new327_Rg6("weights4_m_weights_V_1_U");
    weights4_m_weights_V_1_U->clk(ap_clk);
    weights4_m_weights_V_1_U->reset(ap_rst);
    weights4_m_weights_V_1_U->address0(weights4_m_weights_V_1_address0);
    weights4_m_weights_V_1_U->ce0(weights4_m_weights_V_1_ce0);
    weights4_m_weights_V_1_U->q0(weights4_m_weights_V_1_q0);
    weights4_m_weights_V_2_U = new Conv1DMac_new327_Shg("weights4_m_weights_V_2_U");
    weights4_m_weights_V_2_U->clk(ap_clk);
    weights4_m_weights_V_2_U->reset(ap_rst);
    weights4_m_weights_V_2_U->address0(weights4_m_weights_V_2_address0);
    weights4_m_weights_V_2_U->ce0(weights4_m_weights_V_2_ce0);
    weights4_m_weights_V_2_U->q0(weights4_m_weights_V_2_q0);
    weights4_m_weights_V_3_U = new Conv1DMac_new327_Thq("weights4_m_weights_V_3_U");
    weights4_m_weights_V_3_U->clk(ap_clk);
    weights4_m_weights_V_3_U->reset(ap_rst);
    weights4_m_weights_V_3_U->address0(weights4_m_weights_V_3_address0);
    weights4_m_weights_V_3_U->ce0(weights4_m_weights_V_3_ce0);
    weights4_m_weights_V_3_U->q0(weights4_m_weights_V_3_q0);
    computeS1_mux_164DeQ_x_x_x_U104 = new computeS1_mux_164DeQ_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_x_x_U104");
    computeS1_mux_164DeQ_x_x_x_U104->din0(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U104->din1(ap_var_for_const1);
    computeS1_mux_164DeQ_x_x_x_U104->din2(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U104->din3(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U104->din4(ap_var_for_const2);
    computeS1_mux_164DeQ_x_x_x_U104->din5(ap_var_for_const3);
    computeS1_mux_164DeQ_x_x_x_U104->din6(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U104->din7(ap_var_for_const4);
    computeS1_mux_164DeQ_x_x_x_U104->din8(ap_var_for_const5);
    computeS1_mux_164DeQ_x_x_x_U104->din9(ap_var_for_const6);
    computeS1_mux_164DeQ_x_x_x_U104->din10(ap_var_for_const7);
    computeS1_mux_164DeQ_x_x_x_U104->din11(ap_var_for_const8);
    computeS1_mux_164DeQ_x_x_x_U104->din12(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U104->din13(ap_var_for_const9);
    computeS1_mux_164DeQ_x_x_x_U104->din14(ap_var_for_const10);
    computeS1_mux_164DeQ_x_x_x_U104->din15(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U104->din16(nm_t_mid2_reg_1053_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_x_x_U104->dout(tmp_50_fu_831_p18);
    computeS1_mux_164DeQ_x_x_x_U105 = new computeS1_mux_164DeQ_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_x_x_U105");
    computeS1_mux_164DeQ_x_x_x_U105->din0(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U105->din1(ap_var_for_const11);
    computeS1_mux_164DeQ_x_x_x_U105->din2(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U105->din3(ap_var_for_const12);
    computeS1_mux_164DeQ_x_x_x_U105->din4(ap_var_for_const13);
    computeS1_mux_164DeQ_x_x_x_U105->din5(ap_var_for_const14);
    computeS1_mux_164DeQ_x_x_x_U105->din6(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U105->din7(ap_var_for_const15);
    computeS1_mux_164DeQ_x_x_x_U105->din8(ap_var_for_const16);
    computeS1_mux_164DeQ_x_x_x_U105->din9(ap_var_for_const17);
    computeS1_mux_164DeQ_x_x_x_U105->din10(ap_var_for_const3);
    computeS1_mux_164DeQ_x_x_x_U105->din11(ap_var_for_const10);
    computeS1_mux_164DeQ_x_x_x_U105->din12(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U105->din13(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U105->din14(ap_var_for_const18);
    computeS1_mux_164DeQ_x_x_x_U105->din15(ap_var_for_const19);
    computeS1_mux_164DeQ_x_x_x_U105->din16(nm_t_mid2_reg_1053_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_x_x_U105->dout(tmp_51_fu_874_p18);
    computeS1_mux_164DeQ_x_x_x_U106 = new computeS1_mux_164DeQ_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_x_x_U106");
    computeS1_mux_164DeQ_x_x_x_U106->din0(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U106->din1(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U106->din2(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U106->din3(ap_var_for_const20);
    computeS1_mux_164DeQ_x_x_x_U106->din4(ap_var_for_const3);
    computeS1_mux_164DeQ_x_x_x_U106->din5(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U106->din6(ap_var_for_const12);
    computeS1_mux_164DeQ_x_x_x_U106->din7(ap_var_for_const19);
    computeS1_mux_164DeQ_x_x_x_U106->din8(ap_var_for_const21);
    computeS1_mux_164DeQ_x_x_x_U106->din9(ap_var_for_const22);
    computeS1_mux_164DeQ_x_x_x_U106->din10(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U106->din11(ap_var_for_const23);
    computeS1_mux_164DeQ_x_x_x_U106->din12(ap_var_for_const24);
    computeS1_mux_164DeQ_x_x_x_U106->din13(ap_var_for_const25);
    computeS1_mux_164DeQ_x_x_x_U106->din14(ap_var_for_const26);
    computeS1_mux_164DeQ_x_x_x_U106->din15(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U106->din16(nm_t_mid2_reg_1053_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_x_x_U106->dout(tmp_52_fu_917_p18);
    computeS1_mux_164DeQ_x_x_x_U107 = new computeS1_mux_164DeQ_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,4,8>("computeS1_mux_164DeQ_x_x_x_U107");
    computeS1_mux_164DeQ_x_x_x_U107->din0(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U107->din1(ap_var_for_const26);
    computeS1_mux_164DeQ_x_x_x_U107->din2(ap_var_for_const27);
    computeS1_mux_164DeQ_x_x_x_U107->din3(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U107->din4(ap_var_for_const28);
    computeS1_mux_164DeQ_x_x_x_U107->din5(ap_var_for_const29);
    computeS1_mux_164DeQ_x_x_x_U107->din6(ap_var_for_const30);
    computeS1_mux_164DeQ_x_x_x_U107->din7(ap_var_for_const31);
    computeS1_mux_164DeQ_x_x_x_U107->din8(ap_var_for_const32);
    computeS1_mux_164DeQ_x_x_x_U107->din9(ap_var_for_const33);
    computeS1_mux_164DeQ_x_x_x_U107->din10(ap_var_for_const34);
    computeS1_mux_164DeQ_x_x_x_U107->din11(ap_var_for_const35);
    computeS1_mux_164DeQ_x_x_x_U107->din12(ap_var_for_const36);
    computeS1_mux_164DeQ_x_x_x_U107->din13(ap_var_for_const12);
    computeS1_mux_164DeQ_x_x_x_U107->din14(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U107->din15(ap_var_for_const0);
    computeS1_mux_164DeQ_x_x_x_U107->din16(nm_t_mid2_reg_1053_pp0_iter2_reg);
    computeS1_mux_164DeQ_x_x_x_U107->dout(tmp_53_fu_960_p18);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten3_reg_1044 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_49_reg_1071_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten3_reg_1044 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_49_reg_1071_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten3_reg_1044 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_49_reg_1071_pp0_iter2_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten3_reg_1044 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_49_reg_1071_pp0_iter2_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten3_fu_349_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten3_fu_349_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten3_reg_273 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_361_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( indvar_flatten_reg_284 );
    sensitive << ( exitcond_flatten3_fu_349_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten3_reg_1044 );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten3_reg_1044 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next3_fu_355_p2);
    sensitive << ( indvar_flatten3_reg_273 );

    SC_METHOD(thread_indvar_flatten_next_fu_493_p3);
    sensitive << ( exitcond_flatten_fu_361_p2 );
    sensitive << ( indvar_flatten_op_fu_487_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_487_p2);
    sensitive << ( indvar_flatten_reg_284 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_macRegisters_0_V_fu_763_p2);
    sensitive << ( macRegisters_0_V_1_fu_192 );
    sensitive << ( tmp1_fu_758_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_777_p2);
    sensitive << ( macRegisters_1_V_1_fu_196 );
    sensitive << ( tmp2_fu_772_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_791_p2);
    sensitive << ( macRegisters_2_V_1_fu_200 );
    sensitive << ( tmp3_fu_786_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_805_p2);
    sensitive << ( macRegisters_3_V_1_fu_204 );
    sensitive << ( tmp4_fu_800_p2 );

    SC_METHOD(thread_nm_1_fu_409_p2);
    sensitive << ( nm_mid_fu_367_p3 );

    SC_METHOD(thread_nm_mid2_fu_457_p3);
    sensitive << ( nm_mid_fu_367_p3 );
    sensitive << ( tmp_91_mid_fu_403_p2 );
    sensitive << ( nm_1_fu_409_p2 );

    SC_METHOD(thread_nm_mid_fu_367_p3);
    sensitive << ( nm_reg_295 );
    sensitive << ( exitcond_flatten_fu_361_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_449_p3);
    sensitive << ( tmp_91_mid_fu_403_p2 );
    sensitive << ( tmp_690_fu_429_p1 );
    sensitive << ( nm_t_mid_fu_383_p3 );

    SC_METHOD(thread_nm_t_mid_fu_383_p3);
    sensitive << ( tmp_fu_337_p1 );
    sensitive << ( exitcond_flatten_fu_361_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_391_p2);
    sensitive << ( exitcond_flatten_fu_361_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_49_reg_1071_pp0_iter2_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_49_reg_1071_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_01001 );
    sensitive << ( result_V_3_fu_997_p2 );
    sensitive << ( result_V_2_fu_954_p2 );
    sensitive << ( result_V_1_fu_911_p2 );
    sensitive << ( result_V_fu_868_p2 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_49_reg_1071_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_071_assign_1_fu_508_p1);
    sensitive << ( tmp_V_48_reg_1085 );

    SC_METHOD(thread_p_1_fu_601_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten3_reg_1044_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_695_fu_597_p1 );

    SC_METHOD(thread_p_2_fu_659_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten3_reg_1044_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_698_fu_655_p1 );

    SC_METHOD(thread_p_3_fu_717_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten3_reg_1044_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_701_fu_713_p1 );

    SC_METHOD(thread_p_s_fu_543_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten3_reg_1044_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_692_fu_539_p1 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_result_V_1_fu_911_p2);
    sensitive << ( macRegisters_1_V_fu_777_p2 );
    sensitive << ( tmp_51_fu_874_p18 );

    SC_METHOD(thread_result_V_2_fu_954_p2);
    sensitive << ( macRegisters_2_V_fu_791_p2 );
    sensitive << ( tmp_52_fu_917_p18 );

    SC_METHOD(thread_result_V_3_fu_997_p2);
    sensitive << ( macRegisters_3_V_fu_805_p2 );
    sensitive << ( tmp_53_fu_960_p18 );

    SC_METHOD(thread_result_V_fu_868_p2);
    sensitive << ( macRegisters_0_V_fu_763_p2 );
    sensitive << ( tmp_50_fu_831_p18 );

    SC_METHOD(thread_sf_1_fu_481_p2);
    sensitive << ( sf_mid2_fu_421_p3 );

    SC_METHOD(thread_sf_cast1_fu_465_p1);
    sensitive << ( sf_mid2_fu_421_p3 );

    SC_METHOD(thread_sf_mid2_fu_421_p3);
    sensitive << ( sf_reg_306 );
    sensitive << ( tmp_354_fu_415_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_758_p2);
    sensitive << ( tmp_46_reg_1110 );
    sensitive << ( tmp_169_cast_fu_755_p1 );

    SC_METHOD(thread_tmp2_fu_772_p2);
    sensitive << ( tmp_164_1_reg_1120 );
    sensitive << ( tmp_169_1_cast_fu_769_p1 );

    SC_METHOD(thread_tmp3_fu_786_p2);
    sensitive << ( tmp_164_2_reg_1130 );
    sensitive << ( tmp_169_2_cast_fu_783_p1 );

    SC_METHOD(thread_tmp4_fu_800_p2);
    sensitive << ( tmp_164_3_reg_1140 );
    sensitive << ( tmp_169_3_cast_fu_797_p1 );

    SC_METHOD(thread_tmp_162_1_fu_573_p0);
    sensitive << ( weights4_m_weights_V_1_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_162_1_fu_573_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_071_assign_1_fu_508_p1 );

    SC_METHOD(thread_tmp_162_1_fu_573_p2);
    sensitive << ( tmp_162_1_fu_573_p0 );
    sensitive << ( tmp_162_1_fu_573_p1 );

    SC_METHOD(thread_tmp_162_2_fu_631_p0);
    sensitive << ( weights4_m_weights_V_2_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_162_2_fu_631_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_071_assign_1_fu_508_p1 );

    SC_METHOD(thread_tmp_162_2_fu_631_p2);
    sensitive << ( tmp_162_2_fu_631_p0 );
    sensitive << ( tmp_162_2_fu_631_p1 );

    SC_METHOD(thread_tmp_162_3_fu_689_p0);
    sensitive << ( weights4_m_weights_V_3_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_162_3_fu_689_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_071_assign_1_fu_508_p1 );

    SC_METHOD(thread_tmp_162_3_fu_689_p2);
    sensitive << ( tmp_162_3_fu_689_p0 );
    sensitive << ( tmp_162_3_fu_689_p1 );

    SC_METHOD(thread_tmp_165_1_fu_607_p2);
    sensitive << ( tmp_694_fu_579_p3 );
    sensitive << ( p_1_fu_601_p2 );

    SC_METHOD(thread_tmp_165_2_fu_665_p2);
    sensitive << ( tmp_697_fu_637_p3 );
    sensitive << ( p_2_fu_659_p2 );

    SC_METHOD(thread_tmp_165_3_fu_723_p2);
    sensitive << ( tmp_700_fu_695_p3 );
    sensitive << ( p_3_fu_717_p2 );

    SC_METHOD(thread_tmp_169_1_cast_fu_769_p1);
    sensitive << ( tmp_169_1_reg_1125 );

    SC_METHOD(thread_tmp_169_1_fu_621_p2);
    sensitive << ( tmp_165_1_fu_607_p2 );
    sensitive << ( tmp_696_fu_613_p3 );

    SC_METHOD(thread_tmp_169_2_cast_fu_783_p1);
    sensitive << ( tmp_169_2_reg_1135 );

    SC_METHOD(thread_tmp_169_2_fu_679_p2);
    sensitive << ( tmp_165_2_fu_665_p2 );
    sensitive << ( tmp_699_fu_671_p3 );

    SC_METHOD(thread_tmp_169_3_cast_fu_797_p1);
    sensitive << ( tmp_169_3_reg_1145 );

    SC_METHOD(thread_tmp_169_3_fu_737_p2);
    sensitive << ( tmp_165_3_fu_723_p2 );
    sensitive << ( tmp_702_fu_729_p3 );

    SC_METHOD(thread_tmp_169_cast_fu_755_p1);
    sensitive << ( tmp_48_reg_1115 );

    SC_METHOD(thread_tmp_353_fu_397_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( sf_reg_306 );
    sensitive << ( exitcond_flatten3_fu_349_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_354_fu_415_p2);
    sensitive << ( exitcond_flatten_fu_361_p2 );
    sensitive << ( tmp_91_mid_fu_403_p2 );

    SC_METHOD(thread_tmp_42_fu_469_p2);
    sensitive << ( sf_cast1_fu_465_p1 );
    sensitive << ( tmp_90_mid2_fu_441_p3 );

    SC_METHOD(thread_tmp_43_fu_501_p1);
    sensitive << ( tmp_42_reg_1066 );

    SC_METHOD(thread_tmp_45_fu_515_p0);
    sensitive << ( weights4_m_weights_V_q0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_tmp_45_fu_515_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( p_071_assign_1_fu_508_p1 );

    SC_METHOD(thread_tmp_45_fu_515_p2);
    sensitive << ( tmp_45_fu_515_p0 );
    sensitive << ( tmp_45_fu_515_p1 );

    SC_METHOD(thread_tmp_47_fu_549_p2);
    sensitive << ( tmp_691_fu_521_p3 );
    sensitive << ( p_s_fu_543_p2 );

    SC_METHOD(thread_tmp_48_fu_563_p2);
    sensitive << ( tmp_47_fu_549_p2 );
    sensitive << ( tmp_693_fu_555_p3 );

    SC_METHOD(thread_tmp_49_fu_475_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( exitcond_flatten3_fu_349_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_421_p3 );

    SC_METHOD(thread_tmp_690_fu_429_p1);
    sensitive << ( nm_1_fu_409_p2 );

    SC_METHOD(thread_tmp_691_fu_521_p3);
    sensitive << ( tmp_45_fu_515_p2 );

    SC_METHOD(thread_tmp_692_fu_539_p1);
    sensitive << ( tmp_45_fu_515_p2 );

    SC_METHOD(thread_tmp_693_fu_555_p3);
    sensitive << ( tmp_45_fu_515_p2 );

    SC_METHOD(thread_tmp_694_fu_579_p3);
    sensitive << ( tmp_162_1_fu_573_p2 );

    SC_METHOD(thread_tmp_695_fu_597_p1);
    sensitive << ( tmp_162_1_fu_573_p2 );

    SC_METHOD(thread_tmp_696_fu_613_p3);
    sensitive << ( tmp_162_1_fu_573_p2 );

    SC_METHOD(thread_tmp_697_fu_637_p3);
    sensitive << ( tmp_162_2_fu_631_p2 );

    SC_METHOD(thread_tmp_698_fu_655_p1);
    sensitive << ( tmp_162_2_fu_631_p2 );

    SC_METHOD(thread_tmp_699_fu_671_p3);
    sensitive << ( tmp_162_2_fu_631_p2 );

    SC_METHOD(thread_tmp_700_fu_695_p3);
    sensitive << ( tmp_162_3_fu_689_p2 );

    SC_METHOD(thread_tmp_701_fu_713_p1);
    sensitive << ( tmp_162_3_fu_689_p2 );

    SC_METHOD(thread_tmp_702_fu_729_p3);
    sensitive << ( tmp_162_3_fu_689_p2 );

    SC_METHOD(thread_tmp_90_mid1_fu_433_p3);
    sensitive << ( tmp_690_fu_429_p1 );

    SC_METHOD(thread_tmp_90_mid2_fu_441_p3);
    sensitive << ( tmp_91_mid_fu_403_p2 );
    sensitive << ( tmp_90_mid1_fu_433_p3 );
    sensitive << ( tmp_90_mid_fu_375_p3 );

    SC_METHOD(thread_tmp_90_mid_fu_375_p3);
    sensitive << ( exitcond_flatten_fu_361_p2 );
    sensitive << ( tmp_s_fu_341_p3 );

    SC_METHOD(thread_tmp_91_mid_fu_403_p2);
    sensitive << ( tmp_353_fu_397_p2 );
    sensitive << ( not_exitcond_flatten_fu_391_p2 );

    SC_METHOD(thread_tmp_fu_337_p1);
    sensitive << ( nm_reg_295 );

    SC_METHOD(thread_tmp_s_fu_341_p3);
    sensitive << ( tmp_fu_337_p1 );

    SC_METHOD(thread_weights4_m_weights_V_1_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_43_fu_501_p1 );

    SC_METHOD(thread_weights4_m_weights_V_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_weights4_m_weights_V_2_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_43_fu_501_p1 );

    SC_METHOD(thread_weights4_m_weights_V_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_weights4_m_weights_V_3_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_43_fu_501_p1 );

    SC_METHOD(thread_weights4_m_weights_V_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_weights4_m_weights_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_43_fu_501_p1 );

    SC_METHOD(thread_weights4_m_weights_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( exitcond_flatten3_fu_349_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    SC_THREAD(thread_ap_var_for_const24);

    SC_THREAD(thread_ap_var_for_const25);

    SC_THREAD(thread_ap_var_for_const26);

    SC_THREAD(thread_ap_var_for_const27);

    SC_THREAD(thread_ap_var_for_const28);

    SC_THREAD(thread_ap_var_for_const29);

    SC_THREAD(thread_ap_var_for_const30);

    SC_THREAD(thread_ap_var_for_const31);

    SC_THREAD(thread_ap_var_for_const32);

    SC_THREAD(thread_ap_var_for_const33);

    SC_THREAD(thread_ap_var_for_const34);

    SC_THREAD(thread_ap_var_for_const35);

    SC_THREAD(thread_ap_var_for_const36);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new327_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights4_m_weights_V_address0, "weights4_m_weights_V_address0");
    sc_trace(mVcdFile, weights4_m_weights_V_ce0, "weights4_m_weights_V_ce0");
    sc_trace(mVcdFile, weights4_m_weights_V_q0, "weights4_m_weights_V_q0");
    sc_trace(mVcdFile, weights4_m_weights_V_1_address0, "weights4_m_weights_V_1_address0");
    sc_trace(mVcdFile, weights4_m_weights_V_1_ce0, "weights4_m_weights_V_1_ce0");
    sc_trace(mVcdFile, weights4_m_weights_V_1_q0, "weights4_m_weights_V_1_q0");
    sc_trace(mVcdFile, weights4_m_weights_V_2_address0, "weights4_m_weights_V_2_address0");
    sc_trace(mVcdFile, weights4_m_weights_V_2_ce0, "weights4_m_weights_V_2_ce0");
    sc_trace(mVcdFile, weights4_m_weights_V_2_q0, "weights4_m_weights_V_2_q0");
    sc_trace(mVcdFile, weights4_m_weights_V_3_address0, "weights4_m_weights_V_3_address0");
    sc_trace(mVcdFile, weights4_m_weights_V_3_ce0, "weights4_m_weights_V_3_ce0");
    sc_trace(mVcdFile, weights4_m_weights_V_3_q0, "weights4_m_weights_V_3_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten3_reg_1044, "exitcond_flatten3_reg_1044");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_49_reg_1071, "tmp_49_reg_1071");
    sc_trace(mVcdFile, tmp_49_reg_1071_pp0_iter2_reg, "tmp_49_reg_1071_pp0_iter2_reg");
    sc_trace(mVcdFile, indvar_flatten3_reg_273, "indvar_flatten3_reg_273");
    sc_trace(mVcdFile, indvar_flatten_reg_284, "indvar_flatten_reg_284");
    sc_trace(mVcdFile, nm_reg_295, "nm_reg_295");
    sc_trace(mVcdFile, sf_reg_306, "sf_reg_306");
    sc_trace(mVcdFile, exitcond_flatten3_fu_349_p2, "exitcond_flatten3_fu_349_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, exitcond_flatten3_reg_1044_pp0_iter1_reg, "exitcond_flatten3_reg_1044_pp0_iter1_reg");
    sc_trace(mVcdFile, indvar_flatten_next3_fu_355_p2, "indvar_flatten_next3_fu_355_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_449_p3, "nm_t_mid2_fu_449_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1053, "nm_t_mid2_reg_1053");
    sc_trace(mVcdFile, nm_t_mid2_reg_1053_pp0_iter1_reg, "nm_t_mid2_reg_1053_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1053_pp0_iter2_reg, "nm_t_mid2_reg_1053_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_457_p3, "nm_mid2_fu_457_p3");
    sc_trace(mVcdFile, tmp_42_fu_469_p2, "tmp_42_fu_469_p2");
    sc_trace(mVcdFile, tmp_42_reg_1066, "tmp_42_reg_1066");
    sc_trace(mVcdFile, tmp_49_fu_475_p2, "tmp_49_fu_475_p2");
    sc_trace(mVcdFile, tmp_49_reg_1071_pp0_iter1_reg, "tmp_49_reg_1071_pp0_iter1_reg");
    sc_trace(mVcdFile, sf_1_fu_481_p2, "sf_1_fu_481_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_493_p3, "indvar_flatten_next_fu_493_p3");
    sc_trace(mVcdFile, tmp_V_48_reg_1085, "tmp_V_48_reg_1085");
    sc_trace(mVcdFile, tmp_46_reg_1110, "tmp_46_reg_1110");
    sc_trace(mVcdFile, tmp_48_fu_563_p2, "tmp_48_fu_563_p2");
    sc_trace(mVcdFile, tmp_48_reg_1115, "tmp_48_reg_1115");
    sc_trace(mVcdFile, tmp_164_1_reg_1120, "tmp_164_1_reg_1120");
    sc_trace(mVcdFile, tmp_169_1_fu_621_p2, "tmp_169_1_fu_621_p2");
    sc_trace(mVcdFile, tmp_169_1_reg_1125, "tmp_169_1_reg_1125");
    sc_trace(mVcdFile, tmp_164_2_reg_1130, "tmp_164_2_reg_1130");
    sc_trace(mVcdFile, tmp_169_2_fu_679_p2, "tmp_169_2_fu_679_p2");
    sc_trace(mVcdFile, tmp_169_2_reg_1135, "tmp_169_2_reg_1135");
    sc_trace(mVcdFile, tmp_164_3_reg_1140, "tmp_164_3_reg_1140");
    sc_trace(mVcdFile, tmp_169_3_fu_737_p2, "tmp_169_3_fu_737_p2");
    sc_trace(mVcdFile, tmp_169_3_reg_1145, "tmp_169_3_reg_1145");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, tmp_43_fu_501_p1, "tmp_43_fu_501_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_1_fu_192, "macRegisters_0_V_1_fu_192");
    sc_trace(mVcdFile, macRegisters_0_V_fu_763_p2, "macRegisters_0_V_fu_763_p2");
    sc_trace(mVcdFile, macRegisters_1_V_1_fu_196, "macRegisters_1_V_1_fu_196");
    sc_trace(mVcdFile, macRegisters_1_V_fu_777_p2, "macRegisters_1_V_fu_777_p2");
    sc_trace(mVcdFile, macRegisters_2_V_1_fu_200, "macRegisters_2_V_1_fu_200");
    sc_trace(mVcdFile, macRegisters_2_V_fu_791_p2, "macRegisters_2_V_fu_791_p2");
    sc_trace(mVcdFile, macRegisters_3_V_1_fu_204, "macRegisters_3_V_1_fu_204");
    sc_trace(mVcdFile, macRegisters_3_V_fu_805_p2, "macRegisters_3_V_fu_805_p2");
    sc_trace(mVcdFile, tmp_fu_337_p1, "tmp_fu_337_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_361_p2, "exitcond_flatten_fu_361_p2");
    sc_trace(mVcdFile, tmp_s_fu_341_p3, "tmp_s_fu_341_p3");
    sc_trace(mVcdFile, tmp_353_fu_397_p2, "tmp_353_fu_397_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_391_p2, "not_exitcond_flatten_fu_391_p2");
    sc_trace(mVcdFile, nm_mid_fu_367_p3, "nm_mid_fu_367_p3");
    sc_trace(mVcdFile, tmp_91_mid_fu_403_p2, "tmp_91_mid_fu_403_p2");
    sc_trace(mVcdFile, tmp_354_fu_415_p2, "tmp_354_fu_415_p2");
    sc_trace(mVcdFile, nm_1_fu_409_p2, "nm_1_fu_409_p2");
    sc_trace(mVcdFile, tmp_690_fu_429_p1, "tmp_690_fu_429_p1");
    sc_trace(mVcdFile, tmp_90_mid1_fu_433_p3, "tmp_90_mid1_fu_433_p3");
    sc_trace(mVcdFile, tmp_90_mid_fu_375_p3, "tmp_90_mid_fu_375_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_383_p3, "nm_t_mid_fu_383_p3");
    sc_trace(mVcdFile, sf_mid2_fu_421_p3, "sf_mid2_fu_421_p3");
    sc_trace(mVcdFile, sf_cast1_fu_465_p1, "sf_cast1_fu_465_p1");
    sc_trace(mVcdFile, tmp_90_mid2_fu_441_p3, "tmp_90_mid2_fu_441_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_487_p2, "indvar_flatten_op_fu_487_p2");
    sc_trace(mVcdFile, tmp_45_fu_515_p0, "tmp_45_fu_515_p0");
    sc_trace(mVcdFile, tmp_45_fu_515_p1, "tmp_45_fu_515_p1");
    sc_trace(mVcdFile, p_071_assign_1_fu_508_p1, "p_071_assign_1_fu_508_p1");
    sc_trace(mVcdFile, tmp_45_fu_515_p2, "tmp_45_fu_515_p2");
    sc_trace(mVcdFile, tmp_692_fu_539_p1, "tmp_692_fu_539_p1");
    sc_trace(mVcdFile, tmp_691_fu_521_p3, "tmp_691_fu_521_p3");
    sc_trace(mVcdFile, p_s_fu_543_p2, "p_s_fu_543_p2");
    sc_trace(mVcdFile, tmp_47_fu_549_p2, "tmp_47_fu_549_p2");
    sc_trace(mVcdFile, tmp_693_fu_555_p3, "tmp_693_fu_555_p3");
    sc_trace(mVcdFile, tmp_162_1_fu_573_p0, "tmp_162_1_fu_573_p0");
    sc_trace(mVcdFile, tmp_162_1_fu_573_p1, "tmp_162_1_fu_573_p1");
    sc_trace(mVcdFile, tmp_162_1_fu_573_p2, "tmp_162_1_fu_573_p2");
    sc_trace(mVcdFile, tmp_695_fu_597_p1, "tmp_695_fu_597_p1");
    sc_trace(mVcdFile, tmp_694_fu_579_p3, "tmp_694_fu_579_p3");
    sc_trace(mVcdFile, p_1_fu_601_p2, "p_1_fu_601_p2");
    sc_trace(mVcdFile, tmp_165_1_fu_607_p2, "tmp_165_1_fu_607_p2");
    sc_trace(mVcdFile, tmp_696_fu_613_p3, "tmp_696_fu_613_p3");
    sc_trace(mVcdFile, tmp_162_2_fu_631_p0, "tmp_162_2_fu_631_p0");
    sc_trace(mVcdFile, tmp_162_2_fu_631_p1, "tmp_162_2_fu_631_p1");
    sc_trace(mVcdFile, tmp_162_2_fu_631_p2, "tmp_162_2_fu_631_p2");
    sc_trace(mVcdFile, tmp_698_fu_655_p1, "tmp_698_fu_655_p1");
    sc_trace(mVcdFile, tmp_697_fu_637_p3, "tmp_697_fu_637_p3");
    sc_trace(mVcdFile, p_2_fu_659_p2, "p_2_fu_659_p2");
    sc_trace(mVcdFile, tmp_165_2_fu_665_p2, "tmp_165_2_fu_665_p2");
    sc_trace(mVcdFile, tmp_699_fu_671_p3, "tmp_699_fu_671_p3");
    sc_trace(mVcdFile, tmp_162_3_fu_689_p0, "tmp_162_3_fu_689_p0");
    sc_trace(mVcdFile, tmp_162_3_fu_689_p1, "tmp_162_3_fu_689_p1");
    sc_trace(mVcdFile, tmp_162_3_fu_689_p2, "tmp_162_3_fu_689_p2");
    sc_trace(mVcdFile, tmp_701_fu_713_p1, "tmp_701_fu_713_p1");
    sc_trace(mVcdFile, tmp_700_fu_695_p3, "tmp_700_fu_695_p3");
    sc_trace(mVcdFile, p_3_fu_717_p2, "p_3_fu_717_p2");
    sc_trace(mVcdFile, tmp_165_3_fu_723_p2, "tmp_165_3_fu_723_p2");
    sc_trace(mVcdFile, tmp_702_fu_729_p3, "tmp_702_fu_729_p3");
    sc_trace(mVcdFile, tmp_169_cast_fu_755_p1, "tmp_169_cast_fu_755_p1");
    sc_trace(mVcdFile, tmp1_fu_758_p2, "tmp1_fu_758_p2");
    sc_trace(mVcdFile, tmp_169_1_cast_fu_769_p1, "tmp_169_1_cast_fu_769_p1");
    sc_trace(mVcdFile, tmp2_fu_772_p2, "tmp2_fu_772_p2");
    sc_trace(mVcdFile, tmp_169_2_cast_fu_783_p1, "tmp_169_2_cast_fu_783_p1");
    sc_trace(mVcdFile, tmp3_fu_786_p2, "tmp3_fu_786_p2");
    sc_trace(mVcdFile, tmp_169_3_cast_fu_797_p1, "tmp_169_3_cast_fu_797_p1");
    sc_trace(mVcdFile, tmp4_fu_800_p2, "tmp4_fu_800_p2");
    sc_trace(mVcdFile, tmp_50_fu_831_p18, "tmp_50_fu_831_p18");
    sc_trace(mVcdFile, tmp_51_fu_874_p18, "tmp_51_fu_874_p18");
    sc_trace(mVcdFile, tmp_52_fu_917_p18, "tmp_52_fu_917_p18");
    sc_trace(mVcdFile, tmp_53_fu_960_p18, "tmp_53_fu_960_p18");
    sc_trace(mVcdFile, result_V_3_fu_997_p2, "result_V_3_fu_997_p2");
    sc_trace(mVcdFile, result_V_2_fu_954_p2, "result_V_2_fu_954_p2");
    sc_trace(mVcdFile, result_V_1_fu_911_p2, "result_V_1_fu_911_p2");
    sc_trace(mVcdFile, result_V_fu_868_p2, "result_V_fu_868_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new327::~Conv1DMac_new327() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights4_m_weights_V_U;
    delete weights4_m_weights_V_1_U;
    delete weights4_m_weights_V_2_U;
    delete weights4_m_weights_V_3_U;
    delete computeS1_mux_164DeQ_x_x_x_U104;
    delete computeS1_mux_164DeQ_x_x_x_U105;
    delete computeS1_mux_164DeQ_x_x_x_U106;
    delete computeS1_mux_164DeQ_x_x_x_U107;
}

void Conv1DMac_new327::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new327::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_DC;
}

void Conv1DMac_new327::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_F3;
}

void Conv1DMac_new327::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_8;
}

void Conv1DMac_new327::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_5;
}

void Conv1DMac_new327::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_FF;
}

void Conv1DMac_new327::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_EC;
}

void Conv1DMac_new327::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_8E;
}

void Conv1DMac_new327::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_11;
}

void Conv1DMac_new327::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_FC;
}

void Conv1DMac_new327::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_10;
}

void Conv1DMac_new327::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_BC;
}

void Conv1DMac_new327::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_D;
}

void Conv1DMac_new327::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_EB;
}

void Conv1DMac_new327::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_F;
}

void Conv1DMac_new327::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_27;
}

void Conv1DMac_new327::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_D6;
}

void Conv1DMac_new327::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_FD;
}

void Conv1DMac_new327::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_DB;
}

void Conv1DMac_new327::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_2;
}

void Conv1DMac_new327::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv8_B5;
}

void Conv1DMac_new327::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv8_ED;
}

void Conv1DMac_new327::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv8_60;
}

void Conv1DMac_new327::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv8_B;
}

void Conv1DMac_new327::thread_ap_var_for_const24() {
    ap_var_for_const24 = ap_const_lv8_FB;
}

void Conv1DMac_new327::thread_ap_var_for_const25() {
    ap_var_for_const25 = ap_const_lv8_EE;
}

void Conv1DMac_new327::thread_ap_var_for_const26() {
    ap_var_for_const26 = ap_const_lv8_1D;
}

void Conv1DMac_new327::thread_ap_var_for_const27() {
    ap_var_for_const27 = ap_const_lv8_C;
}

void Conv1DMac_new327::thread_ap_var_for_const28() {
    ap_var_for_const28 = ap_const_lv8_43;
}

void Conv1DMac_new327::thread_ap_var_for_const29() {
    ap_var_for_const29 = ap_const_lv8_1A;
}

void Conv1DMac_new327::thread_ap_var_for_const30() {
    ap_var_for_const30 = ap_const_lv8_22;
}

void Conv1DMac_new327::thread_ap_var_for_const31() {
    ap_var_for_const31 = ap_const_lv8_F8;
}

void Conv1DMac_new327::thread_ap_var_for_const32() {
    ap_var_for_const32 = ap_const_lv8_B3;
}

void Conv1DMac_new327::thread_ap_var_for_const33() {
    ap_var_for_const33 = ap_const_lv8_C7;
}

void Conv1DMac_new327::thread_ap_var_for_const34() {
    ap_var_for_const34 = ap_const_lv8_6E;
}

void Conv1DMac_new327::thread_ap_var_for_const35() {
    ap_var_for_const35 = ap_const_lv8_21;
}

void Conv1DMac_new327::thread_ap_var_for_const36() {
    ap_var_for_const36 = ap_const_lv8_30;
}

void Conv1DMac_new327::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_fu_349_p2.read()))) {
        indvar_flatten3_reg_273 = indvar_flatten_next3_fu_355_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        indvar_flatten3_reg_273 = ap_const_lv19_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_fu_349_p2.read()))) {
        indvar_flatten_reg_284 = indvar_flatten_next_fu_493_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        indvar_flatten_reg_284 = ap_const_lv12_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_49_reg_1071_pp0_iter2_reg.read()))) {
        macRegisters_0_V_1_fu_192 = macRegisters_0_V_fu_763_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(tmp_49_reg_1071_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_0_V_1_fu_192 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_49_reg_1071_pp0_iter2_reg.read()))) {
        macRegisters_1_V_1_fu_196 = macRegisters_1_V_fu_777_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(tmp_49_reg_1071_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_1_V_1_fu_196 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_49_reg_1071_pp0_iter2_reg.read()))) {
        macRegisters_2_V_1_fu_200 = macRegisters_2_V_fu_791_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(tmp_49_reg_1071_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_2_V_1_fu_200 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_49_reg_1071_pp0_iter2_reg.read()))) {
        macRegisters_3_V_1_fu_204 = macRegisters_3_V_fu_805_p2.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                 !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(tmp_49_reg_1071_pp0_iter2_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_3_V_1_fu_204 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_fu_349_p2.read()))) {
        nm_reg_295 = nm_mid2_fu_457_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        nm_reg_295 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_fu_349_p2.read()))) {
        sf_reg_306 = sf_1_fu_481_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        sf_reg_306 = ap_const_lv7_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten3_reg_1044 = exitcond_flatten3_fu_349_p2.read();
        exitcond_flatten3_reg_1044_pp0_iter1_reg = exitcond_flatten3_reg_1044.read();
        nm_t_mid2_reg_1053_pp0_iter1_reg = nm_t_mid2_reg_1053.read();
        tmp_49_reg_1071_pp0_iter1_reg = tmp_49_reg_1071.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_fu_349_p2.read()))) {
        nm_t_mid2_reg_1053 = nm_t_mid2_fu_449_p3.read();
        tmp_42_reg_1066 = tmp_42_fu_469_p2.read();
        tmp_49_reg_1071 = tmp_49_fu_475_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1053_pp0_iter2_reg = nm_t_mid2_reg_1053_pp0_iter1_reg.read();
        tmp_49_reg_1071_pp0_iter2_reg = tmp_49_reg_1071_pp0_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_reg_1044_pp0_iter1_reg.read()))) {
        tmp_164_1_reg_1120 = tmp_162_1_fu_573_p2.read().range(14, 7);
        tmp_164_2_reg_1130 = tmp_162_2_fu_631_p2.read().range(14, 7);
        tmp_164_3_reg_1140 = tmp_162_3_fu_689_p2.read().range(14, 7);
        tmp_169_1_reg_1125 = tmp_169_1_fu_621_p2.read();
        tmp_169_2_reg_1135 = tmp_169_2_fu_679_p2.read();
        tmp_169_3_reg_1145 = tmp_169_3_fu_737_p2.read();
        tmp_46_reg_1110 = tmp_45_fu_515_p2.read().range(14, 7);
        tmp_48_reg_1115 = tmp_48_fu_563_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(exitcond_flatten3_reg_1044.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_V_48_reg_1085 = in_V_V_dout.read();
    }
}

void Conv1DMac_new327::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new327::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new327::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new327::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new327::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten3_reg_1044.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(tmp_49_reg_1071_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new327::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten3_reg_1044.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(tmp_49_reg_1071_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new327::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten3_reg_1044.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(tmp_49_reg_1071_pp0_iter2_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new327::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new327::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new327::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(exitcond_flatten3_reg_1044.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new327::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new327::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = (esl_seteq<1,1,1>(tmp_49_reg_1071_pp0_iter2_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new327::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten3_fu_349_p2.read())) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new327::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new327::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new327::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new327::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new327::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new327::thread_exitcond_flatten3_fu_349_p2() {
    exitcond_flatten3_fu_349_p2 = (!indvar_flatten3_reg_273.read().is_01() || !ap_const_lv19_40000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten3_reg_273.read() == ap_const_lv19_40000);
}

void Conv1DMac_new327::thread_exitcond_flatten_fu_361_p2() {
    exitcond_flatten_fu_361_p2 = (!indvar_flatten_reg_284.read().is_01() || !ap_const_lv12_400.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_284.read() == ap_const_lv12_400);
}

void Conv1DMac_new327::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten3_reg_1044.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new327::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten3_reg_1044.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new327::thread_indvar_flatten_next3_fu_355_p2() {
    indvar_flatten_next3_fu_355_p2 = (!ap_const_lv19_1.is_01() || !indvar_flatten3_reg_273.read().is_01())? sc_lv<19>(): (sc_biguint<19>(ap_const_lv19_1) + sc_biguint<19>(indvar_flatten3_reg_273.read()));
}

void Conv1DMac_new327::thread_indvar_flatten_next_fu_493_p3() {
    indvar_flatten_next_fu_493_p3 = (!exitcond_flatten_fu_361_p2.read()[0].is_01())? sc_lv<12>(): ((exitcond_flatten_fu_361_p2.read()[0].to_bool())? ap_const_lv12_1: indvar_flatten_op_fu_487_p2.read());
}

void Conv1DMac_new327::thread_indvar_flatten_op_fu_487_p2() {
    indvar_flatten_op_fu_487_p2 = (!indvar_flatten_reg_284.read().is_01() || !ap_const_lv12_1.is_01())? sc_lv<12>(): (sc_biguint<12>(indvar_flatten_reg_284.read()) + sc_biguint<12>(ap_const_lv12_1));
}

void Conv1DMac_new327::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new327::thread_macRegisters_0_V_fu_763_p2() {
    macRegisters_0_V_fu_763_p2 = (!macRegisters_0_V_1_fu_192.read().is_01() || !tmp1_fu_758_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_1_fu_192.read()) + sc_biguint<8>(tmp1_fu_758_p2.read()));
}

void Conv1DMac_new327::thread_macRegisters_1_V_fu_777_p2() {
    macRegisters_1_V_fu_777_p2 = (!macRegisters_1_V_1_fu_196.read().is_01() || !tmp2_fu_772_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_1_fu_196.read()) + sc_biguint<8>(tmp2_fu_772_p2.read()));
}

void Conv1DMac_new327::thread_macRegisters_2_V_fu_791_p2() {
    macRegisters_2_V_fu_791_p2 = (!macRegisters_2_V_1_fu_200.read().is_01() || !tmp3_fu_786_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_1_fu_200.read()) + sc_biguint<8>(tmp3_fu_786_p2.read()));
}

void Conv1DMac_new327::thread_macRegisters_3_V_fu_805_p2() {
    macRegisters_3_V_fu_805_p2 = (!macRegisters_3_V_1_fu_204.read().is_01() || !tmp4_fu_800_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_1_fu_204.read()) + sc_biguint<8>(tmp4_fu_800_p2.read()));
}

void Conv1DMac_new327::thread_nm_1_fu_409_p2() {
    nm_1_fu_409_p2 = (!ap_const_lv5_1.is_01() || !nm_mid_fu_367_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(nm_mid_fu_367_p3.read()));
}

void Conv1DMac_new327::thread_nm_mid2_fu_457_p3() {
    nm_mid2_fu_457_p3 = (!tmp_91_mid_fu_403_p2.read()[0].is_01())? sc_lv<5>(): ((tmp_91_mid_fu_403_p2.read()[0].to_bool())? nm_1_fu_409_p2.read(): nm_mid_fu_367_p3.read());
}

void Conv1DMac_new327::thread_nm_mid_fu_367_p3() {
    nm_mid_fu_367_p3 = (!exitcond_flatten_fu_361_p2.read()[0].is_01())? sc_lv<5>(): ((exitcond_flatten_fu_361_p2.read()[0].to_bool())? ap_const_lv5_0: nm_reg_295.read());
}

void Conv1DMac_new327::thread_nm_t_mid2_fu_449_p3() {
    nm_t_mid2_fu_449_p3 = (!tmp_91_mid_fu_403_p2.read()[0].is_01())? sc_lv<4>(): ((tmp_91_mid_fu_403_p2.read()[0].to_bool())? tmp_690_fu_429_p1.read(): nm_t_mid_fu_383_p3.read());
}

void Conv1DMac_new327::thread_nm_t_mid_fu_383_p3() {
    nm_t_mid_fu_383_p3 = (!exitcond_flatten_fu_361_p2.read()[0].is_01())? sc_lv<4>(): ((exitcond_flatten_fu_361_p2.read()[0].to_bool())? ap_const_lv4_0: tmp_fu_337_p1.read());
}

void Conv1DMac_new327::thread_not_exitcond_flatten_fu_391_p2() {
    not_exitcond_flatten_fu_391_p2 = (exitcond_flatten_fu_361_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new327::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(tmp_49_reg_1071_pp0_iter2_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new327::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(result_V_3_fu_997_p2.read(), result_V_2_fu_954_p2.read()), result_V_1_fu_911_p2.read()), result_V_fu_868_p2.read());
}

void Conv1DMac_new327::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(tmp_49_reg_1071_pp0_iter2_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new327::thread_p_071_assign_1_fu_508_p1() {
    p_071_assign_1_fu_508_p1 = esl_sext<16,8>(tmp_V_48_reg_1085.read());
}

void Conv1DMac_new327::thread_p_1_fu_601_p2() {
    p_1_fu_601_p2 = (!tmp_695_fu_597_p1.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_695_fu_597_p1.read() != ap_const_lv6_0);
}

void Conv1DMac_new327::thread_p_2_fu_659_p2() {
    p_2_fu_659_p2 = (!tmp_698_fu_655_p1.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_698_fu_655_p1.read() != ap_const_lv6_0);
}

void Conv1DMac_new327::thread_p_3_fu_717_p2() {
    p_3_fu_717_p2 = (!tmp_701_fu_713_p1.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_701_fu_713_p1.read() != ap_const_lv6_0);
}

void Conv1DMac_new327::thread_p_s_fu_543_p2() {
    p_s_fu_543_p2 = (!tmp_692_fu_539_p1.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_692_fu_539_p1.read() != ap_const_lv6_0);
}

void Conv1DMac_new327::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new327::thread_result_V_1_fu_911_p2() {
    result_V_1_fu_911_p2 = (!macRegisters_1_V_fu_777_p2.read().is_01() || !tmp_51_fu_874_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_777_p2.read()) + sc_biguint<8>(tmp_51_fu_874_p18.read()));
}

void Conv1DMac_new327::thread_result_V_2_fu_954_p2() {
    result_V_2_fu_954_p2 = (!macRegisters_2_V_fu_791_p2.read().is_01() || !tmp_52_fu_917_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_791_p2.read()) + sc_biguint<8>(tmp_52_fu_917_p18.read()));
}

void Conv1DMac_new327::thread_result_V_3_fu_997_p2() {
    result_V_3_fu_997_p2 = (!macRegisters_3_V_fu_805_p2.read().is_01() || !tmp_53_fu_960_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_805_p2.read()) + sc_biguint<8>(tmp_53_fu_960_p18.read()));
}

void Conv1DMac_new327::thread_result_V_fu_868_p2() {
    result_V_fu_868_p2 = (!macRegisters_0_V_fu_763_p2.read().is_01() || !tmp_50_fu_831_p18.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_763_p2.read()) + sc_biguint<8>(tmp_50_fu_831_p18.read()));
}

void Conv1DMac_new327::thread_sf_1_fu_481_p2() {
    sf_1_fu_481_p2 = (!sf_mid2_fu_421_p3.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(sf_mid2_fu_421_p3.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void Conv1DMac_new327::thread_sf_cast1_fu_465_p1() {
    sf_cast1_fu_465_p1 = esl_zext<10,7>(sf_mid2_fu_421_p3.read());
}

void Conv1DMac_new327::thread_sf_mid2_fu_421_p3() {
    sf_mid2_fu_421_p3 = (!tmp_354_fu_415_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_354_fu_415_p2.read()[0].to_bool())? ap_const_lv7_0: sf_reg_306.read());
}

void Conv1DMac_new327::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new327::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new327::thread_tmp1_fu_758_p2() {
    tmp1_fu_758_p2 = (!tmp_169_cast_fu_755_p1.read().is_01() || !tmp_46_reg_1110.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_169_cast_fu_755_p1.read()) + sc_biguint<8>(tmp_46_reg_1110.read()));
}

void Conv1DMac_new327::thread_tmp2_fu_772_p2() {
    tmp2_fu_772_p2 = (!tmp_169_1_cast_fu_769_p1.read().is_01() || !tmp_164_1_reg_1120.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_169_1_cast_fu_769_p1.read()) + sc_biguint<8>(tmp_164_1_reg_1120.read()));
}

void Conv1DMac_new327::thread_tmp3_fu_786_p2() {
    tmp3_fu_786_p2 = (!tmp_169_2_cast_fu_783_p1.read().is_01() || !tmp_164_2_reg_1130.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_169_2_cast_fu_783_p1.read()) + sc_biguint<8>(tmp_164_2_reg_1130.read()));
}

void Conv1DMac_new327::thread_tmp4_fu_800_p2() {
    tmp4_fu_800_p2 = (!tmp_169_3_cast_fu_797_p1.read().is_01() || !tmp_164_3_reg_1140.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_169_3_cast_fu_797_p1.read()) + sc_biguint<8>(tmp_164_3_reg_1140.read()));
}

void Conv1DMac_new327::thread_tmp_162_1_fu_573_p0() {
    tmp_162_1_fu_573_p0 = weights4_m_weights_V_1_q0.read();
}

void Conv1DMac_new327::thread_tmp_162_1_fu_573_p1() {
    tmp_162_1_fu_573_p1 =  (sc_lv<8>) (p_071_assign_1_fu_508_p1.read());
}

void Conv1DMac_new327::thread_tmp_162_1_fu_573_p2() {
    tmp_162_1_fu_573_p2 = (!tmp_162_1_fu_573_p0.read().is_01() || !tmp_162_1_fu_573_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(tmp_162_1_fu_573_p0.read()) * sc_bigint<8>(tmp_162_1_fu_573_p1.read());
}

void Conv1DMac_new327::thread_tmp_162_2_fu_631_p0() {
    tmp_162_2_fu_631_p0 = weights4_m_weights_V_2_q0.read();
}

void Conv1DMac_new327::thread_tmp_162_2_fu_631_p1() {
    tmp_162_2_fu_631_p1 =  (sc_lv<8>) (p_071_assign_1_fu_508_p1.read());
}

void Conv1DMac_new327::thread_tmp_162_2_fu_631_p2() {
    tmp_162_2_fu_631_p2 = (!tmp_162_2_fu_631_p0.read().is_01() || !tmp_162_2_fu_631_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(tmp_162_2_fu_631_p0.read()) * sc_bigint<8>(tmp_162_2_fu_631_p1.read());
}

void Conv1DMac_new327::thread_tmp_162_3_fu_689_p0() {
    tmp_162_3_fu_689_p0 = weights4_m_weights_V_3_q0.read();
}

void Conv1DMac_new327::thread_tmp_162_3_fu_689_p1() {
    tmp_162_3_fu_689_p1 =  (sc_lv<8>) (p_071_assign_1_fu_508_p1.read());
}

void Conv1DMac_new327::thread_tmp_162_3_fu_689_p2() {
    tmp_162_3_fu_689_p2 = (!tmp_162_3_fu_689_p0.read().is_01() || !tmp_162_3_fu_689_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(tmp_162_3_fu_689_p0.read()) * sc_bigint<8>(tmp_162_3_fu_689_p1.read());
}

void Conv1DMac_new327::thread_tmp_165_1_fu_607_p2() {
    tmp_165_1_fu_607_p2 = (tmp_694_fu_579_p3.read() | p_1_fu_601_p2.read());
}

void Conv1DMac_new327::thread_tmp_165_2_fu_665_p2() {
    tmp_165_2_fu_665_p2 = (tmp_697_fu_637_p3.read() | p_2_fu_659_p2.read());
}

void Conv1DMac_new327::thread_tmp_165_3_fu_723_p2() {
    tmp_165_3_fu_723_p2 = (tmp_700_fu_695_p3.read() | p_3_fu_717_p2.read());
}

void Conv1DMac_new327::thread_tmp_169_1_cast_fu_769_p1() {
    tmp_169_1_cast_fu_769_p1 = esl_zext<8,1>(tmp_169_1_reg_1125.read());
}

void Conv1DMac_new327::thread_tmp_169_1_fu_621_p2() {
    tmp_169_1_fu_621_p2 = (tmp_165_1_fu_607_p2.read() & tmp_696_fu_613_p3.read());
}

void Conv1DMac_new327::thread_tmp_169_2_cast_fu_783_p1() {
    tmp_169_2_cast_fu_783_p1 = esl_zext<8,1>(tmp_169_2_reg_1135.read());
}

void Conv1DMac_new327::thread_tmp_169_2_fu_679_p2() {
    tmp_169_2_fu_679_p2 = (tmp_165_2_fu_665_p2.read() & tmp_699_fu_671_p3.read());
}

void Conv1DMac_new327::thread_tmp_169_3_cast_fu_797_p1() {
    tmp_169_3_cast_fu_797_p1 = esl_zext<8,1>(tmp_169_3_reg_1145.read());
}

void Conv1DMac_new327::thread_tmp_169_3_fu_737_p2() {
    tmp_169_3_fu_737_p2 = (tmp_165_3_fu_723_p2.read() & tmp_702_fu_729_p3.read());
}

void Conv1DMac_new327::thread_tmp_169_cast_fu_755_p1() {
    tmp_169_cast_fu_755_p1 = esl_zext<8,1>(tmp_48_reg_1115.read());
}

void Conv1DMac_new327::thread_tmp_353_fu_397_p2() {
    tmp_353_fu_397_p2 = (!sf_reg_306.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_306.read() == ap_const_lv7_40);
}

void Conv1DMac_new327::thread_tmp_354_fu_415_p2() {
    tmp_354_fu_415_p2 = (tmp_91_mid_fu_403_p2.read() | exitcond_flatten_fu_361_p2.read());
}

void Conv1DMac_new327::thread_tmp_42_fu_469_p2() {
    tmp_42_fu_469_p2 = (!sf_cast1_fu_465_p1.read().is_01() || !tmp_90_mid2_fu_441_p3.read().is_01())? sc_lv<10>(): (sc_biguint<10>(sf_cast1_fu_465_p1.read()) + sc_biguint<10>(tmp_90_mid2_fu_441_p3.read()));
}

void Conv1DMac_new327::thread_tmp_43_fu_501_p1() {
    tmp_43_fu_501_p1 = esl_zext<64,10>(tmp_42_reg_1066.read());
}

void Conv1DMac_new327::thread_tmp_45_fu_515_p0() {
    tmp_45_fu_515_p0 = weights4_m_weights_V_q0.read();
}

void Conv1DMac_new327::thread_tmp_45_fu_515_p1() {
    tmp_45_fu_515_p1 =  (sc_lv<8>) (p_071_assign_1_fu_508_p1.read());
}

void Conv1DMac_new327::thread_tmp_45_fu_515_p2() {
    tmp_45_fu_515_p2 = (!tmp_45_fu_515_p0.read().is_01() || !tmp_45_fu_515_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(tmp_45_fu_515_p0.read()) * sc_bigint<8>(tmp_45_fu_515_p1.read());
}

void Conv1DMac_new327::thread_tmp_47_fu_549_p2() {
    tmp_47_fu_549_p2 = (tmp_691_fu_521_p3.read() | p_s_fu_543_p2.read());
}

void Conv1DMac_new327::thread_tmp_48_fu_563_p2() {
    tmp_48_fu_563_p2 = (tmp_47_fu_549_p2.read() & tmp_693_fu_555_p3.read());
}

void Conv1DMac_new327::thread_tmp_49_fu_475_p2() {
    tmp_49_fu_475_p2 = (!sf_mid2_fu_421_p3.read().is_01() || !ap_const_lv7_3F.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_421_p3.read() == ap_const_lv7_3F);
}

void Conv1DMac_new327::thread_tmp_690_fu_429_p1() {
    tmp_690_fu_429_p1 = nm_1_fu_409_p2.read().range(4-1, 0);
}

void Conv1DMac_new327::thread_tmp_691_fu_521_p3() {
    tmp_691_fu_521_p3 = tmp_45_fu_515_p2.read().range(14, 14);
}

void Conv1DMac_new327::thread_tmp_692_fu_539_p1() {
    tmp_692_fu_539_p1 = tmp_45_fu_515_p2.read().range(6-1, 0);
}

void Conv1DMac_new327::thread_tmp_693_fu_555_p3() {
    tmp_693_fu_555_p3 = tmp_45_fu_515_p2.read().range(6, 6);
}

void Conv1DMac_new327::thread_tmp_694_fu_579_p3() {
    tmp_694_fu_579_p3 = tmp_162_1_fu_573_p2.read().range(14, 14);
}

void Conv1DMac_new327::thread_tmp_695_fu_597_p1() {
    tmp_695_fu_597_p1 = tmp_162_1_fu_573_p2.read().range(6-1, 0);
}

void Conv1DMac_new327::thread_tmp_696_fu_613_p3() {
    tmp_696_fu_613_p3 = tmp_162_1_fu_573_p2.read().range(6, 6);
}

void Conv1DMac_new327::thread_tmp_697_fu_637_p3() {
    tmp_697_fu_637_p3 = tmp_162_2_fu_631_p2.read().range(14, 14);
}

void Conv1DMac_new327::thread_tmp_698_fu_655_p1() {
    tmp_698_fu_655_p1 = tmp_162_2_fu_631_p2.read().range(6-1, 0);
}

void Conv1DMac_new327::thread_tmp_699_fu_671_p3() {
    tmp_699_fu_671_p3 = tmp_162_2_fu_631_p2.read().range(6, 6);
}

void Conv1DMac_new327::thread_tmp_700_fu_695_p3() {
    tmp_700_fu_695_p3 = tmp_162_3_fu_689_p2.read().range(14, 14);
}

void Conv1DMac_new327::thread_tmp_701_fu_713_p1() {
    tmp_701_fu_713_p1 = tmp_162_3_fu_689_p2.read().range(6-1, 0);
}

void Conv1DMac_new327::thread_tmp_702_fu_729_p3() {
    tmp_702_fu_729_p3 = tmp_162_3_fu_689_p2.read().range(6, 6);
}

void Conv1DMac_new327::thread_tmp_90_mid1_fu_433_p3() {
    tmp_90_mid1_fu_433_p3 = esl_concat<4,6>(tmp_690_fu_429_p1.read(), ap_const_lv6_0);
}

void Conv1DMac_new327::thread_tmp_90_mid2_fu_441_p3() {
    tmp_90_mid2_fu_441_p3 = (!tmp_91_mid_fu_403_p2.read()[0].is_01())? sc_lv<10>(): ((tmp_91_mid_fu_403_p2.read()[0].to_bool())? tmp_90_mid1_fu_433_p3.read(): tmp_90_mid_fu_375_p3.read());
}

void Conv1DMac_new327::thread_tmp_90_mid_fu_375_p3() {
    tmp_90_mid_fu_375_p3 = (!exitcond_flatten_fu_361_p2.read()[0].is_01())? sc_lv<10>(): ((exitcond_flatten_fu_361_p2.read()[0].to_bool())? ap_const_lv10_0: tmp_s_fu_341_p3.read());
}

void Conv1DMac_new327::thread_tmp_91_mid_fu_403_p2() {
    tmp_91_mid_fu_403_p2 = (tmp_353_fu_397_p2.read() & not_exitcond_flatten_fu_391_p2.read());
}

void Conv1DMac_new327::thread_tmp_fu_337_p1() {
    tmp_fu_337_p1 = nm_reg_295.read().range(4-1, 0);
}

void Conv1DMac_new327::thread_tmp_s_fu_341_p3() {
    tmp_s_fu_341_p3 = esl_concat<4,6>(tmp_fu_337_p1.read(), ap_const_lv6_0);
}

void Conv1DMac_new327::thread_weights4_m_weights_V_1_address0() {
    weights4_m_weights_V_1_address0 =  (sc_lv<10>) (tmp_43_fu_501_p1.read());
}

void Conv1DMac_new327::thread_weights4_m_weights_V_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights4_m_weights_V_1_ce0 = ap_const_logic_1;
    } else {
        weights4_m_weights_V_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new327::thread_weights4_m_weights_V_2_address0() {
    weights4_m_weights_V_2_address0 =  (sc_lv<10>) (tmp_43_fu_501_p1.read());
}

void Conv1DMac_new327::thread_weights4_m_weights_V_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights4_m_weights_V_2_ce0 = ap_const_logic_1;
    } else {
        weights4_m_weights_V_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new327::thread_weights4_m_weights_V_3_address0() {
    weights4_m_weights_V_3_address0 =  (sc_lv<10>) (tmp_43_fu_501_p1.read());
}

void Conv1DMac_new327::thread_weights4_m_weights_V_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights4_m_weights_V_3_ce0 = ap_const_logic_1;
    } else {
        weights4_m_weights_V_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new327::thread_weights4_m_weights_V_address0() {
    weights4_m_weights_V_address0 =  (sc_lv<10>) (tmp_43_fu_501_p1.read());
}

void Conv1DMac_new327::thread_weights4_m_weights_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        weights4_m_weights_V_ce0 = ap_const_logic_1;
    } else {
        weights4_m_weights_V_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new327::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten3_fu_349_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_flatten3_fu_349_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

