
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010571                       # Number of seconds simulated
sim_ticks                                 10571468331                       # Number of ticks simulated
final_tick                               537673531239                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207475                       # Simulator instruction rate (inst/s)
host_op_rate                                   269118                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 278774                       # Simulator tick rate (ticks/s)
host_mem_usage                               67350692                       # Number of bytes of host memory used
host_seconds                                 37921.35                       # Real time elapsed on the host
sim_insts                                  7867729091                       # Number of instructions simulated
sim_ops                                   10205310557                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       188416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       316416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       195200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       192896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       184960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       194304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       108288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1521152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           32768                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       483712                       # Number of bytes written to this memory
system.physmem.bytes_written::total            483712                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1472                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2472                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1525                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1507                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1445                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1518                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          846                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11884                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3779                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3779                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       423782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17823068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       423782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29931131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       314810                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18464795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       375350                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18246850                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       387458                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17496150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       411674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10207097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       326918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     18380039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       435890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10243421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143892216                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       423782                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       423782                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       314810                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       375350                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       387458                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       411674                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       326918                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       435890                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3099664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45756368                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45756368                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45756368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       423782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17823068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       423782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29931131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       314810                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18464795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       375350                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18246850                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       387458                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17496150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       411674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10207097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       326918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     18380039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       435890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10243421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              189648584                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25351244                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068846                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1697277                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204735                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       854965                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808954                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212088                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9077                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19796982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11764656                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068846                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021042                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2588637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         579768                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        604942                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221032                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203366                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23362285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.615826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.966748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20773648     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          279234      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          325572      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178041      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208320      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          112624      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           76618      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          199328      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1208900      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23362285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081607                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464066                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19635283                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       769985                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2568140                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19299                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        369572                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       334684                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2152                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14360726                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11278                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        369572                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19665754                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         237869                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       446097                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2558169                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        84818                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14351096                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         21835                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39960                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19946941                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66831109                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66831109                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025516                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2921413                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3797                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2136                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           228266                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1372658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       746537                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19612                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164059                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14327258                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3802                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13537885                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17603                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1792829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4153549                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          460                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23362285                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579476                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268832                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17653946     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2300247      9.85%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1233024      5.28%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       851574      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       746017      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381132      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91884      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59852      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44609      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23362285                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3338     11.35%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12800     43.53%     54.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13267     45.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11330707     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       211890      1.57%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1253063      9.26%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       740567      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13537885                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534013                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29405                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002172                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50485061                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16124030                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13311243                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13567290                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34512                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       243918                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          145                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        15993                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        369572                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         189983                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13824                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14331080                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1372658                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       746537                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2133                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9637                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          145                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118340                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233605                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13335755                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1176491                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202128                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1916809                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1865919                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            740318                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526039                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13311502                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13311243                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7917608                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20731678                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525073                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381909                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268683                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2062522                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205800                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22992713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.352391                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17980628     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324120     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       974383      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584327      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       406060      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261394      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136794      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109214      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       215793      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22992713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268683                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859284                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128740                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755764                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       215793                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37108060                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29032005                       # The number of ROB writes
system.switch_cpus0.timesIdled                 305619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1988959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268683                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.535124                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.535124                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394458                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394458                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60166387                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18478175                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13403869                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                25351244                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1982636                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1788354                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       106263                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       737889                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          706456                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          109249                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4659                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20994545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12479769                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1982636                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       815705                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2466601                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         333745                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        445432                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1207376                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       106630                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24131459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.606856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.936369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21664858     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           88160      0.37%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          180229      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           74544      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          409026      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          363906      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           70627      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          148205      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1131904      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24131459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078207                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.492274                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20881859                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       559705                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2457562                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7689                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        224639                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       174488                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14634959                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1485                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        224639                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20903308                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         384976                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       108639                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2444856                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        65034                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14626643                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         27194                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        24002                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          268                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     17182719                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     68891775                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     68891775                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15208259                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1974425                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1710                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          871                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           168305                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3447633                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1742722                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15763                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        85361                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14595859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14025071                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7527                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1143514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2745829                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24131459                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581194                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378975                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19154545     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1484129      6.15%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1225305      5.08%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       528732      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       671934      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       650242      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       369122      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        29142      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        18308      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24131459                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          35596     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        276938     86.40%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         8007      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8803030     62.77%     62.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       122610      0.87%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          839      0.01%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3360113     23.96%     87.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1738479     12.40%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14025071                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553230                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             320541                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022855                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52509668                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15741458                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13903790                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14345612                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25648                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       136490                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          370                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11449                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1244                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        224639                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         348917                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        17794                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14597589                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          172                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3447633                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1742722                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          871                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         12219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          370                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        60835                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        63474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       124309                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13925866                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      3348649                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        99204                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             5086955                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1823712                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1738306                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549317                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13904315                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13903790                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7512485                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14810284                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548446                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507248                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11286175                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13262906                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1336031                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1695                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       108359                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23906820                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554775                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378629                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19100190     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1751917      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       822813      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       813935      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       221158      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       947379      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        70788      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        51817      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       126823      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23906820                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11286175                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13262906                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               5042416                       # Number of memory references committed
system.switch_cpus1.commit.loads              3311143                       # Number of loads committed
system.switch_cpus1.commit.membars                846                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1751111                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11794218                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       128447                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       126823                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38378895                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29422566                       # The number of ROB writes
system.switch_cpus1.timesIdled                 462373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1219785                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11286175                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13262906                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11286175                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.246221                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.246221                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.445192                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.445192                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68836176                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16153235                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17416890                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1692                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                25351244                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1925667                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1724041                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       154182                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1303552                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1272037                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          112243                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4620                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20440646                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10948520                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1925667                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1384280                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2440958                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         507556                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        281402                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1237077                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       150993                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23515553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.520084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.759291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21074595     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          377869      1.61%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          183830      0.78%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          372294      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          114246      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          346422      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           52807      0.22%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           86195      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          907295      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23515553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075959                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.431873                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20180650                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       546425                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2435943                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1947                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        350587                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       177401                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1961                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12207759                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4638                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        350587                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20210326                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         329494                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       129136                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2409064                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        86940                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12189541                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9256                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        70434                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     15932977                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     55179718                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     55179718                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     12889361                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3043606                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1582                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          799                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           184706                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2236131                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       347278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         2702                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        79146                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12124748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1586                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11340001                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7386                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2209659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4557193                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23515553                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482234                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.092818                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18539156     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1551752      6.60%     85.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1684783      7.16%     92.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       973918      4.14%     96.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       492109      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       123588      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       143980      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3463      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2804      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23515553                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          18700     57.69%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7486     23.10%     80.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         6227     19.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8868867     78.21%     78.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        86363      0.76%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2040077     17.99%     96.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       343910      3.03%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11340001                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.447315                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              32413                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002858                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46235354                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14336021                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11050695                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      11372414                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8631                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       457156                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         8956                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        350587                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         212807                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        10806                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12126342                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          426                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2236131                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       347278                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          798                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       103880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        59236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       163116                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11198658                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2011783                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       141343                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2355661                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1705514                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            343878                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.441740                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11053459                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11050695                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6696968                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14431525                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.435903                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.464051                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8823374                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      9899768                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2226997                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1578                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       153026                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23164966                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.427359                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.299782                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19497205     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1428247      6.17%     90.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       931005      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       289541      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       490150      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        92907      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        58965      0.25%     98.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        53605      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       323341      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23164966                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8823374                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       9899768                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2117293                       # Number of memory references committed
system.switch_cpus2.commit.loads              1778971                       # Number of loads committed
system.switch_cpus2.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1522229                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          8640963                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       120464                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       323341                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            34968364                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           24604373                       # The number of ROB writes
system.switch_cpus2.timesIdled                 457831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1835691                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8823374                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              9899768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8823374                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.873192                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.873192                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.348045                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.348045                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        52110652                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       14364222                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13023428                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1576                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                25351244                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1924916                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1723715                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       154376                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1301062                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1272114                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          112156                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4564                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20447638                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10945717                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1924916                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1384270                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2440403                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         507468                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        281686                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1237419                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       151226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23521989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.519797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.758738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21081586     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          377372      1.60%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          184139      0.78%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          372294      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          114193      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          346570      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           52951      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           86271      0.37%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          906613      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23521989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075930                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.431763                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20187297                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       547020                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2435378                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1994                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        350299                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       177061                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1963                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12204532                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4653                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        350299                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20217015                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         328977                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       130116                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2408451                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        87125                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12186316                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9454                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        70336                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     15929853                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     55167148                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     55167148                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12890126                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3039707                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1583                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          800                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           184801                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2235530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       346967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3044                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        78924                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12121929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11340271                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7485                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2205989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4545721                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23521989                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482114                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.092651                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18545021     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1552282      6.60%     85.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1684954      7.16%     92.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       973899      4.14%     96.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       491925      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       123770      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       143918      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3434      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2786      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23521989                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18717     57.74%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7477     23.07%     80.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6221     19.19%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8868882     78.21%     78.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        86369      0.76%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2040477     17.99%     96.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       343759      3.03%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11340271                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.447326                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              32415                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002858                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46242431                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14329537                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11050433                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11372686                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8753                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       456362                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         8645                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        350299                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         211981                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10801                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12123521                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          383                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2235530                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       346967                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          799                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          194                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       104329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        58993                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       163322                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11198301                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2011566                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       141970                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2355293                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1704973                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            343727                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.441726                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11053159                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11050433                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6697447                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14436103                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.435893                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.463937                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8824023                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9900417                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2223519                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1578                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       153218                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23171690                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427263                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.299729                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19504256     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1427675      6.16%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       930975      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       289685      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       490352      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        92829      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        58745      0.25%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        53670      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       323503      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23171690                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8824023                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9900417                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2117485                       # Number of memory references committed
system.switch_cpus3.commit.loads              1779163                       # Number of loads committed
system.switch_cpus3.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1522341                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8641500                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       120464                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       323503                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            34972097                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           24598442                       # The number of ROB writes
system.switch_cpus3.timesIdled                 457450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1829255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8824023                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9900417                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8824023                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.872980                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.872980                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.348071                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.348071                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        52110207                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14364390                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13020381                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1576                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25351244                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2071300                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1698965                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       204837                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       854049                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          809342                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          211878                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9057                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19799828                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11777520                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2071300                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1021220                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2590898                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         582194                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        588659                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1221340                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       203442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23353454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.968162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20762556     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          279486      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          326397      1.40%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          177981      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          207100      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          113316      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           76470      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          199400      0.85%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1210748      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23353454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081704                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464574                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19637011                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       754904                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2569669                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19944                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        371920                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       335457                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2150                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14375258                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        11280                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        371920                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19668520                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         252973                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       414111                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2559361                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        86563                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14365366                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         22039                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        40667                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19963317                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     66895021                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     66895021                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17020427                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2942890                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3780                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2120                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           233871                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1373863                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       747587                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19933                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       164642                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14340629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3786                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13542285                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        17896                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1807867                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4195263                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          444                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23353454                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579884                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269174                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17644019     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2299512      9.85%     85.40% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1233409      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       853158      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       745781      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       381031      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        92181      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        59788      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        44575      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23353454                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3399     11.53%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12815     43.48%     55.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13257     44.98%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11334092     83.69%     83.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       211894      1.56%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1253293      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       741348      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13542285                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534186                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              29471                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50485391                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16152422                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13315673                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13571756                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        34226                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       245440                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        17236                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        371920                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         204450                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        14188                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14344440                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6297                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1373863                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       747587                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2117                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9876                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          143                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       118443                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       115349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       233792                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13340599                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1177184                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       201686                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1918264                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1866672                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            741080                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526231                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13315965                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13315673                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7917660                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20733874                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525247                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381871                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9997063                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12265070                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2079546                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       205883                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22981534                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533692                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.352398                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17970047     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2324208     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       974571      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       584051      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       405826      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       261286      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       136613      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       109301      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       215631      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22981534                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9997063                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12265070                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1858774                       # Number of memory references committed
system.switch_cpus4.commit.loads              1128423                       # Number of loads committed
system.switch_cpus4.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1755246                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11057592                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       249540                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       215631                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37110454                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29061167                       # The number of ROB writes
system.switch_cpus4.timesIdled                 305609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1997790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9997063                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12265070                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9997063                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.535869                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.535869                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.394342                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.394342                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60186187                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18480377                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13417858                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                25351244                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2304483                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1918548                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       210809                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       876982                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          840395                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          247610                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9821                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20042473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12641095                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2304483                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1088005                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2633978                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         587962                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        622772                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1245959                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       201567                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23674441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.656310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.032546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21040463     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          161348      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          203307      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          324318      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          135648      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          173784      0.73%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          203045      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           93157      0.39%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1339371      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23674441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090902                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498638                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19924007                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       752675                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2621593                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1229                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        374935                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       350698                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      15452764                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1628                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        374935                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19944474                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          64266                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       631745                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2602296                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        56718                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      15358307                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          8115                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        39472                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     21448804                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     71415359                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     71415359                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17920261                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3528543                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3720                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1943                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           199657                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1439927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       751942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8527                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       169727                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14995015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3736                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         14374680                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        15402                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1837920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3761630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23674441                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607181                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327970                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17584992     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2775795     11.72%     86.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1135487      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       638154      2.70%     93.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       861213      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       266458      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       261303      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       139823      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        11216      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23674441                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          99705     79.06%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         13557     10.75%     89.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12849     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     12108782     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       196441      1.37%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1777      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1318379      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       749301      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      14374680                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567021                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             126111                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008773                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     52565314                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16836762                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13999543                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      14500791                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10639                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       275094                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11669                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        374935                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          48947                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6253                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14998759                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        11149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1439927                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       751942                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1943                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5429                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       124466                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       118962                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       243428                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     14124880                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1296782                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       249800                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2045977                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1997165                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            749195                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557167                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13999642                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13999543                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8385058                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         22525034                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552223                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372255                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10425849                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12847061                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2151764                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3589                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       212396                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23299506                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.551388                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.371716                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17861315     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2756076     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1001622      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       497753      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       455800      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       191487      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       189765      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        90247      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       255441      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23299506                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10425849                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12847061                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1905106                       # Number of memory references committed
system.switch_cpus5.commit.loads              1164833                       # Number of loads committed
system.switch_cpus5.commit.membars               1790                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1862176                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11566492                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       265286                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       255441                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            38042812                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           30372598                       # The number of ROB writes
system.switch_cpus5.timesIdled                 305917                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1676803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10425849                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12847061                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10425849                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.431576                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.431576                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.411256                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.411256                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        63552559                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       19561278                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14289525                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3586                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                25351244                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1925604                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1723863                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       154448                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1299879                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1271926                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          112120                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4606                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20441566                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10946696                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1925604                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1384046                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2440756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         508164                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        283535                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1237185                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       151227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23518740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.519962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.759058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21077984     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          377924      1.61%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          183436      0.78%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          372307      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          114590      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          346449      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           52983      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           85906      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          907161      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23518740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.075957                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.431801                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20183307                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       546792                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2435738                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1977                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        350925                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       177522                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1958                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12206595                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4646                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        350925                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20212786                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         329376                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       130085                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2408991                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        86571                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12188330                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          9295                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        70031                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     15932610                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     55175777                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     55175777                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     12884951                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3047633                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1582                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          800                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           184201                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2235341                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       347232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         2975                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        79027                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12123438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1586                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11339287                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7404                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2211347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4555880                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23518740                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.482138                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.092775                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18542820     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1551885      6.60%     85.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1683952      7.16%     92.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       974067      4.14%     96.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       492177      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       123498      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       144095      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3439      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2807      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23518740                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          18635     57.58%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          7509     23.20%     80.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         6217     19.21%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8869112     78.22%     78.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        86343      0.76%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      2039164     17.98%     96.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       343884      3.03%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11339287                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.447287                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              32361                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002854                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46237079                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14336410                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11049134                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      11371648                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         8668                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       457477                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         8912                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        350925                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         213205                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        10686                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12125033                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          518                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2235341                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       347232                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          798                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          214                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       104166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        59309                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       163475                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11197179                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      2010853                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       142108                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2354707                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1705181                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            343854                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.441682                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11051931                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11049134                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6696029                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14434381                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.435842                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.463894                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8819639                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      9896033                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2229442                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1578                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       153295                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23167815                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.427146                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.299421                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19501324     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1427963      6.16%     90.34% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       930266      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       289273      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       490455      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        92914      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        58985      0.25%     98.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        53661      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       322974      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23167815                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8819639                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       9896033                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2116181                       # Number of memory references committed
system.switch_cpus6.commit.loads              1777861                       # Number of loads committed
system.switch_cpus6.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1521603                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          8637852                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       120463                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       322974                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            34970290                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           24602152                       # The number of ROB writes
system.switch_cpus6.timesIdled                 457857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1832504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8819639                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              9896033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8819639                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.874408                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.874408                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.347898                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.347898                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        52102424                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       14362339                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13020616                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1576                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                25351244                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2304934                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1919143                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       211107                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       877559                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          841347                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          247669                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9840                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20038601                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12640578                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2304934                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1089016                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2634656                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         588787                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        623222                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1246211                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       201840                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23672233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.656347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.032402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21037577     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          161451      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          203569      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          324778      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          135498      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          174477      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          203019      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           93125      0.39%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1338739      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23672233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090920                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498618                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19920502                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       752820                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2622113                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1334                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        375462                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       350569                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          292                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      15451779                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1683                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        375462                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19941112                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          64529                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       631417                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2602783                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        56923                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      15356552                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8277                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        39530                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     21446801                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     71405039                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     71405039                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17912902                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3533869                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3702                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1926                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           199937                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1439877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       751282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8523                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       165003                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14991909                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3716                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         14372219                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15335                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1842452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3756086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          131                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23672233                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607134                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328352                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17588508     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2769294     11.70%     86.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1136792      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       635523      2.68%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       863156      3.65%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       265777      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       262102      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       139997      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11084      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23672233                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          99731     79.09%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         13519     10.72%     89.81% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12854     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12107773     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       196360      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1776      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1317555      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       748755      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      14372219                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.566924                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             126104                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008774                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     52558103                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16838162                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13996110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14498323                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        10813                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       275505                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11305                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        375462                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          49176                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6220                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14995630                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        11762                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1439877                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       751282                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1926                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       124226                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       119213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       243439                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14120999                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1295829                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       251213                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2044474                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1996629                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            748645                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557014                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13996208                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13996110                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8384958                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         22522306                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552088                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372296                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10421551                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12841830                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2153852                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3585                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       212675                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23296771                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.551228                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.371859                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17863093     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2753269     11.82%     88.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       999588      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       498051      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       455339      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       192059      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       189693      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        90009      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       255670      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23296771                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10421551                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12841830                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1904345                       # Number of memory references committed
system.switch_cpus7.commit.loads              1164368                       # Number of loads committed
system.switch_cpus7.commit.membars               1788                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1861424                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11561778                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       265182                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       255670                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            38036705                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           30366856                       # The number of ROB writes
system.switch_cpus7.timesIdled                 306212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1679011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10421551                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12841830                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10421551                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.432579                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.432579                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.411086                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.411086                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        63534409                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       19556733                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       14288060                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3582                       # number of misc regfile writes
system.l2.replacements                          11887                       # number of replacements
system.l2.tagsinuse                      32765.264371                       # Cycle average of tags in use
system.l2.total_refs                          1334901                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44655                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.893651                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           431.729519                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.661186                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    724.416049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     27.864770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1228.712334                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     20.764308                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    753.390586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     22.429044                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    741.496229                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     26.993377                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    704.728547                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     30.335004                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    406.144346                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     21.391994                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    749.044687                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.752835                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    403.427628                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3114.210448                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4218.070634                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3976.047525                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3961.879276                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3236.098053                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1994.620040                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3908.978020                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2003.077929                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000875                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.022107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000850                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.037497                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000634                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.022992                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000684                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.022629                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000824                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.021507                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000926                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.012395                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000653                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.022859                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000939                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.012312                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.095038                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.128725                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.121339                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.120907                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.098758                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.060871                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.119293                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.061129                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999917                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4181                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5585                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4046                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4036                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4214                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2915                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4033                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2908                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31928                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10536                       # number of Writeback hits
system.l2.Writeback_hits::total                 10536                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    91                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4196                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5594                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4052                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4042                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4229                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2933                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4039                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2924                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32019                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4196                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5594                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4052                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4042                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4229                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2933                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4039                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2924                       # number of overall hits
system.l2.overall_hits::total                   32019                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1470                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2472                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1525                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1507                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1443                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          843                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1518                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          846                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11880                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1472                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2472                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1525                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1507                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1445                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          843                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1518                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          846                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11884                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1472                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2472                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1525                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1507                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1445                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          843                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1518                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          846                       # number of overall misses
system.l2.overall_misses::total                 11884                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5411365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    221534512                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5217329                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    375320708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3800203                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    229673196                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4614456                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    226654257                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4798277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    217606672                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5060411                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    127996939                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3949556                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    228938484                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5615164                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    128736641                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1794928170                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       283540                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       333498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        617038                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5411365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    221818052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5217329                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    375320708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3800203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    229673196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4614456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    226654257                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4798277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    217940170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5060411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    127996939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3949556                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    228938484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5615164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    128736641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1795545208                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5411365                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    221818052                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5217329                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    375320708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3800203                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    229673196                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4614456                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    226654257                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4798277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    217940170                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5060411                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    127996939                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3949556                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    228938484                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5615164                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    128736641                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1795545208                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5651                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         8057                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5571                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5543                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5657                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3758                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5551                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3754                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               43808                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10536                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10536                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                95                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5668                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         8066                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         5577                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5549                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5674                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3776                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5557                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3770                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43903                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5668                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         8066                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         5577                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5549                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5674                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3776                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5557                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3770                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43903                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.260131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.306814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.273739                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.271874                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.255082                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.224321                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.273464                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.225360                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.271183                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.042105                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.259704                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.306472                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.273445                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.271580                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.254670                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.223252                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.273169                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.224403                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.270688                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.259704                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.306472                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.273445                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.271580                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.254670                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.223252                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.273169                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.224403                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.270688                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 154610.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150703.749660                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149066.542857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151828.765372                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 146161.653846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150605.374426                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148853.419355                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150400.966821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149946.156250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150801.574498                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148835.617647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151835.040332                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 146279.851852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150815.865613                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 155976.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152170.970449                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151088.229798                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       141770                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       166749                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 154259.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 154610.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150691.611413                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149066.542857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151828.765372                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 146161.653846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150605.374426                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148853.419355                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150400.966821                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149946.156250                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150823.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148835.617647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151835.040332                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 146279.851852                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150815.865613                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 155976.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152170.970449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151089.297206                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 154610.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150691.611413                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149066.542857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151828.765372                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 146161.653846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150605.374426                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148853.419355                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150400.966821                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149946.156250                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150823.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148835.617647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151835.040332                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 146279.851852                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150815.865613                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 155976.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152170.970449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151089.297206                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3779                       # number of writebacks
system.l2.writebacks::total                      3779                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1470                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2472                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1525                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1507                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1443                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          843                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1518                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          846                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11880                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11884                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11884                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3371832                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    135902365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3177517                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    231352882                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2284801                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    140801654                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2808843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    138847357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2934169                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    133558665                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3085278                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     78905519                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2375412                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    140511410                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3525808                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     79467902                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1102911414                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       166690                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       216922                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       383612                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3371832                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    136069055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3177517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    231352882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2284801                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    140801654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2808843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    138847357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2934169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    133775587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3085278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     78905519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2375412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    140511410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3525808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     79467902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1103295026                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3371832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    136069055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3177517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    231352882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2284801                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    140801654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2808843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    138847357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2934169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    133775587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3085278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     78905519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2375412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    140511410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3525808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     79467902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1103295026                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.260131                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.306814                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.273739                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.271874                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.255082                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.224321                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.273464                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.225360                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.271183                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.042105                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.259704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.306472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.273445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.271580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.254670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.223252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.273169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.224403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.270688                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.259704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.306472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.273445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.271580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.254670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.223252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.273169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.224403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.270688                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96338.057143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92450.588435                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90786.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93589.353560                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 87876.961538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92328.953443                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90607.838710                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92134.941606                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91692.781250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92556.247401                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90743.470588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93600.852906                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 87978.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92563.511199                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 97939.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93933.690307                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92837.661111                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        83345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       108461                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        95903                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96338.057143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92438.216712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90786.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93589.353560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 87876.961538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92328.953443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90607.838710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92134.941606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91692.781250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92578.260900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90743.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93600.852906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 87978.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92563.511199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 97939.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93933.690307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92838.692864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96338.057143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92438.216712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90786.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93589.353560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 87876.961538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92328.953443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90607.838710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92134.941606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91692.781250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92578.260900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90743.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93600.852906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 87978.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92563.511199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 97939.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93933.690307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92838.692864                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               511.601406                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229079                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932874.669884                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.601406                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047438                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.819874                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1220987                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1220987                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1220987                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1220987                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1220987                       # number of overall hits
system.cpu0.icache.overall_hits::total        1220987                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.cpu0.icache.overall_misses::total           45                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7282176                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7282176                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7282176                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7282176                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7282176                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7282176                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221032                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221032                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221032                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221032                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221032                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221032                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161826.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161826.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161826.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161826.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161826.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161826.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5898223                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5898223                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5898223                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5898223                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5898223                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5898223                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163839.527778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163839.527778                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163839.527778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163839.527778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163839.527778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163839.527778                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5668                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158372623                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5924                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26734.068704                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.715593                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.284407                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.881702                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.118298                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       858466                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         858466                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726501                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726501                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1727                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1727                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1584967                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1584967                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1584967                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1584967                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19404                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19404                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          453                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          453                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19857                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19857                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19857                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19857                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2248673007                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2248673007                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     52940644                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     52940644                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2301613651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2301613651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2301613651                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2301613651                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       877870                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       877870                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1604824                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1604824                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1604824                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1604824                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022104                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022104                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000623                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000623                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012373                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012373                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012373                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012373                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 115887.085498                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 115887.085498                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 116866.763797                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 116866.763797                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115909.435010                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115909.435010                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115909.435010                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115909.435010                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2212                       # number of writebacks
system.cpu0.dcache.writebacks::total             2212                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13753                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13753                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          436                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          436                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14189                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14189                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14189                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14189                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5651                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5651                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5668                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5668                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5668                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5668                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    513424043                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    513424043                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1284019                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1284019                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    514708062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    514708062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    514708062                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    514708062                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003532                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003532                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003532                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003532                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90855.431428                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90855.431428                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 75530.529412                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75530.529412                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90809.467537                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90809.467537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90809.467537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90809.467537                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               570.291766                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1030790109                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1780293.797927                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    28.930259                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.361507                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.046363                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867567                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.913929                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1207328                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1207328                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1207328                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1207328                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1207328                       # number of overall hits
system.cpu1.icache.overall_hits::total        1207328                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7322233                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7322233                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7322233                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7322233                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7322233                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7322233                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1207376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1207376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1207376                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1207376                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1207376                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1207376                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 152546.520833                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 152546.520833                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 152546.520833                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 152546.520833                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 152546.520833                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 152546.520833                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5698177                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5698177                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5698177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5698177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5698177                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5698177                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158282.694444                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158282.694444                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158282.694444                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158282.694444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158282.694444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158282.694444                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  8066                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               406435642                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8322                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              48838.697669                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.084154                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.915846                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.433922                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.566078                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3160178                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3160178                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1729526                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1729526                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          848                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          848                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          846                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          846                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4889704                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4889704                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4889704                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4889704                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        28312                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28312                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        28341                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         28341                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        28341                       # number of overall misses
system.cpu1.dcache.overall_misses::total        28341                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3038539330                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3038539330                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2367812                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2367812                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3040907142                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3040907142                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3040907142                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3040907142                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3188490                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3188490                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1729555                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1729555                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4918045                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4918045                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4918045                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4918045                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008879                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005763                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005763                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005763                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005763                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107323.372775                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107323.372775                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81648.689655                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81648.689655                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107297.101090                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107297.101090                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107297.101090                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107297.101090                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2159                       # number of writebacks
system.cpu1.dcache.writebacks::total             2159                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        20255                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        20255                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        20275                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20275                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        20275                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20275                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         8057                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8057                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         8066                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         8066                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         8066                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8066                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    785816867                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    785816867                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       605534                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       605534                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    786422401                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    786422401                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    786422401                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    786422401                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001640                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001640                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97532.191510                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97532.191510                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67281.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67281.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97498.438011                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97498.438011                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97498.438011                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97498.438011                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               548.133591                       # Cycle average of tags in use
system.cpu2.icache.total_refs               919934224                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1660531.090253                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    21.802109                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.331482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.034939                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843480                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.878419                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1237041                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1237041                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1237041                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1237041                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1237041                       # number of overall hits
system.cpu2.icache.overall_hits::total        1237041                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.cpu2.icache.overall_misses::total           36                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5245735                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5245735                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5245735                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5245735                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5245735                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5245735                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1237077                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1237077                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1237077                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1237077                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1237077                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1237077                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000029                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000029                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 145714.861111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 145714.861111                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 145714.861111                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 145714.861111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 145714.861111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 145714.861111                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4124499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4124499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4124499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4124499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4124499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4124499                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 152759.222222                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 152759.222222                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 152759.222222                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 152759.222222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 152759.222222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 152759.222222                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5577                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205251850                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5833                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35188.042174                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   191.968006                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    64.031994                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.749875                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.250125                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1844020                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1844020                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       336699                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        336699                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          789                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          789                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          788                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          788                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2180719                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2180719                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2180719                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2180719                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18843                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18843                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18873                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18873                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18873                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18873                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1901888299                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1901888299                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2502090                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2502090                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1904390389                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1904390389                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1904390389                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1904390389                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1862863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1862863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       336729                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       336729                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          788                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          788                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2199592                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2199592                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2199592                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2199592                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010115                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010115                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000089                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008580                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008580                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008580                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008580                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100933.412885                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100933.412885                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        83403                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        83403                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 100905.547025                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100905.547025                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100905.547025                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100905.547025                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          722                       # number of writebacks
system.cpu2.dcache.writebacks::total              722                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13272                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13272                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13296                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13296                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13296                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13296                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5571                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5571                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5577                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5577                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5577                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5577                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    512397001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    512397001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    512781601                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    512781601                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    512781601                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    512781601                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002991                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002991                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002535                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002535                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002535                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002535                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91975.767546                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91975.767546                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91945.777479                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91945.777479                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91945.777479                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91945.777479                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               549.171024                       # Cycle average of tags in use
system.cpu3.icache.total_refs               919934560                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1645678.998211                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    23.097911                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.073113                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.037016                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843066                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.880082                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1237377                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1237377                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1237377                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1237377                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1237377                       # number of overall hits
system.cpu3.icache.overall_hits::total        1237377                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.cpu3.icache.overall_misses::total           42                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6139758                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6139758                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6139758                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6139758                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6139758                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6139758                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1237419                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1237419                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1237419                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1237419                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1237419                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1237419                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 146184.714286                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 146184.714286                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 146184.714286                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 146184.714286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 146184.714286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 146184.714286                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           32                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           32                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           32                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5002037                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5002037                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5002037                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5002037                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5002037                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5002037                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156313.656250                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156313.656250                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156313.656250                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156313.656250                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156313.656250                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156313.656250                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5549                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               205251539                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5805                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35357.715590                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   192.360156                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    63.639844                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.751407                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.248593                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1843708                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1843708                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       336699                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        336699                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          790                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          790                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          788                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          788                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2180407                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2180407                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2180407                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2180407                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18882                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18882                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18912                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18912                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18912                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18912                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1895713733                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1895713733                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2651162                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2651162                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1898364895                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1898364895                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1898364895                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1898364895                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1862590                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1862590                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       336729                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       336729                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          788                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          788                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2199319                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2199319                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2199319                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2199319                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010137                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010137                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000089                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008599                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008599                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008599                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008599                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 100397.930992                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100397.930992                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 88372.066667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88372.066667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 100378.854431                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100378.854431                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 100378.854431                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100378.854431                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          732                       # number of writebacks
system.cpu3.dcache.writebacks::total              732                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13339                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13339                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13363                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13363                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13363                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13363                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5543                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5543                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5549                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5549                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5549                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5549                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    508955213                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    508955213                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       395772                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       395772                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    509350985                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    509350985                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    509350985                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    509350985                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002976                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002976                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002523                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002523                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002523                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002523                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91819.450298                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91819.450298                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        65962                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        65962                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91791.491260                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91791.491260                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91791.491260                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91791.491260                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               509.902349                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001229392                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1944134.741748                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    27.902349                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.044715                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.817151                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1221300                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1221300                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1221300                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1221300                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1221300                       # number of overall hits
system.cpu4.icache.overall_hits::total        1221300                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.cpu4.icache.overall_misses::total           40                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6272232                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6272232                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6272232                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6272232                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6272232                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6272232                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1221340                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1221340                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1221340                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1221340                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1221340                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1221340                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000033                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000033                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 156805.800000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 156805.800000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 156805.800000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 156805.800000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 156805.800000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 156805.800000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5196521                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5196521                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5196521                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5196521                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5196521                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5196521                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157470.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157470.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157470.333333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157470.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157470.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157470.333333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5674                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158373388                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5930                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              26707.148061                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   225.281595                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    30.718405                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.880006                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.119994                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       859441                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         859441                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       726295                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        726295                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1723                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1723                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1669                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1585736                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1585736                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1585736                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1585736                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19473                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19473                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          466                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          466                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19939                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19939                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        19939                       # number of overall misses
system.cpu4.dcache.overall_misses::total        19939                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2256410027                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2256410027                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     53437331                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     53437331                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2309847358                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2309847358                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2309847358                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2309847358                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       878914                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       878914                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       726761                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       726761                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1605675                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1605675                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1605675                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1605675                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.022156                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.022156                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000641                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000641                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012418                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012418                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012418                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012418                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 115873.775330                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 115873.775330                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 114672.384120                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 114672.384120                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 115845.697277                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 115845.697277                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 115845.697277                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 115845.697277                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2305                       # number of writebacks
system.cpu4.dcache.writebacks::total             2305                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13816                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13816                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          449                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          449                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14265                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14265                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14265                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14265                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5657                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5657                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5674                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5674                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5674                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5674                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    510864780                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    510864780                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1328195                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1328195                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    512192975                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    512192975                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    512192975                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    512192975                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006436                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006436                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003534                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003534                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003534                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003534                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90306.660774                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90306.660774                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 78129.117647                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 78129.117647                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90270.175361                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90270.175361                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90270.175361                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90270.175361                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               487.337971                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1003034872                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2042840.879837                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    32.337971                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.051824                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.780990                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1245914                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1245914                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1245914                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1245914                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1245914                       # number of overall hits
system.cpu5.icache.overall_hits::total        1245914                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7310772                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7310772                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7310772                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7310772                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7310772                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7310772                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1245959                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1245959                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1245959                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1245959                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1245959                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1245959                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 162461.600000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 162461.600000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 162461.600000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 162461.600000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 162461.600000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 162461.600000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5975286                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5975286                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5975286                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5975286                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5975286                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5975286                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165980.166667                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165980.166667                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165980.166667                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165980.166667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165980.166667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165980.166667                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3776                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148770550                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4032                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              36897.457837                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   219.868612                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    36.131388                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.858862                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.141138                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       993344                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         993344                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       736545                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        736545                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1910                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1910                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1793                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1793                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1729889                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1729889                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1729889                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1729889                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         9614                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         9614                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          104                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9718                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9718                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9718                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9718                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    935813293                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    935813293                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8065933                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8065933                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    943879226                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    943879226                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    943879226                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    943879226                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1002958                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1002958                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       736649                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       736649                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1793                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1793                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1739607                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1739607                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1739607                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1739607                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009586                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009586                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000141                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000141                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005586                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005586                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005586                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005586                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 97338.599230                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 97338.599230                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 77557.048077                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77557.048077                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 97126.901214                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97126.901214                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 97126.901214                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97126.901214                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets         7740                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets         7740                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          846                       # number of writebacks
system.cpu5.dcache.writebacks::total              846                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5856                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5856                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           86                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5942                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5942                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5942                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5942                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3758                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3758                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3776                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3776                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3776                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3776                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    328477572                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    328477572                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1312902                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1312902                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    329790474                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    329790474                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    329790474                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    329790474                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002171                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002171                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002171                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002171                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 87407.549761                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 87407.549761                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        72939                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        72939                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 87338.578919                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 87338.578919                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 87338.578919                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 87338.578919                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               548.391891                       # Cycle average of tags in use
system.cpu6.icache.total_refs               919934329                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1657539.331532                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    22.060569                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   526.331322                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.035353                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.843480                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.878833                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1237146                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1237146                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1237146                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1237146                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1237146                       # number of overall hits
system.cpu6.icache.overall_hits::total        1237146                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.cpu6.icache.overall_misses::total           39                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5637091                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5637091                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5637091                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5637091                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5637091                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5637091                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1237185                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1237185                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1237185                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1237185                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1237185                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1237185                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 144540.794872                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 144540.794872                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 144540.794872                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 144540.794872                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 144540.794872                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 144540.794872                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4273645                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4273645                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4273645                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4273645                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4273645                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4273645                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 152630.178571                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 152630.178571                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 152630.178571                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 152630.178571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 152630.178571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 152630.178571                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5557                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               205250859                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5813                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              35308.938414                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   191.310416                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    64.689584                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.747306                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.252694                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1843031                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1843031                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       336697                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        336697                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          789                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          789                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          788                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          788                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2179728                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2179728                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2179728                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2179728                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        18880                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        18880                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18910                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18910                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18910                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18910                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1909081195                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1909081195                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2554308                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2554308                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1911635503                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1911635503                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1911635503                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1911635503                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1861911                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1861911                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       336727                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       336727                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          788                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          788                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2198638                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2198638                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2198638                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2198638                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010140                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010140                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000089                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008601                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008601                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008601                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008601                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 101116.588718                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 101116.588718                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85143.600000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85143.600000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 101091.248176                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 101091.248176                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 101091.248176                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 101091.248176                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          722                       # number of writebacks
system.cpu6.dcache.writebacks::total              722                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13329                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13329                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13353                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13353                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13353                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13353                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5551                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5551                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5557                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5557                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5557                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5557                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    511103775                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    511103775                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    511488375                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    511488375                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    511488375                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    511488375                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002981                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002981                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002527                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002527                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002527                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002527                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92074.180328                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 92074.180328                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 92043.976066                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 92043.976066                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 92043.976066                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 92043.976066                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               488.005351                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003035123                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2034554.002028                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.005351                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.052893                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.782060                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1246165                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1246165                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1246165                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1246165                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1246165                       # number of overall hits
system.cpu7.icache.overall_hits::total        1246165                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7909841                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7909841                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7909841                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7909841                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7909841                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7909841                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1246211                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1246211                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1246211                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1246211                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1246211                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1246211                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 171953.065217                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 171953.065217                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 171953.065217                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 171953.065217                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 171953.065217                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 171953.065217                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6599560                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6599560                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6599560                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6599560                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6599560                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6599560                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 173672.631579                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 173672.631579                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 173672.631579                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 173672.631579                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 173672.631579                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 173672.631579                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3770                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148769211                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4026                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36952.114009                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   219.855059                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    36.144941                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.858809                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.141191                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       992305                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         992305                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       736263                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        736263                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1894                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1894                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1791                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1791                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1728568                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1728568                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1728568                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1728568                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         9644                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         9644                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           93                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         9737                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          9737                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         9737                       # number of overall misses
system.cpu7.dcache.overall_misses::total         9737                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    938436297                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    938436297                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6967843                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6967843                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    945404140                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    945404140                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    945404140                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    945404140                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1001949                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1001949                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       736356                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       736356                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1791                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1791                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1738305                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1738305                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1738305                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1738305                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009625                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009625                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005601                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005601                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005601                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005601                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 97307.786914                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 97307.786914                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 74923.043011                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 74923.043011                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 97093.985827                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 97093.985827                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 97093.985827                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 97093.985827                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        29330                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets        29330                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          838                       # number of writebacks
system.cpu7.dcache.writebacks::total              838                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         5890                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5890                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         5967                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         5967                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         5967                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         5967                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3754                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3754                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3770                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3770                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3770                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3770                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    329124973                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    329124973                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1153067                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1153067                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    330278040                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    330278040                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    330278040                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    330278040                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002169                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002169                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 87673.141449                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 87673.141449                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72066.687500                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72066.687500                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 87606.907162                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 87606.907162                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 87606.907162                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 87606.907162                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
