# Single Port Memory (sp_memory) Regression Results

**Date:** 2026-01-04 09:24:56.280445

| Test Name | Status | Duration (s) |
|---|---|---|
| ✅ Native_SV | **PASS** | 0.03 |
| ✅ Native_SV_AXI | **PASS** | 0.03 |
| ✅ Native_SV_APB | **PASS** | 0.03 |
| ✅ Native_SV_WB | **PASS** | 0.03 |
| ✅ Native_SV_AHB | **PASS** | 0.03 |
| ✅ Native_VHDL | **PASS** | 0.53 |
| ✅ Xilinx_SV_Native | **PASS** | 7.50 |
| ✅ Xilinx_SV_AXI | **PASS** | 7.66 |
| ✅ Xilinx_VHDL_AXI | **PASS** | 9.29 |
| ✅ ModelSim_Sweep | **PASS** | 61.25 |
| ✅ UVM_Full_Regression | **PASS** | 357.38 |
| ✅ SV_Core_32 | **PASS** | 11.65 |
| ✅ SV_Core_128 | **PASS** | 11.80 |
| ✅ VHDL_Core_32 | **PASS** | 2.16 |
| ✅ VHDL_Core_128 | **PASS** | 2.18 |
| ✅ SV_AXI_32 | **PASS** | 11.82 |
| ✅ VHDL_AXI_32 | **PASS** | 2.34 |
| ✅ SV_APB_32 | **PASS** | 11.70 |
| ✅ VHDL_APB_32 | **PASS** | 2.18 |
| ✅ SV_WB_32 | **PASS** | 11.64 |
| ✅ VHDL_WB_32 | **PASS** | 2.14 |
| ✅ SV_AHB_32 | **PASS** | 11.60 |
| ✅ VHDL_AHB_32 | **PASS** | 2.18 |
