FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_MACH_REGS_OST_H
#define __ASM_MACH_REGS_OST_H

#include <mach/hardware.h>

/* bench 15442.0.0 b010ca719242 */
/* bench 15442.0.1 f3fffe2c0626 */
/* bench 15442.0.2 9bea07da773d */
/* bench 15442.0.3 0ce35354e1c3 */
/* bench 15442.0.4 47a9ff753978 */
/* bench 15442.0.5 fb132b3105b9 */
/* bench 15442.0.6 045e2c174dfd */

#define OSMR0		io_p2v(0x40A00000)  /* */
#define OSMR1		io_p2v(0x40A00004)  /* */
#define OSMR2		io_p2v(0x40A00008)  /* */
/* bench 26872.0.0 03dd7e8f0416 */
/* bench 26872.0.1 91715177216a */
/* bench 26872.0.2 0b0889019ab1 */
/* bench 26872.0.3 c964f378e1c7 */
/* bench 26872.0.4 020622680ba5 */
/* bench 26872.0.5 8d92ba99f726 */
/* bench 26872.0.6 46d3b1328f6c */
/* bench 26872.0.7 dae6c028961a */
/* bench 26872.0.8 ac0c5a764dc0 */
/* bench 26872.0.9 8d99e45d257f */
/* bench 26872.0.10 dbaaf7cad7e4 */
/* bench 26872.0.11 ada6f399b9a7 */
/* bench 26872.0.12 0e37d9953889 */
#define OSCR4		io_p2v(0x40A00040)  /* OS Timer Counter Register */
#define OMCR4		io_p2v(0x40A000C0)  /* */
#define OSSR		io_p2v(0x40A00014)  /* OS Timer Status Register */
#define OWER		io_p2v(0x40A00018)  /* OS Timer Watchdog Enable Register */
#define OIER		io_p2v(0x40A0001C)  /* OS Timer Interrupt Enable Register */

#define OSSR_M3		(1 << 3)	/* Match status channel 3 */
#define OSSR_M2		(1 << 2)	/* Match status channel 2 */
#define OSSR_M1		(1 << 1)	/* Match status channel 1 */
#define OSSR_M0		(1 << 0)	/* Match status channel 0 */

#define OWER_WME	(1 << 0)	/* Watchdog Match Enable */

#define OIER_E3		(1 << 3)	/* Interrupt enable channel 3 */
#define OIER_E2		(1 << 2)	/* Interrupt enable channel 2 */
#define OIER_E1		(1 << 1)	/* Interrupt enable channel 1 */
#define OIER_E0		(1 << 0)	/* Interrupt enable channel 0 */

#endif /* __ASM_MACH_REGS_OST_H */
