{"vcs1":{"timestamp_begin":1759409182.605886719, "rt":0.89, "ut":0.37, "st":0.16}}
{"vcselab":{"timestamp_begin":1759409183.561999824, "rt":0.75, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1759409184.352615080, "rt":0.19, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759409182.266927096}
{"VCS_COMP_START_TIME": 1759409182.266927096}
{"VCS_COMP_END_TIME": 1759409185.340221992}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 373156}}
{"vcselab": {"peak_mem": 229972}}
