{:input (genetic.crossover/dumb-crossover 86138394 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif") (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_24, wire1_29, \\wire2_:missing , \\wire:missing_edge , \\wire4_:missing , \\wire5_:missing , \\wire6_:missing , wire7_40, wire9_45, \\wire46_36_41_34_35_:missing_38_30_10 , wire11_74, wire12_28, wire13_74, wire15_74, wire16_74, wire17_39, wire18_43, \\wire48_:missing , \\wire49_:missing , wire50_84, \\wire51_:missing \n, \\wire52_:missing , wire53_88, wire54_92, wire55_95, \\wire82_56_:missing_89_93_85 , wire57_74, wire58_79, wire59_81, wire60_74, wire61_74);\n  wire \\:missing_edge ;\n  input wire0_24;\n  wire wire0_24;\n  output wire11_74;\n  wire wire11_74;\n  output wire12_28;\n  wire wire12_28;\n  output wire13_74;\n  wire wire13_74;\n  output wire15_74;\n  wire wire15_74;\n  output wire16_74;\n  wire wire16_74;\n  output wire17_39;\n  wire wire17_39;\n  output wire18_43;\n  wire wire18_43;\n  input wire1_29;\n  wire wire1_29;\n  wire wire20_24;\n  wire wire20_74;\n  wire wire21_74;\n  wire \\wire21_:missing ;\n  wire wire22_33;\n  wire \\wire22_:missing ;\n  wire wire23_74;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire \\wire37_:missing ;\n  wire wire42_43;\n  input \\wire46_36_41_34_35_:missing_38_30_10 ;\n  wire \\wire46_36_41_34_35_:missing_38_30_10 ;\n  input \\wire48_:missing ;\n  wire \\wire48_:missing ;\n  input \\wire49_:missing ;\n  wire \\wire49_:missing ;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  input wire50_84;\n  wire wire50_84;\n  input \\wire51_:missing ;\n  wire \\wire51_:missing ;\n  input \\wire52_:missing ;\n  wire \\wire52_:missing ;\n  input wire53_88;\n  wire wire53_88;\n  input wire54_92;\n  wire wire54_92;\n  input wire55_95;\n  wire wire55_95;\n  output wire57_74;\n  wire wire57_74;\n  output wire58_79;\n  wire wire58_79;\n  output wire59_81;\n  wire wire59_81;\n  input \\wire5_:missing ;\n  wire \\wire5_:missing ;\n  output wire60_74;\n  wire wire60_74;\n  output wire61_74;\n  wire wire61_74;\n  wire wire62_72;\n  wire wire62_74;\n  wire wire63_74;\n  wire \\wire63_:missing ;\n  wire wire64_74;\n  wire wire65_74;\n  wire wire65_94;\n  wire wire65_95;\n  wire wire66_74;\n  wire wire67_78;\n  wire wire68_74;\n  wire \\wire68_:missing ;\n  wire wire69_74;\n  wire wire69_80;\n  input \\wire6_:missing ;\n  wire \\wire6_:missing ;\n  wire \\wire70_:missing ;\n  wire wire71_74;\n  wire \\wire71_:missing ;\n  wire \\wire72_:missing ;\n  wire wire74_75;\n  input wire7_40;\n  wire wire7_40;\n  wire wire80_25;\n  wire wire80_26;\n  wire wire80_27;\n  wire wire80_31;\n  wire wire80_32;\n  wire wire80_33;\n  wire wire80_39;\n  wire wire80_42;\n  wire wire80_73;\n  wire wire80_78;\n  wire wire80_79;\n  wire wire80_81;\n  wire wire80_83;\n  wire wire80_87;\n  input \\wire82_56_:missing_89_93_85 ;\n  wire \\wire82_56_:missing_89_93_85 ;\n  wire \\wire86_:missing ;\n  wire wire90_91;\n  wire \\wire94_:missing ;\n  input wire9_45;\n  wire wire9_45;\n  wire \\wire:missing_29 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_73 ;\n  wire \\wire:missing_74 ;\n  wire \\wire:missing_83 ;\n  wire \\wire:missing_84 ;\n  wire \\wire:missing_85 ;\n  wire \\wire:missing_87 ;\n  wire \\wire:missing_88 ;\n  wire \\wire:missing_89 ;\n  wire \\wire:missing_91 ;\n  wire \\wire:missing_92 ;\n  wire \\wire:missing_93 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { wire20_74, wire20_24 };\n  assign \\wire21_:missing  = 4'h8 >> { wire21_74, \\wire:missing_edge  };\n  assign wire62_72 = 4'h8 >> { wire62_74, wire62_74 };\n  assign \\wire63_:missing  = 4'h8 >> { wire63_74, wire63_74 };\n  assign \\wire22_:missing  = 4'h8 >> { \\wire:missing_edge , wire22_33 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire64_74, wire64_74 };\n  assign wire65_94 = 4'h8 >> { wire65_74, wire65_95 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire66_74, wire66_74 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire67_78 };\n  assign \\wire68_:missing  = 4'h8 >> { wire68_74, wire68_74 };\n  assign wire69_80 = 4'h8 >> { wire69_74, wire69_74 };\n  assign \\wire70_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire71_:missing  = 4'h8 >> { wire71_74, wire71_74 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire23_74 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire65_95 = wire55_95;\n  assign \\wire94_:missing  = wire65_94;\n  assign \\wire:missing_93  = \\wire82_56_:missing_89_93_85 ;\n  assign \\wire:missing_92  = wire54_92;\n  assign \\wire:missing_91  = wire90_91;\n  assign wire90_91 = \\wire:missing_edge ;\n  assign \\wire:missing_89  = \\wire82_56_:missing_89_93_85 ;\n  assign \\wire:missing_88  = wire53_88;\n  assign \\wire:missing_87  = wire80_87;\n  assign \\wire86_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_85  = \\wire82_56_:missing_89_93_85 ;\n  assign \\wire:missing_84  = wire50_84;\n  assign \\wire:missing_83  = wire80_83;\n  assign \\wire:missing_edge  = \\wire82_56_:missing_89_93_85 ;\n  assign wire59_81 = wire80_81;\n  assign wire80_25 = wire69_80;\n  assign wire58_79 = wire80_79;\n  assign wire67_78 = wire80_78;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire74_75;\n  assign \\wire:missing_74  = \\wire:missing_edge ;\n  assign \\wire:missing_73  = wire80_73;\n  assign \\wire72_:missing  = wire62_72;\n  assign \\wire:missing_edge  = \\wire46_36_41_34_35_:missing_38_30_10 ;\n  assign \\wire:missing_45  = wire9_45;\n  assign \\wire:missing_44  = \\wire:missing_edge ;\n  assign wire18_43 = wire42_43;\n  assign wire42_43 = wire80_42;\n  assign \\wire:missing_edge  = \\wire46_36_41_34_35_:missing_38_30_10 ;\n  assign \\wire:missing_edge  = wire7_40;\n  assign wire17_39 = wire80_39;\n  assign \\wire:missing_edge  = \\wire46_36_41_34_35_:missing_38_30_10 ;\n  assign \\wire37_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_36  = \\wire46_36_41_34_35_:missing_38_30_10 ;\n  assign \\wire:missing_edge  = \\wire46_36_41_34_35_:missing_38_30_10 ;\n  assign \\wire:missing_edge  = \\wire46_36_41_34_35_:missing_38_30_10 ;\n  assign wire22_33 = wire80_33;\n  assign \\wire:missing_edge  = wire80_32;\n  assign \\wire:missing_edge  = wire80_31;\n  assign \\wire:missing_30  = \\wire46_36_41_34_35_:missing_38_30_10 ;\n  assign \\wire:missing_29  = wire1_29;\n  assign wire12_28 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire80_27;\n  assign \\wire:missing_edge  = wire80_26;\n  assign \\wire:missing_edge  = wire80_25;\n  assign wire20_24 = wire0_24;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/4878387F.v:3.1-192.10\" *)\nmodule postsynth(wire0_24, wire1_29, \\wire2_:missing , \\wire:missing_edge , \\wire4_:missing , \\wire5_:missing , \\wire6_:missing , wire7_40, wire9_45, \\wire46_36_41_34_35_:missing_38_30_10 , wire11_74, wire12_28, wire13_74, wire15_74, wire16_74, wire17_39, wire18_43, \\wire48_:missing , \\wire49_:missing , wire50_84, \\wire51_:missing \n, \\wire52_:missing , wire53_88, wire54_92, wire55_95, \\wire82_56_:missing_89_93_85 , wire57_74, wire58_79, wire59_81, wire60_74, wire61_74);\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:6.9-6.17\" *)\n  input wire0_24;\n  wire wire0_24;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:8.10-8.19\" *)\n  output wire11_74;\n  wire wire11_74;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:10.10-10.19\" *)\n  output wire12_28;\n  wire wire12_28;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:12.10-12.19\" *)\n  output wire13_74;\n  wire wire13_74;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:14.10-14.19\" *)\n  output wire15_74;\n  wire wire15_74;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:16.10-16.19\" *)\n  output wire16_74;\n  wire wire16_74;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:18.10-18.19\" *)\n  output wire17_39;\n  wire wire17_39;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:20.10-20.19\" *)\n  output wire18_43;\n  wire wire18_43;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:22.9-22.17\" *)\n  input wire1_29;\n  wire wire1_29;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:24.8-24.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire20_24;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:31.9-31.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:33.8-33.24\" *)\n  wire \\wire37_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:34.8-34.17\" *)\n  wire wire42_43;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:35.9-35.46\" *)\n  input \\wire46_36_41_34_35_:missing_38_30_10 ;\n  wire \\wire46_36_41_34_35_:missing_38_30_10 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:37.9-37.25\" *)\n  input \\wire48_:missing ;\n  wire \\wire48_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:39.9-39.25\" *)\n  input \\wire49_:missing ;\n  wire \\wire49_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:41.9-41.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:43.9-43.18\" *)\n  input wire50_84;\n  wire wire50_84;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:45.9-45.25\" *)\n  input \\wire51_:missing ;\n  wire \\wire51_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:47.9-47.25\" *)\n  input \\wire52_:missing ;\n  wire \\wire52_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:49.9-49.18\" *)\n  input wire53_88;\n  wire wire53_88;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:51.9-51.18\" *)\n  input wire54_92;\n  wire wire54_92;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:53.9-53.18\" *)\n  input wire55_95;\n  wire wire55_95;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:55.10-55.19\" *)\n  output wire57_74;\n  wire wire57_74;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:57.10-57.19\" *)\n  output wire58_79;\n  wire wire58_79;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:59.10-59.19\" *)\n  output wire59_81;\n  wire wire59_81;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:61.9-61.24\" *)\n  input \\wire5_:missing ;\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:63.10-63.19\" *)\n  output wire60_74;\n  wire wire60_74;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:65.10-65.19\" *)\n  output wire61_74;\n  wire wire61_74;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:74.8-74.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire65_95;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:80.8-80.17\" *)\n  wire wire69_80;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:81.9-81.24\" *)\n  input \\wire6_:missing ;\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:83.8-83.24\" *)\n  wire \\wire70_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:87.8-87.17\" *)\n  wire wire74_75;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:88.9-88.17\" *)\n  input wire7_40;\n  wire wire7_40;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:90.8-90.17\" *)\n  wire wire80_25;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:91.8-91.17\" *)\n  wire wire80_26;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:92.8-92.17\" *)\n  wire wire80_27;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:93.8-93.17\" *)\n  wire wire80_31;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:94.8-94.17\" *)\n  wire wire80_32;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:96.8-96.17\" *)\n  wire wire80_39;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:97.8-97.17\" *)\n  wire wire80_42;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:100.8-100.17\" *)\n  wire wire80_79;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:101.8-101.17\" *)\n  wire wire80_81;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:104.9-104.37\" *)\n  input \\wire82_56_:missing_89_93_85 ;\n  wire \\wire82_56_:missing_89_93_85 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:106.8-106.24\" *)\n  wire \\wire86_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:107.8-107.17\" *)\n  wire wire90_91;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:109.9-109.17\" *)\n  input wire9_45;\n  wire wire9_45;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:111.8-111.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_29 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:112.8-112.24\" *)\n  wire \\wire:missing_30 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:113.8-113.24\" *)\n  wire \\wire:missing_36 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:114.8-114.24\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:115.8-115.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:117.8-117.24\" *)\n  wire \\wire:missing_74 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:119.8-119.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_84 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:120.8-120.24\" *)\n  wire \\wire:missing_85 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:122.8-122.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_88 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:123.8-123.24\" *)\n  wire \\wire:missing_89 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:124.8-124.24\" *)\n  wire \\wire:missing_91 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:125.8-125.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_92 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:126.8-126.24\" *)\n  wire \\wire:missing_93 ;\n  (* src = \"/tmp/fuzzmount745B5940/4878387F.v:127.9-127.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_74 = 1'hx;\n  assign wire12_28 = 1'h1;\n  assign wire13_74 = 1'hx;\n  assign wire15_74 = 1'hx;\n  assign wire16_74 = 1'hx;\n  assign wire17_39 = 1'hx;\n  assign wire18_43 = 1'hx;\n  assign wire20_24 = wire0_24;\n  assign \\wire37_:missing  = 1'h1;\n  assign wire42_43 = 1'hx;\n  assign \\wire46_36_41_34_35_:missing_38_30_10  = 1'h1;\n  assign wire57_74 = 1'hx;\n  assign wire58_79 = 1'hx;\n  assign wire59_81 = 1'hx;\n  assign wire60_74 = 1'hx;\n  assign wire61_74 = 1'hx;\n  assign wire65_95 = wire55_95;\n  assign wire69_80 = 1'h1;\n  assign \\wire70_:missing  = 1'h1;\n  assign wire74_75 = 1'h1;\n  assign wire7_40 = 1'h1;\n  assign wire80_25 = 1'h1;\n  assign wire80_26 = 1'h1;\n  assign wire80_27 = 1'h1;\n  assign wire80_31 = 1'h1;\n  assign wire80_32 = 1'h1;\n  assign wire80_39 = 1'hx;\n  assign wire80_42 = 1'hx;\n  assign wire80_79 = 1'hx;\n  assign wire80_81 = 1'hx;\n  assign \\wire82_56_:missing_89_93_85  = 1'h1;\n  assign \\wire86_:missing  = 1'h1;\n  assign wire90_91 = 1'h1;\n  assign \\wire:missing_29  = wire1_29;\n  assign \\wire:missing_30  = 1'h1;\n  assign \\wire:missing_36  = 1'h1;\n  assign \\wire:missing_44  = 1'h1;\n  assign \\wire:missing_45  = wire9_45;\n  assign \\wire:missing_74  = 1'h1;\n  assign \\wire:missing_84  = wire50_84;\n  assign \\wire:missing_85  = 1'h1;\n  assign \\wire:missing_88  = wire53_88;\n  assign \\wire:missing_89  = 1'h1;\n  assign \\wire:missing_91  = 1'h1;\n  assign \\wire:missing_92  = wire54_92;\n  assign \\wire:missing_93  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 23:45:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc/src/top.v'.\nSBY 23:45:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] Copy '/tmp/fuzzmount745B5940/4878387F.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc/src/4878387F.v'.\nSBY 23:45:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] Copy '/tmp/fuzzmount745B5940/4878387F.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc/src/4878387F.post.v'.\nSBY 23:45:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] engine_0: abc pdr\nSBY 23:45:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: /tmp/fuzzmount745B5940/top.v:51: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/4878387F.v:142$106_Y [0] between cell $shr$/tmp/fuzzmount745B5940/4878387F.v:142$106.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/4878387F.v:139$103_Y [0] between cell $shr$/tmp/fuzzmount745B5940/4878387F.v:139$103.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/4878387F.v:137$101_Y [0] between cell $shr$/tmp/fuzzmount745B5940/4878387F.v:137$101.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/4878387F.v:136$100_Y [0] between cell $shr$/tmp/fuzzmount745B5940/4878387F.v:136$100.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/4878387F.v:134$98_Y [0] between cell $shr$/tmp/fuzzmount745B5940/4878387F.v:134$98.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/4878387F.v:129$93_Y [0] between cell $shr$/tmp/fuzzmount745B5940/4878387F.v:129$93.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Wire presynth.\\wire61_74 is used but has no driver.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Wire presynth.\\wire60_74 is used but has no driver.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Wire presynth.\\wire59_81 is used but has no driver.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Wire presynth.\\wire58_79 is used but has no driver.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Wire presynth.\\wire57_74 is used but has no driver.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Wire presynth.\\wire18_43 is used but has no driver.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Wire presynth.\\wire17_39 is used but has no driver.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Wire presynth.\\wire16_74 is used but has no driver.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Wire presynth.\\wire15_74 is used but has no driver.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Wire presynth.\\wire13_74 is used but has no driver.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Wire presynth.\\wire11_74 is used but has no driver.\nSBY 23:45:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:45:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] base: finished (returncode=0)\nSBY 23:45:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:45:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: Warning: Wire presynth.\\wire61_74 is used but has no driver.\nSBY 23:45:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: Warning: Wire presynth.\\wire60_74 is used but has no driver.\nSBY 23:45:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: Warning: Wire presynth.\\wire59_81 is used but has no driver.\nSBY 23:45:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: Warning: Wire presynth.\\wire58_79 is used but has no driver.\nSBY 23:45:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: Warning: Wire presynth.\\wire57_74 is used but has no driver.\nSBY 23:45:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: Warning: Wire presynth.\\wire18_43 is used but has no driver.\nSBY 23:45:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: Warning: Wire presynth.\\wire17_39 is used but has no driver.\nSBY 23:45:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: Warning: Wire presynth.\\wire16_74 is used but has no driver.\nSBY 23:45:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: Warning: Wire presynth.\\wire15_74 is used but has no driver.\nSBY 23:45:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: Warning: Wire presynth.\\wire13_74 is used but has no driver.\nSBY 23:45:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: Warning: Wire presynth.\\wire11_74 is used but has no driver.\nSBY 23:45:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:45:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] aig: finished (returncode=0)\nSBY 23:45:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:45:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:45:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] engine_0: Warning: The network has no constraints.\nSBY 23:45:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY 23:45:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] engine_0: finished (returncode=0)\nSBY 23:45:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] engine_0: Status returned by engine: FAIL\nSBY 23:45:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY 23:45:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:45:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:45:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc'.\nSBY 23:45:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd6huiltc] DONE (FAIL, rc=2)\n", :err ""}}}