@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2014.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'varela' on host 'finance.eit.uni-kl.de' (Linux_x86_64 version 2.6.32-504.23.4.el6.x86_64) on Wed Jun 17 11:00:19 CEST 2015
            in directory '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky'
@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@I [HLS-10] Opening project '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj'.
@I [HLS-10] Opening solution '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 7.5ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'choleskyregio_ap_fsub_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'choleskyregio_ap_fsub_5_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'choleskyregio_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'choleskyregio_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'choleskyregio_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'choleskyregio_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'choleskyregio_ap_fsqrt_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'choleskyregio_ap_fsqrt_14_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jun 17 11:00:44 2015...
@I [IMPL-8] Starting RTL evaluation using Vivado ...

****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'choleskyregio_ap_fsub_5_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'choleskyregio_ap_fsub_5_full_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'choleskyregio_ap_fsub_5_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'choleskyregio_ap_fsub_5_full_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'choleskyregio_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'choleskyregio_ap_fdiv_14_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'choleskyregio_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'choleskyregio_ap_fdiv_14_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'choleskyregio_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'choleskyregio_ap_fmul_2_max_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'choleskyregio_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'choleskyregio_ap_fmul_2_max_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'choleskyregio_ap_fsqrt_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'choleskyregio_ap_fsqrt_14_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'choleskyregio_ap_fsqrt_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'choleskyregio_ap_fsqrt_14_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
[Wed Jun 17 11:01:03 2015] Launched synth_1...
Run output will be captured here: /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Jun 17 11:01:03 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log choleskyregio.vds -m64 -mode batch -messageDb vivado.pb -source choleskyregio.tcl


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source choleskyregio.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.cache/wt [current_project]
# set_property parent.project_path /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/choleskyregio_ap_fsub_5_full_dsp_32.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3/data/ip'.
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/choleskyregio_ap_fsub_5_full_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/choleskyregio_ap_fsub_5_full_dsp_32.xci]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fdiv_14_no_dsp_32/choleskyregio_ap_fdiv_14_no_dsp_32.xci
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fdiv_14_no_dsp_32/choleskyregio_ap_fdiv_14_no_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fdiv_14_no_dsp_32/choleskyregio_ap_fdiv_14_no_dsp_32.xci]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fmul_2_max_dsp_32/choleskyregio_ap_fmul_2_max_dsp_32.xci
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fmul_2_max_dsp_32/choleskyregio_ap_fmul_2_max_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fmul_2_max_dsp_32/choleskyregio_ap_fmul_2_max_dsp_32.xci]
# read_ip /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsqrt_14_no_dsp_32/choleskyregio_ap_fsqrt_14_no_dsp_32.xci
# set_property used_in_implementation false [get_files -all /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsqrt_14_no_dsp_32/choleskyregio_ap_fsqrt_14_no_dsp_32_ooc.xdc]
# set_property is_locked true [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsqrt_14_no_dsp_32/choleskyregio_ap_fsqrt_14_no_dsp_32.xci]
# read_verilog -library xil_defaultlib {
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_fsqrt_32ns_32ns_32_16.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_fmul_32ns_32ns_32_4_max_dsp.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_CONTROL_s_axi.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_fsub_32ns_32ns_32_7_full_dsp.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_fdiv_32ns_32ns_32_16.v
#   /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio.v
# }
# read_xdc /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio.xdc
# set_property used_in_implementation false [get_files /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file choleskyregio.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top choleskyregio -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top choleskyregio -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 999.000 ; gain = 164.293 ; free physical = 25706 ; free virtual = 43686
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'choleskyregio' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio.v:12]
INFO: [Synth 8-638] synthesizing module 'choleskyregio_CONTROL_s_axi' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_CONTROL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'choleskyregio_CONTROL_s_axi_ram' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_CONTROL_s_axi.v:624]
INFO: [Synth 8-256] done synthesizing module 'choleskyregio_CONTROL_s_axi_ram' (1#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_CONTROL_s_axi.v:624]
INFO: [Synth 8-155] case statement is not full and has no default [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_CONTROL_s_axi.v:352]
INFO: [Synth 8-256] done synthesizing module 'choleskyregio_CONTROL_s_axi' (2#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_CONTROL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'choleskyregio_fsub_32ns_32ns_32_7_full_dsp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_fsub_32ns_32ns_32_7_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'choleskyregio_ap_fsub_5_full_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/synth/choleskyregio_ap_fsub_5_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/synth/choleskyregio_ap_fsub_5_full_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (3#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add.vhd:243]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:235]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (3#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay' (4#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd:186]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (4#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (4#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (4#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (4#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (4#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (4#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (5#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized6' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized7' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized8' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized9' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized10' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized10' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized11' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized11' (6#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized12' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized12' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized13' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized13' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized14' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized14' (7#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd:186]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd:177]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:170]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized15' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized15' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized16' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized16' (8#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:170]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized17' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized17' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized18' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized18' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (9#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd:177]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:268]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized19' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized19' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized20' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized20' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized21' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized21' (10#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (11#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare.vhd:161]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized22' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized22' (11#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (11#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (12#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'compare' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare.vhd:161]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized23' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized23' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized24' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized24' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized25' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized25' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized26' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized26' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized27' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized27' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized28' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized28' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized29' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized29' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized30' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized30' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized31' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized31' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized32' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized33' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized33' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized34' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized34' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized35' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized35' (13#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (14#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:268]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (15#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (16#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (17#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add.vhd:243]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized36' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (17#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized36' (17#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (18#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (19#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'choleskyregio_ap_fsub_5_full_dsp_32' (20#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/synth/choleskyregio_ap_fsub_5_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'choleskyregio_fsub_32ns_32ns_32_7_full_dsp' (21#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_fsub_32ns_32ns_32_7_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'choleskyregio_fmul_32ns_32ns_32_4_max_dsp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'choleskyregio_ap_fmul_2_max_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fmul_2_max_dsp_32/synth/choleskyregio_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fmul_2_max_dsp_32/synth/choleskyregio_ap_fmul_2_max_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' (21#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd:224]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized37' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' (21#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized37' (21#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (21#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (21#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (22#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized38' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized38' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized39' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized39' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized40' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized40' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized41' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized41' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized42' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized42' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized43' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized43' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized44' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized76' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized44' (23#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:185]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized45' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized78' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized78' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized45' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized46' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized80' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized80' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized46' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (24#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (25#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (26#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (27#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (28#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd:224]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (28#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (28#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'choleskyregio_ap_fmul_2_max_dsp_32' (29#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fmul_2_max_dsp_32/synth/choleskyregio_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'choleskyregio_fmul_32ns_32ns_32_4_max_dsp' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'choleskyregio_fdiv_32ns_32ns_32_16' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'choleskyregio_ap_fdiv_14_no_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fdiv_14_no_dsp_32/synth/choleskyregio_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fdiv_14_no_dsp_32/synth/choleskyregio_ap_fdiv_14_no_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_div' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_div/flt_div.vhd:231]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_div/flt_div_mant.vhd:275]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized47' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized47' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'delay__parameterized48' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized48' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (30#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized49' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized49' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized50' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized50' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized51' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized51' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized52' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized52' (31#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_div/flt_div_mant.vhd:275]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_div/flt_div_exp.vhd:226]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized53' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized53' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized54' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized54' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized55' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized55' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized56' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized56' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized57' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized57' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized58' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized58' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized59' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized59' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized60' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized60' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized61' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized61' (32#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (33#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_div/flt_div_exp.vhd:226]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:410]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized62' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' (33#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized62' (33#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized63' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' (33#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized63' (33#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized64' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized64' (33#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (33#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (34#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized65' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' (34#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized65' (34#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (34#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (34#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized66' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized66' (34#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (34#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (35#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized0' (35#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (36#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_div/flt_div.vhd:231]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized4' (36#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized4' (36#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'choleskyregio_ap_fdiv_14_no_dsp_32' (37#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fdiv_14_no_dsp_32/synth/choleskyregio_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'choleskyregio_fdiv_32ns_32ns_32_16' (38#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'choleskyregio_fsqrt_32ns_32ns_32_16' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_fsqrt_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'choleskyregio_ap_fsqrt_14_no_dsp_32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsqrt_14_no_dsp_32/synth/choleskyregio_ap_fsqrt_14_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsqrt_14_no_dsp_32/synth/choleskyregio_ap_fsqrt_14_no_dsp_32.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt.vhd:223]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant.vhd:319]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized67' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' (38#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized67' (38#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (38#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized68' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized68' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized69' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized69' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized70' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized70' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized0' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized71' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized71' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized72' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized72' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized1' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized73' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized73' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized1' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized74' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized74' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized2' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized75' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized75' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized2' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized76' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized76' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized3' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized3' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized77' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized77' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized78' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized78' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized4' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized4' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized79' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized79' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized5' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized80' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized80' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized5' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized81' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized81' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized6' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized82' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized82' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized83' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized83' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized6' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized84' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized84' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized7' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized85' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized85' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized7' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized8' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized86' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized86' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized87' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized87' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized8' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized88' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized88' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized9' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized89' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized89' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized9' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized90' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized90' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized10' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized91' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized91' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized92' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized92' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized10' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized11' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized93' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized93' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized11' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized12' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized94' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized94' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized95' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized95' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized12' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized96' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized96' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized13' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized26' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized97' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized167' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized167' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized97' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized26' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized13' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized14' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized27' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized98' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized169' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized169' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized98' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized99' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized171' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized171' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized99' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized27' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized14' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized100' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized173' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized173' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized100' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized15' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized28' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized101' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized175' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized175' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized101' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized28' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized15' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized16' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized29' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized102' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized177' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized177' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized102' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized103' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized179' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized179' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized103' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized29' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized16' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized104' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized181' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized181' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized104' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized17' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized30' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized105' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized183' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized183' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized105' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized30' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized17' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized106' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized185' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized185' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized106' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized18' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized31' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized107' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized107' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized31' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized18' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized108' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized187' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized187' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized108' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized19' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized19' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized20' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized32' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized109' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized109' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized110' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized189' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized189' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized110' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized32' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized20' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized21' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized33' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized111' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized191' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized191' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized111' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized33' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized21' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized22' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized34' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized112' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized112' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized113' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized193' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized193' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized113' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized34' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized22' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized114' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized195' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized195' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized114' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_mant_addsub__parameterized23' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized35' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized115' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized197' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized197' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized115' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized35' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant_addsub__parameterized23' (39#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant_addsub.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_mant' (40#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_mant.vhd:319]
INFO: [Synth 8-638] synthesizing module 'flt_sqrt_exp' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_exp.vhd:182]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized116' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized199' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized199' (40#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized116' (40#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized117' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized201' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized201' (40#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized117' (40#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt_exp' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt_exp.vhd:182]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:410]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized0' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized36' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized36' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized0' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized37' [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized37' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (41#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'flt_sqrt' (42#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_sqrt/flt_sqrt.vhd:223]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized6' (42#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized6' (42#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'choleskyregio_ap_fsqrt_14_no_dsp_32' (43#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsqrt_14_no_dsp_32/synth/choleskyregio_ap_fsqrt_14_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'choleskyregio_fsqrt_32ns_32ns_32_16' (44#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio_fsqrt_32ns_32ns_32_16.v:11]
INFO: [Synth 8-256] done synthesizing module 'choleskyregio' (45#1) [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1104.242 ; gain = 269.535 ; free physical = 25038 ; free virtual = 43026
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[1] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:400]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:400]
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:351]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:48 . Memory (MB): peak = 1104.242 ; gain = 269.535 ; free physical = 25020 ; free virtual = 43008
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio.xdc]
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1423.711 ; gain = 1.996 ; free physical = 24301 ; free virtual = 42340
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 1423.711 ; gain = 589.004 ; free physical = 24168 ; free virtual = 42209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 1423.711 ; gain = 589.004 ; free physical = 24168 ; free virtual = 42209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for choleskyregio_fdiv_32ns_32ns_32_16_U3/choleskyregio_ap_fdiv_14_no_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for choleskyregio_fmul_32ns_32ns_32_4_max_dsp_U2/choleskyregio_ap_fmul_2_max_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u. (constraint file  /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc, line 16).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 1423.711 ; gain = 589.004 ; free physical = 24168 ; free virtual = 42209
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'choleskyregio'
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:258]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:271]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:278]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:764]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:766]
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'choleskyregio'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:20 . Memory (MB): peak = 1423.711 ; gain = 589.004 ; free physical = 25004 ; free virtual = 43031
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fmul_32ns_32ns_32_4_max_dsp_U2/choleskyregio_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'choleskyregio_fmul_32ns_32ns_32_4_max_dsp_U2/choleskyregio_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fmul_32ns_32ns_32_4_max_dsp_U2/choleskyregio_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'choleskyregio_fmul_32ns_32ns_32_4_max_dsp_U2/choleskyregio_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fdiv_32ns_32ns_32_16_U3/choleskyregio_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'choleskyregio_fdiv_32ns_32ns_32_16_U3/choleskyregio_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fdiv_32ns_32ns_32_16_U3/choleskyregio_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'choleskyregio_fdiv_32ns_32ns_32_16_U3/choleskyregio_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fdiv_32ns_32ns_32_16_U3/choleskyregio_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'choleskyregio_fdiv_32ns_32ns_32_16_U3/choleskyregio_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fdiv_32ns_32ns_32_16_U3/choleskyregio_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (delay__parameterized35) to 'choleskyregio_fdiv_32ns_32ns_32_16_U3/choleskyregio_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'choleskyregio_fdiv_32ns_32ns_32_16_U3/choleskyregio_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (delay__parameterized35) to 'choleskyregio_fdiv_32ns_32ns_32_16_U3/choleskyregio_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (delay__parameterized35) to 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (delay__parameterized35) to 'choleskyregio_fsqrt_32ns_32ns_32_16_U4/choleskyregio_ap_fsqrt_14_no_dsp_32_u/U0/i_synth/\SQRT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:08 ; elapsed = 00:02:20 . Memory (MB): peak = 1423.711 ; gain = 589.004 ; free physical = 25057 ; free virtual = 43097
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:257]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/Q_MANT_LP_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '8' to '7' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '15' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '20' to '19' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/MANT_SQRT/RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '24' to '23' bits. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:252]
WARNING: [Synth 8-3917] design choleskyregio has port s_axi_CONTROL_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design choleskyregio has port s_axi_CONTROL_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design choleskyregio has port s_axi_CONTROL_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design choleskyregio has port s_axi_CONTROL_BRESP[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:23 . Memory (MB): peak = 1423.711 ; gain = 589.004 ; free physical = 25104 ; free virtual = 43145
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:10 ; elapsed = 00:02:23 . Memory (MB): peak = 1423.711 ; gain = 589.004 ; free physical = 25104 ; free virtual = 43145

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal choleskyregio_CONTROL_s_axi_U/int_b0_vector/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal choleskyregio_CONTROL_s_axi_U/int_b1_vector/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal choleskyregio_CONTROL_s_axi_U/int_b2_vector/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module choleskyregio.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module choleskyregio.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:30 . Memory (MB): peak = 1423.711 ; gain = 589.004 ; free physical = 25053 ; free virtual = 43097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:30 . Memory (MB): peak = 1423.711 ; gain = 589.004 ; free physical = 25053 ; free virtual = 43097
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:16 ; elapsed = 00:02:30 . Memory (MB): peak = 1423.711 ; gain = 589.004 ; free physical = 25053 ; free virtual = 43097

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:16 ; elapsed = 00:02:30 . Memory (MB): peak = 1423.711 ; gain = 589.004 ; free physical = 25053 ; free virtual = 43097
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:02:57 . Memory (MB): peak = 1448.699 ; gain = 613.992 ; free physical = 24470 ; free virtual = 42530
---------------------------------------------------------------------------------
Found timing loop:
     0: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_43/O (GATE_2_14_OR)
     1: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_43/I1 (GATE_2_14_OR)
     2: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_42/O (GATE_2_14_OR)
     3: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_42/I0 (GATE_2_14_OR)
     4: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_41/O (GATE_2_14_OR)
     5: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_41/I0 (GATE_2_14_OR)
     6: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_34/O (GATE_2_8_AND)
     7: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_34/I1 (GATE_2_8_AND)
     8: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_43/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
Found timing loop:
     0: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_32/O (GATE_2_14_OR)
     1: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_32/I1 (GATE_2_14_OR)
     2: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_31/O (GATE_2_14_OR)
     3: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_31/I0 (GATE_2_14_OR)
     4: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_30/O (GATE_2_14_OR)
     5: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_30/I0 (GATE_2_14_OR)
     6: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_23/O (GATE_2_8_AND)
     7: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_23/I1 (GATE_2_8_AND)
     8: \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_32/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.srcs/sources_1/ip/choleskyregio_ap_fsub_5_full_dsp_32/floating_point_v7_0/hdl/shared/flt_utils.vhd:329]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_31/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u /\U0/i_synth /i_98/i_42/O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:02:59 . Memory (MB): peak = 1453.699 ; gain = 618.992 ; free physical = 24415 ; free virtual = 42475
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized4.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance \choleskyregio_CONTROL_s_axi_U/int_b0_vector/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \choleskyregio_CONTROL_s_axi_U/int_b1_vector/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \choleskyregio_CONTROL_s_axi_U/int_b2_vector/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:52 ; elapsed = 00:03:06 . Memory (MB): peak = 1485.793 ; gain = 651.086 ; free physical = 24590 ; free virtual = 42657
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:53 ; elapsed = 00:03:08 . Memory (MB): peak = 1485.793 ; gain = 651.086 ; free physical = 24504 ; free virtual = 42571
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:53 ; elapsed = 00:03:08 . Memory (MB): peak = 1485.793 ; gain = 651.086 ; free physical = 24502 ; free virtual = 42569
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:55 ; elapsed = 00:03:09 . Memory (MB): peak = 1485.793 ; gain = 651.086 ; free physical = 24473 ; free virtual = 42540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    29|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_3 |     1|
|6     |DSP48E1_4 |     1|
|7     |LUT1      |    83|
|8     |LUT2      |   231|
|9     |LUT3      |  1266|
|10    |LUT4      |   284|
|11    |LUT5      |   314|
|12    |LUT6      |   628|
|13    |MUXCY     |  1144|
|14    |RAMB36E1  |     3|
|15    |SRL16E    |    63|
|16    |XORCY     |  1105|
|17    |FDE       |     3|
|18    |FDRE      |  2992|
|19    |FDSE      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:55 ; elapsed = 00:03:10 . Memory (MB): peak = 1485.793 ; gain = 651.086 ; free physical = 24473 ; free virtual = 42540
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 121 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:01:44 . Memory (MB): peak = 1485.793 ; gain = 221.320 ; free physical = 24473 ; free virtual = 42540
Synthesis Optimization Complete : Time (s): cpu = 00:02:55 ; elapsed = 00:03:10 . Memory (MB): peak = 1485.793 ; gain = 651.086 ; free physical = 24473 ; free virtual = 42540
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 332 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 329 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1009 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:03:07 . Memory (MB): peak = 1485.797 ; gain = 547.793 ; free physical = 24420 ; free virtual = 42489
# write_checkpoint choleskyregio.dcp
# catch { report_utilization -file choleskyregio_utilization_synth.rpt -pb choleskyregio_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1485.797 ; gain = 0.000 ; free physical = 24394 ; free virtual = 42463
INFO: [Common 17-206] Exiting Vivado at Wed Jun 17 11:04:29 2015...
[Wed Jun 17 11:04:31 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.54 ; elapsed = 00:03:28 . Memory (MB): peak = 1018.664 ; gain = 7.996 ; free physical = 25012 ; free virtual = 43080
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/choleskyregio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1288.648 ; gain = 269.984 ; free physical = 24942 ; free virtual = 43022
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1289.648 ; gain = 1.000 ; free physical = 24929 ; free virtual = 43009
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1759.246 ; gain = 469.598 ; free physical = 24397 ; free virtual = 42577
[Wed Jun 17 11:05:02 2015] Launched impl_1...
Run output will be captured here: /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/impl_1/runme.log
[Wed Jun 17 11:05:02 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log choleskyregio.vdi -applog -m64 -messageDb vivado.pb -mode batch -source choleskyregio.tcl -notrace


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source choleskyregio.tcl -notrace
Command: open_checkpoint /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/impl_1/choleskyregio.dcp
INFO: [Netlist 29-17] Analyzing 366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-5259-finance.eit.uni-kl.de/dcp/choleskyregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/impl_1/.Xil/Vivado-5259-finance.eit.uni-kl.de/dcp/choleskyregio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1207.984 ; gain = 291.996 ; free physical = 24011 ; free virtual = 42343
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1217.012 ; gain = 1.000 ; free physical = 24004 ; free virtual = 42337
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a3e835ea

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1675.527 ; gain = 0.000 ; free physical = 23664 ; free virtual = 41997

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 104 cells.
Phase 2 Constant Propagation | Checksum: 151fedbe9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1675.527 ; gain = 0.000 ; free physical = 23662 ; free virtual = 41994

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: choleskyregio_fsub_32ns_32ns_32_7_full_dsp_U1/choleskyregio_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRYS_OUT[0].
INFO: [Opt 31-12] Eliminated 1642 unconnected nets.
INFO: [Opt 31-11] Eliminated 108 unconnected cells.
Phase 3 Sweep | Checksum: e9d0d8aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1675.527 ; gain = 0.000 ; free physical = 23660 ; free virtual = 41993
Ending Logic Optimization Task | Checksum: e9d0d8aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1675.527 ; gain = 0.000 ; free physical = 23660 ; free virtual = 41993
Implement Debug Cores | Checksum: 135fd5eee
Logic Optimization | Checksum: 135fd5eee

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 187c31daa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1739.535 ; gain = 0.000 ; free physical = 23645 ; free virtual = 41981
Ending Power Optimization Task | Checksum: 187c31daa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1739.535 ; gain = 64.008 ; free physical = 23645 ; free virtual = 41981
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1739.535 ; gain = 531.551 ; free physical = 23645 ; free virtual = 41981
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/impl_1/choleskyregio_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 8f465479

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1759.543 ; gain = 0.000 ; free physical = 23611 ; free virtual = 41951

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1759.543 ; gain = 0.000 ; free physical = 23611 ; free virtual = 41951
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1759.543 ; gain = 0.000 ; free physical = 23611 ; free virtual = 41951

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1759.543 ; gain = 0.000 ; free physical = 23611 ; free virtual = 41951

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1839.566 ; gain = 80.023 ; free physical = 23610 ; free virtual = 41952

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1839.566 ; gain = 80.023 ; free physical = 23610 ; free virtual = 41952

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1839.566 ; gain = 80.023 ; free physical = 23610 ; free virtual = 41952
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cb7e2247

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1839.566 ; gain = 80.023 ; free physical = 23610 ; free virtual = 41952

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 11cff7d71

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1839.566 ; gain = 80.023 ; free physical = 23608 ; free virtual = 41952
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Phase 2.1.2.1 Place Init Design | Checksum: 1c35205c0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.566 ; gain = 80.023 ; free physical = 23607 ; free virtual = 41951
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1c35205c0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.566 ; gain = 80.023 ; free physical = 23607 ; free virtual = 41951

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1c35205c0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.566 ; gain = 80.023 ; free physical = 23607 ; free virtual = 41951
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1c35205c0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.566 ; gain = 80.023 ; free physical = 23607 ; free virtual = 41951
Phase 2.1 Placer Initialization Core | Checksum: 1c35205c0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.566 ; gain = 80.023 ; free physical = 23607 ; free virtual = 41951
Phase 2 Placer Initialization | Checksum: 1c35205c0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.566 ; gain = 80.023 ; free physical = 23607 ; free virtual = 41951

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 194ec3d60

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23598 ; free virtual = 41942

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 194ec3d60

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23598 ; free virtual = 41942

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1cd27269e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23589 ; free virtual = 41934

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1d87fb481

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23589 ; free virtual = 41934

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 275d7802b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23589 ; free virtual = 41934

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1e73e309b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23589 ; free virtual = 41934

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 2868a2bec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23586 ; free virtual = 41932
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 2868a2bec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23586 ; free virtual = 41932

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 2868a2bec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23586 ; free virtual = 41932

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2868a2bec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23586 ; free virtual = 41932

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 2868a2bec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23586 ; free virtual = 41932
Phase 4 Detail Placement | Checksum: 2868a2bec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23586 ; free virtual = 41932

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2160f0520

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23586 ; free virtual = 41932

Phase 5.2 Post Placement Optimization
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 8d276fd4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23585 ; free virtual = 41931
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.518. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 8d276fd4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23585 ; free virtual = 41931
Phase 5.2 Post Placement Optimization | Checksum: 8d276fd4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23585 ; free virtual = 41931

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 8d276fd4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23585 ; free virtual = 41931

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 8d276fd4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23585 ; free virtual = 41931
Phase 5.4 Placer Reporting | Checksum: 8d276fd4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23585 ; free virtual = 41931

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 52b64c6c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23585 ; free virtual = 41931
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 52b64c6c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23585 ; free virtual = 41931
Ending Placer Task | Checksum: 3d99feae

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 1949.609 ; gain = 190.066 ; free physical = 23585 ; free virtual = 41931
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 1949.609 ; gain = 190.070 ; free physical = 23585 ; free virtual = 41931
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1949.609 ; gain = 0.000 ; free physical = 23578 ; free virtual = 41931
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1949.609 ; gain = 0.000 ; free physical = 23578 ; free virtual = 41926
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1949.609 ; gain = 0.000 ; free physical = 23571 ; free virtual = 41926
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in 13 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_AWADDR[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_AWADDR[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_b0_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_b0_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_b1_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_b1_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_yx2_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_yx2_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_y_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_y_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_y_V_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_y_V_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_y_V_TDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_y_V_TDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_y_V_TDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_y_V_TDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_y_V_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_y_V_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_yx_V_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_yx_V_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_yx_V_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_yx_V_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_yx_V_TDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_yx_V_TDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_yx2_V_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_yx2_V_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_yx_V_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_yx_V_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_b2_V_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_b2_V_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_one_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_one_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_x3_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_x3_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_x2_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_x2_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_x4_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_x4_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_x3_V_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_x3_V_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_yx2_V_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_yx2_V_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_yx2_V_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_yx2_V_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_x4_V_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_x4_V_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_x4_V_TDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_x4_V_TDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_x4_V_TDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_x4_V_TDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_x_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_x_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_yx_V_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_yx_V_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_x_V_TDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_x_V_TDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_x_V_TDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_x_V_TDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: fa48fa8b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1993.254 ; gain = 43.645 ; free physical = 23445 ; free virtual = 41796

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fa48fa8b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1993.254 ; gain = 43.645 ; free physical = 23444 ; free virtual = 41796

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fa48fa8b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1993.254 ; gain = 43.645 ; free physical = 23414 ; free virtual = 41766
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a58c7d3e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1993.254 ; gain = 43.645 ; free physical = 23406 ; free virtual = 41759
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.87   | TNS=0      | WHS=0.0974 | THS=0      |

Phase 2 Router Initialization | Checksum: 166e75da5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23399 ; free virtual = 41752

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20eea21b1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23399 ; free virtual = 41752

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 546
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 25e45e717

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23398 ; free virtual = 41751
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.107  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17684ab05

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23398 ; free virtual = 41751
Phase 4 Rip-up And Reroute | Checksum: 17684ab05

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23398 ; free virtual = 41751

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 17684ab05

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23398 ; free virtual = 41751
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.107  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 17684ab05

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23398 ; free virtual = 41751

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 17684ab05

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23398 ; free virtual = 41751

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1c0b0e5eb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23398 ; free virtual = 41751
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.107  | TNS=0      | WHS=0.118  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1c0b0e5eb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23398 ; free virtual = 41751

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.04002 %
  Global Horizontal Routing Utilization  = 1.49704 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 24120edfc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23398 ; free virtual = 41751

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 24120edfc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23397 ; free virtual = 41750

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1ca8f7a3d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23397 ; free virtual = 41750

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.107  | TNS=0      | WHS=0.118  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1ca8f7a3d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23397 ; free virtual = 41750
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23397 ; free virtual = 41750
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 1997.410 ; gain = 47.801 ; free physical = 23397 ; free virtual = 41750
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1997.410 ; gain = 0.000 ; free physical = 23388 ; free virtual = 41750
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/project.runs/impl_1/choleskyregio_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Jun 17 11:06:56 2015...
[Wed Jun 17 11:07:00 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.63 ; elapsed = 00:01:57 . Memory (MB): peak = 1790.254 ; gain = 7.996 ; free physical = 24390 ; free virtual = 42745
INFO: [Netlist 29-17] Analyzing 366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/.Xil/Vivado-3964-finance.eit.uni-kl.de/dcp/choleskyregio.xdc]
Finished Parsing XDC File [/home/varela/Desktop/Thesis/ThesisHLS/HLS/Project/Project_v1/Cholesky/cholesky_prj/solution1/impl/verilog/.Xil/Vivado-3964-finance.eit.uni-kl.de/dcp/choleskyregio.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1887.254 ; gain = 6.000 ; free physical = 24269 ; free virtual = 42637
Restored from archive | CPU: 1.700000 secs | Memory: 6.581291 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1887.254 ; gain = 6.000 ; free physical = 24269 ; free virtual = 42637
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1887.254 ; gain = 97.000 ; free physical = 24278 ; free virtual = 42636
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2029.324 ; gain = 1.000 ; free physical = 24233 ; free virtual = 42591


Implementation tool: Xilinx Vivado v.2014.3
Device target:       xc7z020clg484-1
Report date:         Wed Jun 17 11:07:08 CEST 2015

#=== Resource usage ===
SLICE:         1111
LUT:           2578
FF:            2917
DSP:              5
BRAM:             6
SRL:             52
#=== Final timing ===
CP required:    7.500
CP achieved:    7.389
Timing met
INFO: [Common 17-206] Exiting Vivado at Wed Jun 17 11:07:08 2015...
@I [LIC-101] Checked in feature [HLS]
