0.7
2020.2
Feb  8 2024
23:58:30
/home/user/CIS4900/8-bit-RISC-RNS/8Bit_RISC_RNS.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/Data_Mem.v,1750190395,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/Instr_Mem.v,,Data_Mem,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/Instr_Mem.v,1750796007,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/PL_ALU.v,,Instr_Mem,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/PL_ALU.v,1750371323,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/PL_EX.v,,PL_ALU;adder;complement;logical;shift,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/PL_EX.v,1750805982,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/PL_IFID.v,,PL_EX,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/PL_IFID.v,1750805469,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/PL_MEMWB.v,,PL_IFID,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/PL_MEMWB.v,1750290870,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/Reg_File.v,,PL_MEMWB,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/Reg_File.v,1750209074,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/ctrl_BranchPred.v,,Reg_File,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/ctrl_BranchPred.v,1750805746,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/ctrl_Forward.v,,ctrl_BranchPred,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/ctrl_Forward.v,1750210065,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/ctrl_ProgCtr.v,,Forwarding,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/ctrl_ProgCtr.v,1750299473,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/top.v,,ctrl_ProgCtr,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/tb_rns.v,1750805884,verilog,,,,testbench,,,,,,,,
/home/user/CIS4900/8-bit-RISC-RNS/top.v,1750804283,verilog,,/home/user/CIS4900/8-bit-RISC-RNS/tb_rns.v,,processor_top,,,,,,,,
