part=xc7s15cpga196-2

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=1
syn.top=SABR
syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test.c
tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat
tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat
tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c
clock=8ns
clock_uncertainty=12%
syn.unroll.tripcount_threshold=5
package.output.file=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo
csim.code_analyzer=1
cosim.enable_dataflow_profiling=1
cosim.enable_fifo_sizing=1