

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Nov 13 22:57:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cordic_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.60 ns|  6.581 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.112 us|  0.112 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_cordic_loop_fu_106  |cordiccart2pol_Pipeline_cordic_loop  |       14|       14|  92.400 ns|  92.400 ns|   14|   14|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    194|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     114|    337|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     25|    -|
|Register         |        -|    -|      71|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     185|    556|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_cordiccart2pol_Pipeline_cordic_loop_fu_106  |cordiccart2pol_Pipeline_cordic_loop  |        0|   0|  114|  337|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                     |        0|   0|  114|  337|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_297_p2         |         +|   0|  0|  20|          15|          15|
    |add_ln859_1_fu_317_p2      |         +|   0|  0|  15|          15|          15|
    |add_ln859_2_fu_260_p2      |         +|   0|  0|   9|           9|           9|
    |add_ln859_3_fu_266_p2      |         +|   0|  0|  14|           6|           6|
    |add_ln859_4_fu_276_p2      |         +|   0|  0|   9|           9|           9|
    |add_ln859_fu_254_p2        |         +|   0|  0|  12|          12|          12|
    |r                          |         +|   0|  0|  15|          15|          15|
    |x_cordic_V_fu_124_p2       |         -|   0|  0|  20|           1|          15|
    |y_cordic_V_fu_130_p2       |         -|   0|  0|  20|           1|          15|
    |select_ln1697_1_fu_145_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln1697_fu_136_p3    |    select|   0|  0|  15|           1|          15|
    |select_ln56_fu_289_p3      |    select|   0|  0|  15|           1|          15|
    |theta                      |    select|   0|  0|  15|           1|          15|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 194|          87|         171|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  25|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln859_4_reg_375                                          |   9|   0|    9|          0|
    |add_ln859_reg_370                                            |  12|   0|   12|          0|
    |ap_CS_fsm                                                    |   4|   0|    4|          0|
    |grp_cordiccart2pol_Pipeline_cordic_loop_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |r_1_reg_365                                                  |  14|   0|   14|          0|
    |select_ln1697_1_reg_360                                      |  15|   0|   15|          0|
    |select_ln1697_reg_355                                        |  15|   0|   15|          0|
    |tmp_reg_350                                                  |   1|   0|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  71|   0|   71|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   15|     ap_none|               x|        scalar|
|y             |   in|   15|     ap_none|               y|        scalar|
|r             |  out|   15|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   15|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

