$date
	Sat Aug 19 19:48:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ShiftRegister_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ reset_n $end
$var reg 1 % shift_enable $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ reset_n $end
$var wire 1 % shift_enable $end
$var reg 8 & data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
0"
b0 !
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
1#
1%
1$
#105000
b1 !
b1 &
1"
#110000
0"
0#
#115000
b10 !
b10 &
1"
#120000
0"
#125000
b100 !
b100 &
1"
#130000
0"
1#
0%
#135000
1"
#140000
0"
#145000
1"
#150000
b1001 !
b1001 &
1%
1"
#155000
0"
#160000
b10011 !
b10011 &
1"
#165000
0"
#170000
b0 !
b0 &
1"
0$
#175000
0"
#180000
1"
