<p>We need to add a capability for customers to add their own names at the boundary of our design. To do this the following proposal to extend the present Interface definition in TACHL is proposed:</p><h1 id="TACHLInterfaceExternalNamesProposal-OriginalStructure:">Original Structure:</h1><pre>{</pre><pre>  name: “a_”,</pre><pre>  params: {a bunch of parameters},</pre><pre>  interface: “a_string”</pre><pre>}</pre><h1 id="TACHLInterfaceExternalNamesProposal-NewStructure:">New Structure:</h1><pre>{</pre><pre> name: “a_”,</pre><pre> params: {a bunch of params},</pre><pre> interface:  “a_string”</pre><pre> synonymsOn: boolean,</pre><pre> synonyms: {</pre><pre>    intSignalName0: [{name: extSigName0_0, width: 5},{name: estSigName0_1, width: 3}],</pre><pre>    intSignalName1:[{name: extSignName1_0: width: 1}]</pre><pre> }</pre><pre>}</pre><h1 id="TACHLInterfaceExternalNamesProposal-HowTACHLrespondswhensynonymsOn=truetoaninterfaceobjectpassedtothenInterfacesfunction:">How TACHL responds when synonymsOn = true to an interface object passed to the nInterfaces function:</h1><p><span class="legacy-color-text-default">The thing to recognize is synonymsOn can only be true at the top instance of gen_wrapper.</span></p><div>When TACHL encounters an interface with synonymsOn = true, when it generates the ports for the module it will use the external names for the ports:</div><pre>        input [4:0] extSigName0_0;</pre><pre>        input [2:0] extSigName0_1;</pre><pre>        input       extSignName1_0;</pre><div>And it will automatic create the wire definitions and assigns to make it look internally like a normal interface:</div><pre>     wire [7:0] a_intSigName0;</pre><pre>     wire       a_intSigName1;</pre><pre> </pre><pre>    assign a_intSigName0 = {extSigName0_0,extSigName0_1};</pre><pre>    assign a_intSigName1 = extSigName1; </pre>