vendor_name = ModelSim
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/testnios.qip
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/testnios.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_irq_mapper.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_rsp_xbar_mux_001.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_rsp_xbar_mux.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_rsp_xbar_demux_002.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_rsp_xbar_demux.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_cmd_xbar_mux.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_cmd_xbar_demux_001.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_cmd_xbar_demux.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_id_router_003.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_id_router_002.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_id_router_001.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_id_router.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_addr_router_001.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_addr_router.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.qip
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.bsf
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.cmp
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_LEDs.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_SevenSeg.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/Altera_UP_Flash_Memory_User_Interface.vhd
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_Bootloader.hex
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_Bootloader.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_altpll_0.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_LEDROM_ena.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_LEDROM_data.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_buttons.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_BlueTooth.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_BlueTooth_input_data_mutex.dat
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_BlueTooth_input_data_stream.dat
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_BlueTooth_log_module.txt
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_LEDROM_address.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_switches.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_sdram_0.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_nios2_qsys_0.ocp
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_nios2_qsys_0.sdc
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_nios2_qsys_0.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_nios2_qsys_0_ic_tag_ram.mif
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_nios2_qsys_0_jtag_debug_module_sysclk.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_nios2_qsys_0_jtag_debug_module_tck.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_nios2_qsys_0_jtag_debug_module_wrapper.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_nios2_qsys_0_oci_test_bench.v
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_nios2_qsys_0_rf_ram_a.mif
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_nios2_qsys_0_rf_ram_b.mif
source_file = 1, Z:/SeniorProject/Qsys/testnios/synthesis/submodules/testnios_nios2_qsys_0_test_bench.v
source_file = 1, Z:/SeniorProject/Qsys/testnios.qsys
source_file = 1, Z:/SeniorProject/Quartus Project/LEDController.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/DE0.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/LED_ROM_IP.qip
source_file = 1, Z:/SeniorProject/Quartus Project/LED_ROM_IP.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_Flash_Memory_Controller.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_Flash_Memory_User_Interface.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_CRC16_Generator.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_CRC7_Generator.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_Card_Buffer.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_Card_Clock.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_Card_Control_FSM.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_Card_Interface.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_Card_Memory_Block.bsf
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_Card_Memory_Block.cmp
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_Card_Memory_Block.qip
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_Card_Memory_Block.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_Card_Response_Receiver.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/Altera_UP_SD_Signal_Trigger.vhd
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/altera_avalon_sc_fifo.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/altera_merlin_address_alignment.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/altera_merlin_arbitrator.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/altera_merlin_burst_adapter.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/altera_merlin_master_agent.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/altera_merlin_master_translator.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/altera_merlin_slave_agent.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/altera_merlin_slave_translator.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/altera_merlin_width_adapter.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_BlueTooth.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_BlueTooth_input_data_mutex.dat
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_BlueTooth_input_data_stream.dat
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_BlueTooth_log_module.txt
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_Bootloader.hex
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_Bootloader.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_LEDROM_address.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_LEDROM_data.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_LEDROM_ena.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_LEDs.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_SevenSeg.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_addr_router.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_addr_router_001.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_altpll_0.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_buttons.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_cmd_xbar_demux.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_cmd_xbar_demux_001.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_cmd_xbar_mux.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_id_router.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_id_router_001.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_id_router_002.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_id_router_003.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_irq_mapper.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_nios2_qsys_0.ocp
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_nios2_qsys_0.sdc
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_nios2_qsys_0.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_nios2_qsys_0_ic_tag_ram.mif
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_nios2_qsys_0_jtag_debug_module_sysclk.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_nios2_qsys_0_jtag_debug_module_tck.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_nios2_qsys_0_jtag_debug_module_wrapper.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_nios2_qsys_0_oci_test_bench.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_nios2_qsys_0_ociram_default_contents.mif
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_nios2_qsys_0_rf_ram_a.mif
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_nios2_qsys_0_rf_ram_b.mif
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_nios2_qsys_0_test_bench.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_rsp_xbar_demux.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_rsp_xbar_demux_002.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_rsp_xbar_mux.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_rsp_xbar_mux_001.sv
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_sdram_0.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/submodules/testnios_switches.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/ip/testnios/testnios.v
source_file = 1, Z:/SeniorProject/Quartus Project/db/DE0.cbx.xml
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, Z:/SeniorProject/Quartus Project/db/altsyncram_kdn1.tdf
design_name = DE0
instance = comp, \controller|iteration[3]\, controller|iteration[3], DE0, 1
instance = comp, \controller|iteration[2]\, controller|iteration[2], DE0, 1
instance = comp, \controller|iteration[0]\, controller|iteration[0], DE0, 1
instance = comp, \controller|iteration[0]~6\, controller|iteration[0]~6, DE0, 1
instance = comp, \controller|iteration[2]~10\, controller|iteration[2]~10, DE0, 1
instance = comp, \controller|iteration[3]~12\, controller|iteration[3]~12, DE0, 1
instance = comp, \u0|altsyncram_component|auto_generated|ram_block1a0\, u0|altsyncram_component|auto_generated|ram_block1a0, DE0, 1
instance = comp, \controller|Selector19~2\, controller|Selector19~2, DE0, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, DE0, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, DE0, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, DE0, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, DE0, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, DE0, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, DE0, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, DE0, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, DE0, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, DE0, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, DE0, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, DE0, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, DE0, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, DE0, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, DE0, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, DE0, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, DE0, 1
instance = comp, \FL_DQ[0]~output\, FL_DQ[0]~output, DE0, 1
instance = comp, \FL_DQ[1]~output\, FL_DQ[1]~output, DE0, 1
instance = comp, \FL_DQ[2]~output\, FL_DQ[2]~output, DE0, 1
instance = comp, \FL_DQ[3]~output\, FL_DQ[3]~output, DE0, 1
instance = comp, \FL_DQ[4]~output\, FL_DQ[4]~output, DE0, 1
instance = comp, \FL_DQ[5]~output\, FL_DQ[5]~output, DE0, 1
instance = comp, \FL_DQ[6]~output\, FL_DQ[6]~output, DE0, 1
instance = comp, \FL_DQ[7]~output\, FL_DQ[7]~output, DE0, 1
instance = comp, \FL_DQ[8]~output\, FL_DQ[8]~output, DE0, 1
instance = comp, \FL_DQ[9]~output\, FL_DQ[9]~output, DE0, 1
instance = comp, \FL_DQ[10]~output\, FL_DQ[10]~output, DE0, 1
instance = comp, \FL_DQ[11]~output\, FL_DQ[11]~output, DE0, 1
instance = comp, \FL_DQ[12]~output\, FL_DQ[12]~output, DE0, 1
instance = comp, \FL_DQ[13]~output\, FL_DQ[13]~output, DE0, 1
instance = comp, \FL_DQ[14]~output\, FL_DQ[14]~output, DE0, 1
instance = comp, \FL_DQ15_AM1~output\, FL_DQ15_AM1~output, DE0, 1
instance = comp, \SD_DAT0~output\, SD_DAT0~output, DE0, 1
instance = comp, \SD_DAT3~output\, SD_DAT3~output, DE0, 1
instance = comp, \SD_CMD~output\, SD_CMD~output, DE0, 1
instance = comp, \GPIO0_D[8]~output\, GPIO0_D[8]~output, DE0, 1
instance = comp, \GPIO0_D[9]~output\, GPIO0_D[9]~output, DE0, 1
instance = comp, \GPIO0_D[10]~output\, GPIO0_D[10]~output, DE0, 1
instance = comp, \GPIO0_D[11]~output\, GPIO0_D[11]~output, DE0, 1
instance = comp, \GPIO0_D[12]~output\, GPIO0_D[12]~output, DE0, 1
instance = comp, \GPIO0_D[13]~output\, GPIO0_D[13]~output, DE0, 1
instance = comp, \GPIO0_D[14]~output\, GPIO0_D[14]~output, DE0, 1
instance = comp, \GPIO0_D[15]~output\, GPIO0_D[15]~output, DE0, 1
instance = comp, \GPIO0_D[16]~output\, GPIO0_D[16]~output, DE0, 1
instance = comp, \GPIO0_D[17]~output\, GPIO0_D[17]~output, DE0, 1
instance = comp, \GPIO0_D[18]~output\, GPIO0_D[18]~output, DE0, 1
instance = comp, \GPIO0_D[19]~output\, GPIO0_D[19]~output, DE0, 1
instance = comp, \GPIO0_D[20]~output\, GPIO0_D[20]~output, DE0, 1
instance = comp, \GPIO0_D[21]~output\, GPIO0_D[21]~output, DE0, 1
instance = comp, \GPIO0_D[22]~output\, GPIO0_D[22]~output, DE0, 1
instance = comp, \GPIO0_D[23]~output\, GPIO0_D[23]~output, DE0, 1
instance = comp, \GPIO0_D[24]~output\, GPIO0_D[24]~output, DE0, 1
instance = comp, \GPIO0_D[25]~output\, GPIO0_D[25]~output, DE0, 1
instance = comp, \GPIO0_D[26]~output\, GPIO0_D[26]~output, DE0, 1
instance = comp, \GPIO0_D[27]~output\, GPIO0_D[27]~output, DE0, 1
instance = comp, \GPIO0_D[28]~output\, GPIO0_D[28]~output, DE0, 1
instance = comp, \GPIO0_D[29]~output\, GPIO0_D[29]~output, DE0, 1
instance = comp, \GPIO0_D[30]~output\, GPIO0_D[30]~output, DE0, 1
instance = comp, \GPIO0_D[31]~output\, GPIO0_D[31]~output, DE0, 1
instance = comp, \GPIO1_D[0]~output\, GPIO1_D[0]~output, DE0, 1
instance = comp, \GPIO1_D[1]~output\, GPIO1_D[1]~output, DE0, 1
instance = comp, \GPIO1_D[2]~output\, GPIO1_D[2]~output, DE0, 1
instance = comp, \GPIO1_D[3]~output\, GPIO1_D[3]~output, DE0, 1
instance = comp, \GPIO1_D[4]~output\, GPIO1_D[4]~output, DE0, 1
instance = comp, \GPIO1_D[5]~output\, GPIO1_D[5]~output, DE0, 1
instance = comp, \GPIO1_D[6]~output\, GPIO1_D[6]~output, DE0, 1
instance = comp, \GPIO1_D[7]~output\, GPIO1_D[7]~output, DE0, 1
instance = comp, \GPIO1_D[8]~output\, GPIO1_D[8]~output, DE0, 1
instance = comp, \GPIO1_D[9]~output\, GPIO1_D[9]~output, DE0, 1
instance = comp, \GPIO1_D[10]~output\, GPIO1_D[10]~output, DE0, 1
instance = comp, \GPIO1_D[11]~output\, GPIO1_D[11]~output, DE0, 1
instance = comp, \GPIO1_D[12]~output\, GPIO1_D[12]~output, DE0, 1
instance = comp, \GPIO1_D[13]~output\, GPIO1_D[13]~output, DE0, 1
instance = comp, \GPIO1_D[14]~output\, GPIO1_D[14]~output, DE0, 1
instance = comp, \GPIO1_D[15]~output\, GPIO1_D[15]~output, DE0, 1
instance = comp, \GPIO1_D[16]~output\, GPIO1_D[16]~output, DE0, 1
instance = comp, \GPIO1_D[17]~output\, GPIO1_D[17]~output, DE0, 1
instance = comp, \GPIO1_D[18]~output\, GPIO1_D[18]~output, DE0, 1
instance = comp, \GPIO1_D[19]~output\, GPIO1_D[19]~output, DE0, 1
instance = comp, \GPIO1_D[20]~output\, GPIO1_D[20]~output, DE0, 1
instance = comp, \GPIO1_D[21]~output\, GPIO1_D[21]~output, DE0, 1
instance = comp, \GPIO1_D[22]~output\, GPIO1_D[22]~output, DE0, 1
instance = comp, \GPIO1_D[23]~output\, GPIO1_D[23]~output, DE0, 1
instance = comp, \GPIO1_D[24]~output\, GPIO1_D[24]~output, DE0, 1
instance = comp, \GPIO1_D[25]~output\, GPIO1_D[25]~output, DE0, 1
instance = comp, \GPIO1_D[26]~output\, GPIO1_D[26]~output, DE0, 1
instance = comp, \GPIO1_D[27]~output\, GPIO1_D[27]~output, DE0, 1
instance = comp, \GPIO1_D[28]~output\, GPIO1_D[28]~output, DE0, 1
instance = comp, \GPIO1_D[29]~output\, GPIO1_D[29]~output, DE0, 1
instance = comp, \GPIO1_D[30]~output\, GPIO1_D[30]~output, DE0, 1
instance = comp, \GPIO1_D[31]~output\, GPIO1_D[31]~output, DE0, 1
instance = comp, \GPIO0_D[0]~output\, GPIO0_D[0]~output, DE0, 1
instance = comp, \GPIO0_D[1]~output\, GPIO0_D[1]~output, DE0, 1
instance = comp, \GPIO0_D[2]~output\, GPIO0_D[2]~output, DE0, 1
instance = comp, \GPIO0_D[3]~output\, GPIO0_D[3]~output, DE0, 1
instance = comp, \GPIO0_D[4]~output\, GPIO0_D[4]~output, DE0, 1
instance = comp, \GPIO0_D[5]~output\, GPIO0_D[5]~output, DE0, 1
instance = comp, \GPIO0_D[6]~output\, GPIO0_D[6]~output, DE0, 1
instance = comp, \GPIO0_D[7]~output\, GPIO0_D[7]~output, DE0, 1
instance = comp, \HEX0_D[0]~output\, HEX0_D[0]~output, DE0, 1
instance = comp, \HEX0_D[1]~output\, HEX0_D[1]~output, DE0, 1
instance = comp, \HEX0_D[2]~output\, HEX0_D[2]~output, DE0, 1
instance = comp, \HEX0_D[3]~output\, HEX0_D[3]~output, DE0, 1
instance = comp, \HEX0_D[4]~output\, HEX0_D[4]~output, DE0, 1
instance = comp, \HEX0_D[5]~output\, HEX0_D[5]~output, DE0, 1
instance = comp, \HEX0_D[6]~output\, HEX0_D[6]~output, DE0, 1
instance = comp, \HEX0_DP~output\, HEX0_DP~output, DE0, 1
instance = comp, \HEX1_D[0]~output\, HEX1_D[0]~output, DE0, 1
instance = comp, \HEX1_D[1]~output\, HEX1_D[1]~output, DE0, 1
instance = comp, \HEX1_D[2]~output\, HEX1_D[2]~output, DE0, 1
instance = comp, \HEX1_D[3]~output\, HEX1_D[3]~output, DE0, 1
instance = comp, \HEX1_D[4]~output\, HEX1_D[4]~output, DE0, 1
instance = comp, \HEX1_D[5]~output\, HEX1_D[5]~output, DE0, 1
instance = comp, \HEX1_D[6]~output\, HEX1_D[6]~output, DE0, 1
instance = comp, \HEX1_DP~output\, HEX1_DP~output, DE0, 1
instance = comp, \HEX2_D[0]~output\, HEX2_D[0]~output, DE0, 1
instance = comp, \HEX2_D[1]~output\, HEX2_D[1]~output, DE0, 1
instance = comp, \HEX2_D[2]~output\, HEX2_D[2]~output, DE0, 1
instance = comp, \HEX2_D[3]~output\, HEX2_D[3]~output, DE0, 1
instance = comp, \HEX2_D[4]~output\, HEX2_D[4]~output, DE0, 1
instance = comp, \HEX2_D[5]~output\, HEX2_D[5]~output, DE0, 1
instance = comp, \HEX2_D[6]~output\, HEX2_D[6]~output, DE0, 1
instance = comp, \HEX2_DP~output\, HEX2_DP~output, DE0, 1
instance = comp, \HEX3_D[0]~output\, HEX3_D[0]~output, DE0, 1
instance = comp, \HEX3_D[1]~output\, HEX3_D[1]~output, DE0, 1
instance = comp, \HEX3_D[2]~output\, HEX3_D[2]~output, DE0, 1
instance = comp, \HEX3_D[3]~output\, HEX3_D[3]~output, DE0, 1
instance = comp, \HEX3_D[4]~output\, HEX3_D[4]~output, DE0, 1
instance = comp, \HEX3_D[5]~output\, HEX3_D[5]~output, DE0, 1
instance = comp, \HEX3_D[6]~output\, HEX3_D[6]~output, DE0, 1
instance = comp, \HEX3_DP~output\, HEX3_DP~output, DE0, 1
instance = comp, \LEDG[0]~output\, LEDG[0]~output, DE0, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, DE0, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, DE0, 1
instance = comp, \LEDG[3]~output\, LEDG[3]~output, DE0, 1
instance = comp, \LEDG[4]~output\, LEDG[4]~output, DE0, 1
instance = comp, \LEDG[5]~output\, LEDG[5]~output, DE0, 1
instance = comp, \LEDG[6]~output\, LEDG[6]~output, DE0, 1
instance = comp, \LEDG[7]~output\, LEDG[7]~output, DE0, 1
instance = comp, \LEDG[8]~output\, LEDG[8]~output, DE0, 1
instance = comp, \LEDG[9]~output\, LEDG[9]~output, DE0, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, DE0, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, DE0, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, DE0, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, DE0, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, DE0, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, DE0, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, DE0, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, DE0, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, DE0, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, DE0, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, DE0, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, DE0, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, DE0, 1
instance = comp, \DRAM_BA_1~output\, DRAM_BA_1~output, DE0, 1
instance = comp, \DRAM_BA_0~output\, DRAM_BA_0~output, DE0, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, DE0, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, DE0, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, DE0, 1
instance = comp, \DRAM_UDQM~output\, DRAM_UDQM~output, DE0, 1
instance = comp, \DRAM_LDQM~output\, DRAM_LDQM~output, DE0, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, DE0, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, DE0, 1
instance = comp, \FL_ADDR[0]~output\, FL_ADDR[0]~output, DE0, 1
instance = comp, \FL_ADDR[1]~output\, FL_ADDR[1]~output, DE0, 1
instance = comp, \FL_ADDR[2]~output\, FL_ADDR[2]~output, DE0, 1
instance = comp, \FL_ADDR[3]~output\, FL_ADDR[3]~output, DE0, 1
instance = comp, \FL_ADDR[4]~output\, FL_ADDR[4]~output, DE0, 1
instance = comp, \FL_ADDR[5]~output\, FL_ADDR[5]~output, DE0, 1
instance = comp, \FL_ADDR[6]~output\, FL_ADDR[6]~output, DE0, 1
instance = comp, \FL_ADDR[7]~output\, FL_ADDR[7]~output, DE0, 1
instance = comp, \FL_ADDR[8]~output\, FL_ADDR[8]~output, DE0, 1
instance = comp, \FL_ADDR[9]~output\, FL_ADDR[9]~output, DE0, 1
instance = comp, \FL_ADDR[10]~output\, FL_ADDR[10]~output, DE0, 1
instance = comp, \FL_ADDR[11]~output\, FL_ADDR[11]~output, DE0, 1
instance = comp, \FL_ADDR[12]~output\, FL_ADDR[12]~output, DE0, 1
instance = comp, \FL_ADDR[13]~output\, FL_ADDR[13]~output, DE0, 1
instance = comp, \FL_ADDR[14]~output\, FL_ADDR[14]~output, DE0, 1
instance = comp, \FL_ADDR[15]~output\, FL_ADDR[15]~output, DE0, 1
instance = comp, \FL_ADDR[16]~output\, FL_ADDR[16]~output, DE0, 1
instance = comp, \FL_ADDR[17]~output\, FL_ADDR[17]~output, DE0, 1
instance = comp, \FL_ADDR[18]~output\, FL_ADDR[18]~output, DE0, 1
instance = comp, \FL_ADDR[19]~output\, FL_ADDR[19]~output, DE0, 1
instance = comp, \FL_ADDR[20]~output\, FL_ADDR[20]~output, DE0, 1
instance = comp, \FL_ADDR[21]~output\, FL_ADDR[21]~output, DE0, 1
instance = comp, \FL_WE_N~output\, FL_WE_N~output, DE0, 1
instance = comp, \FL_RST_N~output\, FL_RST_N~output, DE0, 1
instance = comp, \FL_OE_N~output\, FL_OE_N~output, DE0, 1
instance = comp, \FL_CE_N~output\, FL_CE_N~output, DE0, 1
instance = comp, \FL_WP_N~output\, FL_WP_N~output, DE0, 1
instance = comp, \FL_BYTE_N~output\, FL_BYTE_N~output, DE0, 1
instance = comp, \SD_CLK~output\, SD_CLK~output, DE0, 1
instance = comp, \GPIO0_CLKOUT[0]~output\, GPIO0_CLKOUT[0]~output, DE0, 1
instance = comp, \GPIO0_CLKOUT[1]~output\, GPIO0_CLKOUT[1]~output, DE0, 1
instance = comp, \GPIO1_CLKOUT[0]~output\, GPIO1_CLKOUT[0]~output, DE0, 1
instance = comp, \GPIO1_CLKOUT[1]~output\, GPIO1_CLKOUT[1]~output, DE0, 1
instance = comp, \controller|nextState.init~feeder\, controller|nextState.init~feeder, DE0, 1
instance = comp, \controller|nextState.init\, controller|nextState.init, DE0, 1
instance = comp, \controller|nextState.clockHigh~feeder\, controller|nextState.clockHigh~feeder, DE0, 1
instance = comp, \controller|nextState.clockHigh\, controller|nextState.clockHigh, DE0, 1
instance = comp, \controller|Add0~0\, controller|Add0~0, DE0, 1
instance = comp, \controller|Add0~2\, controller|Add0~2, DE0, 1
instance = comp, \controller|bitShiftCounter[1]~1\, controller|bitShiftCounter[1]~1, DE0, 1
instance = comp, \controller|bitShiftCounter[1]\, controller|bitShiftCounter[1], DE0, 1
instance = comp, \controller|bitShiftCounter[0]~0\, controller|bitShiftCounter[0]~0, DE0, 1
instance = comp, \controller|bitShiftCounter[0]\, controller|bitShiftCounter[0], DE0, 1
instance = comp, \controller|Add0~4\, controller|Add0~4, DE0, 1
instance = comp, \controller|bitShiftCounter[2]~7\, controller|bitShiftCounter[2]~7, DE0, 1
instance = comp, \controller|bitShiftCounter[2]\, controller|bitShiftCounter[2], DE0, 1
instance = comp, \controller|Add0~6\, controller|Add0~6, DE0, 1
instance = comp, \controller|bitShiftCounter[3]~4\, controller|bitShiftCounter[3]~4, DE0, 1
instance = comp, \controller|bitShiftCounter[3]\, controller|bitShiftCounter[3], DE0, 1
instance = comp, \controller|Add0~8\, controller|Add0~8, DE0, 1
instance = comp, \controller|bitShiftCounter[4]~5\, controller|bitShiftCounter[4]~5, DE0, 1
instance = comp, \controller|bitShiftCounter[4]\, controller|bitShiftCounter[4], DE0, 1
instance = comp, \controller|Add0~10\, controller|Add0~10, DE0, 1
instance = comp, \controller|bitShiftCounter[5]~6\, controller|bitShiftCounter[5]~6, DE0, 1
instance = comp, \controller|bitShiftCounter[5]\, controller|bitShiftCounter[5], DE0, 1
instance = comp, \controller|Selector19~1\, controller|Selector19~1, DE0, 1
instance = comp, \controller|Equal0~0\, controller|Equal0~0, DE0, 1
instance = comp, \controller|iteration[4]~5\, controller|iteration[4]~5, DE0, 1
instance = comp, \controller|nextState.disableOutput\, controller|nextState.disableOutput, DE0, 1
instance = comp, \controller|nextState.latchData~feeder\, controller|nextState.latchData~feeder, DE0, 1
instance = comp, \controller|nextState.latchData\, controller|nextState.latchData, DE0, 1
instance = comp, \controller|nextState.enableOutput\, controller|nextState.enableOutput, DE0, 1
instance = comp, \controller|Selector0~0\, controller|Selector0~0, DE0, 1
instance = comp, \controller|nextState.setAddress\, controller|nextState.setAddress, DE0, 1
instance = comp, \controller|nextState.loadValue\, controller|nextState.loadValue, DE0, 1
instance = comp, \controller|nextState.clockLow\, controller|nextState.clockLow, DE0, 1
instance = comp, \controller|WideOr1\, controller|WideOr1, DE0, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, DE0, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, DE0, 1
instance = comp, \~GND\, ~GND, DE0, 1
instance = comp, \controller|Selector1~0\, controller|Selector1~0, DE0, 1
instance = comp, \controller|counting:reddata[4]\, controller|\counting:reddata[4], DE0, 1
instance = comp, \controller|iteration[1]~8\, controller|iteration[1]~8, DE0, 1
instance = comp, \controller|Add0~12\, controller|Add0~12, DE0, 1
instance = comp, \controller|Add0~14\, controller|Add0~14, DE0, 1
instance = comp, \controller|bitShiftCounter[7]~2\, controller|bitShiftCounter[7]~2, DE0, 1
instance = comp, \controller|bitShiftCounter[7]\, controller|bitShiftCounter[7], DE0, 1
instance = comp, \controller|Add0~16\, controller|Add0~16, DE0, 1
instance = comp, \controller|bitShiftCounter[8]~8\, controller|bitShiftCounter[8]~8, DE0, 1
instance = comp, \controller|bitShiftCounter[8]\, controller|bitShiftCounter[8], DE0, 1
instance = comp, \controller|iteration[4]~16\, controller|iteration[4]~16, DE0, 1
instance = comp, \controller|bitShiftCounter[6]~3\, controller|bitShiftCounter[6]~3, DE0, 1
instance = comp, \controller|bitShiftCounter[6]\, controller|bitShiftCounter[6], DE0, 1
instance = comp, \controller|iteration[4]~17\, controller|iteration[4]~17, DE0, 1
instance = comp, \controller|iteration[1]\, controller|iteration[1], DE0, 1
instance = comp, \controller|iteration[4]~14\, controller|iteration[4]~14, DE0, 1
instance = comp, \controller|iteration[4]\, controller|iteration[4], DE0, 1
instance = comp, \controller|Selector2~0\, controller|Selector2~0, DE0, 1
instance = comp, \controller|counting:reddata[3]\, controller|\counting:reddata[3], DE0, 1
instance = comp, \controller|Selector16~4\, controller|Selector16~4, DE0, 1
instance = comp, \controller|Selector3~0\, controller|Selector3~0, DE0, 1
instance = comp, \controller|counting:reddata[2]\, controller|\counting:reddata[2], DE0, 1
instance = comp, \controller|Selector5~0\, controller|Selector5~0, DE0, 1
instance = comp, \controller|counting:reddata[0]\, controller|\counting:reddata[0], DE0, 1
instance = comp, \controller|Selector4~0\, controller|Selector4~0, DE0, 1
instance = comp, \controller|counting:reddata[1]\, controller|\counting:reddata[1], DE0, 1
instance = comp, \controller|Selector16~2\, controller|Selector16~2, DE0, 1
instance = comp, \controller|Selector16~3\, controller|Selector16~3, DE0, 1
instance = comp, \controller|Selector16~0\, controller|Selector16~0, DE0, 1
instance = comp, \controller|r_d~0\, controller|r_d~0, DE0, 1
instance = comp, \controller|Selector16~1\, controller|Selector16~1, DE0, 1
instance = comp, \controller|Selector16~5\, controller|Selector16~5, DE0, 1
instance = comp, \controller|r_d\, controller|r_d, DE0, 1
instance = comp, \controller|LEDCont_s_red~0\, controller|LEDCont_s_red~0, DE0, 1
instance = comp, \controller|Selector7~0\, controller|Selector7~0, DE0, 1
instance = comp, \controller|counting:greendata[3]\, controller|\counting:greendata[3], DE0, 1
instance = comp, \controller|Selector6~0\, controller|Selector6~0, DE0, 1
instance = comp, \controller|counting:greendata[4]\, controller|\counting:greendata[4], DE0, 1
instance = comp, \controller|Selector17~4\, controller|Selector17~4, DE0, 1
instance = comp, \controller|Selector10~0\, controller|Selector10~0, DE0, 1
instance = comp, \controller|counting:greendata[0]\, controller|\counting:greendata[0], DE0, 1
instance = comp, \controller|Selector9~0\, controller|Selector9~0, DE0, 1
instance = comp, \controller|counting:greendata[1]\, controller|\counting:greendata[1], DE0, 1
instance = comp, \controller|Selector17~2\, controller|Selector17~2, DE0, 1
instance = comp, \controller|Selector8~0\, controller|Selector8~0, DE0, 1
instance = comp, \controller|counting:greendata[2]\, controller|\counting:greendata[2], DE0, 1
instance = comp, \controller|Selector17~3\, controller|Selector17~3, DE0, 1
instance = comp, \controller|Selector17~0\, controller|Selector17~0, DE0, 1
instance = comp, \controller|Selector17~1\, controller|Selector17~1, DE0, 1
instance = comp, \controller|Selector17~5\, controller|Selector17~5, DE0, 1
instance = comp, \controller|g_d\, controller|g_d, DE0, 1
instance = comp, \controller|LEDCont_s_green~0\, controller|LEDCont_s_green~0, DE0, 1
instance = comp, \controller|Selector12~0\, controller|Selector12~0, DE0, 1
instance = comp, \controller|counting:bluedata[3]\, controller|\counting:bluedata[3], DE0, 1
instance = comp, \controller|Selector13~0\, controller|Selector13~0, DE0, 1
instance = comp, \controller|counting:bluedata[2]\, controller|\counting:bluedata[2], DE0, 1
instance = comp, \controller|Selector14~0\, controller|Selector14~0, DE0, 1
instance = comp, \controller|counting:bluedata[1]\, controller|\counting:bluedata[1], DE0, 1
instance = comp, \controller|Selector15~0\, controller|Selector15~0, DE0, 1
instance = comp, \controller|counting:bluedata[0]\, controller|\counting:bluedata[0], DE0, 1
instance = comp, \controller|Selector18~0\, controller|Selector18~0, DE0, 1
instance = comp, \controller|Selector18~1\, controller|Selector18~1, DE0, 1
instance = comp, \controller|Selector18~2\, controller|Selector18~2, DE0, 1
instance = comp, \controller|Selector11~0\, controller|Selector11~0, DE0, 1
instance = comp, \controller|counting:bluedata[4]\, controller|\counting:bluedata[4], DE0, 1
instance = comp, \controller|Selector18~3\, controller|Selector18~3, DE0, 1
instance = comp, \controller|Selector18~4\, controller|Selector18~4, DE0, 1
instance = comp, \controller|b_d\, controller|b_d, DE0, 1
instance = comp, \controller|LEDCont_s_blue~0\, controller|LEDCont_s_blue~0, DE0, 1
instance = comp, \controller|Selector19~0\, controller|Selector19~0, DE0, 1
instance = comp, \controller|Selector19~3\, controller|Selector19~3, DE0, 1
instance = comp, \controller|c_d\, controller|c_d, DE0, 1
instance = comp, \controller|LEDCont_s_cath~0\, controller|LEDCont_s_cath~0, DE0, 1
instance = comp, \controller|LEDCont_s_OEna\, controller|LEDCont_s_OEna, DE0, 1
instance = comp, \CLOCK_50_2~input\, CLOCK_50_2~input, DE0, 1
instance = comp, \BUTTON[0]~input\, BUTTON[0]~input, DE0, 1
instance = comp, \BUTTON[1]~input\, BUTTON[1]~input, DE0, 1
instance = comp, \BUTTON[2]~input\, BUTTON[2]~input, DE0, 1
instance = comp, \SW[0]~input\, SW[0]~input, DE0, 1
instance = comp, \SW[1]~input\, SW[1]~input, DE0, 1
instance = comp, \SW[2]~input\, SW[2]~input, DE0, 1
instance = comp, \SW[3]~input\, SW[3]~input, DE0, 1
instance = comp, \SW[4]~input\, SW[4]~input, DE0, 1
instance = comp, \SW[5]~input\, SW[5]~input, DE0, 1
instance = comp, \SW[6]~input\, SW[6]~input, DE0, 1
instance = comp, \SW[7]~input\, SW[7]~input, DE0, 1
instance = comp, \SW[8]~input\, SW[8]~input, DE0, 1
instance = comp, \SW[9]~input\, SW[9]~input, DE0, 1
instance = comp, \FL_RY~input\, FL_RY~input, DE0, 1
instance = comp, \SD_WP_N~input\, SD_WP_N~input, DE0, 1
instance = comp, \GPIO0_CLKIN[0]~input\, GPIO0_CLKIN[0]~input, DE0, 1
instance = comp, \GPIO0_CLKIN[1]~input\, GPIO0_CLKIN[1]~input, DE0, 1
instance = comp, \GPIO1_CLKIN[0]~input\, GPIO1_CLKIN[0]~input, DE0, 1
instance = comp, \GPIO1_CLKIN[1]~input\, GPIO1_CLKIN[1]~input, DE0, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, DE0, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, DE0, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, DE0, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, DE0, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, DE0, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, DE0, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, DE0, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, DE0, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, DE0, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, DE0, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, DE0, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, DE0, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, DE0, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, DE0, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, DE0, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, DE0, 1
instance = comp, \FL_DQ[0]~input\, FL_DQ[0]~input, DE0, 1
instance = comp, \FL_DQ[1]~input\, FL_DQ[1]~input, DE0, 1
instance = comp, \FL_DQ[2]~input\, FL_DQ[2]~input, DE0, 1
instance = comp, \FL_DQ[3]~input\, FL_DQ[3]~input, DE0, 1
instance = comp, \FL_DQ[4]~input\, FL_DQ[4]~input, DE0, 1
instance = comp, \FL_DQ[5]~input\, FL_DQ[5]~input, DE0, 1
instance = comp, \FL_DQ[6]~input\, FL_DQ[6]~input, DE0, 1
instance = comp, \FL_DQ[7]~input\, FL_DQ[7]~input, DE0, 1
instance = comp, \FL_DQ[8]~input\, FL_DQ[8]~input, DE0, 1
instance = comp, \FL_DQ[9]~input\, FL_DQ[9]~input, DE0, 1
instance = comp, \FL_DQ[10]~input\, FL_DQ[10]~input, DE0, 1
instance = comp, \FL_DQ[11]~input\, FL_DQ[11]~input, DE0, 1
instance = comp, \FL_DQ[12]~input\, FL_DQ[12]~input, DE0, 1
instance = comp, \FL_DQ[13]~input\, FL_DQ[13]~input, DE0, 1
instance = comp, \FL_DQ[14]~input\, FL_DQ[14]~input, DE0, 1
instance = comp, \FL_DQ15_AM1~input\, FL_DQ15_AM1~input, DE0, 1
instance = comp, \SD_DAT0~input\, SD_DAT0~input, DE0, 1
instance = comp, \SD_DAT3~input\, SD_DAT3~input, DE0, 1
instance = comp, \SD_CMD~input\, SD_CMD~input, DE0, 1
instance = comp, \GPIO0_D[8]~input\, GPIO0_D[8]~input, DE0, 1
instance = comp, \GPIO0_D[9]~input\, GPIO0_D[9]~input, DE0, 1
instance = comp, \GPIO0_D[10]~input\, GPIO0_D[10]~input, DE0, 1
instance = comp, \GPIO0_D[11]~input\, GPIO0_D[11]~input, DE0, 1
instance = comp, \GPIO0_D[12]~input\, GPIO0_D[12]~input, DE0, 1
instance = comp, \GPIO0_D[13]~input\, GPIO0_D[13]~input, DE0, 1
instance = comp, \GPIO0_D[14]~input\, GPIO0_D[14]~input, DE0, 1
instance = comp, \GPIO0_D[15]~input\, GPIO0_D[15]~input, DE0, 1
instance = comp, \GPIO0_D[16]~input\, GPIO0_D[16]~input, DE0, 1
instance = comp, \GPIO0_D[17]~input\, GPIO0_D[17]~input, DE0, 1
instance = comp, \GPIO0_D[18]~input\, GPIO0_D[18]~input, DE0, 1
instance = comp, \GPIO0_D[19]~input\, GPIO0_D[19]~input, DE0, 1
instance = comp, \GPIO0_D[20]~input\, GPIO0_D[20]~input, DE0, 1
instance = comp, \GPIO0_D[21]~input\, GPIO0_D[21]~input, DE0, 1
instance = comp, \GPIO0_D[22]~input\, GPIO0_D[22]~input, DE0, 1
instance = comp, \GPIO0_D[23]~input\, GPIO0_D[23]~input, DE0, 1
instance = comp, \GPIO0_D[24]~input\, GPIO0_D[24]~input, DE0, 1
instance = comp, \GPIO0_D[25]~input\, GPIO0_D[25]~input, DE0, 1
instance = comp, \GPIO0_D[26]~input\, GPIO0_D[26]~input, DE0, 1
instance = comp, \GPIO0_D[27]~input\, GPIO0_D[27]~input, DE0, 1
instance = comp, \GPIO0_D[28]~input\, GPIO0_D[28]~input, DE0, 1
instance = comp, \GPIO0_D[29]~input\, GPIO0_D[29]~input, DE0, 1
instance = comp, \GPIO0_D[30]~input\, GPIO0_D[30]~input, DE0, 1
instance = comp, \GPIO0_D[31]~input\, GPIO0_D[31]~input, DE0, 1
instance = comp, \GPIO1_D[0]~input\, GPIO1_D[0]~input, DE0, 1
instance = comp, \GPIO1_D[1]~input\, GPIO1_D[1]~input, DE0, 1
instance = comp, \GPIO1_D[2]~input\, GPIO1_D[2]~input, DE0, 1
instance = comp, \GPIO1_D[3]~input\, GPIO1_D[3]~input, DE0, 1
instance = comp, \GPIO1_D[4]~input\, GPIO1_D[4]~input, DE0, 1
instance = comp, \GPIO1_D[5]~input\, GPIO1_D[5]~input, DE0, 1
instance = comp, \GPIO1_D[6]~input\, GPIO1_D[6]~input, DE0, 1
instance = comp, \GPIO1_D[7]~input\, GPIO1_D[7]~input, DE0, 1
instance = comp, \GPIO1_D[8]~input\, GPIO1_D[8]~input, DE0, 1
instance = comp, \GPIO1_D[9]~input\, GPIO1_D[9]~input, DE0, 1
instance = comp, \GPIO1_D[10]~input\, GPIO1_D[10]~input, DE0, 1
instance = comp, \GPIO1_D[11]~input\, GPIO1_D[11]~input, DE0, 1
instance = comp, \GPIO1_D[12]~input\, GPIO1_D[12]~input, DE0, 1
instance = comp, \GPIO1_D[13]~input\, GPIO1_D[13]~input, DE0, 1
instance = comp, \GPIO1_D[14]~input\, GPIO1_D[14]~input, DE0, 1
instance = comp, \GPIO1_D[15]~input\, GPIO1_D[15]~input, DE0, 1
instance = comp, \GPIO1_D[16]~input\, GPIO1_D[16]~input, DE0, 1
instance = comp, \GPIO1_D[17]~input\, GPIO1_D[17]~input, DE0, 1
instance = comp, \GPIO1_D[18]~input\, GPIO1_D[18]~input, DE0, 1
instance = comp, \GPIO1_D[19]~input\, GPIO1_D[19]~input, DE0, 1
instance = comp, \GPIO1_D[20]~input\, GPIO1_D[20]~input, DE0, 1
instance = comp, \GPIO1_D[21]~input\, GPIO1_D[21]~input, DE0, 1
instance = comp, \GPIO1_D[22]~input\, GPIO1_D[22]~input, DE0, 1
instance = comp, \GPIO1_D[23]~input\, GPIO1_D[23]~input, DE0, 1
instance = comp, \GPIO1_D[24]~input\, GPIO1_D[24]~input, DE0, 1
instance = comp, \GPIO1_D[25]~input\, GPIO1_D[25]~input, DE0, 1
instance = comp, \GPIO1_D[26]~input\, GPIO1_D[26]~input, DE0, 1
instance = comp, \GPIO1_D[27]~input\, GPIO1_D[27]~input, DE0, 1
instance = comp, \GPIO1_D[28]~input\, GPIO1_D[28]~input, DE0, 1
instance = comp, \GPIO1_D[29]~input\, GPIO1_D[29]~input, DE0, 1
instance = comp, \GPIO1_D[30]~input\, GPIO1_D[30]~input, DE0, 1
instance = comp, \GPIO1_D[31]~input\, GPIO1_D[31]~input, DE0, 1
instance = comp, \GPIO0_D[0]~input\, GPIO0_D[0]~input, DE0, 1
instance = comp, \GPIO0_D[1]~input\, GPIO0_D[1]~input, DE0, 1
instance = comp, \GPIO0_D[2]~input\, GPIO0_D[2]~input, DE0, 1
instance = comp, \GPIO0_D[3]~input\, GPIO0_D[3]~input, DE0, 1
instance = comp, \GPIO0_D[4]~input\, GPIO0_D[4]~input, DE0, 1
instance = comp, \GPIO0_D[5]~input\, GPIO0_D[5]~input, DE0, 1
instance = comp, \GPIO0_D[6]~input\, GPIO0_D[6]~input, DE0, 1
instance = comp, \GPIO0_D[7]~input\, GPIO0_D[7]~input, DE0, 1
