{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759221018003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759221018003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 15:30:17 2025 " "Processing started: Tue Sep 30 15:30:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759221018003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759221018003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759221018003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1759221018220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 4 4 " "Found 4 design units, including 4 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759221018236 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer " "Found entity 2: timer" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759221018236 ""} { "Info" "ISGN_ENTITY_NAME" "3 bin2bcd " "Found entity 3: bin2bcd" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759221018236 ""} { "Info" "ISGN_ENTITY_NAME" "4 char_7seg " "Found entity 4: char_7seg" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759221018236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759221018236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1759221018254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:t1 " "Elaborating entity \"timer\" for hierarchy \"timer:t1\"" {  } { { "part3.v" "t1" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759221018258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:conv_h " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:conv_h\"" {  } { { "part3.v" "conv_h" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759221018260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(149) " "Verilog HDL assignment warning at part3.v(149): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759221018261 "|part3|bin2bcd:conv_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(150) " "Verilog HDL assignment warning at part3.v(150): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759221018261 "|part3|bin2bcd:conv_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(151) " "Verilog HDL assignment warning at part3.v(151): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759221018261 "|part3|bin2bcd:conv_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(152) " "Verilog HDL assignment warning at part3.v(152): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759221018261 "|part3|bin2bcd:conv_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part3.v(153) " "Verilog HDL assignment warning at part3.v(153): truncated value with size 32 to match size of target (4)" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759221018261 "|part3|bin2bcd:conv_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:seg_s1 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:seg_s1\"" {  } { { "part3.v" "seg_s1" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759221018263 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1759221018584 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1759221018591 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1759221018591 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|sec\[0\] timer:t1\|sec\[0\]~_emulated timer:t1\|sec\[0\]~1 " "Register \"timer:t1\|sec\[0\]\" is converted into an equivalent circuit using register \"timer:t1\|sec\[0\]~_emulated\" and latch \"timer:t1\|sec\[0\]~1\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|sec[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|sec\[1\] timer:t1\|sec\[1\]~_emulated timer:t1\|sec\[1\]~5 " "Register \"timer:t1\|sec\[1\]\" is converted into an equivalent circuit using register \"timer:t1\|sec\[1\]~_emulated\" and latch \"timer:t1\|sec\[1\]~5\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|sec[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|sec\[2\] timer:t1\|sec\[2\]~_emulated timer:t1\|sec\[2\]~9 " "Register \"timer:t1\|sec\[2\]\" is converted into an equivalent circuit using register \"timer:t1\|sec\[2\]~_emulated\" and latch \"timer:t1\|sec\[2\]~9\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|sec[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|sec\[3\] timer:t1\|sec\[3\]~_emulated timer:t1\|sec\[3\]~13 " "Register \"timer:t1\|sec\[3\]\" is converted into an equivalent circuit using register \"timer:t1\|sec\[3\]~_emulated\" and latch \"timer:t1\|sec\[3\]~13\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|sec[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|sec\[4\] timer:t1\|sec\[4\]~_emulated timer:t1\|sec\[4\]~17 " "Register \"timer:t1\|sec\[4\]\" is converted into an equivalent circuit using register \"timer:t1\|sec\[4\]~_emulated\" and latch \"timer:t1\|sec\[4\]~17\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|sec[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|minute\[0\] timer:t1\|minute\[0\]~_emulated timer:t1\|minute\[0\]~1 " "Register \"timer:t1\|minute\[0\]\" is converted into an equivalent circuit using register \"timer:t1\|minute\[0\]~_emulated\" and latch \"timer:t1\|minute\[0\]~1\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|minute[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|minute\[1\] timer:t1\|minute\[1\]~_emulated timer:t1\|minute\[1\]~5 " "Register \"timer:t1\|minute\[1\]\" is converted into an equivalent circuit using register \"timer:t1\|minute\[1\]~_emulated\" and latch \"timer:t1\|minute\[1\]~5\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|minute[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|minute\[2\] timer:t1\|minute\[2\]~_emulated timer:t1\|minute\[2\]~9 " "Register \"timer:t1\|minute\[2\]\" is converted into an equivalent circuit using register \"timer:t1\|minute\[2\]~_emulated\" and latch \"timer:t1\|minute\[2\]~9\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|minute[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|minute\[3\] timer:t1\|minute\[3\]~_emulated timer:t1\|minute\[3\]~13 " "Register \"timer:t1\|minute\[3\]\" is converted into an equivalent circuit using register \"timer:t1\|minute\[3\]~_emulated\" and latch \"timer:t1\|minute\[3\]~13\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|minute[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|minute\[5\] timer:t1\|minute\[5\]~_emulated timer:t1\|minute\[5\]~17 " "Register \"timer:t1\|minute\[5\]\" is converted into an equivalent circuit using register \"timer:t1\|minute\[5\]~_emulated\" and latch \"timer:t1\|minute\[5\]~17\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|minute[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|minute\[4\] timer:t1\|minute\[4\]~_emulated timer:t1\|minute\[4\]~21 " "Register \"timer:t1\|minute\[4\]\" is converted into an equivalent circuit using register \"timer:t1\|minute\[4\]~_emulated\" and latch \"timer:t1\|minute\[4\]~21\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|minute[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|hour\[0\] timer:t1\|hour\[0\]~_emulated timer:t1\|hour\[0\]~1 " "Register \"timer:t1\|hour\[0\]\" is converted into an equivalent circuit using register \"timer:t1\|hour\[0\]~_emulated\" and latch \"timer:t1\|hour\[0\]~1\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|hour\[1\] timer:t1\|hour\[1\]~_emulated timer:t1\|hour\[1\]~5 " "Register \"timer:t1\|hour\[1\]\" is converted into an equivalent circuit using register \"timer:t1\|hour\[1\]~_emulated\" and latch \"timer:t1\|hour\[1\]~5\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|hour\[2\] timer:t1\|hour\[2\]~_emulated timer:t1\|hour\[2\]~9 " "Register \"timer:t1\|hour\[2\]\" is converted into an equivalent circuit using register \"timer:t1\|hour\[2\]~_emulated\" and latch \"timer:t1\|hour\[2\]~9\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|hour\[4\] timer:t1\|hour\[4\]~_emulated timer:t1\|hour\[4\]~13 " "Register \"timer:t1\|hour\[4\]\" is converted into an equivalent circuit using register \"timer:t1\|hour\[4\]~_emulated\" and latch \"timer:t1\|hour\[4\]~13\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|hour[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timer:t1\|hour\[3\] timer:t1\|hour\[3\]~_emulated timer:t1\|hour\[3\]~17 " "Register \"timer:t1\|hour\[3\]\" is converted into an equivalent circuit using register \"timer:t1\|hour\[3\]~_emulated\" and latch \"timer:t1\|hour\[3\]~17\"" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759221018591 "|part3|timer:t1|hour[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1759221018591 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "part3.v" "" { Text "D:/Quartus/ChuyenDe/Lab8/part3/part3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759221018655 "|part3|HEX7[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1759221018655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1759221018859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759221018859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "290 " "Implemented 290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1759221018919 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1759221018919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "211 " "Implemented 211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1759221018919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1759221018919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759221018928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 15:30:18 2025 " "Processing ended: Tue Sep 30 15:30:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759221018928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759221018928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759221018928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759221018928 ""}
