//! Automatically rewritten from C Header to Rust Module
//! Source: drivers/crypto/intel/qat/qat_common/icp_qat_hw_20_comp_defs.h
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0-only
// Copyright(c) 2022 Intel Corporation
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_CONTROL_BITPOS: c_int = 31;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_CONTROL_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_scb_control {
    ICP_QAT_HW_COMP_20_SCB_CONTROL_ENABLE = 0x0,
    ICP_QAT_HW_COMP_20_SCB_CONTROL_DISABLE = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_RMB_CONTROL_BITPOS: c_int = 30;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_RMB_CONTROL_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_rmb_control {
    ICP_QAT_HW_COMP_20_RMB_CONTROL_RESET_ALL = 0x0,
    ICP_QAT_HW_COMP_20_RMB_CONTROL_RESET_FC_ONLY = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SOM_CONTROL_BITPOS: c_int = 28;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SOM_CONTROL_MASK: c_uint = 0x3;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_som_control {
    ICP_QAT_HW_COMP_20_SOM_CONTROL_NORMAL_MODE = 0x0,
    ICP_QAT_HW_COMP_20_SOM_CONTROL_REPLAY_MODE = 0x1,
    ICP_QAT_HW_COMP_20_SOM_CONTROL_INPUT_CRC = 0x2,
    ICP_QAT_HW_COMP_20_SOM_CONTROL_RESERVED_MODE = 0x3,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_RD_CONTROL_BITPOS: c_int = 27;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_RD_CONTROL_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_skip_hash_rd_control {
    ICP_QAT_HW_COMP_20_SKIP_HASH_RD_CONTROL_NO_SKIP = 0x0,
    ICP_QAT_HW_COMP_20_SKIP_HASH_RD_CONTROL_SKIP_HASH_READS = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_UNLOAD_CONTROL_BITPOS: c_int = 26;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_UNLOAD_CONTROL_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_scb_unload_control {
    ICP_QAT_HW_COMP_20_SCB_UNLOAD_CONTROL_UNLOAD = 0x0,
    ICP_QAT_HW_COMP_20_SCB_UNLOAD_CONTROL_NO_UNLOAD = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_DISABLE_TOKEN_FUSION_CONTROL_BITPOS: c_int = 21;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_DISABLE_TOKEN_FUSION_CONTROL_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_disable_token_fusion_control {
    ICP_QAT_HW_COMP_20_DISABLE_TOKEN_FUSION_CONTROL_ENABLE = 0x0,
    ICP_QAT_HW_COMP_20_DISABLE_TOKEN_FUSION_CONTROL_DISABLE = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_LBMS_BITPOS: c_int = 19;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_LBMS_MASK: c_uint = 0x3;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_lbms {
    ICP_QAT_HW_COMP_20_LBMS_LBMS_64KB = 0x0,
    ICP_QAT_HW_COMP_20_LBMS_LBMS_256KB = 0x1,
    ICP_QAT_HW_COMP_20_LBMS_LBMS_1MB = 0x2,
    ICP_QAT_HW_COMP_20_LBMS_LBMS_4MB = 0x3,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_MODE_RESET_MASK_BITPOS: c_int = 18;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SCB_MODE_RESET_MASK_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_scb_mode_reset_mask {
    ICP_QAT_HW_COMP_20_SCB_MODE_RESET_MASK_RESET_COUNTERS = 0x0,
    ICP_QAT_HW_COMP_20_SCB_MODE_RESET_MASK_RESET_COUNTERS_AND_HISTORY = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_LAZY_PARAM_BITPOS: c_int = 9;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_LAZY_PARAM_MASK: c_uint = 0x1ff;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_LAZY_PARAM_DEFAULT_VAL: c_int = 258;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_NICE_PARAM_BITPOS: c_int = 0;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_NICE_PARAM_MASK: c_uint = 0x1ff;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_NICE_PARAM_DEFAULT_VAL: c_int = 259;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_HBS_CONTROL_BITPOS: c_int = 14;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_HBS_CONTROL_MASK: c_uint = 0x7;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_hbs_control {
    ICP_QAT_HW_COMP_20_HBS_CONTROL_HBS_IS_32KB = 0x0,
    ICP_QAT_HW_COMP_23_HBS_CONTROL_HBS_IS_64KB = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_ABD_BITPOS: c_int = 13;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_ABD_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_abd {
    ICP_QAT_HW_COMP_20_ABD_ABD_ENABLED = 0x0,
    ICP_QAT_HW_COMP_20_ABD_ABD_DISABLED = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_LLLBD_CTRL_BITPOS: c_int = 12;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_LLLBD_CTRL_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_lllbd_ctrl {
    ICP_QAT_HW_COMP_20_LLLBD_CTRL_LLLBD_ENABLED = 0x0,
    ICP_QAT_HW_COMP_20_LLLBD_CTRL_LLLBD_DISABLED = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SEARCH_DEPTH_BITPOS: c_int = 8;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SEARCH_DEPTH_MASK: c_uint = 0xf;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_search_depth {
    ICP_QAT_HW_COMP_20_SEARCH_DEPTH_LEVEL_1 = 0x1,
    ICP_QAT_HW_COMP_20_SEARCH_DEPTH_LEVEL_6 = 0x3,
    ICP_QAT_HW_COMP_20_SEARCH_DEPTH_LEVEL_9 = 0x4,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_HW_COMP_FORMAT_BITPOS: c_int = 5;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_HW_COMP_FORMAT_MASK: c_uint = 0x7;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_hw_comp_format {
    ICP_QAT_HW_COMP_20_HW_COMP_FORMAT_ILZ77 = 0x0,
    ICP_QAT_HW_COMP_20_HW_COMP_FORMAT_DEFLATE = 0x1,
    ICP_QAT_HW_COMP_20_HW_COMP_FORMAT_LZ4 = 0x2,
    ICP_QAT_HW_COMP_20_HW_COMP_FORMAT_LZ4S = 0x3,
    ICP_QAT_HW_COMP_23_HW_COMP_FORMAT_ZSTD = 0x4,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_BITPOS: c_int = 4;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_min_match_control {
    ICP_QAT_HW_COMP_20_MIN_MATCH_CONTROL_MATCH_3B = 0x0,
    ICP_QAT_HW_COMP_20_MIN_MATCH_CONTROL_MATCH_4B = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_COLLISION_BITPOS: c_int = 3;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_COLLISION_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_skip_hash_collision {
    ICP_QAT_HW_COMP_20_SKIP_HASH_COLLISION_ALLOW = 0x0,
    ICP_QAT_HW_COMP_20_SKIP_HASH_COLLISION_DONT_ALLOW = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_UPDATE_BITPOS: c_int = 2;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_SKIP_HASH_UPDATE_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_skip_hash_update {
    ICP_QAT_HW_COMP_20_SKIP_HASH_UPDATE_ALLOW = 0x0,
    ICP_QAT_HW_COMP_20_SKIP_HASH_UPDATE_DONT_ALLOW = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_BYTE_SKIP_BITPOS: c_int = 1;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_BYTE_SKIP_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_byte_skip {
    ICP_QAT_HW_COMP_20_BYTE_SKIP_3BYTE_TOKEN = 0x0,
    ICP_QAT_HW_COMP_20_BYTE_SKIP_3BYTE_LITERAL = 0x1,
}

pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_EXTENDED_DELAY_MATCH_MODE_BITPOS: c_int = 0;
pub const ICP_QAT_HW_COMP_20_CONFIG_CSR_EXTENDED_DELAY_MATCH_MODE_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_comp_20_extended_delay_match_mode {
    ICP_QAT_HW_COMP_20_EXTENDED_DELAY_MATCH_MODE_EDMM_DISABLED = 0x0,
    ICP_QAT_HW_COMP_20_EXTENDED_DELAY_MATCH_MODE_EDMM_ENABLED = 0x1,
}

pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_SPECULATIVE_DECODER_CONTROL_BITPOS: c_int = 31;
pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_SPECULATIVE_DECODER_CONTROL_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_decomp_20_speculative_decoder_control {
    ICP_QAT_HW_DECOMP_20_SPECULATIVE_DECODER_CONTROL_ENABLE = 0x0,
    ICP_QAT_HW_DECOMP_20_SPECULATIVE_DECODER_CONTROL_DISABLE = 0x1,
}

pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MINI_CAM_CONTROL_BITPOS: c_int = 30;
pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MINI_CAM_CONTROL_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_decomp_20_mini_cam_control {
    ICP_QAT_HW_DECOMP_20_MINI_CAM_CONTROL_ENABLE = 0x0,
    ICP_QAT_HW_DECOMP_20_MINI_CAM_CONTROL_DISABLE = 0x1,
}

pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HBS_CONTROL_BITPOS: c_int = 14;
pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HBS_CONTROL_MASK: c_uint = 0x7;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_decomp_20_hbs_control {
    ICP_QAT_HW_DECOMP_20_HBS_CONTROL_HBS_IS_32KB = 0x0,
}

pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LBMS_BITPOS: c_int = 8;
pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LBMS_MASK: c_uint = 0x3;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_decomp_20_lbms {
    ICP_QAT_HW_DECOMP_20_LBMS_LBMS_64KB = 0x0,
    ICP_QAT_HW_DECOMP_20_LBMS_LBMS_256KB = 0x1,
    ICP_QAT_HW_DECOMP_20_LBMS_LBMS_1MB = 0x2,
    ICP_QAT_HW_DECOMP_20_LBMS_LBMS_4MB = 0x3,
}

pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HW_DECOMP_FORMAT_BITPOS: c_int = 5;
pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_HW_DECOMP_FORMAT_MASK: c_uint = 0x7;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_decomp_20_hw_comp_format {
    ICP_QAT_HW_DECOMP_20_HW_DECOMP_FORMAT_DEFLATE = 0x1,
    ICP_QAT_HW_DECOMP_20_HW_DECOMP_FORMAT_LZ4 = 0x2,
    ICP_QAT_HW_DECOMP_20_HW_DECOMP_FORMAT_LZ4S = 0x3,
    ICP_QAT_HW_DECOMP_23_HW_DECOMP_FORMAT_ZSTD = 0x4,
}

pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_BITPOS: c_int = 4;
pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_MIN_MATCH_CONTROL_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_decomp_20_min_match_control {
    ICP_QAT_HW_DECOMP_20_MIN_MATCH_CONTROL_MATCH_3B = 0x0,
    ICP_QAT_HW_DECOMP_20_MIN_MATCH_CONTROL_MATCH_4B = 0x1,
}

pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LZ4_BLOCK_CHECKSUM_PRESENT_BITPOS: c_int = 3;
pub const ICP_QAT_HW_DECOMP_20_CONFIG_CSR_LZ4_BLOCK_CHECKSUM_PRESENT_MASK: c_uint = 0x1;
#[repr(C)]
#[derive(Copy, Clone, PartialEq, Eq)]
pub enum icp_qat_hw_decomp_20_lz4_block_checksum_present {
    ICP_QAT_HW_DECOMP_20_LZ4_BLOCK_CHKSUM_ABSENT = 0x0,
    ICP_QAT_HW_DECOMP_20_LZ4_BLOCK_CHKSUM_PRESENT = 0x1,
}

