"<?xml version=\"1.0\" encoding=\"UTF-8\"?>\n<feed xmlns=\"http://www.w3.org/2005/Atom\">\n  <link href=\"http://arxiv.org/api/query?search_query%3Dcat%3Acs.AR%26id_list%3D%26start%3D0%26max_results%3D50\" rel=\"self\" type=\"application/atom+xml\"/>\n  <title type=\"html\">ArXiv Query: search_query=cat:cs.AR&amp;id_list=&amp;start=0&amp;max_results=50</title>\n  <id>http://arxiv.org/api/c8W2tBkU0h93lReyLK7Pb2AM/Fs</id>\n  <updated>2025-03-22T00:00:00-04:00</updated>\n  <opensearch:totalResults xmlns:opensearch=\"http://a9.com/-/spec/opensearch/1.1/\">6032</opensearch:totalResults>\n  <opensearch:startIndex xmlns:opensearch=\"http://a9.com/-/spec/opensearch/1.1/\">0</opensearch:startIndex>\n  <opensearch:itemsPerPage xmlns:opensearch=\"http://a9.com/-/spec/opensearch/1.1/\">50</opensearch:itemsPerPage>\n  <entry>\n    <id>http://arxiv.org/abs/cs/9810011v1</id>\n    <updated>1998-10-12T10:11:05Z</updated>\n    <published>1998-10-12T10:11:05Z</published>\n    <title>Flysig: Dataflow Oriented Delay-Insensitive Processor for Rapid\n  Prototyping of Signal Processing</title>\n    <summary>  As the one-chip integration of HW-modules designed by different companies\nbecomes more and more popular reliability of a HW-design and evaluation of the\ntiming behavior during the prototype stage are absolutely necessary. One way to\nguarantee reliability is the use of robust design styles, e.g.,\ndelay-insensitivity. For early timing evaluation two aspects must be\nconsidered: a) The timing needs to be proportional to technology variations and\nb) the implemented architecture should be identical for prototype and target.\nThe first can be met also by delay-insensitive implementation. The latter one\nis the key point. A unified architecture is needed for prototyping as well as\nimplementation. Our new approach to rapid prototyping of signal processing\ntasks is based on a configurable, delay-insensitive implemented processor\ncalled Flysig. In essence, the Flysig processor can be understood as a complex\nFPGA where the CLBs are substituted by bit-serial operators. In this paper the\ngeneral concept is detailed and first experimental results are given for\ndemonstration of the main advantages: delay-insensitive design style, direct\ncorrespondence between prototyping and target architecture, high performance\nand reasonable shortening of the design cycle.\n</summary>\n    <author>\n      <name>Wolfram Hardt</name>\n    </author>\n    <author>\n      <name>Bernd Kleinjohann</name>\n    </author>\n    <arxiv:doi xmlns:arxiv=\"http://arxiv.org/schemas/atom\">10.1109/IWRSP.1998.676682</arxiv:doi>\n    <link title=\"doi\" href=\"http://dx.doi.org/10.1109/IWRSP.1998.676682\" rel=\"related\"/>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">6 pages, 10 figures</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Nineth IEEE International Workshop on Rapid System Prototyping\n  1998, Belgium, IEEE Computer Society Press</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/9810011v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/9810011v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"C.1.3; C.3\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0111029v1</id>\n    <updated>2001-11-09T15:08:12Z</updated>\n    <published>2001-11-09T15:08:12Z</published>\n    <title>Versatile Data Acquisition and Controls for Epics Using Vme-Based Fpgas</title>\n    <summary>  Field-Programmable Gate Arrays (FPGAs) have provided Thomas Jefferson\nNational Accelerator Facility (Jefferson Lab) with versatile VME-based data\nacquisition and control interfaces with minimal development times. FPGA designs\nhave been used to interface to VME and provide control logic for numerous\nsystems. The building blocks of these logic designs can be tailored to the\nindividual needs of each system and provide system operators with read-backs\nand controls via a VME interface to an EPICS based computer. This versatility\nallows the system developer to choose components and define operating\nparameters and options that are not readily available commercially. Jefferson\nLab has begun developing standard FPGA libraries that result in quick turn\naround times and inexpensive designs.\n</summary>\n    <author>\n      <name>T. Allison</name>\n    </author>\n    <author>\n      <name>R. Flood</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">3 pages, ICALEPCS 2001, T. Allison and R. Foold, Jefferson Lab</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">eConf C011127:TUAP053,2001</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/0111029v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0111029v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"B.6.0;B.1.0;B.2.0\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0111030v1</id>\n    <updated>2001-11-09T16:04:17Z</updated>\n    <published>2001-11-09T16:04:17Z</published>\n    <title>A Dual Digital Signal Processor VME Board For Instrumentation And\n  Control Applications</title>\n    <summary>  A Dual Digital Signal Processing VME Board was developed for the Continuous\nElectron Beam Accelerator Facility (CEBAF) Beam Current Monitor (BCM) system at\nJefferson Lab. It is a versatile general-purpose digital signal processing\nboard using an open architecture, which allows for adaptation to various\napplications. The base design uses two independent Texas Instrument (TI)\nTMS320C6711, which are 900 MFLOPS floating-point digital signal processors\n(DSP). Applications that require a fixed point DSP can be implemented by\nreplacing the baseline DSP with the pin-for-pin compatible TMS320C6211. The\ndesign can be manufactured with a reduced chip set without redesigning the\nprinted circuit board. For example it can be implemented as a single-channel\nDSP with no analog I/O.\n</summary>\n    <author>\n      <name>H. Dong</name>\n    </author>\n    <author>\n      <name>R. Flood</name>\n    </author>\n    <author>\n      <name>C. Hovater</name>\n    </author>\n    <author>\n      <name>J. Musson</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">3 PDF pages</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">eConf C011127:THAP049,2001</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/0111030v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0111030v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"B.0\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0111032v1</id>\n    <updated>2001-11-09T19:08:57Z</updated>\n    <published>2001-11-09T19:08:57Z</published>\n    <title>SNS Timing System</title>\n    <summary>  This poster describes the timing system being designed for Spallation Neutron\nSource being built at Oak Ridge National lab.\n</summary>\n    <author>\n      <name>B. oerter</name>\n    </author>\n    <author>\n      <name>R. Nelson</name>\n    </author>\n    <author>\n      <name>T. Shea</name>\n    </author>\n    <author>\n      <name>C. Sibley</name>\n    </author>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">eConf C011127 (2001) FRAT001</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/0111032v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0111032v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"B.m\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0207012v1</id>\n    <updated>2002-07-04T04:30:30Z</updated>\n    <published>2002-07-04T04:30:30Z</published>\n    <title>Synthesis of Low-Power Digital Circuits Derived from Binary Decision\n  Diagrams</title>\n    <summary>  This paper introduces a novel method for synthesizing digital circuits\nderived from Binary Decision Diagrams (BDDs) that can yield to reduction in\npower dissipation. The power reduction is achieved by decreasing the switching\nactivity in a circuit while paying close attention to information measures as\nan optimization criterion. We first present the technique of efficient\nBDD-based computation of information measures which are used to guide the power\noptimization procedures. Using this technique, we have developed an algorithm\nof BDD reordering which leads to reducing the power consumption of the circuits\nderived from BDDs. Results produced by the synthesis on the ISCAS benchmark\ncircuits are very encouraging.\n</summary>\n    <author>\n      <name>Denis V. Popel</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">4 pages, 3 figures, 1 table, ECCTD'01</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">ECCTD 2001</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/0207012v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0207012v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"B.6.3\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0207014v1</id>\n    <updated>2002-07-04T04:55:42Z</updated>\n    <published>2002-07-04T04:55:42Z</published>\n    <title>On the Information Engine of Circuit Design</title>\n    <summary>  This paper addresses a new approach to find a spectrum of information\nmeasures for the process of digital circuit synthesis. We consider the problem\nfrom the information engine point of view. The circuit synthesis as a whole and\ndifferent steps of the design process (an example of decision diagram is given)\nare presented via such measurements as entropy, logical work and information\nvitality. We also introduce new information measures to provide better\nestimates of synthesis criteria. We show that the basic properties of\ninformation engine, such as the conservation law of information flow and the\nequilibrium law of information can be formulated.\n</summary>\n    <author>\n      <name>Denis V. Popel</name>\n    </author>\n    <author>\n      <name>Nawar Al-Hakeem</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">4 pages, 1 figure, 2 tables, MWSCAS'02</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">MWSCAS 2002</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/0207014v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0207014v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"B.6.1\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0405015v1</id>\n    <updated>2004-05-05T01:56:22Z</updated>\n    <published>2004-05-05T01:56:22Z</published>\n    <title>A High-Level Reconfigurable Computing Platform Software Frameworks</title>\n    <summary>  Reconfigurable computing refers to the use of processors, such as Field\nProgrammable Gate Arrays (FPGAs), that can be modified at the hardware level to\ntake on different processing tasks. A reconfigurable computing platform\ndescribes the hardware and software base on top of which modular extensions can\nbe created, depending on the desired application. Such reconfigurable computing\nplatforms can take on varied designs and implementations, according to the\nconstraints imposed and features desired by the scope of applications. This\npaper introduces a PC-based reconfigurable computing platform software\nframeworks that is flexible and extensible enough to abstract the different\nhardware types and functionality that different PCs may have. The requirements\nof the software platform, architectural issues addressed, rationale behind the\ndecisions made, and frameworks design implemented are discussed.\n</summary>\n    <author>\n      <name>Darran Nathan</name>\n    </author>\n    <author>\n      <name>Kelvin Lim Mun Kit</name>\n    </author>\n    <author>\n      <name>Kelly Choo Hon Min</name>\n    </author>\n    <author>\n      <name>Philip Wong Jit Chin</name>\n    </author>\n    <author>\n      <name>Andreas Weisensee</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">4 pages, 8 figures</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0405015v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0405015v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"D.2.11\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0407019v2</id>\n    <updated>2012-04-12T10:53:59Z</updated>\n    <published>2004-07-08T06:52:37Z</published>\n    <title>Stochastic fuzzy controller</title>\n    <summary>  A standard approach to building a fuzzy controller based on stochastic logic\nuses binary random signals with an average (expected value of a random\nvariable) in the range [0, 1]. A different approach is presented, founded on a\nrepresentation of the membership functions with the probability density\nfunctions.\n</summary>\n    <author>\n      <name>Franc Jurkovic</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Withdrawn by the author</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0407019v2\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0407019v2\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"B.0\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0407032v1</id>\n    <updated>2004-07-13T08:24:37Z</updated>\n    <published>2004-07-13T08:24:37Z</published>\n    <title>Exposing Software Defined Radio Functionality To Native Operating System\n  Applications via Virtual Devices</title>\n    <summary>  Many reconfigurable platforms require that applications be written\nspecifically to take advantage of the reconfigurable hardware. In a PC-based\nenvironment, this presents an undesirable constraint in that the many already\navailable applications cannot leverage on such hardware. Greatest benefit can\nonly be derived from reconfigurable devices if even native OS applications can\ntransparently utilize reconfigurable devices as they would normal full-fledged\nhardware devices. This paper presents how Proteus Virtual Devices are used to\nexpose reconfigurable hardware in a transparent manner for use by typical\nnative OS applications.\n</summary>\n    <author>\n      <name>Darran Nathan</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">4 pages, 9 figures</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0407032v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0407032v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"D.2.11\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0409025v1</id>\n    <updated>2004-09-13T11:08:09Z</updated>\n    <published>2004-09-13T11:08:09Z</published>\n    <title>Topics in asynchronous systems</title>\n    <summary>  In the paper we define and characterize the asynchronous systems from the\npoint of view of their autonomy, determinism, order, non-anticipation, time\ninvariance, symmetry, stability and other important properties. The study is\ninspired by the models of the asynchronous circuits.\n</summary>\n    <author>\n      <name>Serban E. Vlad</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">40 pages</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Analele Universitatii din Oradea, Fascicola Matematica, TOM X,\n  2003</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/0409025v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0409025v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"B.0\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0412040v1</id>\n    <updated>2004-12-09T22:10:48Z</updated>\n    <published>2004-12-09T22:10:48Z</published>\n    <title>Data-stationary Architecture to Execute Quantum Algorithms Classically</title>\n    <summary>  This paper presents a data stationary architecture in which each word has an\nattached address field. Address fields massively update in parallel to record\ndata interchanges. Words do not move until memory is read for post processing.\nA sea of such cells can test large-scale quantum algorithms, although other\nprogramming is possible.\n</summary>\n    <author>\n      <name>J. R. Burger</name>\n    </author>\n    <link href=\"http://arxiv.org/abs/cs/0412040v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0412040v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"C.1.2\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0503066v1</id>\n    <updated>2005-03-24T12:36:07Z</updated>\n    <published>2005-03-24T12:36:07Z</published>\n    <title>A Practical Approach for Circuit Routing on Dynamic Reconfigurable\n  Devices</title>\n    <summary>  Management of communication by on-line routing in new FPGAs with a large\namount of logic resources and partial reconfigurability is a new challenging\nproblem. A Network-on-Chip\n  (NoC) typically uses packet routing mechanism, which has often unsafe data\ntransfers, and network interface overhead. In this paper, circuit routing for\nsuch dynamic NoCs is investigated, and a practical 1-dimensional network with\nan efficient routing algorithm is proposed and implemented. Also, this concept\nhas been extended to the 2-dimensional case. The implementation results show\nthe low area overhead and high performance of this network.\n</summary>\n    <author>\n      <name>Ali Ahmadinia</name>\n    </author>\n    <author>\n      <name>Christophe Bobda</name>\n    </author>\n    <author>\n      <name>Ji Ding</name>\n    </author>\n    <author>\n      <name>Mateusz Majer</name>\n    </author>\n    <author>\n      <name>Juergen Teich</name>\n    </author>\n    <author>\n      <name>Sandor P. Fekete</name>\n    </author>\n    <author>\n      <name>Jan van der Veen</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">7 pages, 7 figures, 2 tables, Latex, to appear in International\n  Workshop on Rapid System Prototyping (RSP 2005)</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0503066v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0503066v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"B.7; C.5; C.3\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0508038v1</id>\n    <updated>2005-08-04T17:35:38Z</updated>\n    <published>2005-08-04T17:35:38Z</published>\n    <title>Quantum Algorithm Processor For Finding Exact Divisors</title>\n    <summary>  Wiring diagrams are given for a quantum algorithm processor in CMOS to\ncompute, in parallel, all divisors of an n-bit integer. Lines required in a\nwiring diagram are proportional to n. Execution time is proportional to the\nsquare of n.\n</summary>\n    <author>\n      <name>John Robert Burger</name>\n    </author>\n    <link href=\"http://arxiv.org/abs/cs/0508038v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0508038v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"B.7.1; C.1.2\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0510039v1</id>\n    <updated>2005-10-14T22:03:45Z</updated>\n    <published>2005-10-14T22:03:45Z</published>\n    <title>DyNoC: A Dynamic Infrastructure for Communication in Dynamically\n  Reconfigurable Devices</title>\n    <summary>  A new paradigm to support the communication among modules dynamically placed\non a reconfigurable device at run-time is presented. Based on the network on\nchip (NoC) infrastructure, we developed a dynamic communication infrastructure\nas well as routing methodologies capable to handle routing in a NoC with\nobstacles created by dynamically placed components. We prove the unrestricted\nreachability of components and pins, the deadlock-freeness and we finally show\nthe feasibility of our approach by means on real life example applications.\n</summary>\n    <author>\n      <name>Christophe Bobda</name>\n    </author>\n    <author>\n      <name>Ali Ahmadinia</name>\n    </author>\n    <author>\n      <name>Mateusz Majer</name>\n    </author>\n    <author>\n      <name>Juergen Teich</name>\n    </author>\n    <author>\n      <name>Sandor P. Fekete</name>\n    </author>\n    <author>\n      <name>Jan van der Veen</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">9 pages, 7 figures, 1 table, Latex, to appear in 15th International\n  Conference on Field-Programmable Logic and Application</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0510039v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0510039v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"B.7; C.5; C.3\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0602096v1</id>\n    <updated>2006-02-27T18:59:39Z</updated>\n    <published>2006-02-27T18:59:39Z</published>\n    <title>Difficulties in the Implementation of Quantum Computers</title>\n    <summary>  This paper reviews various engineering hurdles facing the field of quantum\ncomputing. Specifically, problems related to decoherence, state preparation,\nerror correction, and implementability of gates are considered.\n</summary>\n    <author>\n      <name>Abhilash Ponnath</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">6 pages</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0602096v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0602096v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0603088v1</id>\n    <updated>2006-03-22T18:11:40Z</updated>\n    <published>2006-03-22T18:11:40Z</published>\n    <title>Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r\n  Format</title>\n    <summary>  IEEE 754r is the ongoing revision to the IEEE 754 floating point standard and\na major enhancement to the standard is the addition of decimal format. This\npaper proposes two novel BCD adders called carry skip and carry look-ahead BCD\nadders respectively. Furthermore, in the recent years, reversible logic has\nemerged as a promising technology having its applications in low power CMOS,\nquantum computing, nanotechnology, and optical computing. It is not possible to\nrealize quantum computing without reversible logic. Thus, this paper also paper\nprovides the reversible logic implementation of the conventional BCD adder as\nthe well as the proposed Carry Skip BCD adder using a recently proposed TSG\ngate. Furthermore, a new reversible gate called TS-3 is also being proposed and\nit has been shown that the proposed reversible logic implementation of the BCD\nAdders is much better compared to recently proposed one, in terms of number of\nreversible gates used and garbage outputs produced. The reversible BCD circuits\ndesigned and proposed here form the basis of the decimal ALU of a primitive\nquantum CPU.\n</summary>\n    <author>\n      <name>Himanshu Thapliyal</name>\n    </author>\n    <author>\n      <name>Saurabh Kotiyal</name>\n    </author>\n    <author>\n      <name>M. B Srinivas</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">6 Pages: This paper is a corrected version of our recent publication\n  published in 19th International Conference on VLSI Design and 5th\n  International Conference on Embedded Systems (VLSI Design 2006), Hyderabad,\n  India, Jan 4-7, 2006</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0603088v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0603088v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0603091v1</id>\n    <updated>2006-03-23T06:44:34Z</updated>\n    <published>2006-03-23T06:44:34Z</published>\n    <title>A New Reversible TSG Gate and Its Application For Designing Efficient\n  Adder Circuits</title>\n    <summary>  In the recent years, reversible logic has emerged as a promising technology\nhaving its applications in low power CMOS, quantum computing, nanotechnology,\nand optical computing. The classical set of gates such as AND, OR, and EXOR are\nnot reversible. This paper proposes a new 4 * 4 reversible gate called TSG\ngate. The proposed gate is used to design efficient adder units. The most\nsignificant aspect of the proposed gate is that it can work singly as a\nreversible full adder i.e reversible full adder can now be implemented with a\nsingle gate only. The proposed gate is then used to design reversible ripple\ncarry and carry skip adders. It is demonstrated that the adder architectures\ndesigned using the proposed gate are much better and optimized, compared to\ntheir existing counterparts in literature; in terms of number of reversible\ngates and garbage outputs. Thus, this paper provides the initial threshold to\nbuilding of more complex system which can execute more complicated operations\nusing reversible logic.\n</summary>\n    <author>\n      <name>Himanshu Thapliyal</name>\n    </author>\n    <author>\n      <name>M. B Srinivas</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">5 Pages: Published in 7th International Symposium on Representations\n  and Methodology of Future Computing Technologies(RM 2005), Tokyo, Japan,\n  September 5-6, 2005</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0603091v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0603091v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0603092v1</id>\n    <updated>2006-03-23T08:33:08Z</updated>\n    <published>2006-03-23T08:33:08Z</published>\n    <title>An Extension to DNA Based Fredkin Gate Circuits: Design of Reversible\n  Sequential Circuits using Fredkin Gates</title>\n    <summary>  In recent years, reversible logic has emerged as a promising computing\nparadigm having its applications in low power computing, quantum computing,\nnanotechnology, optical computing and DNA computing. The classical set of gates\nsuch as AND, OR, and EXOR are not reversible. Recently, it has been shown how\nto encode information in DNA and use DNA amplification to implement Fredkin\ngates. Furthermore, in the past Fredkin gates have been constructed using DNA,\nwhose outputs are used as inputs for other Fredkin gates. Thus, it can be\nconcluded that arbitrary circuits of Fredkin gates can be constructed using\nDNA. This paper provides the initial threshold to building of more complex\nsystem having reversible sequential circuits and which can execute more\ncomplicated operations. The novelty of the paper is the reversible designs of\nsequential circuits using Fredkin gate. Since, Fredkin gate has already been\nrealized using DNA, it is expected that this work will initiate the building of\ncomplex systems using DNA. The reversible circuits designed here are highly\noptimized in terms of number of gates and garbage outputs. The modularization\napproach that is synthesizing small circuits and thereafter using them to\nconstruct bigger circuits is used for designing the optimal reversible\nsequential circuits.\n</summary>\n    <author>\n      <name>Himanshu Thapliyal</name>\n    </author>\n    <author>\n      <name>M. B Srinivas</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">7 Pages: Deals with design of reversible sequential circuits.\n  Published: Proceedings of SPIE Volume: 6050, pp.196-202.Optomechatronic\n  Micro/Nano Devices and Components, Sapporo, Japan, December 5-7, 2005;\n  Editor(s): Yoshitada Katagiri</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0603092v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0603092v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0605004v1</id>\n    <updated>2006-05-01T09:34:32Z</updated>\n    <published>2006-05-01T09:34:32Z</published>\n    <title>Novel Reversible Multiplier Architecture Using Reversible TSG Gate</title>\n    <summary>  In the recent years, reversible logic has emerged as a promising technology\nhaving its applications in low power CMOS, quantum computing, nanotechnology,\nand optical computing. The classical set of gates such as AND, OR, and EXOR are\nnot reversible. Recently a 4 * 4 reversible gate called TSG is proposed. The\nmost significant aspect of the proposed gate is that it can work singly as a\nreversible full adder, that is reversible full adder can now be implemented\nwith a single gate only. This paper proposes a NXN reversible multiplier using\nTSG gate. It is based on two concepts. The partial products can be generated in\nparallel with a delay of d using Fredkin gates and thereafter the addition can\nbe reduced to log2N steps by using reversible parallel adder designed from TSG\ngates. Similar multiplier architecture in conventional arithmetic (using\nconventional logic) has been reported in existing literature, but the proposed\none in this paper is totally based on reversible logic and reversible cells as\nits building block. A 4x4 architecture of the proposed reversible multiplier is\nalso designed. It is demonstrated that the proposed multiplier architecture\nusing the TSG gate is much better and optimized, compared to its existing\ncounterparts in literature; in terms of number of reversible gates and garbage\noutputs. Thus, this paper provides the initial threshold to building of more\ncomplex system which can execute more complicated operations using reversible\nlogic.\n</summary>\n    <author>\n      <name>Himanshu Thapliyal</name>\n    </author>\n    <author>\n      <name>M. B Srinivas</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">4 Pages; Published in Proceedings of the 4th ACS/IEEE International\n  Conference on Computer Systems and Applications (AICCSA-06), Dubai, March\n  2006. pp. 100-103. Contains the missing reference</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0605004v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0605004v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0605125v1</id>\n    <updated>2006-05-26T18:43:13Z</updated>\n    <published>2006-05-26T18:43:13Z</published>\n    <title>Combinational Logic Circuit Design with the Buchberger Algorithm</title>\n    <summary>  We detail a procedure for the computation of the polynomial form of an\nelectronic combinational circuit from the design equations in a truth table.\nThe method uses the Buchberger algorithm rather than current traditional\nmethods based on search algorithms. We restrict the analysis to a single\noutput, but the procedure can be generalized to multiple outputs. The procedure\nis illustrated with the design of a simple arithmetic and logic unit with two\n3-bit operands and two control bits.\n</summary>\n    <author>\n      <name>Germain Drolet</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Department of Electrical &amp; Computer Engineering, Royal Military College of Canada</arxiv:affiliation>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">15 pages, 1 table</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0605125v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0605125v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"B.1.2\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0605142v1</id>\n    <updated>2006-05-30T15:04:18Z</updated>\n    <published>2006-05-30T15:04:18Z</published>\n    <title>Int\u00e9gration de la synth\u00e8se m\u00e9moire dans l'outil de\n  synth\u00e8se d'architecture GAUT Low Power</title>\n    <summary>  The systems supporting signal and image applications process large amount of\ndata. That involves an intensive use of the memory which becomes the bottleneck\nof systems. Memory limits performances and represents a significant proportion\nof total consumption. In the development high level synthesis tool called GAUT\nLow Power, we are interested in the synthesis of the memory unit. In this work,\nwe integrate the data storage and data transfert to constraint the high level\nsynthesis of the datapath's execution unit.\n</summary>\n    <author>\n      <name>Gwenol\u00e9 Corre</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Nathalie Julien</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Eric Senn</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Eric Martin</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">JFAAA'02 (Journ\\'{e}es Francophone Ad\\'{e}quation Algorithme\n  Architecture), Tunisie (2002)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/0605142v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0605142v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0605143v1</id>\n    <updated>2006-05-30T15:07:51Z</updated>\n    <published>2006-05-30T15:07:51Z</published>\n    <title>High-level synthesis under I/O Timing and Memory constraints</title>\n    <summary>  The design of complex Systems-on-Chips implies to take into account\ncommunication and memory access constraints for the integration of dedicated\nhardware accelerator. In this paper, we present a methodology and a tool that\nallow the High-Level Synthesis of DSP algorithm, under both I/O timing and\nmemory constraints. Based on formal models and a generic architecture, this\ntool helps the designer to find a reasonable trade-off between both the\nrequired I/O timing behavior and the internal memory access parallelism of the\ncircuit. The interest of our approach is demonstrated on the case study of a\nFFT algorithm.\n</summary>\n    <author>\n      <name>Philippe Coussy</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Gwenol\u00e9 Corre</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Pierre Bomel</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Eric Senn</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Eric Martin</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">International Symposium on Circuits And Systems (2005) 680-683</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/0605143v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0605143v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0605144v1</id>\n    <updated>2006-05-30T15:09:18Z</updated>\n    <published>2006-05-30T15:09:18Z</published>\n    <title>A Memory Aware High Level Synthesis Too</title>\n    <summary>  We introduce a new approach to take into account the memory architecture and\nthe memory mapping in High- Level Synthesis for data intensive applications. We\nformalize the memory mapping as a set of constraints for the synthesis, and\ndefined a Memory Constraint Graph and an accessibility criterion to be used in\nthe scheduling step. We use a memory mapping file to include those memory\nconstraints in our HLS tool GAUT. It is possible, with the help of GAUT, to\nexplore a wide range of solutions, and to reach a good tradeoff between time,\npower-consumption, and area.\n</summary>\n    <author>\n      <name>Gwenol\u00e9 Corre</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Nathalie Julien</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Eric Senn</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Eric Martin</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">ISBN 0-7695-2097-9</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">International Symposium on VLSI (2004) 279-280</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/0605144v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0605144v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0605145v1</id>\n    <updated>2006-05-30T15:09:32Z</updated>\n    <published>2006-05-30T15:09:32Z</published>\n    <title>Memory Aware High-Level Synthesis for Embedded Systems</title>\n    <summary>  We introduce a new approach to take into account the memory architecture and\nthe memory mapping in the High- Level Synthesis of Real-Time embedded systems.\nWe formalize the memory mapping as a set of constraints used in the scheduling\nstep. We use a memory mapping file to include those memory constraints in our\nHLS tool GAUT. Our scheduling algorithm exhibits a relatively low complexity\nthat permits to tackle complex designs in a reasonable time. Finally, we show\nhow to explore, with the help of GAUT, a wide range of solutions, and to reach\na good tradeoff between time, power-consumption, and area.\n</summary>\n    <author>\n      <name>Gwenol\u00e9 Corre</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Eric Senn</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Nathalie Julien</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Eric Martin</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">IADIS conference on Applied Computing, Portugal (2004) 499-506</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/0605145v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0605145v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0605146v1</id>\n    <updated>2006-05-30T15:10:57Z</updated>\n    <published>2006-05-30T15:10:57Z</published>\n    <title>Synth\u00e8se Comportementale Sous Contraintes de Communication et de\n  Placement M\u00e9moire pour les composants du TDSI</title>\n    <summary>  The design of complex Digital Signal Processing systems implies to minimize\narchitectural cost and to maximize timing performances while taking into\naccount communication and memory accesses constraints for the integration of\ndedicated hardware accelerator. Unfortunately, the traditional Matlab/ Simulink\ndesign flows gather not very flexible hardware blocs. In this paper, we present\na methodology and a tool that permit the High-Level Synthesis of DSP\napplications, under both I/O timing and memory constraints. Based on formal\nmodels and a generic architecture, our tool GAUT helps the designer in finding\na reasonable trade-off between the circuit's performance and its architectural\ncomplexity. The efficiency of our approach is demonstrated on the case study of\na FFT algorithm.\n</summary>\n    <author>\n      <name>Gwenol\u00e9 Corre</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Philippe Coussy</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Pierre Bomel</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Eric Senn</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Eric Martin</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">GRETSI'05 (Colloque sur le Traitement du Signal et de l'Image),\n  Belgique (2005) 779-782</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/0605146v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0605146v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0608075v1</id>\n    <updated>2006-08-18T13:12:55Z</updated>\n    <published>2006-08-18T13:12:55Z</published>\n    <title>Design of multimedia processor based on metric computation</title>\n    <summary>  Media-processing applications, such as signal processing, 2D and 3D graphics\nrendering, and image compression, are the dominant workloads in many embedded\nsystems today. The real-time constraints of those media applications have\ntaxing demands on today's processor performances with low cost, low power and\nreduced design delay. To satisfy those challenges, a fast and efficient\nstrategy consists in upgrading a low cost general purpose processor core. This\napproach is based on the personalization of a general RISC processor core\naccording the target multimedia application requirements. Thus, if the extra\ncost is justified, the general purpose processor GPP core can be enforced with\ninstruction level coprocessors, coarse grain dedicated hardware, ad hoc\nmemories or new GPP cores. In this way the final design solution is tailored to\nthe application requirements. The proposed approach is based on three main\nsteps: the first one is the analysis of the targeted application using\nefficient metrics. The second step is the selection of the appropriate\narchitecture template according to the first step results and recommendations.\nThe third step is the architecture generation. This approach is experimented\nusing various image and video algorithms showing its feasibility.\n</summary>\n    <author>\n      <name>Nader Ben Amor</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER, CES</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Yannick Le Moullec</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Jean-Philippe Diguet</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Jean Luc Philippe</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">LESTER</arxiv:affiliation>\n    </author>\n    <author>\n      <name>Mohamed Abid</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">CES</arxiv:affiliation>\n    </author>\n    <arxiv:doi xmlns:arxiv=\"http://arxiv.org/schemas/atom\">10.1016/j.advengsoft.2005.01.010</arxiv:doi>\n    <link title=\"doi\" href=\"http://dx.doi.org/10.1016/j.advengsoft.2005.01.010\" rel=\"related\"/>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Advances in Engineering Software (Elsevier) Vol.36 No.7 (2005)\n  448-458</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/cs/0608075v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0608075v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0609023v1</id>\n    <updated>2006-09-06T16:09:04Z</updated>\n    <published>2006-09-06T16:09:04Z</published>\n    <title>Novel Reversible TSG Gate and Its Application for Designing Components\n  of Primitive Reversible/Quantum ALU</title>\n    <summary>  In recent years, reversible logic has emerged as a promising computing\nparadigm having application in low power CMOS, quantum computing,\nnanotechnology, and optical computing. The classical set of gates such as AND,\nOR, and EXOR are not reversible. This paper utilizes a new 4 * 4 reversible\ngate called TSG gate to build the components of a primitive reversible/quantum\nALU. The most significant aspect of the TSG gate is that it can work singly as\na reversible full adder, that is reversible full adder can now be implemented\nwith a single gate only. A Novel reversible 4:2 compressor is also designed\nfrom the TSG gate which is later used to design a novel 8x8 reversible Wallace\ntree multiplier. It is proved that the adder, 4:2 compressor and multiplier\narchitectures designed using the TSG gate are better than their counterparts\navailable in literature, in terms of number of reversible gates and garbage\noutputs. This is perhaps, the first attempt to design a reversible 4:2\ncompressor and a reversible Wallace tree multiplier as far as existing\nliterature and our knowledge is concerned. Thus, this paper provides an initial\nthreshold to build more complex systems which can execute complicated\noperations using reversible logic.\n</summary>\n    <author>\n      <name>Himanshu Thapliyal</name>\n    </author>\n    <author>\n      <name>M. B. Srinivas</name>\n    </author>\n    <arxiv:doi xmlns:arxiv=\"http://arxiv.org/schemas/atom\">10.1109/ICICS.2005.1689293</arxiv:doi>\n    <link title=\"doi\" href=\"http://dx.doi.org/10.1109/ICICS.2005.1689293\" rel=\"related\"/>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">5 Pages; Published in Proceedings of the Fifth IEEE International\n  Conference on Information, Communications and Signal Processing (ICICS 2005),\n  Bangkok, Thailand, 6-9 December 2005,pp.1425-1429</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0609023v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0609023v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0609028v1</id>\n    <updated>2006-09-07T14:18:41Z</updated>\n    <published>2006-09-07T14:18:41Z</published>\n    <title>VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic\n  Mathematics</title>\n    <summary>  This paper proposes the hardware implementation of RSA encryption/decryption\nalgorithm using the algorithms of Ancient Indian Vedic Mathematics that have\nbeen modified to improve performance. The recently proposed hierarchical\noverlay multiplier architecture is used in the RSA circuitry for multiplication\noperation. The most significant aspect of the paper is the development of a\ndivision architecture based on Straight Division algorithm of Ancient Indian\nVedic Mathematics and embedding it in RSA encryption/decryption circuitry for\nimproved efficiency. The coding is done in Verilog HDL and the FPGA synthesis\nis done using Xilinx Spartan library. The results show that RSA circuitry\nimplemented using Vedic division and multiplication is efficient in terms of\narea/speed compared to its implementation using conventional multiplication and\ndivision architectures\n</summary>\n    <author>\n      <name>Himanshu Thapliyal</name>\n    </author>\n    <author>\n      <name>M. B Srinivas</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">5 Pages: Proceedings of SPIE -- Volume 5837 VLSI Circuits and Systems\n  II, Jose F. Lopez, Francisco V. Fernandez, Jose Maria Lopez-Villegas, Jose M.\n  de la Rosa, Editors, June 2005, pp. 888-892</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0609028v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0609028v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0609029v1</id>\n    <updated>2006-09-07T14:25:21Z</updated>\n    <published>2006-09-07T14:25:21Z</published>\n    <title>Reversible Programmable Logic Array (RPLA) using Fredkin &amp; Feynman Gates\n  for Industrial Electronics and Applications</title>\n    <summary>  In recent years, reversible logic has emerged as a promising computing\nparadigm having application in low power CMOS, quantum computing,\nnanotechnology, and optical computing. The classical set of gates such as AND,\nOR, and EXOR are not reversible. In this paper, the authors have proposed\nreversible programmable logic array (RPLA) architecture using reversible\nFredkin and Feynman gates. The proposed RPLA has n inputs and m outputs and can\nrealize m functions of n variables. In order to demonstrate the design of RPLA,\na 3 input RPLA is designed which can perform any 28 functions using the\ncombination of 8 min terms (23). Furthermore, the application of the designed 3\ninput RPLA is shown by implementing the full adder and full subtractor\nfunctions through it.\n</summary>\n    <author>\n      <name>Himanshu Thapliyal</name>\n    </author>\n    <author>\n      <name>Hamid R. Arabnia</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Published in Proceedings of the International Conference on Embedded\n  Systems and Applications(ESA'06),Las Vegas, U.S.A, June 2006(CSREA Press)</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0609029v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0609029v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0609036v1</id>\n    <updated>2006-09-08T05:36:20Z</updated>\n    <published>2006-09-08T05:36:20Z</published>\n    <title>Reduced Area Low Power High Throughput BCD Adders for IEEE 754r Format</title>\n    <summary>  IEEE 754r is the ongoing revision to the IEEE 754 floating point standard and\na major enhancement to the standard is the addition of decimal format. Firstly,\nthis paper proposes novel two transistor AND and OR gates. The proposed AND\ngate has no power supply, thus it can be referred as the Powerless AND gate.\nSimilarly, the proposed two transistor OR gate has no ground and can be\nreferred as Groundless OR. Secondly for IEEE 754r format, two novel BCD adders\ncalled carry skip and carry look-ahead BCD adders are also proposed in this\npaper. In order to design the carry look-ahead BCD adder, a novel 4 bit carry\nlook-ahead adder called NCLA is proposed which forms the basic building block\nof the proposed carry look-ahead BCD adder. Finally, the proposed two\ntransistors AND and OR gates are used to provide the optimized small area low\npower high throughput circuitries of the proposed BCD adders.\n</summary>\n    <author>\n      <name>Himanshu Thapliyal</name>\n    </author>\n    <author>\n      <name>Hamid R. Arabnia</name>\n    </author>\n    <author>\n      <name>M. B Srinivas</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">6 Pages;Published in Proceedings of the 11th International CSI\n  Computer Conference (CSICC'06), Tehran, Jan 24-26, 2006, pp.59-64</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0609036v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0609036v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/cs/0610090v1</id>\n    <updated>2006-10-14T10:39:42Z</updated>\n    <published>2006-10-14T10:39:42Z</published>\n    <title>Combined Integer and Floating Point Multiplication Architecture(CIFM)\n  for FPGAs and Its Reversible Logic Implementation</title>\n    <summary>  In this paper, the authors propose the idea of a combined integer and\nfloating point multiplier(CIFM) for FPGAs. The authors propose the replacement\nof existing 18x18 dedicated multipliers in FPGAs with dedicated 24x24\nmultipliers designed with small 4x4 bit multipliers. It is also proposed that\nfor every dedicated 24x24 bit multiplier block designed with 4x4 bit\nmultipliers, four redundant 4x4 multiplier should be provided to enforce the\nfeature of self repairability (to recover from the faults). In the proposed\nCIFM reconfigurability at run time is also provided resulting in low power. The\nmajor source of motivation for providing the dedicated 24x24 bit multiplier\nstems from the fact that single precision floating point multiplier requires\n24x24 bit integer multiplier for mantissa multiplication. A reconfigurable,\nself-repairable 24x24 bit multiplier (implemented with 4x4 bit multiply\nmodules) will ideally suit this purpose, making FPGAs more suitable for integer\nas well floating point operations. A dedicated 4x4 bit multiplier is also\nproposed in this paper. Moreover, in the recent years, reversible logic has\nemerged as a promising technology having its applications in low power CMOS,\nquantum computing, nanotechnology, and optical computing. It is not possible to\nrealize quantum computing without reversible logic. Thus, this paper also paper\nprovides the reversible logic implementation of the proposed CIFM. The\nreversible CIFM designed and proposed here will form the basis of the\ncompletely reversible FPGAs.\n</summary>\n    <author>\n      <name>Himanshu Thapliyal</name>\n    </author>\n    <author>\n      <name>Hamid R. Arabnia</name>\n    </author>\n    <author>\n      <name>A. P Vinod</name>\n    </author>\n    <arxiv:doi xmlns:arxiv=\"http://arxiv.org/schemas/atom\">10.1109/MWSCAS.2006.382306</arxiv:doi>\n    <link title=\"doi\" href=\"http://dx.doi.org/10.1109/MWSCAS.2006.382306\" rel=\"related\"/>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Published in the proceedings of the The 49th IEEE International\n  Midwest Symposium on Circuits and Systems (MWSCAS 2006), Puerto Rico, August\n  2006. Nominated for the Student Paper Award(12 papers are nominated for\n  Student paper Award among all submissions)</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/cs/0610090v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/cs/0610090v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0707.1151v6</id>\n    <updated>2007-10-02T16:31:53Z</updated>\n    <published>2007-07-09T19:26:06Z</published>\n    <title>Logic, Design &amp; Organization of PTVD-SHAM; A Parallel Time Varying &amp;\n  Data Super-helical Access Memory</title>\n    <summary>  This paper encompasses a super helical memory system's design, 'Boolean logic\n&amp; image-logic' as a theoretical concept of an invention-model to 'store\ntime-data' in terms of anticipating the best memory location ever for\ndata/time. A waterfall effect is deemed to assist the process of\npotential-difference output-switch into diverse logic states in quantum dot\ncomputational methods via utilizing coiled carbon nanotubes (CCNTs) and carbon\nnanotube field effect transistors (CNFETs). A 'quantum confinement' is thus\nderived for a flow of particles in a categorized quantum well substrate with a\nnormalized capacitance rectifying high B-field flux into electromagnetic\ninduction. Multi-access of coherent sequences of 'qubit addressing' is gained\nin any magnitude as pre-defined for the orientation of array displacement.\nBriefly, Gaussian curvature of k&lt;0 is debated in aim of specifying the 2D\nelectron gas characteristics in scenarios where data is stored in short\nintervals versus long ones e.g. when k'&gt;(k&lt;0) for greater CCNT diameters,\nspace-time continuum is folded by chance for the particle. This benefits from\nMaxwell-Lorentz theory in Minkowski's space-time viewpoint alike to crystal\noscillators for precise data timing purposes and radar systems e.g., time\nvarying self-clocking devices in diverse geographic locations. This application\ncould also be optional for data depository versus extraction, in the best\nsupercomputer system's locations, autonomously. For best performance in\nminimizing current limiting mechanisms including electromigration, a multilevel\nmetallization and implant process forming elevated sources/drains for the\ncircuit's staircase pyramidal construction, is discussed accordingly.\n</summary>\n    <author>\n      <name>P. B. Alipour</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">34 pages, 5 figures (2 multi-figures), 1 table. v.1 &amp; v.2: corrupt\n  file layout due to *.doc file's bad conversion; v.3: fig.2.1 corruption; v.4:\n  correction to v.1-3; v.5: major content revision, spacing levelled; v.6+:\n  theorems, hypotheses content, restructured and conformed with its new topic\n  [arXiv:0710.0244v1] published in cs.CE category. (Avoid corrupted versions.)</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/0707.1151v6\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0707.1151v6\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"C.0; C.1.2; C.1.4; C.5.0; C.5.4\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.3443v1</id>\n    <updated>2007-10-18T06:57:52Z</updated>\n    <published>2007-10-18T06:57:52Z</published>\n    <title>DPA on quasi delay insensitive asynchronous circuits: formalization and\n  improvement</title>\n    <summary>  The purpose of this paper is to formally specify a flow devoted to the design\nof Differential Power Analysis (DPA) resistant QDI asynchronous circuits. The\npaper first proposes a formal modeling of the electrical signature of QDI\nasynchronous circuits. The DPA is then applied to the formal model in order to\nidentify the source of leakage of this type of circuits. Finally, a complete\ndesign flow is specified to minimize the information leakage. The relevancy and\nefficiency of the approach is demonstrated using the design of an AES\ncrypto-processor.\n</summary>\n    <author>\n      <name>G. F. Bouesse</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">TIMA</arxiv:affiliation>\n    </author>\n    <author>\n      <name>M. Renaudin</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">TIMA</arxiv:affiliation>\n    </author>\n    <author>\n      <name>S. Dumont</name>\n      <arxiv:affiliation xmlns:arxiv=\"http://arxiv.org/schemas/atom\">TIMA</arxiv:affiliation>\n    </author>\n    <author>\n      <name>F. Germain</name>\n    </author>\n    <arxiv:doi xmlns:arxiv=\"http://arxiv.org/schemas/atom\">10.1109/DATE.2005.124</arxiv:doi>\n    <link title=\"doi\" href=\"http://dx.doi.org/10.1109/DATE.2005.124\" rel=\"related\"/>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.3443v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.3443v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.3535v2</id>\n    <updated>2008-04-08T11:10:12Z</updated>\n    <published>2007-10-18T15:26:32Z</published>\n    <title>JANUS: an FPGA-based System for High Performance Scientific Computing</title>\n    <summary>  This paper describes JANUS, a modular massively parallel and reconfigurable\nFPGA-based computing system. Each JANUS module has a computational core and a\nhost. The computational core is a 4x4 array of FPGA-based processing elements\nwith nearest-neighbor data links. Processors are also directly connected to an\nI/O node attached to the JANUS host, a conventional PC. JANUS is tailored for,\nbut not limited to, the requirements of a class of hard scientific applications\ncharacterized by regular code structure, unconventional data manipulation\ninstructions and not too large data-base size. We discuss the architecture of\nthis configurable machine, and focus on its use on Monte Carlo simulations of\nstatistical mechanics. On this class of application JANUS achieves impressive\nperformances: in some cases one JANUS processing element outperfoms high-end\nPCs by a factor ~ 1000. We also discuss the role of JANUS on other classes of\nscientific applications.\n</summary>\n    <author>\n      <name>F. Belletti</name>\n    </author>\n    <author>\n      <name>M. Cotallo</name>\n    </author>\n    <author>\n      <name>A. Cruz</name>\n    </author>\n    <author>\n      <name>L. A. Fern\u00e1ndez</name>\n    </author>\n    <author>\n      <name>A. Gordillo</name>\n    </author>\n    <author>\n      <name>M. Guidetti</name>\n    </author>\n    <author>\n      <name>A. Maiorano</name>\n    </author>\n    <author>\n      <name>F. Mantovani</name>\n    </author>\n    <author>\n      <name>E. Marinari</name>\n    </author>\n    <author>\n      <name>V. Mart\u00edn-Mayor</name>\n    </author>\n    <author>\n      <name>A. Mu\u00f1oz-Sudupe</name>\n    </author>\n    <author>\n      <name>D. Navarro</name>\n    </author>\n    <author>\n      <name>G. Parisi</name>\n    </author>\n    <author>\n      <name>S. P\u00e9rez-Gaviro</name>\n    </author>\n    <author>\n      <name>M. Rossi</name>\n    </author>\n    <author>\n      <name>J. J. Ruiz-Lorenzo</name>\n    </author>\n    <author>\n      <name>S. F. Schifano</name>\n    </author>\n    <author>\n      <name>D. Sciretti</name>\n    </author>\n    <author>\n      <name>A. Taranc\u00f3n</name>\n    </author>\n    <author>\n      <name>R. Tripiccione</name>\n    </author>\n    <author>\n      <name>J. L. Velasco</name>\n    </author>\n    <arxiv:doi xmlns:arxiv=\"http://arxiv.org/schemas/atom\">10.1109/MCSE.2009.11</arxiv:doi>\n    <link title=\"doi\" href=\"http://dx.doi.org/10.1109/MCSE.2009.11\" rel=\"related\"/>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">11 pages, 6 figures. Improved version, largely rewritten, submitted\n  to Computing in Science &amp; Engineering</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Computing in Science &amp; Engineering 11 (2009 ) 48-58</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.3535v2\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.3535v2\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.3789v1</id>\n    <updated>2007-10-19T20:59:53Z</updated>\n    <published>2007-10-19T20:59:53Z</published>\n    <title>Frequency Analysis of Decoupling Capacitors for Three Voltage Supplies\n  in SoC</title>\n    <summary>  Reduction in power consumption has become a major criterion of design in\nmodern ICs. One such scheme to reduce power consumption by an IC is the use of\nmultiple power supplies for critical and non-critical paths. To maintain the\nimpedance of a power distribution system below a specified level, multiple\ndecoupling capacitors are placed at different levels of power grid hierarchy.\nThis paper describes about three-voltage supply power distribution systems. The\nnoise at one power supply can propagate to the other power supply, causing\npower and signal integrity problems in the overall system. Effects such as\nanti-resonance and remedies for these effects are studied. Impedance of the\nthree-voltage supply power distribution system is calculated in terms of\nRLC-model of decoupling capacitors. Further the obtained impedance depends on\nthe frequency; hence brief frequency analysis of impedance is done.\n</summary>\n    <author>\n      <name>Mohd Abubakr</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">5 pages, 9 figures, Submitted to ICCSC 2008</arxiv:comment>\n    <link href=\"http://arxiv.org/abs/0710.3789v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.3789v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4630v1</id>\n    <updated>2007-10-25T08:07:11Z</updated>\n    <published>2007-10-25T08:07:11Z</published>\n    <title>CAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via\n  Canonical Form Functions and Genetic Programming</title>\n    <summary>  This paper presents a method to automatically generate compact symbolic\nperformance models of analog circuits with no prior specification of an\nequation template. The approach takes SPICE simulation data as input, which\nenables modeling of any nonlinear circuits and circuit characteristics. Genetic\nprogramming is applied as a means of traversing the space of possible symbolic\nexpressions. A grammar is specially designed to constrain the search to a\ncanonical form for functions. Novel evolutionary search operators are designed\nto exploit the structure of the grammar. The approach generates a set of\nsymbolic models which collectively provide a tradeoff between error and model\ncomplexity. Experimental results show that the symbolic models generated are\ncompact and easy to understand, making this an effective method for aiding\nunderstanding in analog design. The models also demonstrate better prediction\nquality than posynomials.\n</summary>\n    <author>\n      <name>Trent Mcconaghy</name>\n    </author>\n    <author>\n      <name>Tom Eeckelaert</name>\n    </author>\n    <author>\n      <name>Georges Gielen</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4630v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4630v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4632v1</id>\n    <updated>2007-10-25T08:07:52Z</updated>\n    <published>2007-10-25T08:07:52Z</published>\n    <title>Hardware Support for Arbitrarily Complex Loop Structures in Embedded\n  Applications</title>\n    <summary>  In this paper, the program control unit of an embedded RISC processor is\nenhanced with a novel zero-overhead loop controller (ZOLC) supporting arbitrary\nloop structures with multiple-entry/exit nodes. The ZOLC has been incorporated\nto an open RISC processor core to evaluate the performance of the proposed unit\nfor alternative configurations of the selected processor. It is proven that\nspeed improvements of 8.4% to 48.2% are feasible for the used benchmarks.\n</summary>\n    <author>\n      <name>Nikolaos Kavvadias</name>\n    </author>\n    <author>\n      <name>Spiridon Nikolaidis</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4632v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4632v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4634v1</id>\n    <updated>2007-10-25T08:08:50Z</updated>\n    <published>2007-10-25T08:08:50Z</published>\n    <title>A Probabilistic Collocation Method Based Statistical Gate Delay Model\n  Considering Process Variations and Multiple Input Switching</title>\n    <summary>  Since the advent of new nanotechnologies, the variability of gate delay due\nto process variations has become a major concern. This paper proposes a new\ngate delay model that includes impact from both process variations and multiple\ninput switching. The proposed model uses orthogonal polynomial based\nprobabilistic collocation method to construct a delay analytical equation from\ncircuit timing performance. From the experimental results, our approach has\nless that 0.2% error on the mean delay of gates and less than 3% error on the\nstandard deviation.\n</summary>\n    <author>\n      <name>Y. Satish Kumar</name>\n    </author>\n    <author>\n      <name>Jun Li</name>\n    </author>\n    <author>\n      <name>Claudio Talarico</name>\n    </author>\n    <author>\n      <name>Janet Wang</name>\n    </author>\n    <arxiv:doi xmlns:arxiv=\"http://arxiv.org/schemas/atom\">10.1109/DATE.2005.31</arxiv:doi>\n    <link title=\"doi\" href=\"http://dx.doi.org/10.1109/DATE.2005.31\" rel=\"related\"/>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4634v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4634v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4636v1</id>\n    <updated>2007-10-25T08:09:23Z</updated>\n    <published>2007-10-25T08:09:23Z</published>\n    <title>Why Systems-on-Chip Needs More UML like a Hole in the Head</title>\n    <summary>  Let's be clear from the outset: SoC can most certainly make use of UML; SoC\njust doesn't need more UML, or even all of it. The advent of model mappings,\ncoupled with marks that indicate which mapping rule to apply, enable a major\nsimplification of the use of UML in SoC.\n</summary>\n    <author>\n      <name>Stephen J. Mellor</name>\n    </author>\n    <author>\n      <name>John R. Wolfe</name>\n    </author>\n    <author>\n      <name>Campbell Mccausland</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4636v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4636v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4638v1</id>\n    <updated>2007-10-25T08:10:40Z</updated>\n    <published>2007-10-25T08:10:40Z</published>\n    <title>Buffer Insertion for Bridges and Optimal Buffer Sizing for Communication\n  Sub-System of Systems-on-Chip</title>\n    <summary>  We have presented an optimal buffer sizing and buffer insertion methodology\nwhich uses stochastic models of the architecture and Continuous Time Markov\nDecision Processes CTMDPs. Such a methodology is useful in managing the scarce\nbuffer resources available on chip as compared to network based data\ncommunication which can have large buffer space. The modeling of this problem\nin terms of a CT-MDP framework lead to a nonlinear formulation due to usage of\nbridges in the bus architecture. We present a methodology to split the problem\ninto several smaller though linear systems and we then solve these subsystems.\n</summary>\n    <author>\n      <name>Sankalp S. Kallakuri</name>\n    </author>\n    <author>\n      <name>Alex Doboli</name>\n    </author>\n    <author>\n      <name>Eugene A. Feinberg</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4638v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4638v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4639v1</id>\n    <updated>2007-10-25T08:11:06Z</updated>\n    <published>2007-10-25T08:11:06Z</published>\n    <title>Modeling the Non-Linear Behavior of Library Cells for an Accurate Static\n  Noise Analysis</title>\n    <summary>  In signal integrity analysis, the joint effect of propagated noise through\nlibrary cells, and of the noise injected on a quiet net by neighboring\nswitching nets through coupling capacitances, must be considered in order to\naccurately estimate the overall noise impact on design functionality and\nperformances. In this work the impact of the cell non-linearity on the noise\nglitch waveform is analyzed in detail, and a new macromodel that allows to\naccurately and efficiently modeling the non-linear effects of the victim driver\nin noise analysis is presented. Experimental results demonstrate the\neffectiveness of our method, and confirm that existing noise analysis\napproaches based on linear superposition of the propagated and\ncrosstalk-injected noise can be highly inaccurate, thus impairing the sign-off\nfunctional verification phase.\n</summary>\n    <author>\n      <name>Cristiano Forzan</name>\n    </author>\n    <author>\n      <name>Davide Pandini</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4639v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4639v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4644v1</id>\n    <updated>2007-10-25T08:18:14Z</updated>\n    <published>2007-10-25T08:18:14Z</published>\n    <title>Cycle Accurate Binary Translation for Simulation Acceleration in Rapid\n  Prototyping of SoCs</title>\n    <summary>  In this paper, the application of a cycle accurate binary translator for\nrapid prototyping of SoCs will be presented. This translator generates code to\nrun on a rapid prototyping system consisting of a VLIW processor and FPGAs. The\ngenerated code is annotated with information that triggers cycle generation for\nthe hardware in parallel to the execution of the translated program. The VLIW\nprocessor executes the translated program whereas the FPGAs contain the\nhardware for the parallel cycle generation and the bus interface that adapts\nthe bus of the VLIW processor to the SoC bus of the emulated processor core.\n</summary>\n    <author>\n      <name>Jurgen Schnerr</name>\n    </author>\n    <author>\n      <name>Oliver Bringmann</name>\n    </author>\n    <author>\n      <name>Wolfgang Rosenstiel</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4644v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4644v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4645v1</id>\n    <updated>2007-10-25T08:19:34Z</updated>\n    <published>2007-10-25T08:19:34Z</published>\n    <title>At-Speed Logic BIST for IP Cores</title>\n    <summary>  This paper describes a flexible logic BIST scheme that features high fault\ncoverage achieved by fault-simulation guided test point insertion, real\nat-speed test capability for multi-clock designs without clock frequency\nmanipulation, and easy physical implementation due to the use of a low-speed SE\nsignal. Application results of this scheme to two widely used IP cores are also\nreported.\n</summary>\n    <author>\n      <name>B. Cheon</name>\n    </author>\n    <author>\n      <name>E. Lee</name>\n    </author>\n    <author>\n      <name>L. -T. Wang</name>\n    </author>\n    <author>\n      <name>X. Wen</name>\n    </author>\n    <author>\n      <name>P. Hsu</name>\n    </author>\n    <author>\n      <name>J. Cho</name>\n    </author>\n    <author>\n      <name>J. Park</name>\n    </author>\n    <author>\n      <name>H. Chao</name>\n    </author>\n    <author>\n      <name>S. Wu</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4645v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4645v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4646v1</id>\n    <updated>2007-10-25T08:20:27Z</updated>\n    <published>2007-10-25T08:20:27Z</published>\n    <title>Fast Dynamic Memory Integration in Co-Simulation Frameworks for\n  Multiprocessor System on-Chip</title>\n    <summary>  In this paper is proposed a technique to integrate and simulate a dynamic\nmemory in a multiprocessor framework based on C/C++/SystemC. Using host\nmachine's memory management capabilities, dynamic data processing is supported\nwithout compromising speed and accuracy of the simulation. A first prototype in\na shared memory context is presented.\n</summary>\n    <author>\n      <name>O. Villa</name>\n    </author>\n    <author>\n      <name>P. Schaumont</name>\n    </author>\n    <author>\n      <name>I. Verbauwhede</name>\n    </author>\n    <author>\n      <name>M. Monchiero</name>\n    </author>\n    <author>\n      <name>G. Palermo</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4646v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4646v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4649v1</id>\n    <updated>2007-10-25T08:24:02Z</updated>\n    <published>2007-10-25T08:24:02Z</published>\n    <title>Stochastic Power Grid Analysis Considering Process Variations</title>\n    <summary>  In this paper, we investigate the impact of interconnect and device process\nvariations on voltage fluctuations in power grids. We consider random\nvariations in the power grid's electrical parameters as spatial stochastic\nprocesses and propose a new and efficient method to compute the stochastic\nvoltage response of the power grid. Our approach provides an explicit\nanalytical representation of the stochastic voltage response using orthogonal\npolynomials in a Hilbert space. The approach has been implemented in a\nprototype software called OPERA (Orthogonal Polynomial Expansions for Response\nAnalysis). Use of OPERA on industrial power grids demonstrated speed-ups of up\nto two orders of magnitude. The results also show a significant variation of\nabout $\\pm$ 35% in the nominal voltage drops at various nodes of the power\ngrids and demonstrate the need for variation-aware power grid analysis.\n</summary>\n    <author>\n      <name>Praveen Ghanta</name>\n    </author>\n    <author>\n      <name>Sarma Vrudhula</name>\n    </author>\n    <author>\n      <name>Rajendran Panda</name>\n    </author>\n    <author>\n      <name>Janet Wang</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4649v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4649v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4652v1</id>\n    <updated>2007-10-25T08:31:15Z</updated>\n    <published>2007-10-25T08:31:15Z</published>\n    <title>Locality-Aware Process Scheduling for Embedded MPSoCs</title>\n    <summary>  Utilizing on-chip caches in embedded multiprocessor-system-on-a-chip (MPSoC)\nbased systems is critical from both performance and power perspectives. While\nmost of the prior work that targets at optimizing cache behavior are performed\nat hardware and compilation levels, operating system (OS) can also play major\nrole as it sees the global access pattern information across applications. This\npaper proposes a cache-conscious OS process scheduling strategy based on data\nreuse. The proposed scheduler implements two complementary approaches. First,\nthe processes that do not share any data between them are scheduled at\ndifferent cores if it is possible to do so. Second, the processes that could\nnot be executed at the same time (due to dependences) but share data among each\nother are mapped to the same processor core so that they share the cache\ncontents. Our experimental results using this new data locality aware OS\nscheduling strategy are promising, and show significant improvements in task\ncompletion times.\n</summary>\n    <author>\n      <name>Mahmut Kandemir</name>\n    </author>\n    <author>\n      <name>Guilin Chen</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4652v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4652v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4653v1</id>\n    <updated>2007-10-25T08:32:08Z</updated>\n    <published>2007-10-25T08:32:08Z</published>\n    <title>Simultaneous Reduction of Dynamic and Static Power in Scan Structures</title>\n    <summary>  Power dissipation during test is a major challenge in testing integrated\ncircuits. Dynamic power has been the dominant part of power dissipation in CMOS\ncircuits, however, in future technologies the static portion of power\ndissipation will outreach the dynamic portion. This paper proposes an efficient\ntechnique to reduce both dynamic and static power dissipation in scan\nstructures. Scan cell outputs which are not on the critical path(s) are\nmultiplexed to fixed values during scan mode. These constant values and primary\ninputs are selected such that the transitions occurred on non-multiplexed scan\ncells are suppressed and the leakage current during scan mode is decreased. A\nmethod for finding these vectors is also proposed. Effectiveness of this\ntechnique is proved by experiments performed on ISCAS89 benchmark circuits.\n</summary>\n    <author>\n      <name>Shervin Sharifi</name>\n    </author>\n    <author>\n      <name>Javid Jaffari</name>\n    </author>\n    <author>\n      <name>Mohammad Hosseinabady</name>\n    </author>\n    <author>\n      <name>Ali Afzali-Kusha</name>\n    </author>\n    <author>\n      <name>Zainalabedin Navabi</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4653v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4653v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4654v1</id>\n    <updated>2007-10-25T08:33:14Z</updated>\n    <published>2007-10-25T08:33:14Z</published>\n    <title>Modeling Interconnect Variability Using Efficient Parametric Model Order\n  Reduction</title>\n    <summary>  Assessing IC manufacturing process fluctuations and their impacts on IC\ninterconnect performance has become unavoidable for modern DSM designs.\nHowever, the construction of parametric interconnect models is often hampered\nby the rapid increase in computational cost and model complexity. In this paper\nwe present an efficient yet accurate parametric model order reduction algorithm\nfor addressing the variability of IC interconnect performance. The efficiency\nof the approach lies in a novel combination of low-rank matrix approximation\nand multi-parameter moment matching. The complexity of the proposed parametric\nmodel order reduction is as low as that of a standard Krylov subspace method\nwhen applied to a nominal system. Under the projection-based framework, our\nalgorithm also preserves the passivity of the resulting parametric models.\n</summary>\n    <author>\n      <name>Peng Li</name>\n    </author>\n    <author>\n      <name>Frank Liu</name>\n    </author>\n    <author>\n      <name>Xin Li</name>\n    </author>\n    <author>\n      <name>Lawrence T. Pileggi</name>\n    </author>\n    <author>\n      <name>Sani R. Nassif</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4654v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4654v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4655v1</id>\n    <updated>2007-10-25T08:34:09Z</updated>\n    <published>2007-10-25T08:34:09Z</published>\n    <title>A Fast Diagnosis Scheme for Distributed Small Embedded SRAMs</title>\n    <summary>  This paper proposes a diagnosis scheme aimed at reducing diagnosis time of\ndistributed small embedded SRAMs (e-SRAMs). This scheme improves the one\nproposed in [A parallel built-in self-diagnostic method for embedded memory\nbuffers, A parallel built-in self-diagnostic method for embedded memory\narrays]. The improvements are mainly two-fold. On one hand, the diagnosis of\ntime-consuming Data Retention Faults (DRFs), which is neglected by the\ndiagnosis architecture in [A parallel built-in self-diagnostic method for\nembedded memory buffers, A parallel built-in self-diagnostic method for\nembedded memory arrays], is now considered and performed via a DFT technique\nreferred to as the \"No Write Recovery Test Mode (NWRTM)\". On the other hand, a\npair comprising a Serial to Parallel Converter (SPC) and a Parallel to Serial\nConverter (PSC) is utilized to replace the bi-directional serial interface, to\navoid the problems of serial fault masking and defect rate dependent diagnosis.\nResults from our evaluations show that the proposed diagnosis scheme achieves\nan increased diagnosis coverage and reduces diagnosis time compared to those\nobtained in [A parallel built-in self-diagnostic method for embedded memory\nbuffers, A parallel built-in self-diagnostic method for embedded memory\narrays], with neglectable extra area cost.\n</summary>\n    <author>\n      <name>Baosheng Wang</name>\n    </author>\n    <author>\n      <name>Yuejian Wu</name>\n    </author>\n    <author>\n      <name>Andre Ivanov</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4655v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4655v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n  <entry>\n    <id>http://arxiv.org/abs/0710.4656v1</id>\n    <updated>2007-10-25T08:34:32Z</updated>\n    <published>2007-10-25T08:34:32Z</published>\n    <title>A Memory Hierarchical Layer Assigning and Prefetching Technique to\n  Overcome the Memory Performance/Energy Bottleneck</title>\n    <summary>  The memory subsystem has always been a bottleneck in performance as well as\nsignificant power contributor in memory intensive applications. Many\nresearchers have presented multi-layered memory hierarchies as a means to\ndesign energy and performance efficient systems. However, most of the previous\nwork do not explore trade-offs systematically. We fill this gap by proposing a\nformalized technique that takes into consideration data reuse, limited lifetime\nof the arrays of an application and application specific prefetching\nopportunities, and performs a thorough trade-off exploration for different\nmemory layer sizes. This technique has been implemented on a prototype tool,\nwhich was tested successfully using nine real-life applications of industrial\nrelevance. Following this approach we have able to reduce execution time up to\n60%, and energy consumption up to 70%.\n</summary>\n    <author>\n      <name>Minas Dasygenis</name>\n    </author>\n    <author>\n      <name>Erik Brockmeyer</name>\n    </author>\n    <author>\n      <name>Bart Durinck</name>\n    </author>\n    <author>\n      <name>Francky Catthoor</name>\n    </author>\n    <author>\n      <name>Dimitrios Soudris</name>\n    </author>\n    <author>\n      <name>Antonios Thanailakis</name>\n    </author>\n    <arxiv:comment xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Submitted on behalf of EDAA (http://www.edaa.com/)</arxiv:comment>\n    <arxiv:journal_ref xmlns:arxiv=\"http://arxiv.org/schemas/atom\">Dans Design, Automation and Test in Europe - DATE'05, Munich :\n  Allemagne (2005)</arxiv:journal_ref>\n    <link href=\"http://arxiv.org/abs/0710.4656v1\" rel=\"alternate\" type=\"text/html\"/>\n    <link title=\"pdf\" href=\"http://arxiv.org/pdf/0710.4656v1\" rel=\"related\" type=\"application/pdf\"/>\n    <arxiv:primary_category xmlns:arxiv=\"http://arxiv.org/schemas/atom\" term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n    <category term=\"cs.AR\" scheme=\"http://arxiv.org/schemas/atom\"/>\n  </entry>\n</feed>\n"