0.6
2019.1
May 24 2019
15:06:07
D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.sim/sim_1/behav/xsim/glbl.v,1730893499,verilog,,,,glbl,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sim_1/new/EffectLed_tb.v,1730951389,verilog,,,,EffectLed_tb,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/EffectLed.v,1730959949,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_1.v,,EffectLed,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_1.v,1730950662,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_2.v,,Effect_1,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_2.v,1730950056,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_3.v,,Effect_2,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_3.v,1730893499,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_4.v,,Effect_3,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_4.v,1730950056,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_5.v,,Effect_4,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/Effect_5.v,1730893499,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/autoSwitch.v,,Effect_5,,,,,,,,
,,,,D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/effectMode.v,,autoSwitch,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/effectMode.v,1730952592,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/frequency.v,,effectMode,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/frequency.v,1730893499,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/timer.v,,frequency,,,,,,,,
D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sources_1/new/timer.v,1730893499,verilog,,D:/BKU/HK241/Logic_Design_Project/Draft/Effect_Led_Project/Draft.srcs/sim_1/new/EffectLed_tb.v,,timer,,,,,,,,
