[2025-09-18 06:50:57] START suite=qualcomm_srv trace=srv31_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv31_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2628556 heartbeat IPC: 3.804 cumulative IPC: 3.804 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5081616 cumulative IPC: 3.936 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5081616 cumulative IPC: 3.936 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5081617 heartbeat IPC: 4.077 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13883557 heartbeat IPC: 1.136 cumulative IPC: 1.136 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 22799831 heartbeat IPC: 1.122 cumulative IPC: 1.129 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 31536934 heartbeat IPC: 1.145 cumulative IPC: 1.134 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 40326138 heartbeat IPC: 1.138 cumulative IPC: 1.135 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 49062950 heartbeat IPC: 1.145 cumulative IPC: 1.137 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 57766220 heartbeat IPC: 1.149 cumulative IPC: 1.139 (Simulation time: 00 hr 08 min 11 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv31_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000022 cycles: 66359109 heartbeat IPC: 1.164 cumulative IPC: 1.142 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 75035899 heartbeat IPC: 1.152 cumulative IPC: 1.144 (Simulation time: 00 hr 10 min 19 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 83839474 heartbeat IPC: 1.136 cumulative IPC: 1.143 (Simulation time: 00 hr 11 min 27 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 87422215 cumulative IPC: 1.144 (Simulation time: 00 hr 12 min 34 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 87422215 cumulative IPC: 1.144 (Simulation time: 00 hr 12 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv31_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.144 instructions: 100000003 cycles: 87422215
CPU 0 Branch Prediction Accuracy: 92.39% MPKI: 13.67 Average ROB Occupancy at Mispredict: 28.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1473
BRANCH_INDIRECT: 0.3629
BRANCH_CONDITIONAL: 11.69
BRANCH_DIRECT_CALL: 0.5138
BRANCH_INDIRECT_CALL: 0.5195
BRANCH_RETURN: 0.4387


====Backend Stall Breakdown====
ROB_STALL: 88664
LQ_STALL: 0
SQ_STALL: 447704


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 184.22223
REPLAY_LOAD: 28.910715
NON_REPLAY_LOAD: 8.100328

== Total ==
ADDR_TRANS: 11606
REPLAY_LOAD: 12952
NON_REPLAY_LOAD: 64106

== Counts ==
ADDR_TRANS: 63
REPLAY_LOAD: 448
NON_REPLAY_LOAD: 7914

cpu0->cpu0_STLB TOTAL        ACCESS:    2053359 HIT:    2038723 MISS:      14636 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2053359 HIT:    2038723 MISS:      14636 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 91.96 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10117313 HIT:    8872844 MISS:    1244469 MSHR_MERGE:      94692
cpu0->cpu0_L2C LOAD         ACCESS:    7800708 HIT:    6848275 MISS:     952433 MSHR_MERGE:       8576
cpu0->cpu0_L2C RFO          ACCESS:     600174 HIT:     474112 MISS:     126062 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     528192 HIT:     393906 MISS:     134286 MSHR_MERGE:      86116
cpu0->cpu0_L2C WRITE        ACCESS:    1164021 HIT:    1144691 MISS:      19330 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24218 HIT:      11860 MISS:      12358 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     809067 ISSUED:     296809 USEFUL:       4277 USELESS:      11013
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.35 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15315998 HIT:    7774653 MISS:    7541345 MSHR_MERGE:    1840459
cpu0->cpu0_L1I LOAD         ACCESS:   15315998 HIT:    7774653 MISS:    7541345 MSHR_MERGE:    1840459
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.45 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30483383 HIT:   25546646 MISS:    4936737 MSHR_MERGE:    1897990
cpu0->cpu0_L1D LOAD         ACCESS:   16596641 HIT:   13949506 MISS:    2647135 MSHR_MERGE:     547307
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     679768 HIT:     230953 MISS:     448815 MSHR_MERGE:     134288
cpu0->cpu0_L1D WRITE        ACCESS:   13177401 HIT:   11361044 MISS:    1816357 MSHR_MERGE:    1216183
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29573 HIT:       5143 MISS:      24430 MSHR_MERGE:        212
cpu0->cpu0_L1D PREFETCH REQUESTED:     847849 ISSUED:     679768 USEFUL:      79853 USELESS:      41960
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.66 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12554563 HIT:   10441088 MISS:    2113475 MSHR_MERGE:    1066096
cpu0->cpu0_ITLB LOAD         ACCESS:   12554563 HIT:   10441088 MISS:    2113475 MSHR_MERGE:    1066096
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.398 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28338857 HIT:   26988247 MISS:    1350610 MSHR_MERGE:     344630
cpu0->cpu0_DTLB LOAD         ACCESS:   28338857 HIT:   26988247 MISS:    1350610 MSHR_MERGE:     344630
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.905 cycles
cpu0->LLC TOTAL        ACCESS:    1341784 HIT:    1303369 MISS:      38415 MSHR_MERGE:       2139
cpu0->LLC LOAD         ACCESS:     943857 HIT:     925392 MISS:      18465 MSHR_MERGE:        186
cpu0->LLC RFO          ACCESS:     126062 HIT:     119096 MISS:       6966 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      48170 HIT:      38439 MISS:       9731 MSHR_MERGE:       1953
cpu0->LLC WRITE        ACCESS:     211337 HIT:     211225 MISS:        112 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      12358 HIT:       9217 MISS:       3141 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1270
  ROW_BUFFER_MISS:      34888
  AVG DBUS CONGESTED CYCLE: 3.242
Channel 0 WQ ROW_BUFFER_HIT:        239
  ROW_BUFFER_MISS:       4924
  FULL:          0
Channel 0 REFRESHES ISSUED:       7285

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       490994       544791       102052         2336
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          101         2242         1313          231
  STLB miss resolved @ L2C                0         1935         2434         1965          154
  STLB miss resolved @ LLC                0          784         1688         2945          760
  STLB miss resolved @ MEM                0            0          633         2159         1413

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             189896        45286      1388501       144045          250
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          979          850           31
  STLB miss resolved @ L2C                0         1119         6905         1632            4
  STLB miss resolved @ LLC                0          334         3479         1786           42
  STLB miss resolved @ MEM                0            0           74          129          133
[2025-09-18 07:03:32] END   suite=qualcomm_srv trace=srv31_ap (rc=0)
