#ifndef __MACH_V0_REGS_EXT_H__
#define __MACH_V0_REGS_EXT_H__

/* aingle-precision low halves of 64-bit floating point registers */
#define V0_FPS0_REGISTER        0
#define V0_FPS1_REGISTER        1
#define V0_FPS2_REGISTER        2
#define V0_FPS3_REGISTER        3
#define V0_FPS4_REGISTER        4
#define V0_FPS5_REGISTER        5
#define V0_FPS6_REGISTER        6
#define V0_FPS7_REGISTER        7
#define V0_FPS8_REGISTER        8
#define V0_FPS9_REGISTER        9
#define V0_FPS10_REGISTER       10
#define V0_FPS11_REGISTER       11
#define V0_FPS12_REGISTER       12
#define V0_FPS13_REGISTER       13
#define V0_FPS14_REGISTER       14
#define V0_FPS15_REGISTER       15
/* double-precision 64-bit floating point registers */
#define V0_FPD0_REGISTER        0
#define V0_FPD1_REGISTER        1
#define V0_FPD2_REGISTER        2
#define V0_FPD3_REGISTER        3
#define V0_FPD4_REGISTER        4
#define V0_FPD5_REGISTER        5
#define V0_FPD6_REGISTER        6
#define V0_FPD7_REGISTER        7
#define V0_FPD8_REGISTER        8
#define V0_FPD9_REGISTER        9
#define V0_FPD10_REGISTER       10
#define V0_FPD11_REGISTER       11
#define V0_FPD12_REGISTER       12
#define V0_FPD13_REGISTER       13
#define V0_FPD14_REGISTER       14
#define V0_FPD15_REGISTER       15
#define V0_FPU_REGISTERS        16      // total # of floating-point registers

/* 64-bit fixed point registers */
#define V0_FXP0_REGISTER        0
#define V0_FXP1_REGISTER        1
#define V0_FXP2_REGISTER        2
#define V0_FXP3_REGISTER        3
#define V0_FXP4_REGISTER        4
#define V0_FXP5_REGISTER        5
#define V0_FXP6_REGISTER        6
#define V0_FXP7_REGISTER        7
#define V0_FXP8_REGISTER        8
#define V0_FXP9_REGISTER        9
#define V0_FXP10_REGISTER       10
#define V0_FXP11_REGISTER       11
#define V0_FXP12_REGISTER       12
#define V0_FXP13_REGISTER       13
#define V0_FXP14_REGISTER       14
#define V0_FXP15_REGISTER       15
#define V0_FXP_REGISTERS        16      // total # of fixed-point registers

/* 32-bit DSP registers */
#define V0_DSP0_REGISTER        0
#define V0_DSP1_REGISTER        1
#define V0_DSP2_REGISTER        2
#define V0_DSP3_REGISTER        3
#define V0_DSP4_REGISTER        4
#define V0_DSP5_REGISTER        5
#define V0_DSP6_REGISTER        6
#define V0_DSP7_REGISTER        7
#define V0_DSP8_REGISTER        8
#define V0_DSP9_REGISTER        9
#define V0_DSP10_REGISTER       10
#define V0_DSP11_REGISTER       11
#define V0_DSP12_REGISTER       12
#define V0_DSP13_REGISTER       13
#define V0_DSP14_REGISTER       14
#define V0_DSP15_REGISTER       15
#define V0_DSP_REGISTERS        16      // total # of fixed-point registers

#endif /* __MACH_V0_REGS_EXT_H__ */

