
mqtt_website.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005074  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08005180  08005180  00015180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800532c  0800532c  000205b8  2**0
                  CONTENTS
  4 .ARM          00000000  0800532c  0800532c  000205b8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800532c  0800532c  000205b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800532c  0800532c  0001532c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005330  08005330  00015330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005b8  20000000  08005334  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  200005b8  080058ec  000205b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000794  080058ec  00020794  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000205b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e0dd  00000000  00000000  000205e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000021fd  00000000  00000000  0002e6be  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d18  00000000  00000000  000308c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c10  00000000  00000000  000315d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015be9  00000000  00000000  000321e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009f76  00000000  00000000  00047dd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007326b  00000000  00000000  00051d47  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c4fb2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dc8  00000000  00000000  000c5030  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200005b8 	.word	0x200005b8
 8000128:	00000000 	.word	0x00000000
 800012c:	08005168 	.word	0x08005168

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200005bc 	.word	0x200005bc
 8000148:	08005168 	.word	0x08005168

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <dbg_register_task>:
} protocol={'#','*', 0,0,0,0,0, {0},{0},{0},0};



uint8_t dbg_register_task(void (*task_routine)(void), char *task_command, uint8_t args)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b086      	sub	sp, #24
 8000160:	af00      	add	r7, sp, #0
 8000162:	60f8      	str	r0, [r7, #12]
 8000164:	60b9      	str	r1, [r7, #8]
 8000166:	4613      	mov	r3, r2
 8000168:	71fb      	strb	r3, [r7, #7]
	uint8_t	 task_command_len  = strlen((char *)task_command);
 800016a:	68b8      	ldr	r0, [r7, #8]
 800016c:	f7ff ffee 	bl	800014c <strlen>
 8000170:	4603      	mov	r3, r0
 8000172:	75fb      	strb	r3, [r7, #23]
 	if (task_routine == NULL ) return FALSE;
 8000174:	68fb      	ldr	r3, [r7, #12]
 8000176:	2b00      	cmp	r3, #0
 8000178:	d101      	bne.n	800017e <dbg_register_task+0x22>
 800017a:	2300      	movs	r3, #0
 800017c:	e049      	b.n	8000212 <dbg_register_task+0xb6>

	if (task_command == NULL) return FALSE;
 800017e:	68bb      	ldr	r3, [r7, #8]
 8000180:	2b00      	cmp	r3, #0
 8000182:	d101      	bne.n	8000188 <dbg_register_task+0x2c>
 8000184:	2300      	movs	r3, #0
 8000186:	e044      	b.n	8000212 <dbg_register_task+0xb6>

	if (task_command_len > 10) return FALSE;
 8000188:	7dfb      	ldrb	r3, [r7, #23]
 800018a:	2b0a      	cmp	r3, #10
 800018c:	d901      	bls.n	8000192 <dbg_register_task+0x36>
 800018e:	2300      	movs	r3, #0
 8000190:	e03f      	b.n	8000212 <dbg_register_task+0xb6>

	if ((task_pool.taken_task+1) >= task_pool.limit ) return FALSE;
 8000192:	4b22      	ldr	r3, [pc, #136]	; (800021c <dbg_register_task+0xc0>)
 8000194:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8000198:	3301      	adds	r3, #1
 800019a:	4a20      	ldr	r2, [pc, #128]	; (800021c <dbg_register_task+0xc0>)
 800019c:	f892 20a1 	ldrb.w	r2, [r2, #161]	; 0xa1
 80001a0:	4293      	cmp	r3, r2
 80001a2:	db01      	blt.n	80001a8 <dbg_register_task+0x4c>
 80001a4:	2300      	movs	r3, #0
 80001a6:	e034      	b.n	8000212 <dbg_register_task+0xb6>

	task_pool.entry[task_pool.taken_task].args = args;
 80001a8:	4b1c      	ldr	r3, [pc, #112]	; (800021c <dbg_register_task+0xc0>)
 80001aa:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80001ae:	4a1b      	ldr	r2, [pc, #108]	; (800021c <dbg_register_task+0xc0>)
 80001b0:	011b      	lsls	r3, r3, #4
 80001b2:	4413      	add	r3, r2
 80001b4:	330f      	adds	r3, #15
 80001b6:	79fa      	ldrb	r2, [r7, #7]
 80001b8:	701a      	strb	r2, [r3, #0]


	task_pool.entry[task_pool.taken_task].handlers.basic  = task_routine;
 80001ba:	4b18      	ldr	r3, [pc, #96]	; (800021c <dbg_register_task+0xc0>)
 80001bc:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80001c0:	4a16      	ldr	r2, [pc, #88]	; (800021c <dbg_register_task+0xc0>)
 80001c2:	011b      	lsls	r3, r3, #4
 80001c4:	4413      	add	r3, r2
 80001c6:	68fa      	ldr	r2, [r7, #12]
 80001c8:	601a      	str	r2, [r3, #0]


	task_pool.entry[task_pool.taken_task].command_len = task_command_len;
 80001ca:	4b14      	ldr	r3, [pc, #80]	; (800021c <dbg_register_task+0xc0>)
 80001cc:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80001d0:	4a12      	ldr	r2, [pc, #72]	; (800021c <dbg_register_task+0xc0>)
 80001d2:	011b      	lsls	r3, r3, #4
 80001d4:	4413      	add	r3, r2
 80001d6:	330e      	adds	r3, #14
 80001d8:	7dfa      	ldrb	r2, [r7, #23]
 80001da:	701a      	strb	r2, [r3, #0]
	memcpy (task_pool.entry[task_pool.taken_task].command  , task_command,task_command_len);
 80001dc:	4b0f      	ldr	r3, [pc, #60]	; (800021c <dbg_register_task+0xc0>)
 80001de:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80001e2:	011b      	lsls	r3, r3, #4
 80001e4:	4a0d      	ldr	r2, [pc, #52]	; (800021c <dbg_register_task+0xc0>)
 80001e6:	4413      	add	r3, r2
 80001e8:	3304      	adds	r3, #4
 80001ea:	7dfa      	ldrb	r2, [r7, #23]
 80001ec:	68b9      	ldr	r1, [r7, #8]
 80001ee:	4618      	mov	r0, r3
 80001f0:	f003 ff91 	bl	8004116 <memcpy>

	task_pool.taken_task++;
 80001f4:	4b09      	ldr	r3, [pc, #36]	; (800021c <dbg_register_task+0xc0>)
 80001f6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80001fa:	3301      	adds	r3, #1
 80001fc:	b2da      	uxtb	r2, r3
 80001fe:	4b07      	ldr	r3, [pc, #28]	; (800021c <dbg_register_task+0xc0>)
 8000200:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

	printf("Task %lx with cmd [%s] OK\r\n", (uint32_t)task_routine, task_command);
 8000204:	68fb      	ldr	r3, [r7, #12]
 8000206:	68ba      	ldr	r2, [r7, #8]
 8000208:	4619      	mov	r1, r3
 800020a:	4805      	ldr	r0, [pc, #20]	; (8000220 <dbg_register_task+0xc4>)
 800020c:	f003 ff96 	bl	800413c <iprintf>
	return TRUE;
 8000210:	2301      	movs	r3, #1

}
 8000212:	4618      	mov	r0, r3
 8000214:	3718      	adds	r7, #24
 8000216:	46bd      	mov	sp, r7
 8000218:	bd80      	pop	{r7, pc}
 800021a:	bf00      	nop
 800021c:	200005e4 	.word	0x200005e4
 8000220:	08005180 	.word	0x08005180

08000224 <dbg_store_packet>:

void dbg_store_packet(char recieved_data)
{
 8000224:	b480      	push	{r7}
 8000226:	b083      	sub	sp, #12
 8000228:	af00      	add	r7, sp, #0
 800022a:	4603      	mov	r3, r0
 800022c:	71fb      	strb	r3, [r7, #7]
	if((recieved_data =='\r') || recieved_data =='\n')
 800022e:	79fb      	ldrb	r3, [r7, #7]
 8000230:	2b0d      	cmp	r3, #13
 8000232:	d041      	beq.n	80002b8 <dbg_store_packet+0x94>
 8000234:	79fb      	ldrb	r3, [r7, #7]
 8000236:	2b0a      	cmp	r3, #10
 8000238:	d03e      	beq.n	80002b8 <dbg_store_packet+0x94>
		return;
	if (recieved_data == protocol.init_char) {
 800023a:	4b22      	ldr	r3, [pc, #136]	; (80002c4 <dbg_store_packet+0xa0>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	79fa      	ldrb	r2, [r7, #7]
 8000240:	429a      	cmp	r2, r3
 8000242:	d10d      	bne.n	8000260 <dbg_store_packet+0x3c>

		protocol.tail     = false;
 8000244:	4b1f      	ldr	r3, [pc, #124]	; (80002c4 <dbg_store_packet+0xa0>)
 8000246:	2200      	movs	r2, #0
 8000248:	711a      	strb	r2, [r3, #4]
		protocol.complete = false;
 800024a:	4a1e      	ldr	r2, [pc, #120]	; (80002c4 <dbg_store_packet+0xa0>)
 800024c:	7893      	ldrb	r3, [r2, #2]
 800024e:	f36f 0300 	bfc	r3, #0, #1
 8000252:	7093      	strb	r3, [r2, #2]
		protocol.start    = true;
 8000254:	4a1b      	ldr	r2, [pc, #108]	; (80002c4 <dbg_store_packet+0xa0>)
 8000256:	7893      	ldrb	r3, [r2, #2]
 8000258:	f043 0302 	orr.w	r3, r3, #2
 800025c:	7093      	strb	r3, [r2, #2]
		return;
 800025e:	e02c      	b.n	80002ba <dbg_store_packet+0x96>
	}

	if ((recieved_data == protocol.end_char)  && protocol.start==true) {
 8000260:	4b18      	ldr	r3, [pc, #96]	; (80002c4 <dbg_store_packet+0xa0>)
 8000262:	785b      	ldrb	r3, [r3, #1]
 8000264:	79fa      	ldrb	r2, [r7, #7]
 8000266:	429a      	cmp	r2, r3
 8000268:	d110      	bne.n	800028c <dbg_store_packet+0x68>
 800026a:	4b16      	ldr	r3, [pc, #88]	; (80002c4 <dbg_store_packet+0xa0>)
 800026c:	789b      	ldrb	r3, [r3, #2]
 800026e:	f003 0302 	and.w	r3, r3, #2
 8000272:	b2db      	uxtb	r3, r3
 8000274:	2b00      	cmp	r3, #0
 8000276:	d009      	beq.n	800028c <dbg_store_packet+0x68>

		protocol.complete = true;
 8000278:	4a12      	ldr	r2, [pc, #72]	; (80002c4 <dbg_store_packet+0xa0>)
 800027a:	7893      	ldrb	r3, [r2, #2]
 800027c:	f043 0301 	orr.w	r3, r3, #1
 8000280:	7093      	strb	r3, [r2, #2]
		protocol.start    = false;
 8000282:	4a10      	ldr	r2, [pc, #64]	; (80002c4 <dbg_store_packet+0xa0>)
 8000284:	7893      	ldrb	r3, [r2, #2]
 8000286:	f36f 0341 	bfc	r3, #1, #1
 800028a:	7093      	strb	r3, [r2, #2]
	}

	protocol.data_in[ protocol.tail ] = recieved_data;
 800028c:	4b0d      	ldr	r3, [pc, #52]	; (80002c4 <dbg_store_packet+0xa0>)
 800028e:	791b      	ldrb	r3, [r3, #4]
 8000290:	461a      	mov	r2, r3
 8000292:	4b0c      	ldr	r3, [pc, #48]	; (80002c4 <dbg_store_packet+0xa0>)
 8000294:	4413      	add	r3, r2
 8000296:	79fa      	ldrb	r2, [r7, #7]
 8000298:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
	protocol.tail++;
 800029c:	4b09      	ldr	r3, [pc, #36]	; (80002c4 <dbg_store_packet+0xa0>)
 800029e:	791b      	ldrb	r3, [r3, #4]
 80002a0:	3301      	adds	r3, #1
 80002a2:	b2da      	uxtb	r2, r3
 80002a4:	4b07      	ldr	r3, [pc, #28]	; (80002c4 <dbg_store_packet+0xa0>)
 80002a6:	711a      	strb	r2, [r3, #4]

	if ( protocol.tail >= (UART_RX_BUFFER_SIZE-1))
 80002a8:	4b06      	ldr	r3, [pc, #24]	; (80002c4 <dbg_store_packet+0xa0>)
 80002aa:	791b      	ldrb	r3, [r3, #4]
 80002ac:	2bff      	cmp	r3, #255	; 0xff
 80002ae:	d104      	bne.n	80002ba <dbg_store_packet+0x96>
		protocol.tail=false;
 80002b0:	4b04      	ldr	r3, [pc, #16]	; (80002c4 <dbg_store_packet+0xa0>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	711a      	strb	r2, [r3, #4]
 80002b6:	e000      	b.n	80002ba <dbg_store_packet+0x96>
		return;
 80002b8:	bf00      	nop
}
 80002ba:	370c      	adds	r7, #12
 80002bc:	46bd      	mov	sp, r7
 80002be:	bc80      	pop	{r7}
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	20000000 	.word	0x20000000

080002c8 <dbg_command_scan>:

void dbg_command_scan(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0



	if (!protocol.complete) { return;}
 80002cc:	4b15      	ldr	r3, [pc, #84]	; (8000324 <dbg_command_scan+0x5c>)
 80002ce:	789b      	ldrb	r3, [r3, #2]
 80002d0:	f003 0301 	and.w	r3, r3, #1
 80002d4:	b2db      	uxtb	r3, r3
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d022      	beq.n	8000320 <dbg_command_scan+0x58>
	printf("something recieved\r\n");
 80002da:	4813      	ldr	r0, [pc, #76]	; (8000328 <dbg_command_scan+0x60>)
 80002dc:	f003 ffa2 	bl	8004224 <puts>
	protocol.complete	= false;
 80002e0:	4a10      	ldr	r2, [pc, #64]	; (8000324 <dbg_command_scan+0x5c>)
 80002e2:	7893      	ldrb	r3, [r2, #2]
 80002e4:	f36f 0300 	bfc	r3, #0, #1
 80002e8:	7093      	strb	r3, [r2, #2]
	protocol.data_in[protocol.tail+1] = '\0';
 80002ea:	4b0e      	ldr	r3, [pc, #56]	; (8000324 <dbg_command_scan+0x5c>)
 80002ec:	791b      	ldrb	r3, [r3, #4]
 80002ee:	3301      	adds	r3, #1
 80002f0:	4a0c      	ldr	r2, [pc, #48]	; (8000324 <dbg_command_scan+0x5c>)
 80002f2:	4413      	add	r3, r2
 80002f4:	2200      	movs	r2, #0
 80002f6:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
	protocol.command	= protocol.data_in[1];
 80002fa:	4b0a      	ldr	r3, [pc, #40]	; (8000324 <dbg_command_scan+0x5c>)
 80002fc:	f893 2207 	ldrb.w	r2, [r3, #519]	; 0x207
 8000300:	4b08      	ldr	r3, [pc, #32]	; (8000324 <dbg_command_scan+0x5c>)
 8000302:	715a      	strb	r2, [r3, #5]
	memcpy(protocol.parameters,  protocol.data_in,(protocol.tail-1));
 8000304:	4b07      	ldr	r3, [pc, #28]	; (8000324 <dbg_command_scan+0x5c>)
 8000306:	791b      	ldrb	r3, [r3, #4]
 8000308:	3b01      	subs	r3, #1
 800030a:	461a      	mov	r2, r3
 800030c:	4907      	ldr	r1, [pc, #28]	; (800032c <dbg_command_scan+0x64>)
 800030e:	4808      	ldr	r0, [pc, #32]	; (8000330 <dbg_command_scan+0x68>)
 8000310:	f003 ff01 	bl	8004116 <memcpy>

	dbg_uart_parser( protocol.parameters) ;
 8000314:	4806      	ldr	r0, [pc, #24]	; (8000330 <dbg_command_scan+0x68>)
 8000316:	f000 f935 	bl	8000584 <dbg_uart_parser>
	dbg_clear_packet();
 800031a:	f000 f835 	bl	8000388 <dbg_clear_packet>
 800031e:	e000      	b.n	8000322 <dbg_command_scan+0x5a>
	if (!protocol.complete) { return;}
 8000320:	bf00      	nop

}
 8000322:	bd80      	pop	{r7, pc}
 8000324:	20000000 	.word	0x20000000
 8000328:	0800519c 	.word	0x0800519c
 800032c:	20000206 	.word	0x20000206
 8000330:	20000106 	.word	0x20000106

08000334 <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b084      	sub	sp, #16
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == DEBUG_USART_INSTANCE) {
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4a0e      	ldr	r2, [pc, #56]	; (800037c <HAL_UART_RxCpltCallback+0x48>)
 8000342:	4293      	cmp	r3, r2
 8000344:	d115      	bne.n	8000372 <HAL_UART_RxCpltCallback+0x3e>
		dbg_store_packet(Rx_data[0]);
 8000346:	4b0e      	ldr	r3, [pc, #56]	; (8000380 <HAL_UART_RxCpltCallback+0x4c>)
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	b2db      	uxtb	r3, r3
 800034c:	4618      	mov	r0, r3
 800034e:	f7ff ff69 	bl	8000224 <dbg_store_packet>

		__HAL_UART_CLEAR_OREFLAG(UART_DBG_PORT);
 8000352:	2300      	movs	r3, #0
 8000354:	60fb      	str	r3, [r7, #12]
 8000356:	4b0b      	ldr	r3, [pc, #44]	; (8000384 <HAL_UART_RxCpltCallback+0x50>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	60fb      	str	r3, [r7, #12]
 800035e:	4b09      	ldr	r3, [pc, #36]	; (8000384 <HAL_UART_RxCpltCallback+0x50>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	685b      	ldr	r3, [r3, #4]
 8000364:	60fb      	str	r3, [r7, #12]
 8000366:	68fb      	ldr	r3, [r7, #12]

		HAL_UART_Receive_IT(huart, (uint8_t *)Rx_data, 1);
 8000368:	2201      	movs	r2, #1
 800036a:	4905      	ldr	r1, [pc, #20]	; (8000380 <HAL_UART_RxCpltCallback+0x4c>)
 800036c:	6878      	ldr	r0, [r7, #4]
 800036e:	f003 faf3 	bl	8003958 <HAL_UART_Receive_IT>
	}
}
 8000372:	bf00      	nop
 8000374:	3710      	adds	r7, #16
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	40013800 	.word	0x40013800
 8000380:	200005e0 	.word	0x200005e0
 8000384:	20000708 	.word	0x20000708

08000388 <dbg_clear_packet>:


static void dbg_clear_packet(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
	protocol.tail		= false;
 800038c:	4b10      	ldr	r3, [pc, #64]	; (80003d0 <dbg_clear_packet+0x48>)
 800038e:	2200      	movs	r2, #0
 8000390:	711a      	strb	r2, [r3, #4]
	protocol.start		= false;
 8000392:	4a0f      	ldr	r2, [pc, #60]	; (80003d0 <dbg_clear_packet+0x48>)
 8000394:	7893      	ldrb	r3, [r2, #2]
 8000396:	f36f 0341 	bfc	r3, #1, #1
 800039a:	7093      	strb	r3, [r2, #2]
	protocol.command	= false;
 800039c:	4b0c      	ldr	r3, [pc, #48]	; (80003d0 <dbg_clear_packet+0x48>)
 800039e:	2200      	movs	r2, #0
 80003a0:	715a      	strb	r2, [r3, #5]
	protocol.end		= false;
 80003a2:	4b0b      	ldr	r3, [pc, #44]	; (80003d0 <dbg_clear_packet+0x48>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	f883 2306 	strb.w	r2, [r3, #774]	; 0x306
	protocol.complete	= false;
 80003aa:	4a09      	ldr	r2, [pc, #36]	; (80003d0 <dbg_clear_packet+0x48>)
 80003ac:	7893      	ldrb	r3, [r2, #2]
 80003ae:	f36f 0300 	bfc	r3, #0, #1
 80003b2:	7093      	strb	r3, [r2, #2]

	memset(protocol.parameters, false, UART_RX_BUFFER_SIZE);
 80003b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80003b8:	2100      	movs	r1, #0
 80003ba:	4806      	ldr	r0, [pc, #24]	; (80003d4 <dbg_clear_packet+0x4c>)
 80003bc:	f003 feb6 	bl	800412c <memset>
	memset(protocol.data_in   , false, UART_RX_BUFFER_SIZE);
 80003c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80003c4:	2100      	movs	r1, #0
 80003c6:	4804      	ldr	r0, [pc, #16]	; (80003d8 <dbg_clear_packet+0x50>)
 80003c8:	f003 feb0 	bl	800412c <memset>
}
 80003cc:	bf00      	nop
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	20000000 	.word	0x20000000
 80003d4:	20000106 	.word	0x20000106
 80003d8:	20000206 	.word	0x20000206

080003dc <dbg_has_arguments>:


static uint16_t dbg_has_arguments(uint8_t *msg)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b084      	sub	sp, #16
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
	uint8_t *p_char = 0;
 80003e4:	2300      	movs	r3, #0
 80003e6:	60fb      	str	r3, [r7, #12]
	p_char = (uint8_t *) strchr((char *)msg,' ');
 80003e8:	2120      	movs	r1, #32
 80003ea:	6878      	ldr	r0, [r7, #4]
 80003ec:	f003 ffd0 	bl	8004390 <strchr>
 80003f0:	60f8      	str	r0, [r7, #12]
	if (p_char)
 80003f2:	68fb      	ldr	r3, [r7, #12]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d007      	beq.n	8000408 <dbg_has_arguments+0x2c>
		return  ascii_to_to_hex(p_char+1, 'd');
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	3301      	adds	r3, #1
 80003fc:	2164      	movs	r1, #100	; 0x64
 80003fe:	4618      	mov	r0, r3
 8000400:	f000 f846 	bl	8000490 <ascii_to_to_hex>
 8000404:	4603      	mov	r3, r0
 8000406:	e000      	b.n	800040a <dbg_has_arguments+0x2e>
	return 0;
 8000408:	2300      	movs	r3, #0
}
 800040a:	4618      	mov	r0, r3
 800040c:	3710      	adds	r7, #16
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}

08000412 <get_arg_ptr>:


static uint8_t *get_arg_ptr(uint8_t *msg)
{
 8000412:	b580      	push	{r7, lr}
 8000414:	b084      	sub	sp, #16
 8000416:	af00      	add	r7, sp, #0
 8000418:	6078      	str	r0, [r7, #4]
	uint8_t *p_char = 0;
 800041a:	2300      	movs	r3, #0
 800041c:	60fb      	str	r3, [r7, #12]
	p_char = (uint8_t *) strchr((char *)msg,' ');
 800041e:	2120      	movs	r1, #32
 8000420:	6878      	ldr	r0, [r7, #4]
 8000422:	f003 ffb5 	bl	8004390 <strchr>
 8000426:	60f8      	str	r0, [r7, #12]
	if (p_char)
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	2b00      	cmp	r3, #0
 800042c:	d002      	beq.n	8000434 <get_arg_ptr+0x22>
		return  (p_char+1);
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	3301      	adds	r3, #1
 8000432:	e000      	b.n	8000436 <get_arg_ptr+0x24>
	return 0;
 8000434:	2300      	movs	r3, #0
}
 8000436:	4618      	mov	r0, r3
 8000438:	3710      	adds	r7, #16
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}

0800043e <hexascii_to_hex>:

static uint8_t hexascii_to_hex( char  hex_char) {
 800043e:	b480      	push	{r7}
 8000440:	b083      	sub	sp, #12
 8000442:	af00      	add	r7, sp, #0
 8000444:	4603      	mov	r3, r0
 8000446:	71fb      	strb	r3, [r7, #7]

 	if ( hex_char <= 'F' && hex_char >= 'A') return (hex_char -'A')+10;
 8000448:	79fb      	ldrb	r3, [r7, #7]
 800044a:	2b46      	cmp	r3, #70	; 0x46
 800044c:	d806      	bhi.n	800045c <hexascii_to_hex+0x1e>
 800044e:	79fb      	ldrb	r3, [r7, #7]
 8000450:	2b40      	cmp	r3, #64	; 0x40
 8000452:	d903      	bls.n	800045c <hexascii_to_hex+0x1e>
 8000454:	79fb      	ldrb	r3, [r7, #7]
 8000456:	3b37      	subs	r3, #55	; 0x37
 8000458:	b2db      	uxtb	r3, r3
 800045a:	e014      	b.n	8000486 <hexascii_to_hex+0x48>

 	if ( hex_char <= 'f' && hex_char >= 'a') return (hex_char -'a')+10;
 800045c:	79fb      	ldrb	r3, [r7, #7]
 800045e:	2b66      	cmp	r3, #102	; 0x66
 8000460:	d806      	bhi.n	8000470 <hexascii_to_hex+0x32>
 8000462:	79fb      	ldrb	r3, [r7, #7]
 8000464:	2b60      	cmp	r3, #96	; 0x60
 8000466:	d903      	bls.n	8000470 <hexascii_to_hex+0x32>
 8000468:	79fb      	ldrb	r3, [r7, #7]
 800046a:	3b57      	subs	r3, #87	; 0x57
 800046c:	b2db      	uxtb	r3, r3
 800046e:	e00a      	b.n	8000486 <hexascii_to_hex+0x48>

 	if ( hex_char <= '9' && hex_char >= '0') return (hex_char -'0');
 8000470:	79fb      	ldrb	r3, [r7, #7]
 8000472:	2b39      	cmp	r3, #57	; 0x39
 8000474:	d806      	bhi.n	8000484 <hexascii_to_hex+0x46>
 8000476:	79fb      	ldrb	r3, [r7, #7]
 8000478:	2b2f      	cmp	r3, #47	; 0x2f
 800047a:	d903      	bls.n	8000484 <hexascii_to_hex+0x46>
 800047c:	79fb      	ldrb	r3, [r7, #7]
 800047e:	3b30      	subs	r3, #48	; 0x30
 8000480:	b2db      	uxtb	r3, r3
 8000482:	e000      	b.n	8000486 <hexascii_to_hex+0x48>

 	return INVALID_DIGIT_CONVERTION;
 8000484:	23ff      	movs	r3, #255	; 0xff
 }
 8000486:	4618      	mov	r0, r3
 8000488:	370c      	adds	r7, #12
 800048a:	46bd      	mov	sp, r7
 800048c:	bc80      	pop	{r7}
 800048e:	4770      	bx	lr

08000490 <ascii_to_to_hex>:


static uint16_t ascii_to_to_hex(uint8_t *stream_pointer, uint8_t convertion_type)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b084      	sub	sp, #16
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
 8000498:	460b      	mov	r3, r1
 800049a:	70fb      	strb	r3, [r7, #3]
	uint16_t hex_result        = 0;
 800049c:	2300      	movs	r3, #0
 800049e:	81fb      	strh	r3, [r7, #14]
 	uint8_t stream_length      = 0;
 80004a0:	2300      	movs	r3, #0
 80004a2:	737b      	strb	r3, [r7, #13]
 	uint16_t converted_digit   = 1;
 80004a4:	2301      	movs	r3, #1
 80004a6:	813b      	strh	r3, [r7, #8]
 	uint16_t convertion_offset = 0x10;
 80004a8:	2310      	movs	r3, #16
 80004aa:	817b      	strh	r3, [r7, #10]

 	if (convertion_type != 'h')
 80004ac:	78fb      	ldrb	r3, [r7, #3]
 80004ae:	2b68      	cmp	r3, #104	; 0x68
 80004b0:	d01a      	beq.n	80004e8 <ascii_to_to_hex+0x58>
 		convertion_offset = 0xa;
 80004b2:	230a      	movs	r3, #10
 80004b4:	817b      	strh	r3, [r7, #10]

 	while((stream_length != MAX_DIGITS) &&  (*stream_pointer) ) {
 80004b6:	e017      	b.n	80004e8 <ascii_to_to_hex+0x58>

 		converted_digit = ( hexascii_to_hex(*stream_pointer));
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	781b      	ldrb	r3, [r3, #0]
 80004bc:	4618      	mov	r0, r3
 80004be:	f7ff ffbe 	bl	800043e <hexascii_to_hex>
 80004c2:	4603      	mov	r3, r0
 80004c4:	813b      	strh	r3, [r7, #8]
 		if (INVALID_DIGIT_CONVERTION == converted_digit) {
 80004c6:	893b      	ldrh	r3, [r7, #8]
 80004c8:	2bff      	cmp	r3, #255	; 0xff
 80004ca:	d015      	beq.n	80004f8 <ascii_to_to_hex+0x68>
			break;
		}
		hex_result = (hex_result * convertion_offset) + converted_digit;
 80004cc:	89fb      	ldrh	r3, [r7, #14]
 80004ce:	897a      	ldrh	r2, [r7, #10]
 80004d0:	fb02 f303 	mul.w	r3, r2, r3
 80004d4:	b29a      	uxth	r2, r3
 80004d6:	893b      	ldrh	r3, [r7, #8]
 80004d8:	4413      	add	r3, r2
 80004da:	81fb      	strh	r3, [r7, #14]
		stream_pointer++;
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	3301      	adds	r3, #1
 80004e0:	607b      	str	r3, [r7, #4]
		stream_length++;
 80004e2:	7b7b      	ldrb	r3, [r7, #13]
 80004e4:	3301      	adds	r3, #1
 80004e6:	737b      	strb	r3, [r7, #13]
 	while((stream_length != MAX_DIGITS) &&  (*stream_pointer) ) {
 80004e8:	7b7b      	ldrb	r3, [r7, #13]
 80004ea:	2b05      	cmp	r3, #5
 80004ec:	d005      	beq.n	80004fa <ascii_to_to_hex+0x6a>
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d1e0      	bne.n	80004b8 <ascii_to_to_hex+0x28>
 80004f6:	e000      	b.n	80004fa <ascii_to_to_hex+0x6a>
			break;
 80004f8:	bf00      	nop
	}
	return hex_result;
 80004fa:	89fb      	ldrh	r3, [r7, #14]
  }
 80004fc:	4618      	mov	r0, r3
 80004fe:	3710      	adds	r7, #16
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}

08000504 <dbg_setup>:



void dbg_setup(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af00      	add	r7, sp, #0
	__HAL_UART_CLEAR_OREFLAG(UART_DBG_PORT);
 800050a:	2300      	movs	r3, #0
 800050c:	60fb      	str	r3, [r7, #12]
 800050e:	4b1a      	ldr	r3, [pc, #104]	; (8000578 <dbg_setup+0x74>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	60fb      	str	r3, [r7, #12]
 8000516:	4b18      	ldr	r3, [pc, #96]	; (8000578 <dbg_setup+0x74>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	685b      	ldr	r3, [r3, #4]
 800051c:	60fb      	str	r3, [r7, #12]
 800051e:	68fb      	ldr	r3, [r7, #12]
	__HAL_UART_CLEAR_NEFLAG(UART_DBG_PORT);
 8000520:	2300      	movs	r3, #0
 8000522:	60bb      	str	r3, [r7, #8]
 8000524:	4b14      	ldr	r3, [pc, #80]	; (8000578 <dbg_setup+0x74>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	60bb      	str	r3, [r7, #8]
 800052c:	4b12      	ldr	r3, [pc, #72]	; (8000578 <dbg_setup+0x74>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	685b      	ldr	r3, [r3, #4]
 8000532:	60bb      	str	r3, [r7, #8]
 8000534:	68bb      	ldr	r3, [r7, #8]
	__HAL_UART_CLEAR_FEFLAG(UART_DBG_PORT);
 8000536:	2300      	movs	r3, #0
 8000538:	607b      	str	r3, [r7, #4]
 800053a:	4b0f      	ldr	r3, [pc, #60]	; (8000578 <dbg_setup+0x74>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	607b      	str	r3, [r7, #4]
 8000542:	4b0d      	ldr	r3, [pc, #52]	; (8000578 <dbg_setup+0x74>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	685b      	ldr	r3, [r3, #4]
 8000548:	607b      	str	r3, [r7, #4]
 800054a:	687b      	ldr	r3, [r7, #4]
	__HAL_UART_DISABLE_IT(UART_DBG_PORT, UART_IT_ERR);
 800054c:	4b0a      	ldr	r3, [pc, #40]	; (8000578 <dbg_setup+0x74>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	695a      	ldr	r2, [r3, #20]
 8000552:	4b09      	ldr	r3, [pc, #36]	; (8000578 <dbg_setup+0x74>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	f022 0201 	bic.w	r2, r2, #1
 800055a:	615a      	str	r2, [r3, #20]

	HAL_UART_Receive_IT(UART_DBG_PORT,(uint8_t *)Rx_data,1);
 800055c:	2201      	movs	r2, #1
 800055e:	4907      	ldr	r1, [pc, #28]	; (800057c <dbg_setup+0x78>)
 8000560:	4805      	ldr	r0, [pc, #20]	; (8000578 <dbg_setup+0x74>)
 8000562:	f003 f9f9 	bl	8003958 <HAL_UART_Receive_IT>

	task_pool.limit = MAX_TASK;
 8000566:	4b06      	ldr	r3, [pc, #24]	; (8000580 <dbg_setup+0x7c>)
 8000568:	220a      	movs	r2, #10
 800056a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
}
 800056e:	bf00      	nop
 8000570:	3710      	adds	r7, #16
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	20000708 	.word	0x20000708
 800057c:	200005e0 	.word	0x200005e0
 8000580:	200005e4 	.word	0x200005e4

08000584 <dbg_uart_parser>:
}



void dbg_uart_parser(uint8_t *msg)
{
 8000584:	b590      	push	{r4, r7, lr}
 8000586:	b087      	sub	sp, #28
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	uint8_t task_id = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	75fb      	strb	r3, [r7, #23]
	uint16_t args   = dbg_has_arguments(msg);
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f7ff ff23 	bl	80003dc <dbg_has_arguments>
 8000596:	4603      	mov	r3, r0
 8000598:	82bb      	strh	r3, [r7, #20]
	uint8_t cmd_len;
	uint8_t *cmd_str;

	for (task_id = 0; task_id < task_pool.taken_task; task_id++) {
 800059a:	2300      	movs	r3, #0
 800059c:	75fb      	strb	r3, [r7, #23]
 800059e:	e058      	b.n	8000652 <dbg_uart_parser+0xce>

		cmd_str = task_pool.entry[task_id].command;
 80005a0:	7dfb      	ldrb	r3, [r7, #23]
 80005a2:	011b      	lsls	r3, r3, #4
 80005a4:	4a32      	ldr	r2, [pc, #200]	; (8000670 <dbg_uart_parser+0xec>)
 80005a6:	4413      	add	r3, r2
 80005a8:	3304      	adds	r3, #4
 80005aa:	613b      	str	r3, [r7, #16]
		cmd_len = task_pool.entry[task_id].command_len;
 80005ac:	7dfb      	ldrb	r3, [r7, #23]
 80005ae:	4a30      	ldr	r2, [pc, #192]	; (8000670 <dbg_uart_parser+0xec>)
 80005b0:	011b      	lsls	r3, r3, #4
 80005b2:	4413      	add	r3, r2
 80005b4:	330e      	adds	r3, #14
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	73fb      	strb	r3, [r7, #15]

		if ( !STR_CMP(msg ,cmd_str,cmd_len))
 80005ba:	7bfb      	ldrb	r3, [r7, #15]
 80005bc:	461a      	mov	r2, r3
 80005be:	6939      	ldr	r1, [r7, #16]
 80005c0:	6878      	ldr	r0, [r7, #4]
 80005c2:	f003 fd99 	bl	80040f8 <memcmp>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d003      	beq.n	80005d4 <dbg_uart_parser+0x50>
	for (task_id = 0; task_id < task_pool.taken_task; task_id++) {
 80005cc:	7dfb      	ldrb	r3, [r7, #23]
 80005ce:	3301      	adds	r3, #1
 80005d0:	75fb      	strb	r3, [r7, #23]
 80005d2:	e03e      	b.n	8000652 <dbg_uart_parser+0xce>
			continue;

		if ((task_pool.entry[task_id].args=='p')){
 80005d4:	7dfb      	ldrb	r3, [r7, #23]
 80005d6:	4a26      	ldr	r2, [pc, #152]	; (8000670 <dbg_uart_parser+0xec>)
 80005d8:	011b      	lsls	r3, r3, #4
 80005da:	4413      	add	r3, r2
 80005dc:	330f      	adds	r3, #15
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	2b70      	cmp	r3, #112	; 0x70
 80005e2:	d10e      	bne.n	8000602 <dbg_uart_parser+0x7e>
			printf("executing task arg\r\n");
 80005e4:	4823      	ldr	r0, [pc, #140]	; (8000674 <dbg_uart_parser+0xf0>)
 80005e6:	f003 fe1d 	bl	8004224 <puts>
			task_pool.entry[task_id].handlers.ptr_arg(get_arg_ptr(msg));
 80005ea:	7dfb      	ldrb	r3, [r7, #23]
 80005ec:	4a20      	ldr	r2, [pc, #128]	; (8000670 <dbg_uart_parser+0xec>)
 80005ee:	011b      	lsls	r3, r3, #4
 80005f0:	4413      	add	r3, r2
 80005f2:	681c      	ldr	r4, [r3, #0]
 80005f4:	6878      	ldr	r0, [r7, #4]
 80005f6:	f7ff ff0c 	bl	8000412 <get_arg_ptr>
 80005fa:	4603      	mov	r3, r0
 80005fc:	4618      	mov	r0, r3
 80005fe:	47a0      	blx	r4
			return;
 8000600:	e032      	b.n	8000668 <dbg_uart_parser+0xe4>
		}

		if (args && task_pool.entry[task_id].args){
 8000602:	8abb      	ldrh	r3, [r7, #20]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d010      	beq.n	800062a <dbg_uart_parser+0xa6>
 8000608:	7dfb      	ldrb	r3, [r7, #23]
 800060a:	4a19      	ldr	r2, [pc, #100]	; (8000670 <dbg_uart_parser+0xec>)
 800060c:	011b      	lsls	r3, r3, #4
 800060e:	4413      	add	r3, r2
 8000610:	330f      	adds	r3, #15
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d008      	beq.n	800062a <dbg_uart_parser+0xa6>
			task_pool.entry[task_id].handlers.uint_args(args);
 8000618:	7dfb      	ldrb	r3, [r7, #23]
 800061a:	4a15      	ldr	r2, [pc, #84]	; (8000670 <dbg_uart_parser+0xec>)
 800061c:	011b      	lsls	r3, r3, #4
 800061e:	4413      	add	r3, r2
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	8aba      	ldrh	r2, [r7, #20]
 8000624:	4610      	mov	r0, r2
 8000626:	4798      	blx	r3
			return;
 8000628:	e01e      	b.n	8000668 <dbg_uart_parser+0xe4>
		}


		if (! (args | task_pool.entry[task_id].args)) {
 800062a:	8abb      	ldrh	r3, [r7, #20]
 800062c:	7dfa      	ldrb	r2, [r7, #23]
 800062e:	4910      	ldr	r1, [pc, #64]	; (8000670 <dbg_uart_parser+0xec>)
 8000630:	0112      	lsls	r2, r2, #4
 8000632:	440a      	add	r2, r1
 8000634:	320f      	adds	r2, #15
 8000636:	7812      	ldrb	r2, [r2, #0]
 8000638:	4313      	orrs	r3, r2
 800063a:	2b00      	cmp	r3, #0
 800063c:	d110      	bne.n	8000660 <dbg_uart_parser+0xdc>
			printf("executing task NO arg\r\n");
 800063e:	480e      	ldr	r0, [pc, #56]	; (8000678 <dbg_uart_parser+0xf4>)
 8000640:	f003 fdf0 	bl	8004224 <puts>

			task_pool.entry[task_id].handlers.void_args();
 8000644:	7dfb      	ldrb	r3, [r7, #23]
 8000646:	4a0a      	ldr	r2, [pc, #40]	; (8000670 <dbg_uart_parser+0xec>)
 8000648:	011b      	lsls	r3, r3, #4
 800064a:	4413      	add	r3, r2
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4798      	blx	r3
			return;
 8000650:	e00a      	b.n	8000668 <dbg_uart_parser+0xe4>
	for (task_id = 0; task_id < task_pool.taken_task; task_id++) {
 8000652:	4b07      	ldr	r3, [pc, #28]	; (8000670 <dbg_uart_parser+0xec>)
 8000654:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8000658:	7dfa      	ldrb	r2, [r7, #23]
 800065a:	429a      	cmp	r2, r3
 800065c:	d3a0      	bcc.n	80005a0 <dbg_uart_parser+0x1c>
 800065e:	e000      	b.n	8000662 <dbg_uart_parser+0xde>
		}
		break;
 8000660:	bf00      	nop
	}
	printf("task executed\r\n");
 8000662:	4806      	ldr	r0, [pc, #24]	; (800067c <dbg_uart_parser+0xf8>)
 8000664:	f003 fdde 	bl	8004224 <puts>
}
 8000668:	371c      	adds	r7, #28
 800066a:	46bd      	mov	sp, r7
 800066c:	bd90      	pop	{r4, r7, pc}
 800066e:	bf00      	nop
 8000670:	200005e4 	.word	0x200005e4
 8000674:	080051b0 	.word	0x080051b0
 8000678:	080051c4 	.word	0x080051c4
 800067c:	080051dc 	.word	0x080051dc

08000680 <servo_set_angle>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#define SERVO_ANGLE_0   1000
#define SERVO_PERIOD    (20000 -1)
#define SERVO_TIM_PRESCALER 8
void servo_set_angle(uint16_t angle){
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	80fb      	strh	r3, [r7, #6]

	printf(" Angle to be set is [%d]\r\n",angle );
 800068a:	88fb      	ldrh	r3, [r7, #6]
 800068c:	4619      	mov	r1, r3
 800068e:	480b      	ldr	r0, [pc, #44]	; (80006bc <servo_set_angle+0x3c>)
 8000690:	f003 fd54 	bl	800413c <iprintf>
	 if ( (angle >  2000) || (angle < 300)) {
 8000694:	88fb      	ldrh	r3, [r7, #6]
 8000696:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800069a:	d803      	bhi.n	80006a4 <servo_set_angle+0x24>
 800069c:	88fb      	ldrh	r3, [r7, #6]
 800069e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80006a2:	d203      	bcs.n	80006ac <servo_set_angle+0x2c>
		 printf("wrong angle value\r\n" );
 80006a4:	4806      	ldr	r0, [pc, #24]	; (80006c0 <servo_set_angle+0x40>)
 80006a6:	f003 fdbd 	bl	8004224 <puts>
		 return;
 80006aa:	e003      	b.n	80006b4 <servo_set_angle+0x34>
	 }
	 htim4.Instance->CCR1 = angle;
 80006ac:	4b05      	ldr	r3, [pc, #20]	; (80006c4 <servo_set_angle+0x44>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	88fa      	ldrh	r2, [r7, #6]
 80006b2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	080051ec 	.word	0x080051ec
 80006c0:	08005208 	.word	0x08005208
 80006c4:	20000688 	.word	0x20000688

080006c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setvbuf(stdout,0, _IOLBF, 0);
 80006ce:	4b34      	ldr	r3, [pc, #208]	; (80007a0 <main+0xd8>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	6898      	ldr	r0, [r3, #8]
 80006d4:	2300      	movs	r3, #0
 80006d6:	2201      	movs	r2, #1
 80006d8:	2100      	movs	r1, #0
 80006da:	f003 fdab 	bl	8004234 <setvbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006de:	f000 fe07 	bl	80012f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e2:	f000 f875 	bl	80007d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e6:	f000 f9fb 	bl	8000ae0 <MX_GPIO_Init>
  MX_DMA_Init();
 80006ea:	f000 f9db 	bl	8000aa4 <MX_DMA_Init>
  MX_TIM3_Init();
 80006ee:	f000 f8b1 	bl	8000854 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80006f2:	f000 f9ad 	bl	8000a50 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 80006f6:	f000 f933 	bl	8000960 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  uint32_t seconds = HAL_GetTick();
 80006fa:	f000 fe51 	bl	80013a0 <HAL_GetTick>
 80006fe:	60f8      	str	r0, [r7, #12]
  printf("Program stars!!\r\n" );
 8000700:	4828      	ldr	r0, [pc, #160]	; (80007a4 <main+0xdc>)
 8000702:	f003 fd8f 	bl	8004224 <puts>
  //printf("PWM table size[%d] !!\r\n",sizeof(pwm_value)/2 );

  dbg_setup();
 8000706:	f7ff fefd 	bl	8000504 <dbg_setup>
   start_led_sequence();
 800070a:	f000 fc8b 	bl	8001024 <start_led_sequence>
  dbg_register_task((void*)parse_led_color_input, "set", 'p');
 800070e:	2270      	movs	r2, #112	; 0x70
 8000710:	4925      	ldr	r1, [pc, #148]	; (80007a8 <main+0xe0>)
 8000712:	4826      	ldr	r0, [pc, #152]	; (80007ac <main+0xe4>)
 8000714:	f7ff fd22 	bl	800015c <dbg_register_task>
  dbg_register_task(stop_led_sequence, "stop",0);
 8000718:	2200      	movs	r2, #0
 800071a:	4925      	ldr	r1, [pc, #148]	; (80007b0 <main+0xe8>)
 800071c:	4825      	ldr	r0, [pc, #148]	; (80007b4 <main+0xec>)
 800071e:	f7ff fd1d 	bl	800015c <dbg_register_task>
  dbg_register_task(start_led_sequence, "start",0);
 8000722:	2200      	movs	r2, #0
 8000724:	4924      	ldr	r1, [pc, #144]	; (80007b8 <main+0xf0>)
 8000726:	4825      	ldr	r0, [pc, #148]	; (80007bc <main+0xf4>)
 8000728:	f7ff fd18 	bl	800015c <dbg_register_task>
  dbg_register_task(servo_set_angle ,"servo",'1');
 800072c:	2231      	movs	r2, #49	; 0x31
 800072e:	4924      	ldr	r1, [pc, #144]	; (80007c0 <main+0xf8>)
 8000730:	4824      	ldr	r0, [pc, #144]	; (80007c4 <main+0xfc>)
 8000732:	f7ff fd13 	bl	800015c <dbg_register_task>

  uint8_t switch_colors = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	72bb      	strb	r3, [r7, #10]
  uint8_t led_id[9]= {0};
 800073a:	463b      	mov	r3, r7
 800073c:	2200      	movs	r2, #0
 800073e:	601a      	str	r2, [r3, #0]
 8000740:	605a      	str	r2, [r3, #4]
 8000742:	721a      	strb	r2, [r3, #8]
  uint8_t index = 0;
 8000744:	2300      	movs	r3, #0
 8000746:	72fb      	strb	r3, [r7, #11]
  for(index = 0;index< 9;index++) {
 8000748:	2300      	movs	r3, #0
 800074a:	72fb      	strb	r3, [r7, #11]
 800074c:	e009      	b.n	8000762 <main+0x9a>
	  led_id[index] = index;
 800074e:	7afb      	ldrb	r3, [r7, #11]
 8000750:	f107 0210 	add.w	r2, r7, #16
 8000754:	4413      	add	r3, r2
 8000756:	7afa      	ldrb	r2, [r7, #11]
 8000758:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(index = 0;index< 9;index++) {
 800075c:	7afb      	ldrb	r3, [r7, #11]
 800075e:	3301      	adds	r3, #1
 8000760:	72fb      	strb	r3, [r7, #11]
 8000762:	7afb      	ldrb	r3, [r7, #11]
 8000764:	2b08      	cmp	r3, #8
 8000766:	d9f2      	bls.n	800074e <main+0x86>
  }

// htim4.Instance->CCR1 = 1000;
 HAL_TIM_Base_Start(&htim4);
 8000768:	4817      	ldr	r0, [pc, #92]	; (80007c8 <main+0x100>)
 800076a:	f001 ff70 	bl	800264e <HAL_TIM_Base_Start>
 HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800076e:	2100      	movs	r1, #0
 8000770:	4815      	ldr	r0, [pc, #84]	; (80007c8 <main+0x100>)
 8000772:	f001 ffed 	bl	8002750 <HAL_TIM_PWM_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    dbg_command_scan();
 8000776:	f7ff fda7 	bl	80002c8 <dbg_command_scan>
    if ( HAL_GetTick() >seconds){
 800077a:	f000 fe11 	bl	80013a0 <HAL_GetTick>
 800077e:	4602      	mov	r2, r0
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	4293      	cmp	r3, r2
 8000784:	d2f7      	bcs.n	8000776 <main+0xae>
	    seconds = HAL_GetTick() + 600;
 8000786:	f000 fe0b 	bl	80013a0 <HAL_GetTick>
 800078a:	4603      	mov	r3, r0
 800078c:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8000790:	60fb      	str	r3, [r7, #12]
	    GPIOC->ODR ^=GPIO_PIN_13;
 8000792:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <main+0x104>)
 8000794:	68db      	ldr	r3, [r3, #12]
 8000796:	4a0d      	ldr	r2, [pc, #52]	; (80007cc <main+0x104>)
 8000798:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800079c:	60d3      	str	r3, [r2, #12]
    dbg_command_scan();
 800079e:	e7ea      	b.n	8000776 <main+0xae>
 80007a0:	20000554 	.word	0x20000554
 80007a4:	0800521c 	.word	0x0800521c
 80007a8:	08005230 	.word	0x08005230
 80007ac:	0800114d 	.word	0x0800114d
 80007b0:	08005234 	.word	0x08005234
 80007b4:	08001049 	.word	0x08001049
 80007b8:	0800523c 	.word	0x0800523c
 80007bc:	08001025 	.word	0x08001025
 80007c0:	08005244 	.word	0x08005244
 80007c4:	08000681 	.word	0x08000681
 80007c8:	20000688 	.word	0x20000688
 80007cc:	40011000 	.word	0x40011000

080007d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b090      	sub	sp, #64	; 0x40
 80007d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007d6:	f107 0318 	add.w	r3, r7, #24
 80007da:	2228      	movs	r2, #40	; 0x28
 80007dc:	2100      	movs	r1, #0
 80007de:	4618      	mov	r0, r3
 80007e0:	f003 fca4 	bl	800412c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e4:	1d3b      	adds	r3, r7, #4
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	60da      	str	r2, [r3, #12]
 80007f0:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007f2:	2302      	movs	r3, #2
 80007f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007f6:	2301      	movs	r3, #1
 80007f8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007fa:	2310      	movs	r3, #16
 80007fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007fe:	2302      	movs	r3, #2
 8000800:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000802:	2300      	movs	r3, #0
 8000804:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000806:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800080a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080c:	f107 0318 	add.w	r3, r7, #24
 8000810:	4618      	mov	r0, r3
 8000812:	f001 fad5 	bl	8001dc0 <HAL_RCC_OscConfig>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800081c:	f000 f9ac 	bl	8000b78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000820:	230f      	movs	r3, #15
 8000822:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000824:	2302      	movs	r3, #2
 8000826:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800082c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000830:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000832:	2300      	movs	r3, #0
 8000834:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000836:	1d3b      	adds	r3, r7, #4
 8000838:	2102      	movs	r1, #2
 800083a:	4618      	mov	r0, r3
 800083c:	f001 fd40 	bl	80022c0 <HAL_RCC_ClockConfig>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000846:	f000 f997 	bl	8000b78 <Error_Handler>
  }
}
 800084a:	bf00      	nop
 800084c:	3740      	adds	r7, #64	; 0x40
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
	...

08000854 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b08e      	sub	sp, #56	; 0x38
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800085a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800085e:	2200      	movs	r2, #0
 8000860:	601a      	str	r2, [r3, #0]
 8000862:	605a      	str	r2, [r3, #4]
 8000864:	609a      	str	r2, [r3, #8]
 8000866:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000868:	f107 0320 	add.w	r3, r7, #32
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]
 8000880:	615a      	str	r2, [r3, #20]
 8000882:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000884:	4b32      	ldr	r3, [pc, #200]	; (8000950 <MX_TIM3_Init+0xfc>)
 8000886:	4a33      	ldr	r2, [pc, #204]	; (8000954 <MX_TIM3_Init+0x100>)
 8000888:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = TIMER_PRESCALER;
 800088a:	4b31      	ldr	r3, [pc, #196]	; (8000950 <MX_TIM3_Init+0xfc>)
 800088c:	2200      	movs	r2, #0
 800088e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000890:	4b2f      	ldr	r3, [pc, #188]	; (8000950 <MX_TIM3_Init+0xfc>)
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = TIMER_PERIOD;
 8000896:	4b30      	ldr	r3, [pc, #192]	; (8000958 <MX_TIM3_Init+0x104>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	0a1b      	lsrs	r3, r3, #8
 800089c:	4a2f      	ldr	r2, [pc, #188]	; (800095c <MX_TIM3_Init+0x108>)
 800089e:	fba2 2303 	umull	r2, r3, r2, r3
 80008a2:	091b      	lsrs	r3, r3, #4
 80008a4:	3b01      	subs	r3, #1
 80008a6:	4a2a      	ldr	r2, [pc, #168]	; (8000950 <MX_TIM3_Init+0xfc>)
 80008a8:	60d3      	str	r3, [r2, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008aa:	4b29      	ldr	r3, [pc, #164]	; (8000950 <MX_TIM3_Init+0xfc>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80008b0:	4b27      	ldr	r3, [pc, #156]	; (8000950 <MX_TIM3_Init+0xfc>)
 80008b2:	2280      	movs	r2, #128	; 0x80
 80008b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008b6:	4826      	ldr	r0, [pc, #152]	; (8000950 <MX_TIM3_Init+0xfc>)
 80008b8:	f001 fe9e 	bl	80025f8 <HAL_TIM_Base_Init>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 80008c2:	f000 f959 	bl	8000b78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008ca:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008d0:	4619      	mov	r1, r3
 80008d2:	481f      	ldr	r0, [pc, #124]	; (8000950 <MX_TIM3_Init+0xfc>)
 80008d4:	f002 fae8 	bl	8002ea8 <HAL_TIM_ConfigClockSource>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80008de:	f000 f94b 	bl	8000b78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80008e2:	481b      	ldr	r0, [pc, #108]	; (8000950 <MX_TIM3_Init+0xfc>)
 80008e4:	f001 ff00 	bl	80026e8 <HAL_TIM_PWM_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80008ee:	f000 f943 	bl	8000b78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008f2:	2300      	movs	r3, #0
 80008f4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008f6:	2300      	movs	r3, #0
 80008f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008fa:	f107 0320 	add.w	r3, r7, #32
 80008fe:	4619      	mov	r1, r3
 8000900:	4813      	ldr	r0, [pc, #76]	; (8000950 <MX_TIM3_Init+0xfc>)
 8000902:	f002 feed 	bl	80036e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_TIM3_Init+0xbc>
  {
    Error_Handler();
 800090c:	f000 f934 	bl	8000b78 <Error_Handler>
  }
  sConfigOC.OCIdleState  = TIM_OCIDLESTATE_SET;
 8000910:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000914:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000916:	2300      	movs	r3, #0
 8000918:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800091a:	2360      	movs	r3, #96	; 0x60
 800091c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800091e:	2300      	movs	r3, #0
 8000920:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000922:	2300      	movs	r3, #0
 8000924:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000926:	2304      	movs	r3, #4
 8000928:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800092a:	1d3b      	adds	r3, r7, #4
 800092c:	220c      	movs	r2, #12
 800092e:	4619      	mov	r1, r3
 8000930:	4807      	ldr	r0, [pc, #28]	; (8000950 <MX_TIM3_Init+0xfc>)
 8000932:	f002 f9f3 	bl	8002d1c <HAL_TIM_PWM_ConfigChannel>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 800093c:	f000 f91c 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000940:	4803      	ldr	r0, [pc, #12]	; (8000950 <MX_TIM3_Init+0xfc>)
 8000942:	f000 f9bd 	bl	8000cc0 <HAL_TIM_MspPostInit>

}
 8000946:	bf00      	nop
 8000948:	3738      	adds	r7, #56	; 0x38
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200006c8 	.word	0x200006c8
 8000954:	40000400 	.word	0x40000400
 8000958:	20000308 	.word	0x20000308
 800095c:	014f8b59 	.word	0x014f8b59

08000960 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b08e      	sub	sp, #56	; 0x38
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000966:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]
 8000972:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000974:	f107 0320 	add.w	r3, r7, #32
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800097e:	1d3b      	adds	r3, r7, #4
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]
 8000984:	605a      	str	r2, [r3, #4]
 8000986:	609a      	str	r2, [r3, #8]
 8000988:	60da      	str	r2, [r3, #12]
 800098a:	611a      	str	r2, [r3, #16]
 800098c:	615a      	str	r2, [r3, #20]
 800098e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000990:	4b2d      	ldr	r3, [pc, #180]	; (8000a48 <MX_TIM4_Init+0xe8>)
 8000992:	4a2e      	ldr	r2, [pc, #184]	; (8000a4c <MX_TIM4_Init+0xec>)
 8000994:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = SERVO_TIM_PRESCALER;
 8000996:	4b2c      	ldr	r3, [pc, #176]	; (8000a48 <MX_TIM4_Init+0xe8>)
 8000998:	2208      	movs	r2, #8
 800099a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800099c:	4b2a      	ldr	r3, [pc, #168]	; (8000a48 <MX_TIM4_Init+0xe8>)
 800099e:	2200      	movs	r2, #0
 80009a0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = SERVO_PERIOD;
 80009a2:	4b29      	ldr	r3, [pc, #164]	; (8000a48 <MX_TIM4_Init+0xe8>)
 80009a4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80009a8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009aa:	4b27      	ldr	r3, [pc, #156]	; (8000a48 <MX_TIM4_Init+0xe8>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009b0:	4b25      	ldr	r3, [pc, #148]	; (8000a48 <MX_TIM4_Init+0xe8>)
 80009b2:	2280      	movs	r2, #128	; 0x80
 80009b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80009b6:	4824      	ldr	r0, [pc, #144]	; (8000a48 <MX_TIM4_Init+0xe8>)
 80009b8:	f001 fe1e 	bl	80025f8 <HAL_TIM_Base_Init>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80009c2:	f000 f8d9 	bl	8000b78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009ca:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80009cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009d0:	4619      	mov	r1, r3
 80009d2:	481d      	ldr	r0, [pc, #116]	; (8000a48 <MX_TIM4_Init+0xe8>)
 80009d4:	f002 fa68 	bl	8002ea8 <HAL_TIM_ConfigClockSource>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80009de:	f000 f8cb 	bl	8000b78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80009e2:	4819      	ldr	r0, [pc, #100]	; (8000a48 <MX_TIM4_Init+0xe8>)
 80009e4:	f001 fe80 	bl	80026e8 <HAL_TIM_PWM_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80009ee:	f000 f8c3 	bl	8000b78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009f2:	2300      	movs	r3, #0
 80009f4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009f6:	2300      	movs	r3, #0
 80009f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80009fa:	f107 0320 	add.w	r3, r7, #32
 80009fe:	4619      	mov	r1, r3
 8000a00:	4811      	ldr	r0, [pc, #68]	; (8000a48 <MX_TIM4_Init+0xe8>)
 8000a02:	f002 fe6d 	bl	80036e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000a0c:	f000 f8b4 	bl	8000b78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a10:	2360      	movs	r3, #96	; 0x60
 8000a12:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = SERVO_ANGLE_0;
 8000a14:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a18:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a22:	1d3b      	adds	r3, r7, #4
 8000a24:	2200      	movs	r2, #0
 8000a26:	4619      	mov	r1, r3
 8000a28:	4807      	ldr	r0, [pc, #28]	; (8000a48 <MX_TIM4_Init+0xe8>)
 8000a2a:	f002 f977 	bl	8002d1c <HAL_TIM_PWM_ConfigChannel>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8000a34:	f000 f8a0 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000a38:	4803      	ldr	r0, [pc, #12]	; (8000a48 <MX_TIM4_Init+0xe8>)
 8000a3a:	f000 f941 	bl	8000cc0 <HAL_TIM_MspPostInit>

}
 8000a3e:	bf00      	nop
 8000a40:	3738      	adds	r7, #56	; 0x38
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	20000688 	.word	0x20000688
 8000a4c:	40000800 	.word	0x40000800

08000a50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a54:	4b11      	ldr	r3, [pc, #68]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a56:	4a12      	ldr	r2, [pc, #72]	; (8000aa0 <MX_USART1_UART_Init+0x50>)
 8000a58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a5a:	4b10      	ldr	r3, [pc, #64]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a62:	4b0e      	ldr	r3, [pc, #56]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a68:	4b0c      	ldr	r3, [pc, #48]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a6e:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a74:	4b09      	ldr	r3, [pc, #36]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a76:	220c      	movs	r2, #12
 8000a78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a7a:	4b08      	ldr	r3, [pc, #32]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a86:	4805      	ldr	r0, [pc, #20]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a88:	f002 fe80 	bl	800378c <HAL_UART_Init>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a92:	f000 f871 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000708 	.word	0x20000708
 8000aa0:	40013800 	.word	0x40013800

08000aa4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aaa:	4b0c      	ldr	r3, [pc, #48]	; (8000adc <MX_DMA_Init+0x38>)
 8000aac:	695b      	ldr	r3, [r3, #20]
 8000aae:	4a0b      	ldr	r2, [pc, #44]	; (8000adc <MX_DMA_Init+0x38>)
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	6153      	str	r3, [r2, #20]
 8000ab6:	4b09      	ldr	r3, [pc, #36]	; (8000adc <MX_DMA_Init+0x38>)
 8000ab8:	695b      	ldr	r3, [r3, #20]
 8000aba:	f003 0301 	and.w	r3, r3, #1
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	200d      	movs	r0, #13
 8000ac8:	f000 fd6d 	bl	80015a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000acc:	200d      	movs	r0, #13
 8000ace:	f000 fd86 	bl	80015de <HAL_NVIC_EnableIRQ>

}
 8000ad2:	bf00      	nop
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40021000 	.word	0x40021000

08000ae0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b088      	sub	sp, #32
 8000ae4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae6:	f107 0310 	add.w	r3, r7, #16
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	605a      	str	r2, [r3, #4]
 8000af0:	609a      	str	r2, [r3, #8]
 8000af2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af4:	4b1e      	ldr	r3, [pc, #120]	; (8000b70 <MX_GPIO_Init+0x90>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	4a1d      	ldr	r2, [pc, #116]	; (8000b70 <MX_GPIO_Init+0x90>)
 8000afa:	f043 0310 	orr.w	r3, r3, #16
 8000afe:	6193      	str	r3, [r2, #24]
 8000b00:	4b1b      	ldr	r3, [pc, #108]	; (8000b70 <MX_GPIO_Init+0x90>)
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	f003 0310 	and.w	r3, r3, #16
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0c:	4b18      	ldr	r3, [pc, #96]	; (8000b70 <MX_GPIO_Init+0x90>)
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	4a17      	ldr	r2, [pc, #92]	; (8000b70 <MX_GPIO_Init+0x90>)
 8000b12:	f043 0308 	orr.w	r3, r3, #8
 8000b16:	6193      	str	r3, [r2, #24]
 8000b18:	4b15      	ldr	r3, [pc, #84]	; (8000b70 <MX_GPIO_Init+0x90>)
 8000b1a:	699b      	ldr	r3, [r3, #24]
 8000b1c:	f003 0308 	and.w	r3, r3, #8
 8000b20:	60bb      	str	r3, [r7, #8]
 8000b22:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b24:	4b12      	ldr	r3, [pc, #72]	; (8000b70 <MX_GPIO_Init+0x90>)
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	4a11      	ldr	r2, [pc, #68]	; (8000b70 <MX_GPIO_Init+0x90>)
 8000b2a:	f043 0304 	orr.w	r3, r3, #4
 8000b2e:	6193      	str	r3, [r2, #24]
 8000b30:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <MX_GPIO_Init+0x90>)
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	f003 0304 	and.w	r3, r3, #4
 8000b38:	607b      	str	r3, [r7, #4]
 8000b3a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(board_led_GPIO_Port, board_led_Pin, GPIO_PIN_RESET);
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b42:	480c      	ldr	r0, [pc, #48]	; (8000b74 <MX_GPIO_Init+0x94>)
 8000b44:	f001 f924 	bl	8001d90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : board_led_Pin */
  GPIO_InitStruct.Pin = board_led_Pin;
 8000b48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b56:	2302      	movs	r3, #2
 8000b58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(board_led_GPIO_Port, &GPIO_InitStruct);
 8000b5a:	f107 0310 	add.w	r3, r7, #16
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4804      	ldr	r0, [pc, #16]	; (8000b74 <MX_GPIO_Init+0x94>)
 8000b62:	f000 ffbb 	bl	8001adc <HAL_GPIO_Init>

}
 8000b66:	bf00      	nop
 8000b68:	3720      	adds	r7, #32
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40021000 	.word	0x40021000
 8000b74:	40011000 	.word	0x40011000

08000b78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bc80      	pop	{r7}
 8000b82:	4770      	bx	lr

08000b84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b8a:	4b15      	ldr	r3, [pc, #84]	; (8000be0 <HAL_MspInit+0x5c>)
 8000b8c:	699b      	ldr	r3, [r3, #24]
 8000b8e:	4a14      	ldr	r2, [pc, #80]	; (8000be0 <HAL_MspInit+0x5c>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	6193      	str	r3, [r2, #24]
 8000b96:	4b12      	ldr	r3, [pc, #72]	; (8000be0 <HAL_MspInit+0x5c>)
 8000b98:	699b      	ldr	r3, [r3, #24]
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	; (8000be0 <HAL_MspInit+0x5c>)
 8000ba4:	69db      	ldr	r3, [r3, #28]
 8000ba6:	4a0e      	ldr	r2, [pc, #56]	; (8000be0 <HAL_MspInit+0x5c>)
 8000ba8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bac:	61d3      	str	r3, [r2, #28]
 8000bae:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <HAL_MspInit+0x5c>)
 8000bb0:	69db      	ldr	r3, [r3, #28]
 8000bb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000bba:	4b0a      	ldr	r3, [pc, #40]	; (8000be4 <HAL_MspInit+0x60>)
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000bce:	60fb      	str	r3, [r7, #12]
 8000bd0:	4a04      	ldr	r2, [pc, #16]	; (8000be4 <HAL_MspInit+0x60>)
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	3714      	adds	r7, #20
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bc80      	pop	{r7}
 8000bde:	4770      	bx	lr
 8000be0:	40021000 	.word	0x40021000
 8000be4:	40010000 	.word	0x40010000

08000be8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a2d      	ldr	r2, [pc, #180]	; (8000cac <HAL_TIM_Base_MspInit+0xc4>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d142      	bne.n	8000c80 <HAL_TIM_Base_MspInit+0x98>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000bfa:	4b2d      	ldr	r3, [pc, #180]	; (8000cb0 <HAL_TIM_Base_MspInit+0xc8>)
 8000bfc:	69db      	ldr	r3, [r3, #28]
 8000bfe:	4a2c      	ldr	r2, [pc, #176]	; (8000cb0 <HAL_TIM_Base_MspInit+0xc8>)
 8000c00:	f043 0302 	orr.w	r3, r3, #2
 8000c04:	61d3      	str	r3, [r2, #28]
 8000c06:	4b2a      	ldr	r3, [pc, #168]	; (8000cb0 <HAL_TIM_Base_MspInit+0xc8>)
 8000c08:	69db      	ldr	r3, [r3, #28]
 8000c0a:	f003 0302 	and.w	r3, r3, #2
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	68fb      	ldr	r3, [r7, #12]
  
    /* TIM3 DMA Init */
    /* TIM3_CH4_UP Init */
    hdma_tim3_ch4_up.Instance = DMA1_Channel3;
 8000c12:	4b28      	ldr	r3, [pc, #160]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c14:	4a28      	ldr	r2, [pc, #160]	; (8000cb8 <HAL_TIM_Base_MspInit+0xd0>)
 8000c16:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c18:	4b26      	ldr	r3, [pc, #152]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c1a:	2210      	movs	r2, #16
 8000c1c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c1e:	4b25      	ldr	r3, [pc, #148]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8000c24:	4b23      	ldr	r3, [pc, #140]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c26:	2280      	movs	r2, #128	; 0x80
 8000c28:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c2a:	4b22      	ldr	r3, [pc, #136]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c30:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c32:	4b20      	ldr	r3, [pc, #128]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c38:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 8000c3a:	4b1e      	ldr	r3, [pc, #120]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c3c:	2220      	movs	r2, #32
 8000c3e:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 8000c40:	4b1c      	ldr	r3, [pc, #112]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 8000c46:	481b      	ldr	r0, [pc, #108]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c48:	f000 fce4 	bl	8001614 <HAL_DMA_Init>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8000c52:	f7ff ff91 	bl	8000b78 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4a16      	ldr	r2, [pc, #88]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c5a:	631a      	str	r2, [r3, #48]	; 0x30
 8000c5c:	4a15      	ldr	r2, [pc, #84]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a13      	ldr	r2, [pc, #76]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c66:	621a      	str	r2, [r3, #32]
 8000c68:	4a12      	ldr	r2, [pc, #72]	; (8000cb4 <HAL_TIM_Base_MspInit+0xcc>)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6253      	str	r3, [r2, #36]	; 0x24

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2100      	movs	r1, #0
 8000c72:	201d      	movs	r0, #29
 8000c74:	f000 fc97 	bl	80015a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000c78:	201d      	movs	r0, #29
 8000c7a:	f000 fcb0 	bl	80015de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000c7e:	e010      	b.n	8000ca2 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM4)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a0d      	ldr	r2, [pc, #52]	; (8000cbc <HAL_TIM_Base_MspInit+0xd4>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d10b      	bne.n	8000ca2 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000c8a:	4b09      	ldr	r3, [pc, #36]	; (8000cb0 <HAL_TIM_Base_MspInit+0xc8>)
 8000c8c:	69db      	ldr	r3, [r3, #28]
 8000c8e:	4a08      	ldr	r2, [pc, #32]	; (8000cb0 <HAL_TIM_Base_MspInit+0xc8>)
 8000c90:	f043 0304 	orr.w	r3, r3, #4
 8000c94:	61d3      	str	r3, [r2, #28]
 8000c96:	4b06      	ldr	r3, [pc, #24]	; (8000cb0 <HAL_TIM_Base_MspInit+0xc8>)
 8000c98:	69db      	ldr	r3, [r3, #28]
 8000c9a:	f003 0304 	and.w	r3, r3, #4
 8000c9e:	60bb      	str	r3, [r7, #8]
 8000ca0:	68bb      	ldr	r3, [r7, #8]
}
 8000ca2:	bf00      	nop
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40000400 	.word	0x40000400
 8000cb0:	40021000 	.word	0x40021000
 8000cb4:	20000748 	.word	0x20000748
 8000cb8:	40020030 	.word	0x40020030
 8000cbc:	40000800 	.word	0x40000800

08000cc0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b088      	sub	sp, #32
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc8:	f107 0310 	add.w	r3, r7, #16
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	605a      	str	r2, [r3, #4]
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4a1e      	ldr	r2, [pc, #120]	; (8000d54 <HAL_TIM_MspPostInit+0x94>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d118      	bne.n	8000d12 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce0:	4b1d      	ldr	r3, [pc, #116]	; (8000d58 <HAL_TIM_MspPostInit+0x98>)
 8000ce2:	699b      	ldr	r3, [r3, #24]
 8000ce4:	4a1c      	ldr	r2, [pc, #112]	; (8000d58 <HAL_TIM_MspPostInit+0x98>)
 8000ce6:	f043 0308 	orr.w	r3, r3, #8
 8000cea:	6193      	str	r3, [r2, #24]
 8000cec:	4b1a      	ldr	r3, [pc, #104]	; (8000d58 <HAL_TIM_MspPostInit+0x98>)
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	f003 0308 	and.w	r3, r3, #8
 8000cf4:	60fb      	str	r3, [r7, #12]
 8000cf6:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration    
    PB1     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d00:	2302      	movs	r3, #2
 8000d02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d04:	f107 0310 	add.w	r3, r7, #16
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4814      	ldr	r0, [pc, #80]	; (8000d5c <HAL_TIM_MspPostInit+0x9c>)
 8000d0c:	f000 fee6 	bl	8001adc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000d10:	e01c      	b.n	8000d4c <HAL_TIM_MspPostInit+0x8c>
  else if(htim->Instance==TIM4)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a12      	ldr	r2, [pc, #72]	; (8000d60 <HAL_TIM_MspPostInit+0xa0>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d117      	bne.n	8000d4c <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1c:	4b0e      	ldr	r3, [pc, #56]	; (8000d58 <HAL_TIM_MspPostInit+0x98>)
 8000d1e:	699b      	ldr	r3, [r3, #24]
 8000d20:	4a0d      	ldr	r2, [pc, #52]	; (8000d58 <HAL_TIM_MspPostInit+0x98>)
 8000d22:	f043 0308 	orr.w	r3, r3, #8
 8000d26:	6193      	str	r3, [r2, #24]
 8000d28:	4b0b      	ldr	r3, [pc, #44]	; (8000d58 <HAL_TIM_MspPostInit+0x98>)
 8000d2a:	699b      	ldr	r3, [r3, #24]
 8000d2c:	f003 0308 	and.w	r3, r3, #8
 8000d30:	60bb      	str	r3, [r7, #8]
 8000d32:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000d34:	2340      	movs	r3, #64	; 0x40
 8000d36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d40:	f107 0310 	add.w	r3, r7, #16
 8000d44:	4619      	mov	r1, r3
 8000d46:	4805      	ldr	r0, [pc, #20]	; (8000d5c <HAL_TIM_MspPostInit+0x9c>)
 8000d48:	f000 fec8 	bl	8001adc <HAL_GPIO_Init>
}
 8000d4c:	bf00      	nop
 8000d4e:	3720      	adds	r7, #32
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40000400 	.word	0x40000400
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	40010c00 	.word	0x40010c00
 8000d60:	40000800 	.word	0x40000800

08000d64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b088      	sub	sp, #32
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6c:	f107 0310 	add.w	r3, r7, #16
 8000d70:	2200      	movs	r2, #0
 8000d72:	601a      	str	r2, [r3, #0]
 8000d74:	605a      	str	r2, [r3, #4]
 8000d76:	609a      	str	r2, [r3, #8]
 8000d78:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a20      	ldr	r2, [pc, #128]	; (8000e00 <HAL_UART_MspInit+0x9c>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d139      	bne.n	8000df8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d84:	4b1f      	ldr	r3, [pc, #124]	; (8000e04 <HAL_UART_MspInit+0xa0>)
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	4a1e      	ldr	r2, [pc, #120]	; (8000e04 <HAL_UART_MspInit+0xa0>)
 8000d8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d8e:	6193      	str	r3, [r2, #24]
 8000d90:	4b1c      	ldr	r3, [pc, #112]	; (8000e04 <HAL_UART_MspInit+0xa0>)
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d98:	60fb      	str	r3, [r7, #12]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9c:	4b19      	ldr	r3, [pc, #100]	; (8000e04 <HAL_UART_MspInit+0xa0>)
 8000d9e:	699b      	ldr	r3, [r3, #24]
 8000da0:	4a18      	ldr	r2, [pc, #96]	; (8000e04 <HAL_UART_MspInit+0xa0>)
 8000da2:	f043 0304 	orr.w	r3, r3, #4
 8000da6:	6193      	str	r3, [r2, #24]
 8000da8:	4b16      	ldr	r3, [pc, #88]	; (8000e04 <HAL_UART_MspInit+0xa0>)
 8000daa:	699b      	ldr	r3, [r3, #24]
 8000dac:	f003 0304 	and.w	r3, r3, #4
 8000db0:	60bb      	str	r3, [r7, #8]
 8000db2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000db4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000db8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dbe:	2303      	movs	r3, #3
 8000dc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc2:	f107 0310 	add.w	r3, r7, #16
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	480f      	ldr	r0, [pc, #60]	; (8000e08 <HAL_UART_MspInit+0xa4>)
 8000dca:	f000 fe87 	bl	8001adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000dce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ddc:	f107 0310 	add.w	r3, r7, #16
 8000de0:	4619      	mov	r1, r3
 8000de2:	4809      	ldr	r0, [pc, #36]	; (8000e08 <HAL_UART_MspInit+0xa4>)
 8000de4:	f000 fe7a 	bl	8001adc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000de8:	2200      	movs	r2, #0
 8000dea:	2100      	movs	r1, #0
 8000dec:	2025      	movs	r0, #37	; 0x25
 8000dee:	f000 fbda 	bl	80015a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000df2:	2025      	movs	r0, #37	; 0x25
 8000df4:	f000 fbf3 	bl	80015de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000df8:	bf00      	nop
 8000dfa:	3720      	adds	r7, #32
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40013800 	.word	0x40013800
 8000e04:	40021000 	.word	0x40021000
 8000e08:	40010800 	.word	0x40010800

08000e0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000e10:	bf00      	nop
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bc80      	pop	{r7}
 8000e16:	4770      	bx	lr

08000e18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e1c:	e7fe      	b.n	8000e1c <HardFault_Handler+0x4>

08000e1e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e1e:	b480      	push	{r7}
 8000e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e22:	e7fe      	b.n	8000e22 <MemManage_Handler+0x4>

08000e24 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e28:	e7fe      	b.n	8000e28 <BusFault_Handler+0x4>

08000e2a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e2e:	e7fe      	b.n	8000e2e <UsageFault_Handler+0x4>

08000e30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bc80      	pop	{r7}
 8000e3a:	4770      	bx	lr

08000e3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr

08000e48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr

08000e54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e58:	f000 fa90 	bl	800137c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e5c:	bf00      	nop
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8000e64:	4802      	ldr	r0, [pc, #8]	; (8000e70 <DMA1_Channel3_IRQHandler+0x10>)
 8000e66:	f000 fd05 	bl	8001874 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000e6a:	bf00      	nop
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000748 	.word	0x20000748

08000e74 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000e78:	4802      	ldr	r0, [pc, #8]	; (8000e84 <TIM3_IRQHandler+0x10>)
 8000e7a:	f001 fe47 	bl	8002b0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	200006c8 	.word	0x200006c8

08000e88 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e8c:	4802      	ldr	r0, [pc, #8]	; (8000e98 <USART1_IRQHandler+0x10>)
 8000e8e:	f002 fdb7 	bl	8003a00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	20000708 	.word	0x20000708

08000e9c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	60f8      	str	r0, [r7, #12]
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	617b      	str	r3, [r7, #20]
 8000eac:	e00a      	b.n	8000ec4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000eae:	f3af 8000 	nop.w
 8000eb2:	4601      	mov	r1, r0
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	1c5a      	adds	r2, r3, #1
 8000eb8:	60ba      	str	r2, [r7, #8]
 8000eba:	b2ca      	uxtb	r2, r1
 8000ebc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	617b      	str	r3, [r7, #20]
 8000ec4:	697a      	ldr	r2, [r7, #20]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	dbf0      	blt.n	8000eae <_read+0x12>
	}

return len;
 8000ecc:	687b      	ldr	r3, [r7, #4]
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3718      	adds	r7, #24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
	UNUSED(file);
	UNUSED(len);
	HAL_UART_Transmit( &huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	b29a      	uxth	r2, r3
 8000ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8000eec:	68b9      	ldr	r1, [r7, #8]
 8000eee:	4804      	ldr	r0, [pc, #16]	; (8000f00 <_write+0x28>)
 8000ef0:	f002 fc99 	bl	8003826 <HAL_UART_Transmit>

	return len;
 8000ef4:	687b      	ldr	r3, [r7, #4]
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3710      	adds	r7, #16
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000708 	.word	0x20000708

08000f04 <_close>:

int _close(int file)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
	return -1;
 8000f0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr

08000f1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b083      	sub	sp, #12
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f2a:	605a      	str	r2, [r3, #4]
	return 0;
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bc80      	pop	{r7}
 8000f36:	4770      	bx	lr

08000f38 <_isatty>:

int _isatty(int file)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	return 1;
 8000f40:	2301      	movs	r3, #1
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr

08000f4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
	return 0;
 8000f58:	2300      	movs	r3, #0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3714      	adds	r7, #20
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bc80      	pop	{r7}
 8000f62:	4770      	bx	lr

08000f64 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000f6c:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <_sbrk+0x50>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d102      	bne.n	8000f7a <_sbrk+0x16>
		heap_end = &end;
 8000f74:	4b0f      	ldr	r3, [pc, #60]	; (8000fb4 <_sbrk+0x50>)
 8000f76:	4a10      	ldr	r2, [pc, #64]	; (8000fb8 <_sbrk+0x54>)
 8000f78:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000f7a:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <_sbrk+0x50>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000f80:	4b0c      	ldr	r3, [pc, #48]	; (8000fb4 <_sbrk+0x50>)
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	4413      	add	r3, r2
 8000f88:	466a      	mov	r2, sp
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d907      	bls.n	8000f9e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000f8e:	f003 f889 	bl	80040a4 <__errno>
 8000f92:	4602      	mov	r2, r0
 8000f94:	230c      	movs	r3, #12
 8000f96:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000f98:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9c:	e006      	b.n	8000fac <_sbrk+0x48>
	}

	heap_end += incr;
 8000f9e:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <_sbrk+0x50>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	4a03      	ldr	r2, [pc, #12]	; (8000fb4 <_sbrk+0x50>)
 8000fa8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000faa:	68fb      	ldr	r3, [r7, #12]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3710      	adds	r7, #16
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	200005d4 	.word	0x200005d4
 8000fb8:	20000798 	.word	0x20000798

08000fbc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000fc0:	4b15      	ldr	r3, [pc, #84]	; (8001018 <SystemInit+0x5c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a14      	ldr	r2, [pc, #80]	; (8001018 <SystemInit+0x5c>)
 8000fc6:	f043 0301 	orr.w	r3, r3, #1
 8000fca:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000fcc:	4b12      	ldr	r3, [pc, #72]	; (8001018 <SystemInit+0x5c>)
 8000fce:	685a      	ldr	r2, [r3, #4]
 8000fd0:	4911      	ldr	r1, [pc, #68]	; (8001018 <SystemInit+0x5c>)
 8000fd2:	4b12      	ldr	r3, [pc, #72]	; (800101c <SystemInit+0x60>)
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000fd8:	4b0f      	ldr	r3, [pc, #60]	; (8001018 <SystemInit+0x5c>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a0e      	ldr	r2, [pc, #56]	; (8001018 <SystemInit+0x5c>)
 8000fde:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000fe2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fe6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000fe8:	4b0b      	ldr	r3, [pc, #44]	; (8001018 <SystemInit+0x5c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a0a      	ldr	r2, [pc, #40]	; (8001018 <SystemInit+0x5c>)
 8000fee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ff2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000ff4:	4b08      	ldr	r3, [pc, #32]	; (8001018 <SystemInit+0x5c>)
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	4a07      	ldr	r2, [pc, #28]	; (8001018 <SystemInit+0x5c>)
 8000ffa:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000ffe:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001000:	4b05      	ldr	r3, [pc, #20]	; (8001018 <SystemInit+0x5c>)
 8001002:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001006:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001008:	4b05      	ldr	r3, [pc, #20]	; (8001020 <SystemInit+0x64>)
 800100a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800100e:	609a      	str	r2, [r3, #8]
#endif 
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	bc80      	pop	{r7}
 8001016:	4770      	bx	lr
 8001018:	40021000 	.word	0x40021000
 800101c:	f8ff0000 	.word	0xf8ff0000
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <start_led_sequence>:
		0,0,0,0,0,0,0,0
	}
};

void start_led_sequence(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(TIMER_HANDLER_PTR);
 8001028:	4805      	ldr	r0, [pc, #20]	; (8001040 <start_led_sequence+0x1c>)
 800102a:	f001 fb10 	bl	800264e <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start_DMA(TIMER_HANDLER_PTR, PWM_CHANNEL, (uint32_t *)led_table, sizeof(led_table)/2);
 800102e:	f44f 7390 	mov.w	r3, #288	; 0x120
 8001032:	4a04      	ldr	r2, [pc, #16]	; (8001044 <start_led_sequence+0x20>)
 8001034:	210c      	movs	r1, #12
 8001036:	4802      	ldr	r0, [pc, #8]	; (8001040 <start_led_sequence+0x1c>)
 8001038:	f001 fbbc 	bl	80027b4 <HAL_TIM_PWM_Start_DMA>
}
 800103c:	bf00      	nop
 800103e:	bd80      	pop	{r7, pc}
 8001040:	200006c8 	.word	0x200006c8
 8001044:	2000030c 	.word	0x2000030c

08001048 <stop_led_sequence>:

void stop_led_sequence(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop_DMA(TIMER_HANDLER_PTR, PWM_CHANNEL);
 800104c:	210c      	movs	r1, #12
 800104e:	4808      	ldr	r0, [pc, #32]	; (8001070 <stop_led_sequence+0x28>)
 8001050:	f001 fcb6 	bl	80029c0 <HAL_TIM_PWM_Stop_DMA>
	HAL_TIM_Base_Stop(TIMER_HANDLER_PTR);
 8001054:	4806      	ldr	r0, [pc, #24]	; (8001070 <stop_led_sequence+0x28>)
 8001056:	f001 fb1d 	bl	8002694 <HAL_TIM_Base_Stop>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	2102      	movs	r1, #2
 800105e:	4805      	ldr	r0, [pc, #20]	; (8001074 <stop_led_sequence+0x2c>)
 8001060:	f000 fe96 	bl	8001d90 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001064:	200a      	movs	r0, #10
 8001066:	f000 f9a5 	bl	80013b4 <HAL_Delay>

}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	200006c8 	.word	0x200006c8
 8001074:	40010c00 	.word	0x40010c00

08001078 <set_color>:
void set_color(uint32_t color_rgb, uint16_t led_id)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	807b      	strh	r3, [r7, #2]
	if (led_id >= TOTAL_LEDS) return;
 8001084:	887b      	ldrh	r3, [r7, #2]
 8001086:	2b08      	cmp	r3, #8
 8001088:	d82e      	bhi.n	80010e8 <set_color+0x70>
	uint8_t red_color   = (color_rgb & 0xff0000)>>16;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	0c1b      	lsrs	r3, r3, #16
 800108e:	73fb      	strb	r3, [r7, #15]
	uint8_t green_color = (color_rgb & 0x00ff00)>>8;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	0a1b      	lsrs	r3, r3, #8
 8001094:	73bb      	strb	r3, [r7, #14]
	uint8_t blue_color  = (color_rgb & 0x0000ff);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	737b      	strb	r3, [r7, #13]
	set_pwm_entry_color(red_color  , &led_table[led_id][8]);
 800109a:	887a      	ldrh	r2, [r7, #2]
 800109c:	4613      	mov	r3, r2
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	4413      	add	r3, r2
 80010a2:	011b      	lsls	r3, r3, #4
 80010a4:	3310      	adds	r3, #16
 80010a6:	4a12      	ldr	r2, [pc, #72]	; (80010f0 <set_color+0x78>)
 80010a8:	441a      	add	r2, r3
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
 80010ac:	4611      	mov	r1, r2
 80010ae:	4618      	mov	r0, r3
 80010b0:	f000 f820 	bl	80010f4 <set_pwm_entry_color>
	set_pwm_entry_color(green_color, &led_table[led_id][0]);
 80010b4:	887a      	ldrh	r2, [r7, #2]
 80010b6:	4613      	mov	r3, r2
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	4413      	add	r3, r2
 80010bc:	011b      	lsls	r3, r3, #4
 80010be:	4a0c      	ldr	r2, [pc, #48]	; (80010f0 <set_color+0x78>)
 80010c0:	441a      	add	r2, r3
 80010c2:	7bbb      	ldrb	r3, [r7, #14]
 80010c4:	4611      	mov	r1, r2
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 f814 	bl	80010f4 <set_pwm_entry_color>
	set_pwm_entry_color(blue_color , &led_table[led_id][16]);
 80010cc:	887a      	ldrh	r2, [r7, #2]
 80010ce:	4613      	mov	r3, r2
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	4413      	add	r3, r2
 80010d4:	011b      	lsls	r3, r3, #4
 80010d6:	3320      	adds	r3, #32
 80010d8:	4a05      	ldr	r2, [pc, #20]	; (80010f0 <set_color+0x78>)
 80010da:	441a      	add	r2, r3
 80010dc:	7b7b      	ldrb	r3, [r7, #13]
 80010de:	4611      	mov	r1, r2
 80010e0:	4618      	mov	r0, r3
 80010e2:	f000 f807 	bl	80010f4 <set_pwm_entry_color>
 80010e6:	e000      	b.n	80010ea <set_color+0x72>
	if (led_id >= TOTAL_LEDS) return;
 80010e8:	bf00      	nop
}
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	2000030c 	.word	0x2000030c

080010f4 <set_pwm_entry_color>:

void set_pwm_entry_color(uint8_t color, uint16_t *color_ptr)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	6039      	str	r1, [r7, #0]
 80010fe:	71fb      	strb	r3, [r7, #7]
	uint8_t bits;
//w0	memset(color_ptr,0, 8);
	for(bits=0; bits<8;bits++){
 8001100:	2300      	movs	r3, #0
 8001102:	73fb      	strb	r3, [r7, #15]
 8001104:	e019      	b.n	800113a <set_pwm_entry_color+0x46>
		if (((color >>(7-bits) & 0x01))){
 8001106:	79fa      	ldrb	r2, [r7, #7]
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	f1c3 0307 	rsb	r3, r3, #7
 800110e:	fa42 f303 	asr.w	r3, r2, r3
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	2b00      	cmp	r3, #0
 8001118:	d006      	beq.n	8001128 <set_pwm_entry_color+0x34>
			color_ptr[bits] = W1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	683a      	ldr	r2, [r7, #0]
 8001120:	4413      	add	r3, r2
 8001122:	2234      	movs	r2, #52	; 0x34
 8001124:	801a      	strh	r2, [r3, #0]
 8001126:	e005      	b.n	8001134 <set_pwm_entry_color+0x40>
		}else{
			color_ptr[bits] = W0;
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	683a      	ldr	r2, [r7, #0]
 800112e:	4413      	add	r3, r2
 8001130:	221a      	movs	r2, #26
 8001132:	801a      	strh	r2, [r3, #0]
	for(bits=0; bits<8;bits++){
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	3301      	adds	r3, #1
 8001138:	73fb      	strb	r3, [r7, #15]
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	2b07      	cmp	r3, #7
 800113e:	d9e2      	bls.n	8001106 <set_pwm_entry_color+0x12>
		}
	}

}
 8001140:	bf00      	nop
 8001142:	3714      	adds	r7, #20
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr
	...

0800114c <parse_led_color_input>:
void parse_led_color_input(char *ascii_color, uint32_t *color_out){
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]

	stop_led_sequence();
 8001156:	f7ff ff77 	bl	8001048 <stop_led_sequence>
	uint8_t *p_char = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	60fb      	str	r3, [r7, #12]
	uint8_t led_id = 0;
 800115e:	2300      	movs	r3, #0
 8001160:	72fb      	strb	r3, [r7, #11]
	p_char = (uint8_t *) strchr((char *)ascii_color,' ');
 8001162:	2120      	movs	r1, #32
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f003 f913 	bl	8004390 <strchr>
 800116a:	60f8      	str	r0, [r7, #12]
	if (p_char == 0)
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d015      	beq.n	800119e <parse_led_color_input+0x52>
		return;
	led_id = (uint8_t)((*ascii_color)-'0');
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	3b30      	subs	r3, #48	; 0x30
 8001178:	72fb      	strb	r3, [r7, #11]
	printf("Led is [%x] , color [%s]\r\n",led_id ,(char *)(p_char+1));
 800117a:	7af9      	ldrb	r1, [r7, #11]
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	3301      	adds	r3, #1
 8001180:	461a      	mov	r2, r3
 8001182:	4809      	ldr	r0, [pc, #36]	; (80011a8 <parse_led_color_input+0x5c>)
 8001184:	f002 ffda 	bl	800413c <iprintf>
	led_set_color_ascii((char *)(p_char+1),led_id,0 );
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	3301      	adds	r3, #1
 800118c:	7afa      	ldrb	r2, [r7, #11]
 800118e:	b291      	uxth	r1, r2
 8001190:	2200      	movs	r2, #0
 8001192:	4618      	mov	r0, r3
 8001194:	f000 f80a 	bl	80011ac <led_set_color_ascii>
	start_led_sequence();
 8001198:	f7ff ff44 	bl	8001024 <start_led_sequence>
 800119c:	e000      	b.n	80011a0 <parse_led_color_input+0x54>
		return;
 800119e:	bf00      	nop
}
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	0800524c 	.word	0x0800524c

080011ac <led_set_color_ascii>:


void led_set_color_ascii(char *ascii_color ,uint16_t led_id, uint32_t *color_out)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	460b      	mov	r3, r1
 80011b6:	607a      	str	r2, [r7, #4]
 80011b8:	817b      	strh	r3, [r7, #10]
	uint32_t color_out_local;

	color_out_local = ascii_to_to_hex((uint8_t *)ascii_color,'h');
 80011ba:	2168      	movs	r1, #104	; 0x68
 80011bc:	68f8      	ldr	r0, [r7, #12]
 80011be:	f000 f83c 	bl	800123a <ascii_to_to_hex>
 80011c2:	6178      	str	r0, [r7, #20]
	if (color_out_local == INVALID_DIGIT_CONVERTION) return;
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011ca:	d00b      	beq.n	80011e4 <led_set_color_ascii+0x38>

	set_color(color_out_local, led_id);
 80011cc:	897b      	ldrh	r3, [r7, #10]
 80011ce:	4619      	mov	r1, r3
 80011d0:	6978      	ldr	r0, [r7, #20]
 80011d2:	f7ff ff51 	bl	8001078 <set_color>
	if (color_out != 0){
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d004      	beq.n	80011e6 <led_set_color_ascii+0x3a>
		*color_out = color_out_local;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	697a      	ldr	r2, [r7, #20]
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	e000      	b.n	80011e6 <led_set_color_ascii+0x3a>
	if (color_out_local == INVALID_DIGIT_CONVERTION) return;
 80011e4:	bf00      	nop
	}
}
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <hexascii_to_hex>:



static uint32_t hexascii_to_hex( char  hex_char) {
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]

	if ( hex_char <= 'F' && hex_char >= 'A') return (hex_char -'A')+10;
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	2b46      	cmp	r3, #70	; 0x46
 80011fa:	d805      	bhi.n	8001208 <hexascii_to_hex+0x1c>
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	2b40      	cmp	r3, #64	; 0x40
 8001200:	d902      	bls.n	8001208 <hexascii_to_hex+0x1c>
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	3b37      	subs	r3, #55	; 0x37
 8001206:	e013      	b.n	8001230 <hexascii_to_hex+0x44>

	if ( hex_char <= 'f' && hex_char >= 'a') return (hex_char -'a')+10;
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	2b66      	cmp	r3, #102	; 0x66
 800120c:	d805      	bhi.n	800121a <hexascii_to_hex+0x2e>
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	2b60      	cmp	r3, #96	; 0x60
 8001212:	d902      	bls.n	800121a <hexascii_to_hex+0x2e>
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	3b57      	subs	r3, #87	; 0x57
 8001218:	e00a      	b.n	8001230 <hexascii_to_hex+0x44>

	if ( hex_char <= '9' && hex_char >= '0') return (hex_char -'0');
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	2b39      	cmp	r3, #57	; 0x39
 800121e:	d805      	bhi.n	800122c <hexascii_to_hex+0x40>
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	2b2f      	cmp	r3, #47	; 0x2f
 8001224:	d902      	bls.n	800122c <hexascii_to_hex+0x40>
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	3b30      	subs	r3, #48	; 0x30
 800122a:	e001      	b.n	8001230 <hexascii_to_hex+0x44>

	return INVALID_DIGIT_CONVERTION;
 800122c:	f04f 33ff 	mov.w	r3, #4294967295
 }
 8001230:	4618      	mov	r0, r3
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	bc80      	pop	{r7}
 8001238:	4770      	bx	lr

0800123a <ascii_to_to_hex>:

 #define MAX_DIGITS                 6
static uint32_t ascii_to_to_hex(uint8_t *stream_pointer, uint8_t convertion_type)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b086      	sub	sp, #24
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
 8001242:	460b      	mov	r3, r1
 8001244:	70fb      	strb	r3, [r7, #3]
	uint32_t hex_result        = 0;
 8001246:	2300      	movs	r3, #0
 8001248:	617b      	str	r3, [r7, #20]
	uint8_t stream_length      = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	74fb      	strb	r3, [r7, #19]
	uint16_t converted_digit   = 1;
 800124e:	2301      	movs	r3, #1
 8001250:	81fb      	strh	r3, [r7, #14]
	uint16_t convertion_offset = 0x10;
 8001252:	2310      	movs	r3, #16
 8001254:	823b      	strh	r3, [r7, #16]

	if (convertion_type != 'h')
 8001256:	78fb      	ldrb	r3, [r7, #3]
 8001258:	2b68      	cmp	r3, #104	; 0x68
 800125a:	d016      	beq.n	800128a <ascii_to_to_hex+0x50>
		convertion_offset = 0xa;
 800125c:	230a      	movs	r3, #10
 800125e:	823b      	strh	r3, [r7, #16]

	while((stream_length != MAX_DIGITS) &&  (*stream_pointer) ) {
 8001260:	e013      	b.n	800128a <ascii_to_to_hex+0x50>

		converted_digit = ( hexascii_to_hex(*stream_pointer));
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff ffc0 	bl	80011ec <hexascii_to_hex>
 800126c:	4603      	mov	r3, r0
 800126e:	81fb      	strh	r3, [r7, #14]
		if (INVALID_DIGIT_CONVERTION == converted_digit) {
			return  INVALID_DIGIT_CONVERTION;
			break;
		}
		hex_result = (hex_result * convertion_offset) + converted_digit;
 8001270:	8a3b      	ldrh	r3, [r7, #16]
 8001272:	697a      	ldr	r2, [r7, #20]
 8001274:	fb02 f203 	mul.w	r2, r2, r3
 8001278:	89fb      	ldrh	r3, [r7, #14]
 800127a:	4413      	add	r3, r2
 800127c:	617b      	str	r3, [r7, #20]
		stream_pointer++;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3301      	adds	r3, #1
 8001282:	607b      	str	r3, [r7, #4]
		stream_length++;
 8001284:	7cfb      	ldrb	r3, [r7, #19]
 8001286:	3301      	adds	r3, #1
 8001288:	74fb      	strb	r3, [r7, #19]
	while((stream_length != MAX_DIGITS) &&  (*stream_pointer) ) {
 800128a:	7cfb      	ldrb	r3, [r7, #19]
 800128c:	2b06      	cmp	r3, #6
 800128e:	d003      	beq.n	8001298 <ascii_to_to_hex+0x5e>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d1e4      	bne.n	8001262 <ascii_to_to_hex+0x28>
	}
	return hex_result;
 8001298:	697b      	ldr	r3, [r7, #20]
}
 800129a:	4618      	mov	r0, r3
 800129c:	3718      	adds	r7, #24
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80012a4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80012a6:	e003      	b.n	80012b0 <LoopCopyDataInit>

080012a8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80012a8:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80012aa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80012ac:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80012ae:	3104      	adds	r1, #4

080012b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80012b0:	480a      	ldr	r0, [pc, #40]	; (80012dc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80012b2:	4b0b      	ldr	r3, [pc, #44]	; (80012e0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80012b4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80012b6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80012b8:	d3f6      	bcc.n	80012a8 <CopyDataInit>
  ldr r2, =_sbss
 80012ba:	4a0a      	ldr	r2, [pc, #40]	; (80012e4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80012bc:	e002      	b.n	80012c4 <LoopFillZerobss>

080012be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80012be:	2300      	movs	r3, #0
  str r3, [r2], #4
 80012c0:	f842 3b04 	str.w	r3, [r2], #4

080012c4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80012c4:	4b08      	ldr	r3, [pc, #32]	; (80012e8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80012c6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80012c8:	d3f9      	bcc.n	80012be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012ca:	f7ff fe77 	bl	8000fbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012ce:	f002 feef 	bl	80040b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012d2:	f7ff f9f9 	bl	80006c8 <main>
  bx lr
 80012d6:	4770      	bx	lr
  ldr r3, =_sidata
 80012d8:	08005334 	.word	0x08005334
  ldr r0, =_sdata
 80012dc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80012e0:	200005b8 	.word	0x200005b8
  ldr r2, =_sbss
 80012e4:	200005b8 	.word	0x200005b8
  ldr r3, = _ebss
 80012e8:	20000794 	.word	0x20000794

080012ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012ec:	e7fe      	b.n	80012ec <ADC1_2_IRQHandler>
	...

080012f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012f4:	4b08      	ldr	r3, [pc, #32]	; (8001318 <HAL_Init+0x28>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a07      	ldr	r2, [pc, #28]	; (8001318 <HAL_Init+0x28>)
 80012fa:	f043 0310 	orr.w	r3, r3, #16
 80012fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001300:	2003      	movs	r0, #3
 8001302:	f000 f945 	bl	8001590 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001306:	2000      	movs	r0, #0
 8001308:	f000 f808 	bl	800131c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800130c:	f7ff fc3a 	bl	8000b84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40022000 	.word	0x40022000

0800131c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001324:	4b12      	ldr	r3, [pc, #72]	; (8001370 <HAL_InitTick+0x54>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4b12      	ldr	r3, [pc, #72]	; (8001374 <HAL_InitTick+0x58>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	4619      	mov	r1, r3
 800132e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001332:	fbb3 f3f1 	udiv	r3, r3, r1
 8001336:	fbb2 f3f3 	udiv	r3, r2, r3
 800133a:	4618      	mov	r0, r3
 800133c:	f000 f95d 	bl	80015fa <HAL_SYSTICK_Config>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e00e      	b.n	8001368 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2b0f      	cmp	r3, #15
 800134e:	d80a      	bhi.n	8001366 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001350:	2200      	movs	r2, #0
 8001352:	6879      	ldr	r1, [r7, #4]
 8001354:	f04f 30ff 	mov.w	r0, #4294967295
 8001358:	f000 f925 	bl	80015a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800135c:	4a06      	ldr	r2, [pc, #24]	; (8001378 <HAL_InitTick+0x5c>)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001362:	2300      	movs	r3, #0
 8001364:	e000      	b.n	8001368 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
}
 8001368:	4618      	mov	r0, r3
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20000308 	.word	0x20000308
 8001374:	20000550 	.word	0x20000550
 8001378:	2000054c 	.word	0x2000054c

0800137c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001380:	4b05      	ldr	r3, [pc, #20]	; (8001398 <HAL_IncTick+0x1c>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	461a      	mov	r2, r3
 8001386:	4b05      	ldr	r3, [pc, #20]	; (800139c <HAL_IncTick+0x20>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4413      	add	r3, r2
 800138c:	4a03      	ldr	r2, [pc, #12]	; (800139c <HAL_IncTick+0x20>)
 800138e:	6013      	str	r3, [r2, #0]
}
 8001390:	bf00      	nop
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr
 8001398:	20000550 	.word	0x20000550
 800139c:	2000078c 	.word	0x2000078c

080013a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  return uwTick;
 80013a4:	4b02      	ldr	r3, [pc, #8]	; (80013b0 <HAL_GetTick+0x10>)
 80013a6:	681b      	ldr	r3, [r3, #0]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr
 80013b0:	2000078c 	.word	0x2000078c

080013b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013bc:	f7ff fff0 	bl	80013a0 <HAL_GetTick>
 80013c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013cc:	d005      	beq.n	80013da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013ce:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <HAL_Delay+0x40>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	461a      	mov	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	4413      	add	r3, r2
 80013d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013da:	bf00      	nop
 80013dc:	f7ff ffe0 	bl	80013a0 <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d8f7      	bhi.n	80013dc <HAL_Delay+0x28>
  {
  }
}
 80013ec:	bf00      	nop
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20000550 	.word	0x20000550

080013f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b085      	sub	sp, #20
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f003 0307 	and.w	r3, r3, #7
 8001406:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001408:	4b0c      	ldr	r3, [pc, #48]	; (800143c <__NVIC_SetPriorityGrouping+0x44>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800140e:	68ba      	ldr	r2, [r7, #8]
 8001410:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001414:	4013      	ands	r3, r2
 8001416:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001420:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001424:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001428:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800142a:	4a04      	ldr	r2, [pc, #16]	; (800143c <__NVIC_SetPriorityGrouping+0x44>)
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	60d3      	str	r3, [r2, #12]
}
 8001430:	bf00      	nop
 8001432:	3714      	adds	r7, #20
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	e000ed00 	.word	0xe000ed00

08001440 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001444:	4b04      	ldr	r3, [pc, #16]	; (8001458 <__NVIC_GetPriorityGrouping+0x18>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	0a1b      	lsrs	r3, r3, #8
 800144a:	f003 0307 	and.w	r3, r3, #7
}
 800144e:	4618      	mov	r0, r3
 8001450:	46bd      	mov	sp, r7
 8001452:	bc80      	pop	{r7}
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	e000ed00 	.word	0xe000ed00

0800145c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146a:	2b00      	cmp	r3, #0
 800146c:	db0b      	blt.n	8001486 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	f003 021f 	and.w	r2, r3, #31
 8001474:	4906      	ldr	r1, [pc, #24]	; (8001490 <__NVIC_EnableIRQ+0x34>)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	095b      	lsrs	r3, r3, #5
 800147c:	2001      	movs	r0, #1
 800147e:	fa00 f202 	lsl.w	r2, r0, r2
 8001482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001486:	bf00      	nop
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	bc80      	pop	{r7}
 800148e:	4770      	bx	lr
 8001490:	e000e100 	.word	0xe000e100

08001494 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	4603      	mov	r3, r0
 800149c:	6039      	str	r1, [r7, #0]
 800149e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	db0a      	blt.n	80014be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	b2da      	uxtb	r2, r3
 80014ac:	490c      	ldr	r1, [pc, #48]	; (80014e0 <__NVIC_SetPriority+0x4c>)
 80014ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b2:	0112      	lsls	r2, r2, #4
 80014b4:	b2d2      	uxtb	r2, r2
 80014b6:	440b      	add	r3, r1
 80014b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014bc:	e00a      	b.n	80014d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	b2da      	uxtb	r2, r3
 80014c2:	4908      	ldr	r1, [pc, #32]	; (80014e4 <__NVIC_SetPriority+0x50>)
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	f003 030f 	and.w	r3, r3, #15
 80014ca:	3b04      	subs	r3, #4
 80014cc:	0112      	lsls	r2, r2, #4
 80014ce:	b2d2      	uxtb	r2, r2
 80014d0:	440b      	add	r3, r1
 80014d2:	761a      	strb	r2, [r3, #24]
}
 80014d4:	bf00      	nop
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	e000e100 	.word	0xe000e100
 80014e4:	e000ed00 	.word	0xe000ed00

080014e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b089      	sub	sp, #36	; 0x24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	f003 0307 	and.w	r3, r3, #7
 80014fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	f1c3 0307 	rsb	r3, r3, #7
 8001502:	2b04      	cmp	r3, #4
 8001504:	bf28      	it	cs
 8001506:	2304      	movcs	r3, #4
 8001508:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	3304      	adds	r3, #4
 800150e:	2b06      	cmp	r3, #6
 8001510:	d902      	bls.n	8001518 <NVIC_EncodePriority+0x30>
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	3b03      	subs	r3, #3
 8001516:	e000      	b.n	800151a <NVIC_EncodePriority+0x32>
 8001518:	2300      	movs	r3, #0
 800151a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800151c:	f04f 32ff 	mov.w	r2, #4294967295
 8001520:	69bb      	ldr	r3, [r7, #24]
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	43da      	mvns	r2, r3
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	401a      	ands	r2, r3
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001530:	f04f 31ff 	mov.w	r1, #4294967295
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	fa01 f303 	lsl.w	r3, r1, r3
 800153a:	43d9      	mvns	r1, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001540:	4313      	orrs	r3, r2
         );
}
 8001542:	4618      	mov	r0, r3
 8001544:	3724      	adds	r7, #36	; 0x24
 8001546:	46bd      	mov	sp, r7
 8001548:	bc80      	pop	{r7}
 800154a:	4770      	bx	lr

0800154c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3b01      	subs	r3, #1
 8001558:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800155c:	d301      	bcc.n	8001562 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800155e:	2301      	movs	r3, #1
 8001560:	e00f      	b.n	8001582 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001562:	4a0a      	ldr	r2, [pc, #40]	; (800158c <SysTick_Config+0x40>)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3b01      	subs	r3, #1
 8001568:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800156a:	210f      	movs	r1, #15
 800156c:	f04f 30ff 	mov.w	r0, #4294967295
 8001570:	f7ff ff90 	bl	8001494 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001574:	4b05      	ldr	r3, [pc, #20]	; (800158c <SysTick_Config+0x40>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800157a:	4b04      	ldr	r3, [pc, #16]	; (800158c <SysTick_Config+0x40>)
 800157c:	2207      	movs	r2, #7
 800157e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	e000e010 	.word	0xe000e010

08001590 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f7ff ff2d 	bl	80013f8 <__NVIC_SetPriorityGrouping>
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b086      	sub	sp, #24
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	4603      	mov	r3, r0
 80015ae:	60b9      	str	r1, [r7, #8]
 80015b0:	607a      	str	r2, [r7, #4]
 80015b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015b8:	f7ff ff42 	bl	8001440 <__NVIC_GetPriorityGrouping>
 80015bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	68b9      	ldr	r1, [r7, #8]
 80015c2:	6978      	ldr	r0, [r7, #20]
 80015c4:	f7ff ff90 	bl	80014e8 <NVIC_EncodePriority>
 80015c8:	4602      	mov	r2, r0
 80015ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ce:	4611      	mov	r1, r2
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff ff5f 	bl	8001494 <__NVIC_SetPriority>
}
 80015d6:	bf00      	nop
 80015d8:	3718      	adds	r7, #24
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b082      	sub	sp, #8
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	4603      	mov	r3, r0
 80015e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff ff35 	bl	800145c <__NVIC_EnableIRQ>
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b082      	sub	sp, #8
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7ff ffa2 	bl	800154c <SysTick_Config>
 8001608:	4603      	mov	r3, r0
}
 800160a:	4618      	mov	r0, r3
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
	...

08001614 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800161c:	2300      	movs	r3, #0
 800161e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e043      	b.n	80016b2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	461a      	mov	r2, r3
 8001630:	4b22      	ldr	r3, [pc, #136]	; (80016bc <HAL_DMA_Init+0xa8>)
 8001632:	4413      	add	r3, r2
 8001634:	4a22      	ldr	r2, [pc, #136]	; (80016c0 <HAL_DMA_Init+0xac>)
 8001636:	fba2 2303 	umull	r2, r3, r2, r3
 800163a:	091b      	lsrs	r3, r3, #4
 800163c:	009a      	lsls	r2, r3, #2
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a1f      	ldr	r2, [pc, #124]	; (80016c4 <HAL_DMA_Init+0xb0>)
 8001646:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2202      	movs	r2, #2
 800164c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800165e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001662:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800166c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001678:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	695b      	ldr	r3, [r3, #20]
 800167e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001684:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800168c:	68fa      	ldr	r2, [r7, #12]
 800168e:	4313      	orrs	r3, r2
 8001690:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	68fa      	ldr	r2, [r7, #12]
 8001698:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2201      	movs	r2, #1
 80016a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2200      	movs	r2, #0
 80016ac:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3714      	adds	r7, #20
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bc80      	pop	{r7}
 80016ba:	4770      	bx	lr
 80016bc:	bffdfff8 	.word	0xbffdfff8
 80016c0:	cccccccd 	.word	0xcccccccd
 80016c4:	40020000 	.word	0x40020000

080016c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b086      	sub	sp, #24
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	60b9      	str	r1, [r7, #8]
 80016d2:	607a      	str	r2, [r7, #4]
 80016d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016d6:	2300      	movs	r3, #0
 80016d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d101      	bne.n	80016e8 <HAL_DMA_Start_IT+0x20>
 80016e4:	2302      	movs	r3, #2
 80016e6:	e04a      	b.n	800177e <HAL_DMA_Start_IT+0xb6>
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2201      	movs	r2, #1
 80016ec:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d13a      	bne.n	8001770 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	2202      	movs	r2, #2
 80016fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2200      	movs	r2, #0
 8001706:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f022 0201 	bic.w	r2, r2, #1
 8001716:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	68b9      	ldr	r1, [r7, #8]
 800171e:	68f8      	ldr	r0, [r7, #12]
 8001720:	f000 f9ae 	bl	8001a80 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001728:	2b00      	cmp	r3, #0
 800172a:	d008      	beq.n	800173e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f042 020e 	orr.w	r2, r2, #14
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	e00f      	b.n	800175e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f022 0204 	bic.w	r2, r2, #4
 800174c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f042 020a 	orr.w	r2, r2, #10
 800175c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f042 0201 	orr.w	r2, r2, #1
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	e005      	b.n	800177c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	2200      	movs	r2, #0
 8001774:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001778:	2302      	movs	r3, #2
 800177a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800177c:	7dfb      	ldrb	r3, [r7, #23]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
	...

08001788 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001790:	2300      	movs	r3, #0
 8001792:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800179a:	2b02      	cmp	r3, #2
 800179c:	d005      	beq.n	80017aa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2204      	movs	r2, #4
 80017a2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	73fb      	strb	r3, [r7, #15]
 80017a8:	e051      	b.n	800184e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f022 020e 	bic.w	r2, r2, #14
 80017b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f022 0201 	bic.w	r2, r2, #1
 80017c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a22      	ldr	r2, [pc, #136]	; (8001858 <HAL_DMA_Abort_IT+0xd0>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d029      	beq.n	8001828 <HAL_DMA_Abort_IT+0xa0>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a20      	ldr	r2, [pc, #128]	; (800185c <HAL_DMA_Abort_IT+0xd4>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d022      	beq.n	8001824 <HAL_DMA_Abort_IT+0x9c>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a1f      	ldr	r2, [pc, #124]	; (8001860 <HAL_DMA_Abort_IT+0xd8>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d01a      	beq.n	800181e <HAL_DMA_Abort_IT+0x96>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a1d      	ldr	r2, [pc, #116]	; (8001864 <HAL_DMA_Abort_IT+0xdc>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d012      	beq.n	8001818 <HAL_DMA_Abort_IT+0x90>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a1c      	ldr	r2, [pc, #112]	; (8001868 <HAL_DMA_Abort_IT+0xe0>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d00a      	beq.n	8001812 <HAL_DMA_Abort_IT+0x8a>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a1a      	ldr	r2, [pc, #104]	; (800186c <HAL_DMA_Abort_IT+0xe4>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d102      	bne.n	800180c <HAL_DMA_Abort_IT+0x84>
 8001806:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800180a:	e00e      	b.n	800182a <HAL_DMA_Abort_IT+0xa2>
 800180c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001810:	e00b      	b.n	800182a <HAL_DMA_Abort_IT+0xa2>
 8001812:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001816:	e008      	b.n	800182a <HAL_DMA_Abort_IT+0xa2>
 8001818:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800181c:	e005      	b.n	800182a <HAL_DMA_Abort_IT+0xa2>
 800181e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001822:	e002      	b.n	800182a <HAL_DMA_Abort_IT+0xa2>
 8001824:	2310      	movs	r3, #16
 8001826:	e000      	b.n	800182a <HAL_DMA_Abort_IT+0xa2>
 8001828:	2301      	movs	r3, #1
 800182a:	4a11      	ldr	r2, [pc, #68]	; (8001870 <HAL_DMA_Abort_IT+0xe8>)
 800182c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2201      	movs	r2, #1
 8001832:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2200      	movs	r2, #0
 800183a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001842:	2b00      	cmp	r3, #0
 8001844:	d003      	beq.n	800184e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	4798      	blx	r3
    } 
  }
  return status;
 800184e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3710      	adds	r7, #16
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	40020008 	.word	0x40020008
 800185c:	4002001c 	.word	0x4002001c
 8001860:	40020030 	.word	0x40020030
 8001864:	40020044 	.word	0x40020044
 8001868:	40020058 	.word	0x40020058
 800186c:	4002006c 	.word	0x4002006c
 8001870:	40020000 	.word	0x40020000

08001874 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001890:	2204      	movs	r2, #4
 8001892:	409a      	lsls	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	4013      	ands	r3, r2
 8001898:	2b00      	cmp	r3, #0
 800189a:	d04f      	beq.n	800193c <HAL_DMA_IRQHandler+0xc8>
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	f003 0304 	and.w	r3, r3, #4
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d04a      	beq.n	800193c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 0320 	and.w	r3, r3, #32
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d107      	bne.n	80018c4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f022 0204 	bic.w	r2, r2, #4
 80018c2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a66      	ldr	r2, [pc, #408]	; (8001a64 <HAL_DMA_IRQHandler+0x1f0>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d029      	beq.n	8001922 <HAL_DMA_IRQHandler+0xae>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a65      	ldr	r2, [pc, #404]	; (8001a68 <HAL_DMA_IRQHandler+0x1f4>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d022      	beq.n	800191e <HAL_DMA_IRQHandler+0xaa>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a63      	ldr	r2, [pc, #396]	; (8001a6c <HAL_DMA_IRQHandler+0x1f8>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d01a      	beq.n	8001918 <HAL_DMA_IRQHandler+0xa4>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a62      	ldr	r2, [pc, #392]	; (8001a70 <HAL_DMA_IRQHandler+0x1fc>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d012      	beq.n	8001912 <HAL_DMA_IRQHandler+0x9e>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a60      	ldr	r2, [pc, #384]	; (8001a74 <HAL_DMA_IRQHandler+0x200>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d00a      	beq.n	800190c <HAL_DMA_IRQHandler+0x98>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a5f      	ldr	r2, [pc, #380]	; (8001a78 <HAL_DMA_IRQHandler+0x204>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d102      	bne.n	8001906 <HAL_DMA_IRQHandler+0x92>
 8001900:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001904:	e00e      	b.n	8001924 <HAL_DMA_IRQHandler+0xb0>
 8001906:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800190a:	e00b      	b.n	8001924 <HAL_DMA_IRQHandler+0xb0>
 800190c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001910:	e008      	b.n	8001924 <HAL_DMA_IRQHandler+0xb0>
 8001912:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001916:	e005      	b.n	8001924 <HAL_DMA_IRQHandler+0xb0>
 8001918:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800191c:	e002      	b.n	8001924 <HAL_DMA_IRQHandler+0xb0>
 800191e:	2340      	movs	r3, #64	; 0x40
 8001920:	e000      	b.n	8001924 <HAL_DMA_IRQHandler+0xb0>
 8001922:	2304      	movs	r3, #4
 8001924:	4a55      	ldr	r2, [pc, #340]	; (8001a7c <HAL_DMA_IRQHandler+0x208>)
 8001926:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800192c:	2b00      	cmp	r3, #0
 800192e:	f000 8094 	beq.w	8001a5a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001936:	6878      	ldr	r0, [r7, #4]
 8001938:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800193a:	e08e      	b.n	8001a5a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001940:	2202      	movs	r2, #2
 8001942:	409a      	lsls	r2, r3
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	4013      	ands	r3, r2
 8001948:	2b00      	cmp	r3, #0
 800194a:	d056      	beq.n	80019fa <HAL_DMA_IRQHandler+0x186>
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d051      	beq.n	80019fa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0320 	and.w	r3, r3, #32
 8001960:	2b00      	cmp	r3, #0
 8001962:	d10b      	bne.n	800197c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f022 020a 	bic.w	r2, r2, #10
 8001972:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2201      	movs	r2, #1
 8001978:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a38      	ldr	r2, [pc, #224]	; (8001a64 <HAL_DMA_IRQHandler+0x1f0>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d029      	beq.n	80019da <HAL_DMA_IRQHandler+0x166>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a37      	ldr	r2, [pc, #220]	; (8001a68 <HAL_DMA_IRQHandler+0x1f4>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d022      	beq.n	80019d6 <HAL_DMA_IRQHandler+0x162>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a35      	ldr	r2, [pc, #212]	; (8001a6c <HAL_DMA_IRQHandler+0x1f8>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d01a      	beq.n	80019d0 <HAL_DMA_IRQHandler+0x15c>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a34      	ldr	r2, [pc, #208]	; (8001a70 <HAL_DMA_IRQHandler+0x1fc>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d012      	beq.n	80019ca <HAL_DMA_IRQHandler+0x156>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a32      	ldr	r2, [pc, #200]	; (8001a74 <HAL_DMA_IRQHandler+0x200>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d00a      	beq.n	80019c4 <HAL_DMA_IRQHandler+0x150>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a31      	ldr	r2, [pc, #196]	; (8001a78 <HAL_DMA_IRQHandler+0x204>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d102      	bne.n	80019be <HAL_DMA_IRQHandler+0x14a>
 80019b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80019bc:	e00e      	b.n	80019dc <HAL_DMA_IRQHandler+0x168>
 80019be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019c2:	e00b      	b.n	80019dc <HAL_DMA_IRQHandler+0x168>
 80019c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019c8:	e008      	b.n	80019dc <HAL_DMA_IRQHandler+0x168>
 80019ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019ce:	e005      	b.n	80019dc <HAL_DMA_IRQHandler+0x168>
 80019d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019d4:	e002      	b.n	80019dc <HAL_DMA_IRQHandler+0x168>
 80019d6:	2320      	movs	r3, #32
 80019d8:	e000      	b.n	80019dc <HAL_DMA_IRQHandler+0x168>
 80019da:	2302      	movs	r3, #2
 80019dc:	4a27      	ldr	r2, [pc, #156]	; (8001a7c <HAL_DMA_IRQHandler+0x208>)
 80019de:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d034      	beq.n	8001a5a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80019f8:	e02f      	b.n	8001a5a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fe:	2208      	movs	r2, #8
 8001a00:	409a      	lsls	r2, r3
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	4013      	ands	r3, r2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d028      	beq.n	8001a5c <HAL_DMA_IRQHandler+0x1e8>
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	f003 0308 	and.w	r3, r3, #8
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d023      	beq.n	8001a5c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f022 020e 	bic.w	r2, r2, #14
 8001a22:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a2c:	2101      	movs	r1, #1
 8001a2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a32:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2201      	movs	r2, #1
 8001a38:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2200      	movs	r2, #0
 8001a46:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d004      	beq.n	8001a5c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	4798      	blx	r3
    }
  }
  return;
 8001a5a:	bf00      	nop
 8001a5c:	bf00      	nop
}
 8001a5e:	3710      	adds	r7, #16
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40020008 	.word	0x40020008
 8001a68:	4002001c 	.word	0x4002001c
 8001a6c:	40020030 	.word	0x40020030
 8001a70:	40020044 	.word	0x40020044
 8001a74:	40020058 	.word	0x40020058
 8001a78:	4002006c 	.word	0x4002006c
 8001a7c:	40020000 	.word	0x40020000

08001a80 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
 8001a8c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a96:	2101      	movs	r1, #1
 8001a98:	fa01 f202 	lsl.w	r2, r1, r2
 8001a9c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	683a      	ldr	r2, [r7, #0]
 8001aa4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	2b10      	cmp	r3, #16
 8001aac:	d108      	bne.n	8001ac0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	68ba      	ldr	r2, [r7, #8]
 8001abc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001abe:	e007      	b.n	8001ad0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	68ba      	ldr	r2, [r7, #8]
 8001ac6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	687a      	ldr	r2, [r7, #4]
 8001ace:	60da      	str	r2, [r3, #12]
}
 8001ad0:	bf00      	nop
 8001ad2:	3714      	adds	r7, #20
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bc80      	pop	{r7}
 8001ad8:	4770      	bx	lr
	...

08001adc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b08b      	sub	sp, #44	; 0x2c
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aea:	2300      	movs	r3, #0
 8001aec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aee:	e127      	b.n	8001d40 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001af0:	2201      	movs	r2, #1
 8001af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	69fa      	ldr	r2, [r7, #28]
 8001b00:	4013      	ands	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	f040 8116 	bne.w	8001d3a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	2b12      	cmp	r3, #18
 8001b14:	d034      	beq.n	8001b80 <HAL_GPIO_Init+0xa4>
 8001b16:	2b12      	cmp	r3, #18
 8001b18:	d80d      	bhi.n	8001b36 <HAL_GPIO_Init+0x5a>
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d02b      	beq.n	8001b76 <HAL_GPIO_Init+0x9a>
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d804      	bhi.n	8001b2c <HAL_GPIO_Init+0x50>
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d031      	beq.n	8001b8a <HAL_GPIO_Init+0xae>
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d01c      	beq.n	8001b64 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b2a:	e048      	b.n	8001bbe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001b2c:	2b03      	cmp	r3, #3
 8001b2e:	d043      	beq.n	8001bb8 <HAL_GPIO_Init+0xdc>
 8001b30:	2b11      	cmp	r3, #17
 8001b32:	d01b      	beq.n	8001b6c <HAL_GPIO_Init+0x90>
          break;
 8001b34:	e043      	b.n	8001bbe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001b36:	4a89      	ldr	r2, [pc, #548]	; (8001d5c <HAL_GPIO_Init+0x280>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d026      	beq.n	8001b8a <HAL_GPIO_Init+0xae>
 8001b3c:	4a87      	ldr	r2, [pc, #540]	; (8001d5c <HAL_GPIO_Init+0x280>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d806      	bhi.n	8001b50 <HAL_GPIO_Init+0x74>
 8001b42:	4a87      	ldr	r2, [pc, #540]	; (8001d60 <HAL_GPIO_Init+0x284>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d020      	beq.n	8001b8a <HAL_GPIO_Init+0xae>
 8001b48:	4a86      	ldr	r2, [pc, #536]	; (8001d64 <HAL_GPIO_Init+0x288>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d01d      	beq.n	8001b8a <HAL_GPIO_Init+0xae>
          break;
 8001b4e:	e036      	b.n	8001bbe <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001b50:	4a85      	ldr	r2, [pc, #532]	; (8001d68 <HAL_GPIO_Init+0x28c>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d019      	beq.n	8001b8a <HAL_GPIO_Init+0xae>
 8001b56:	4a85      	ldr	r2, [pc, #532]	; (8001d6c <HAL_GPIO_Init+0x290>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d016      	beq.n	8001b8a <HAL_GPIO_Init+0xae>
 8001b5c:	4a84      	ldr	r2, [pc, #528]	; (8001d70 <HAL_GPIO_Init+0x294>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d013      	beq.n	8001b8a <HAL_GPIO_Init+0xae>
          break;
 8001b62:	e02c      	b.n	8001bbe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	623b      	str	r3, [r7, #32]
          break;
 8001b6a:	e028      	b.n	8001bbe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	3304      	adds	r3, #4
 8001b72:	623b      	str	r3, [r7, #32]
          break;
 8001b74:	e023      	b.n	8001bbe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	3308      	adds	r3, #8
 8001b7c:	623b      	str	r3, [r7, #32]
          break;
 8001b7e:	e01e      	b.n	8001bbe <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	330c      	adds	r3, #12
 8001b86:	623b      	str	r3, [r7, #32]
          break;
 8001b88:	e019      	b.n	8001bbe <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d102      	bne.n	8001b98 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b92:	2304      	movs	r3, #4
 8001b94:	623b      	str	r3, [r7, #32]
          break;
 8001b96:	e012      	b.n	8001bbe <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d105      	bne.n	8001bac <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ba0:	2308      	movs	r3, #8
 8001ba2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69fa      	ldr	r2, [r7, #28]
 8001ba8:	611a      	str	r2, [r3, #16]
          break;
 8001baa:	e008      	b.n	8001bbe <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bac:	2308      	movs	r3, #8
 8001bae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	69fa      	ldr	r2, [r7, #28]
 8001bb4:	615a      	str	r2, [r3, #20]
          break;
 8001bb6:	e002      	b.n	8001bbe <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	623b      	str	r3, [r7, #32]
          break;
 8001bbc:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	2bff      	cmp	r3, #255	; 0xff
 8001bc2:	d801      	bhi.n	8001bc8 <HAL_GPIO_Init+0xec>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	e001      	b.n	8001bcc <HAL_GPIO_Init+0xf0>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	3304      	adds	r3, #4
 8001bcc:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bce:	69bb      	ldr	r3, [r7, #24]
 8001bd0:	2bff      	cmp	r3, #255	; 0xff
 8001bd2:	d802      	bhi.n	8001bda <HAL_GPIO_Init+0xfe>
 8001bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	e002      	b.n	8001be0 <HAL_GPIO_Init+0x104>
 8001bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bdc:	3b08      	subs	r3, #8
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	210f      	movs	r1, #15
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	fa01 f303 	lsl.w	r3, r1, r3
 8001bee:	43db      	mvns	r3, r3
 8001bf0:	401a      	ands	r2, r3
 8001bf2:	6a39      	ldr	r1, [r7, #32]
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 8096 	beq.w	8001d3a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c0e:	4b59      	ldr	r3, [pc, #356]	; (8001d74 <HAL_GPIO_Init+0x298>)
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	4a58      	ldr	r2, [pc, #352]	; (8001d74 <HAL_GPIO_Init+0x298>)
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	6193      	str	r3, [r2, #24]
 8001c1a:	4b56      	ldr	r3, [pc, #344]	; (8001d74 <HAL_GPIO_Init+0x298>)
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	60bb      	str	r3, [r7, #8]
 8001c24:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c26:	4a54      	ldr	r2, [pc, #336]	; (8001d78 <HAL_GPIO_Init+0x29c>)
 8001c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2a:	089b      	lsrs	r3, r3, #2
 8001c2c:	3302      	adds	r3, #2
 8001c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c32:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	220f      	movs	r2, #15
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43db      	mvns	r3, r3
 8001c44:	68fa      	ldr	r2, [r7, #12]
 8001c46:	4013      	ands	r3, r2
 8001c48:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4a4b      	ldr	r2, [pc, #300]	; (8001d7c <HAL_GPIO_Init+0x2a0>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d013      	beq.n	8001c7a <HAL_GPIO_Init+0x19e>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a4a      	ldr	r2, [pc, #296]	; (8001d80 <HAL_GPIO_Init+0x2a4>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d00d      	beq.n	8001c76 <HAL_GPIO_Init+0x19a>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4a49      	ldr	r2, [pc, #292]	; (8001d84 <HAL_GPIO_Init+0x2a8>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d007      	beq.n	8001c72 <HAL_GPIO_Init+0x196>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a48      	ldr	r2, [pc, #288]	; (8001d88 <HAL_GPIO_Init+0x2ac>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d101      	bne.n	8001c6e <HAL_GPIO_Init+0x192>
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e006      	b.n	8001c7c <HAL_GPIO_Init+0x1a0>
 8001c6e:	2304      	movs	r3, #4
 8001c70:	e004      	b.n	8001c7c <HAL_GPIO_Init+0x1a0>
 8001c72:	2302      	movs	r3, #2
 8001c74:	e002      	b.n	8001c7c <HAL_GPIO_Init+0x1a0>
 8001c76:	2301      	movs	r3, #1
 8001c78:	e000      	b.n	8001c7c <HAL_GPIO_Init+0x1a0>
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c7e:	f002 0203 	and.w	r2, r2, #3
 8001c82:	0092      	lsls	r2, r2, #2
 8001c84:	4093      	lsls	r3, r2
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c8c:	493a      	ldr	r1, [pc, #232]	; (8001d78 <HAL_GPIO_Init+0x29c>)
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	089b      	lsrs	r3, r3, #2
 8001c92:	3302      	adds	r3, #2
 8001c94:	68fa      	ldr	r2, [r7, #12]
 8001c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d006      	beq.n	8001cb4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ca6:	4b39      	ldr	r3, [pc, #228]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	4938      	ldr	r1, [pc, #224]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	600b      	str	r3, [r1, #0]
 8001cb2:	e006      	b.n	8001cc2 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cb4:	4b35      	ldr	r3, [pc, #212]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	4933      	ldr	r1, [pc, #204]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d006      	beq.n	8001cdc <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cce:	4b2f      	ldr	r3, [pc, #188]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001cd0:	685a      	ldr	r2, [r3, #4]
 8001cd2:	492e      	ldr	r1, [pc, #184]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	604b      	str	r3, [r1, #4]
 8001cda:	e006      	b.n	8001cea <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cdc:	4b2b      	ldr	r3, [pc, #172]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001cde:	685a      	ldr	r2, [r3, #4]
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	4929      	ldr	r1, [pc, #164]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d006      	beq.n	8001d04 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cf6:	4b25      	ldr	r3, [pc, #148]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001cf8:	689a      	ldr	r2, [r3, #8]
 8001cfa:	4924      	ldr	r1, [pc, #144]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	608b      	str	r3, [r1, #8]
 8001d02:	e006      	b.n	8001d12 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d04:	4b21      	ldr	r3, [pc, #132]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001d06:	689a      	ldr	r2, [r3, #8]
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	491f      	ldr	r1, [pc, #124]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001d0e:	4013      	ands	r3, r2
 8001d10:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d006      	beq.n	8001d2c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d1e:	4b1b      	ldr	r3, [pc, #108]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001d20:	68da      	ldr	r2, [r3, #12]
 8001d22:	491a      	ldr	r1, [pc, #104]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	60cb      	str	r3, [r1, #12]
 8001d2a:	e006      	b.n	8001d3a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d2c:	4b17      	ldr	r3, [pc, #92]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001d2e:	68da      	ldr	r2, [r3, #12]
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	43db      	mvns	r3, r3
 8001d34:	4915      	ldr	r1, [pc, #84]	; (8001d8c <HAL_GPIO_Init+0x2b0>)
 8001d36:	4013      	ands	r3, r2
 8001d38:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d46:	fa22 f303 	lsr.w	r3, r2, r3
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f47f aed0 	bne.w	8001af0 <HAL_GPIO_Init+0x14>
  }
}
 8001d50:	bf00      	nop
 8001d52:	372c      	adds	r7, #44	; 0x2c
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	10210000 	.word	0x10210000
 8001d60:	10110000 	.word	0x10110000
 8001d64:	10120000 	.word	0x10120000
 8001d68:	10310000 	.word	0x10310000
 8001d6c:	10320000 	.word	0x10320000
 8001d70:	10220000 	.word	0x10220000
 8001d74:	40021000 	.word	0x40021000
 8001d78:	40010000 	.word	0x40010000
 8001d7c:	40010800 	.word	0x40010800
 8001d80:	40010c00 	.word	0x40010c00
 8001d84:	40011000 	.word	0x40011000
 8001d88:	40011400 	.word	0x40011400
 8001d8c:	40010400 	.word	0x40010400

08001d90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	460b      	mov	r3, r1
 8001d9a:	807b      	strh	r3, [r7, #2]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001da0:	787b      	ldrb	r3, [r7, #1]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d003      	beq.n	8001dae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001da6:	887a      	ldrh	r2, [r7, #2]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dac:	e003      	b.n	8001db6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dae:	887b      	ldrh	r3, [r7, #2]
 8001db0:	041a      	lsls	r2, r3, #16
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	611a      	str	r2, [r3, #16]
}
 8001db6:	bf00      	nop
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bc80      	pop	{r7}
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d101      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e26c      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f000 8087 	beq.w	8001eee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001de0:	4b92      	ldr	r3, [pc, #584]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f003 030c 	and.w	r3, r3, #12
 8001de8:	2b04      	cmp	r3, #4
 8001dea:	d00c      	beq.n	8001e06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001dec:	4b8f      	ldr	r3, [pc, #572]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f003 030c 	and.w	r3, r3, #12
 8001df4:	2b08      	cmp	r3, #8
 8001df6:	d112      	bne.n	8001e1e <HAL_RCC_OscConfig+0x5e>
 8001df8:	4b8c      	ldr	r3, [pc, #560]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e04:	d10b      	bne.n	8001e1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e06:	4b89      	ldr	r3, [pc, #548]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d06c      	beq.n	8001eec <HAL_RCC_OscConfig+0x12c>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d168      	bne.n	8001eec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e246      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e26:	d106      	bne.n	8001e36 <HAL_RCC_OscConfig+0x76>
 8001e28:	4b80      	ldr	r3, [pc, #512]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a7f      	ldr	r2, [pc, #508]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e32:	6013      	str	r3, [r2, #0]
 8001e34:	e02e      	b.n	8001e94 <HAL_RCC_OscConfig+0xd4>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d10c      	bne.n	8001e58 <HAL_RCC_OscConfig+0x98>
 8001e3e:	4b7b      	ldr	r3, [pc, #492]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a7a      	ldr	r2, [pc, #488]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e48:	6013      	str	r3, [r2, #0]
 8001e4a:	4b78      	ldr	r3, [pc, #480]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a77      	ldr	r2, [pc, #476]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e54:	6013      	str	r3, [r2, #0]
 8001e56:	e01d      	b.n	8001e94 <HAL_RCC_OscConfig+0xd4>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e60:	d10c      	bne.n	8001e7c <HAL_RCC_OscConfig+0xbc>
 8001e62:	4b72      	ldr	r3, [pc, #456]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a71      	ldr	r2, [pc, #452]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e6c:	6013      	str	r3, [r2, #0]
 8001e6e:	4b6f      	ldr	r3, [pc, #444]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a6e      	ldr	r2, [pc, #440]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	e00b      	b.n	8001e94 <HAL_RCC_OscConfig+0xd4>
 8001e7c:	4b6b      	ldr	r3, [pc, #428]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a6a      	ldr	r2, [pc, #424]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e86:	6013      	str	r3, [r2, #0]
 8001e88:	4b68      	ldr	r3, [pc, #416]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a67      	ldr	r2, [pc, #412]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001e8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d013      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9c:	f7ff fa80 	bl	80013a0 <HAL_GetTick>
 8001ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ea2:	e008      	b.n	8001eb6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ea4:	f7ff fa7c 	bl	80013a0 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	2b64      	cmp	r3, #100	; 0x64
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e1fa      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eb6:	4b5d      	ldr	r3, [pc, #372]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d0f0      	beq.n	8001ea4 <HAL_RCC_OscConfig+0xe4>
 8001ec2:	e014      	b.n	8001eee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec4:	f7ff fa6c 	bl	80013a0 <HAL_GetTick>
 8001ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ecc:	f7ff fa68 	bl	80013a0 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b64      	cmp	r3, #100	; 0x64
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e1e6      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ede:	4b53      	ldr	r3, [pc, #332]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d1f0      	bne.n	8001ecc <HAL_RCC_OscConfig+0x10c>
 8001eea:	e000      	b.n	8001eee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d063      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001efa:	4b4c      	ldr	r3, [pc, #304]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f003 030c 	and.w	r3, r3, #12
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d00b      	beq.n	8001f1e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f06:	4b49      	ldr	r3, [pc, #292]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f003 030c 	and.w	r3, r3, #12
 8001f0e:	2b08      	cmp	r3, #8
 8001f10:	d11c      	bne.n	8001f4c <HAL_RCC_OscConfig+0x18c>
 8001f12:	4b46      	ldr	r3, [pc, #280]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d116      	bne.n	8001f4c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f1e:	4b43      	ldr	r3, [pc, #268]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d005      	beq.n	8001f36 <HAL_RCC_OscConfig+0x176>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d001      	beq.n	8001f36 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e1ba      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f36:	4b3d      	ldr	r3, [pc, #244]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	695b      	ldr	r3, [r3, #20]
 8001f42:	00db      	lsls	r3, r3, #3
 8001f44:	4939      	ldr	r1, [pc, #228]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001f46:	4313      	orrs	r3, r2
 8001f48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f4a:	e03a      	b.n	8001fc2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	691b      	ldr	r3, [r3, #16]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d020      	beq.n	8001f96 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f54:	4b36      	ldr	r3, [pc, #216]	; (8002030 <HAL_RCC_OscConfig+0x270>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5a:	f7ff fa21 	bl	80013a0 <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f62:	f7ff fa1d 	bl	80013a0 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e19b      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f74:	4b2d      	ldr	r3, [pc, #180]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0302 	and.w	r3, r3, #2
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d0f0      	beq.n	8001f62 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f80:	4b2a      	ldr	r3, [pc, #168]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	695b      	ldr	r3, [r3, #20]
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	4927      	ldr	r1, [pc, #156]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001f90:	4313      	orrs	r3, r2
 8001f92:	600b      	str	r3, [r1, #0]
 8001f94:	e015      	b.n	8001fc2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f96:	4b26      	ldr	r3, [pc, #152]	; (8002030 <HAL_RCC_OscConfig+0x270>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9c:	f7ff fa00 	bl	80013a0 <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fa2:	e008      	b.n	8001fb6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fa4:	f7ff f9fc 	bl	80013a0 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e17a      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1f0      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0308 	and.w	r3, r3, #8
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d03a      	beq.n	8002044 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d019      	beq.n	800200a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fd6:	4b17      	ldr	r3, [pc, #92]	; (8002034 <HAL_RCC_OscConfig+0x274>)
 8001fd8:	2201      	movs	r2, #1
 8001fda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fdc:	f7ff f9e0 	bl	80013a0 <HAL_GetTick>
 8001fe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fe4:	f7ff f9dc 	bl	80013a0 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e15a      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ff6:	4b0d      	ldr	r3, [pc, #52]	; (800202c <HAL_RCC_OscConfig+0x26c>)
 8001ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d0f0      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002002:	2001      	movs	r0, #1
 8002004:	f000 fada 	bl	80025bc <RCC_Delay>
 8002008:	e01c      	b.n	8002044 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800200a:	4b0a      	ldr	r3, [pc, #40]	; (8002034 <HAL_RCC_OscConfig+0x274>)
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002010:	f7ff f9c6 	bl	80013a0 <HAL_GetTick>
 8002014:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002016:	e00f      	b.n	8002038 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002018:	f7ff f9c2 	bl	80013a0 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d908      	bls.n	8002038 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e140      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
 800202a:	bf00      	nop
 800202c:	40021000 	.word	0x40021000
 8002030:	42420000 	.word	0x42420000
 8002034:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002038:	4b9e      	ldr	r3, [pc, #632]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 800203a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800203c:	f003 0302 	and.w	r3, r3, #2
 8002040:	2b00      	cmp	r3, #0
 8002042:	d1e9      	bne.n	8002018 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0304 	and.w	r3, r3, #4
 800204c:	2b00      	cmp	r3, #0
 800204e:	f000 80a6 	beq.w	800219e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002052:	2300      	movs	r3, #0
 8002054:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002056:	4b97      	ldr	r3, [pc, #604]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d10d      	bne.n	800207e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002062:	4b94      	ldr	r3, [pc, #592]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	4a93      	ldr	r2, [pc, #588]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800206c:	61d3      	str	r3, [r2, #28]
 800206e:	4b91      	ldr	r3, [pc, #580]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002076:	60bb      	str	r3, [r7, #8]
 8002078:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800207a:	2301      	movs	r3, #1
 800207c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800207e:	4b8e      	ldr	r3, [pc, #568]	; (80022b8 <HAL_RCC_OscConfig+0x4f8>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002086:	2b00      	cmp	r3, #0
 8002088:	d118      	bne.n	80020bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800208a:	4b8b      	ldr	r3, [pc, #556]	; (80022b8 <HAL_RCC_OscConfig+0x4f8>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a8a      	ldr	r2, [pc, #552]	; (80022b8 <HAL_RCC_OscConfig+0x4f8>)
 8002090:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002094:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002096:	f7ff f983 	bl	80013a0 <HAL_GetTick>
 800209a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800209c:	e008      	b.n	80020b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800209e:	f7ff f97f 	bl	80013a0 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b64      	cmp	r3, #100	; 0x64
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e0fd      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b0:	4b81      	ldr	r3, [pc, #516]	; (80022b8 <HAL_RCC_OscConfig+0x4f8>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d0f0      	beq.n	800209e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d106      	bne.n	80020d2 <HAL_RCC_OscConfig+0x312>
 80020c4:	4b7b      	ldr	r3, [pc, #492]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 80020c6:	6a1b      	ldr	r3, [r3, #32]
 80020c8:	4a7a      	ldr	r2, [pc, #488]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 80020ca:	f043 0301 	orr.w	r3, r3, #1
 80020ce:	6213      	str	r3, [r2, #32]
 80020d0:	e02d      	b.n	800212e <HAL_RCC_OscConfig+0x36e>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d10c      	bne.n	80020f4 <HAL_RCC_OscConfig+0x334>
 80020da:	4b76      	ldr	r3, [pc, #472]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 80020dc:	6a1b      	ldr	r3, [r3, #32]
 80020de:	4a75      	ldr	r2, [pc, #468]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 80020e0:	f023 0301 	bic.w	r3, r3, #1
 80020e4:	6213      	str	r3, [r2, #32]
 80020e6:	4b73      	ldr	r3, [pc, #460]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 80020e8:	6a1b      	ldr	r3, [r3, #32]
 80020ea:	4a72      	ldr	r2, [pc, #456]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 80020ec:	f023 0304 	bic.w	r3, r3, #4
 80020f0:	6213      	str	r3, [r2, #32]
 80020f2:	e01c      	b.n	800212e <HAL_RCC_OscConfig+0x36e>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	2b05      	cmp	r3, #5
 80020fa:	d10c      	bne.n	8002116 <HAL_RCC_OscConfig+0x356>
 80020fc:	4b6d      	ldr	r3, [pc, #436]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	4a6c      	ldr	r2, [pc, #432]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002102:	f043 0304 	orr.w	r3, r3, #4
 8002106:	6213      	str	r3, [r2, #32]
 8002108:	4b6a      	ldr	r3, [pc, #424]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	4a69      	ldr	r2, [pc, #420]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 800210e:	f043 0301 	orr.w	r3, r3, #1
 8002112:	6213      	str	r3, [r2, #32]
 8002114:	e00b      	b.n	800212e <HAL_RCC_OscConfig+0x36e>
 8002116:	4b67      	ldr	r3, [pc, #412]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002118:	6a1b      	ldr	r3, [r3, #32]
 800211a:	4a66      	ldr	r2, [pc, #408]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 800211c:	f023 0301 	bic.w	r3, r3, #1
 8002120:	6213      	str	r3, [r2, #32]
 8002122:	4b64      	ldr	r3, [pc, #400]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002124:	6a1b      	ldr	r3, [r3, #32]
 8002126:	4a63      	ldr	r2, [pc, #396]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002128:	f023 0304 	bic.w	r3, r3, #4
 800212c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d015      	beq.n	8002162 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002136:	f7ff f933 	bl	80013a0 <HAL_GetTick>
 800213a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800213c:	e00a      	b.n	8002154 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800213e:	f7ff f92f 	bl	80013a0 <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	f241 3288 	movw	r2, #5000	; 0x1388
 800214c:	4293      	cmp	r3, r2
 800214e:	d901      	bls.n	8002154 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e0ab      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002154:	4b57      	ldr	r3, [pc, #348]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	f003 0302 	and.w	r3, r3, #2
 800215c:	2b00      	cmp	r3, #0
 800215e:	d0ee      	beq.n	800213e <HAL_RCC_OscConfig+0x37e>
 8002160:	e014      	b.n	800218c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002162:	f7ff f91d 	bl	80013a0 <HAL_GetTick>
 8002166:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002168:	e00a      	b.n	8002180 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800216a:	f7ff f919 	bl	80013a0 <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	f241 3288 	movw	r2, #5000	; 0x1388
 8002178:	4293      	cmp	r3, r2
 800217a:	d901      	bls.n	8002180 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	e095      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002180:	4b4c      	ldr	r3, [pc, #304]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002182:	6a1b      	ldr	r3, [r3, #32]
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d1ee      	bne.n	800216a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800218c:	7dfb      	ldrb	r3, [r7, #23]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d105      	bne.n	800219e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002192:	4b48      	ldr	r3, [pc, #288]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	4a47      	ldr	r2, [pc, #284]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002198:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800219c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 8081 	beq.w	80022aa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021a8:	4b42      	ldr	r3, [pc, #264]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f003 030c 	and.w	r3, r3, #12
 80021b0:	2b08      	cmp	r3, #8
 80021b2:	d061      	beq.n	8002278 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	69db      	ldr	r3, [r3, #28]
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d146      	bne.n	800224a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021bc:	4b3f      	ldr	r3, [pc, #252]	; (80022bc <HAL_RCC_OscConfig+0x4fc>)
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c2:	f7ff f8ed 	bl	80013a0 <HAL_GetTick>
 80021c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021c8:	e008      	b.n	80021dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ca:	f7ff f8e9 	bl	80013a0 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d901      	bls.n	80021dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021d8:	2303      	movs	r3, #3
 80021da:	e067      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021dc:	4b35      	ldr	r3, [pc, #212]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d1f0      	bne.n	80021ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a1b      	ldr	r3, [r3, #32]
 80021ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021f0:	d108      	bne.n	8002204 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021f2:	4b30      	ldr	r3, [pc, #192]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	492d      	ldr	r1, [pc, #180]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002200:	4313      	orrs	r3, r2
 8002202:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002204:	4b2b      	ldr	r3, [pc, #172]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a19      	ldr	r1, [r3, #32]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002214:	430b      	orrs	r3, r1
 8002216:	4927      	ldr	r1, [pc, #156]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002218:	4313      	orrs	r3, r2
 800221a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800221c:	4b27      	ldr	r3, [pc, #156]	; (80022bc <HAL_RCC_OscConfig+0x4fc>)
 800221e:	2201      	movs	r2, #1
 8002220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002222:	f7ff f8bd 	bl	80013a0 <HAL_GetTick>
 8002226:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002228:	e008      	b.n	800223c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800222a:	f7ff f8b9 	bl	80013a0 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	2b02      	cmp	r3, #2
 8002236:	d901      	bls.n	800223c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e037      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800223c:	4b1d      	ldr	r3, [pc, #116]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0f0      	beq.n	800222a <HAL_RCC_OscConfig+0x46a>
 8002248:	e02f      	b.n	80022aa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800224a:	4b1c      	ldr	r3, [pc, #112]	; (80022bc <HAL_RCC_OscConfig+0x4fc>)
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002250:	f7ff f8a6 	bl	80013a0 <HAL_GetTick>
 8002254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002258:	f7ff f8a2 	bl	80013a0 <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b02      	cmp	r3, #2
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e020      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800226a:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1f0      	bne.n	8002258 <HAL_RCC_OscConfig+0x498>
 8002276:	e018      	b.n	80022aa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	69db      	ldr	r3, [r3, #28]
 800227c:	2b01      	cmp	r3, #1
 800227e:	d101      	bne.n	8002284 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e013      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002284:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <HAL_RCC_OscConfig+0x4f4>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	429a      	cmp	r2, r3
 8002296:	d106      	bne.n	80022a6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d001      	beq.n	80022aa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3718      	adds	r7, #24
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	40021000 	.word	0x40021000
 80022b8:	40007000 	.word	0x40007000
 80022bc:	42420060 	.word	0x42420060

080022c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d101      	bne.n	80022d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e0d0      	b.n	8002476 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022d4:	4b6a      	ldr	r3, [pc, #424]	; (8002480 <HAL_RCC_ClockConfig+0x1c0>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0307 	and.w	r3, r3, #7
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d910      	bls.n	8002304 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022e2:	4b67      	ldr	r3, [pc, #412]	; (8002480 <HAL_RCC_ClockConfig+0x1c0>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f023 0207 	bic.w	r2, r3, #7
 80022ea:	4965      	ldr	r1, [pc, #404]	; (8002480 <HAL_RCC_ClockConfig+0x1c0>)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022f2:	4b63      	ldr	r3, [pc, #396]	; (8002480 <HAL_RCC_ClockConfig+0x1c0>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0307 	and.w	r3, r3, #7
 80022fa:	683a      	ldr	r2, [r7, #0]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d001      	beq.n	8002304 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e0b8      	b.n	8002476 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d020      	beq.n	8002352 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0304 	and.w	r3, r3, #4
 8002318:	2b00      	cmp	r3, #0
 800231a:	d005      	beq.n	8002328 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800231c:	4b59      	ldr	r3, [pc, #356]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	4a58      	ldr	r2, [pc, #352]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 8002322:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002326:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0308 	and.w	r3, r3, #8
 8002330:	2b00      	cmp	r3, #0
 8002332:	d005      	beq.n	8002340 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002334:	4b53      	ldr	r3, [pc, #332]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	4a52      	ldr	r2, [pc, #328]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 800233a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800233e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002340:	4b50      	ldr	r3, [pc, #320]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	494d      	ldr	r1, [pc, #308]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 800234e:	4313      	orrs	r3, r2
 8002350:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	2b00      	cmp	r3, #0
 800235c:	d040      	beq.n	80023e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d107      	bne.n	8002376 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002366:	4b47      	ldr	r3, [pc, #284]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d115      	bne.n	800239e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e07f      	b.n	8002476 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	2b02      	cmp	r3, #2
 800237c:	d107      	bne.n	800238e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800237e:	4b41      	ldr	r3, [pc, #260]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d109      	bne.n	800239e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e073      	b.n	8002476 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800238e:	4b3d      	ldr	r3, [pc, #244]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	2b00      	cmp	r3, #0
 8002398:	d101      	bne.n	800239e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e06b      	b.n	8002476 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800239e:	4b39      	ldr	r3, [pc, #228]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f023 0203 	bic.w	r2, r3, #3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	4936      	ldr	r1, [pc, #216]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 80023ac:	4313      	orrs	r3, r2
 80023ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023b0:	f7fe fff6 	bl	80013a0 <HAL_GetTick>
 80023b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023b6:	e00a      	b.n	80023ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023b8:	f7fe fff2 	bl	80013a0 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e053      	b.n	8002476 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ce:	4b2d      	ldr	r3, [pc, #180]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	f003 020c 	and.w	r2, r3, #12
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	429a      	cmp	r2, r3
 80023de:	d1eb      	bne.n	80023b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023e0:	4b27      	ldr	r3, [pc, #156]	; (8002480 <HAL_RCC_ClockConfig+0x1c0>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0307 	and.w	r3, r3, #7
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d210      	bcs.n	8002410 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ee:	4b24      	ldr	r3, [pc, #144]	; (8002480 <HAL_RCC_ClockConfig+0x1c0>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f023 0207 	bic.w	r2, r3, #7
 80023f6:	4922      	ldr	r1, [pc, #136]	; (8002480 <HAL_RCC_ClockConfig+0x1c0>)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023fe:	4b20      	ldr	r3, [pc, #128]	; (8002480 <HAL_RCC_ClockConfig+0x1c0>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	683a      	ldr	r2, [r7, #0]
 8002408:	429a      	cmp	r2, r3
 800240a:	d001      	beq.n	8002410 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e032      	b.n	8002476 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0304 	and.w	r3, r3, #4
 8002418:	2b00      	cmp	r3, #0
 800241a:	d008      	beq.n	800242e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800241c:	4b19      	ldr	r3, [pc, #100]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	4916      	ldr	r1, [pc, #88]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 800242a:	4313      	orrs	r3, r2
 800242c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0308 	and.w	r3, r3, #8
 8002436:	2b00      	cmp	r3, #0
 8002438:	d009      	beq.n	800244e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800243a:	4b12      	ldr	r3, [pc, #72]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	490e      	ldr	r1, [pc, #56]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 800244a:	4313      	orrs	r3, r2
 800244c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800244e:	f000 f821 	bl	8002494 <HAL_RCC_GetSysClockFreq>
 8002452:	4601      	mov	r1, r0
 8002454:	4b0b      	ldr	r3, [pc, #44]	; (8002484 <HAL_RCC_ClockConfig+0x1c4>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	091b      	lsrs	r3, r3, #4
 800245a:	f003 030f 	and.w	r3, r3, #15
 800245e:	4a0a      	ldr	r2, [pc, #40]	; (8002488 <HAL_RCC_ClockConfig+0x1c8>)
 8002460:	5cd3      	ldrb	r3, [r2, r3]
 8002462:	fa21 f303 	lsr.w	r3, r1, r3
 8002466:	4a09      	ldr	r2, [pc, #36]	; (800248c <HAL_RCC_ClockConfig+0x1cc>)
 8002468:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800246a:	4b09      	ldr	r3, [pc, #36]	; (8002490 <HAL_RCC_ClockConfig+0x1d0>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe ff54 	bl	800131c <HAL_InitTick>

  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	40022000 	.word	0x40022000
 8002484:	40021000 	.word	0x40021000
 8002488:	0800527c 	.word	0x0800527c
 800248c:	20000308 	.word	0x20000308
 8002490:	2000054c 	.word	0x2000054c

08002494 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002494:	b490      	push	{r4, r7}
 8002496:	b08a      	sub	sp, #40	; 0x28
 8002498:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800249a:	4b2a      	ldr	r3, [pc, #168]	; (8002544 <HAL_RCC_GetSysClockFreq+0xb0>)
 800249c:	1d3c      	adds	r4, r7, #4
 800249e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80024a4:	4b28      	ldr	r3, [pc, #160]	; (8002548 <HAL_RCC_GetSysClockFreq+0xb4>)
 80024a6:	881b      	ldrh	r3, [r3, #0]
 80024a8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024aa:	2300      	movs	r3, #0
 80024ac:	61fb      	str	r3, [r7, #28]
 80024ae:	2300      	movs	r3, #0
 80024b0:	61bb      	str	r3, [r7, #24]
 80024b2:	2300      	movs	r3, #0
 80024b4:	627b      	str	r3, [r7, #36]	; 0x24
 80024b6:	2300      	movs	r3, #0
 80024b8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80024ba:	2300      	movs	r3, #0
 80024bc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024be:	4b23      	ldr	r3, [pc, #140]	; (800254c <HAL_RCC_GetSysClockFreq+0xb8>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	f003 030c 	and.w	r3, r3, #12
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	d002      	beq.n	80024d4 <HAL_RCC_GetSysClockFreq+0x40>
 80024ce:	2b08      	cmp	r3, #8
 80024d0:	d003      	beq.n	80024da <HAL_RCC_GetSysClockFreq+0x46>
 80024d2:	e02d      	b.n	8002530 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024d4:	4b1e      	ldr	r3, [pc, #120]	; (8002550 <HAL_RCC_GetSysClockFreq+0xbc>)
 80024d6:	623b      	str	r3, [r7, #32]
      break;
 80024d8:	e02d      	b.n	8002536 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	0c9b      	lsrs	r3, r3, #18
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80024e6:	4413      	add	r3, r2
 80024e8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80024ec:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d013      	beq.n	8002520 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024f8:	4b14      	ldr	r3, [pc, #80]	; (800254c <HAL_RCC_GetSysClockFreq+0xb8>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	0c5b      	lsrs	r3, r3, #17
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002506:	4413      	add	r3, r2
 8002508:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800250c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	4a0f      	ldr	r2, [pc, #60]	; (8002550 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002512:	fb02 f203 	mul.w	r2, r2, r3
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	fbb2 f3f3 	udiv	r3, r2, r3
 800251c:	627b      	str	r3, [r7, #36]	; 0x24
 800251e:	e004      	b.n	800252a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	4a0c      	ldr	r2, [pc, #48]	; (8002554 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002524:	fb02 f303 	mul.w	r3, r2, r3
 8002528:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252c:	623b      	str	r3, [r7, #32]
      break;
 800252e:	e002      	b.n	8002536 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002530:	4b07      	ldr	r3, [pc, #28]	; (8002550 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002532:	623b      	str	r3, [r7, #32]
      break;
 8002534:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002536:	6a3b      	ldr	r3, [r7, #32]
}
 8002538:	4618      	mov	r0, r3
 800253a:	3728      	adds	r7, #40	; 0x28
 800253c:	46bd      	mov	sp, r7
 800253e:	bc90      	pop	{r4, r7}
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	08005268 	.word	0x08005268
 8002548:	08005278 	.word	0x08005278
 800254c:	40021000 	.word	0x40021000
 8002550:	007a1200 	.word	0x007a1200
 8002554:	003d0900 	.word	0x003d0900

08002558 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800255c:	4b02      	ldr	r3, [pc, #8]	; (8002568 <HAL_RCC_GetHCLKFreq+0x10>)
 800255e:	681b      	ldr	r3, [r3, #0]
}
 8002560:	4618      	mov	r0, r3
 8002562:	46bd      	mov	sp, r7
 8002564:	bc80      	pop	{r7}
 8002566:	4770      	bx	lr
 8002568:	20000308 	.word	0x20000308

0800256c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002570:	f7ff fff2 	bl	8002558 <HAL_RCC_GetHCLKFreq>
 8002574:	4601      	mov	r1, r0
 8002576:	4b05      	ldr	r3, [pc, #20]	; (800258c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	0a1b      	lsrs	r3, r3, #8
 800257c:	f003 0307 	and.w	r3, r3, #7
 8002580:	4a03      	ldr	r2, [pc, #12]	; (8002590 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002582:	5cd3      	ldrb	r3, [r2, r3]
 8002584:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002588:	4618      	mov	r0, r3
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40021000 	.word	0x40021000
 8002590:	0800528c 	.word	0x0800528c

08002594 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002598:	f7ff ffde 	bl	8002558 <HAL_RCC_GetHCLKFreq>
 800259c:	4601      	mov	r1, r0
 800259e:	4b05      	ldr	r3, [pc, #20]	; (80025b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	0adb      	lsrs	r3, r3, #11
 80025a4:	f003 0307 	and.w	r3, r3, #7
 80025a8:	4a03      	ldr	r2, [pc, #12]	; (80025b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025aa:	5cd3      	ldrb	r3, [r2, r3]
 80025ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40021000 	.word	0x40021000
 80025b8:	0800528c 	.word	0x0800528c

080025bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025c4:	4b0a      	ldr	r3, [pc, #40]	; (80025f0 <RCC_Delay+0x34>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a0a      	ldr	r2, [pc, #40]	; (80025f4 <RCC_Delay+0x38>)
 80025ca:	fba2 2303 	umull	r2, r3, r2, r3
 80025ce:	0a5b      	lsrs	r3, r3, #9
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	fb02 f303 	mul.w	r3, r2, r3
 80025d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025d8:	bf00      	nop
  }
  while (Delay --);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	1e5a      	subs	r2, r3, #1
 80025de:	60fa      	str	r2, [r7, #12]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1f9      	bne.n	80025d8 <RCC_Delay+0x1c>
}
 80025e4:	bf00      	nop
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bc80      	pop	{r7}
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20000308 	.word	0x20000308
 80025f4:	10624dd3 	.word	0x10624dd3

080025f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e01d      	b.n	8002646 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	d106      	bne.n	8002624 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f7fe fae2 	bl	8000be8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2202      	movs	r2, #2
 8002628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	3304      	adds	r3, #4
 8002634:	4619      	mov	r1, r3
 8002636:	4610      	mov	r0, r2
 8002638:	f000 fdae 	bl	8003198 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800264e:	b480      	push	{r7}
 8002650:	b085      	sub	sp, #20
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2202      	movs	r2, #2
 800265a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2b06      	cmp	r3, #6
 800266e:	d007      	beq.n	8002680 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f042 0201 	orr.w	r2, r2, #1
 800267e:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	3714      	adds	r7, #20
 800268e:	46bd      	mov	sp, r7
 8002690:	bc80      	pop	{r7}
 8002692:	4770      	bx	lr

08002694 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2202      	movs	r2, #2
 80026a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6a1a      	ldr	r2, [r3, #32]
 80026aa:	f241 1311 	movw	r3, #4369	; 0x1111
 80026ae:	4013      	ands	r3, r2
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d10f      	bne.n	80026d4 <HAL_TIM_Base_Stop+0x40>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6a1a      	ldr	r2, [r3, #32]
 80026ba:	f240 4344 	movw	r3, #1092	; 0x444
 80026be:	4013      	ands	r3, r2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d107      	bne.n	80026d4 <HAL_TIM_Base_Stop+0x40>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f022 0201 	bic.w	r2, r2, #1
 80026d2:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bc80      	pop	{r7}
 80026e6:	4770      	bx	lr

080026e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e01d      	b.n	8002736 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d106      	bne.n	8002714 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f000 f815 	bl	800273e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2202      	movs	r2, #2
 8002718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	3304      	adds	r3, #4
 8002724:	4619      	mov	r1, r3
 8002726:	4610      	mov	r0, r2
 8002728:	f000 fd36 	bl	8003198 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800273e:	b480      	push	{r7}
 8002740:	b083      	sub	sp, #12
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr

08002750 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2201      	movs	r2, #1
 8002760:	6839      	ldr	r1, [r7, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f000 ff98 	bl	8003698 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a10      	ldr	r2, [pc, #64]	; (80027b0 <HAL_TIM_PWM_Start+0x60>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d107      	bne.n	8002782 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002780:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f003 0307 	and.w	r3, r3, #7
 800278c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2b06      	cmp	r3, #6
 8002792:	d007      	beq.n	80027a4 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f042 0201 	orr.w	r2, r2, #1
 80027a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	40012c00 	.word	0x40012c00

080027b4 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	607a      	str	r2, [r7, #4]
 80027c0:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d101      	bne.n	80027d2 <HAL_TIM_PWM_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 80027ce:	2302      	movs	r3, #2
 80027d0:	e0e9      	b.n	80029a6 <HAL_TIM_PWM_Start_DMA+0x1f2>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d10b      	bne.n	80027f6 <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d104      	bne.n	80027ee <HAL_TIM_PWM_Start_DMA+0x3a>
 80027e4:	887b      	ldrh	r3, [r7, #2]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e0db      	b.n	80029a6 <HAL_TIM_PWM_Start_DMA+0x1f2>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2202      	movs	r2, #2
 80027f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	2b0c      	cmp	r3, #12
 80027fa:	f200 80ad 	bhi.w	8002958 <HAL_TIM_PWM_Start_DMA+0x1a4>
 80027fe:	a201      	add	r2, pc, #4	; (adr r2, 8002804 <HAL_TIM_PWM_Start_DMA+0x50>)
 8002800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002804:	08002839 	.word	0x08002839
 8002808:	08002959 	.word	0x08002959
 800280c:	08002959 	.word	0x08002959
 8002810:	08002959 	.word	0x08002959
 8002814:	08002881 	.word	0x08002881
 8002818:	08002959 	.word	0x08002959
 800281c:	08002959 	.word	0x08002959
 8002820:	08002959 	.word	0x08002959
 8002824:	080028c9 	.word	0x080028c9
 8002828:	08002959 	.word	0x08002959
 800282c:	08002959 	.word	0x08002959
 8002830:	08002959 	.word	0x08002959
 8002834:	08002911 	.word	0x08002911
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283c:	4a5c      	ldr	r2, [pc, #368]	; (80029b0 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 800283e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002844:	4a5b      	ldr	r2, [pc, #364]	; (80029b4 <HAL_TIM_PWM_Start_DMA+0x200>)
 8002846:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284c:	4a5a      	ldr	r2, [pc, #360]	; (80029b8 <HAL_TIM_PWM_Start_DMA+0x204>)
 800284e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002854:	6879      	ldr	r1, [r7, #4]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	3334      	adds	r3, #52	; 0x34
 800285c:	461a      	mov	r2, r3
 800285e:	887b      	ldrh	r3, [r7, #2]
 8002860:	f7fe ff32 	bl	80016c8 <HAL_DMA_Start_IT>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <HAL_TIM_PWM_Start_DMA+0xba>
      {
        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e09b      	b.n	80029a6 <HAL_TIM_PWM_Start_DMA+0x1f2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68da      	ldr	r2, [r3, #12]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800287c:	60da      	str	r2, [r3, #12]
      break;
 800287e:	e06c      	b.n	800295a <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002884:	4a4a      	ldr	r2, [pc, #296]	; (80029b0 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 8002886:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800288c:	4a49      	ldr	r2, [pc, #292]	; (80029b4 <HAL_TIM_PWM_Start_DMA+0x200>)
 800288e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002894:	4a48      	ldr	r2, [pc, #288]	; (80029b8 <HAL_TIM_PWM_Start_DMA+0x204>)
 8002896:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800289c:	6879      	ldr	r1, [r7, #4]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	3338      	adds	r3, #56	; 0x38
 80028a4:	461a      	mov	r2, r3
 80028a6:	887b      	ldrh	r3, [r7, #2]
 80028a8:	f7fe ff0e 	bl	80016c8 <HAL_DMA_Start_IT>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <HAL_TIM_PWM_Start_DMA+0x102>
      {
        return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e077      	b.n	80029a6 <HAL_TIM_PWM_Start_DMA+0x1f2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68da      	ldr	r2, [r3, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80028c4:	60da      	str	r2, [r3, #12]
      break;
 80028c6:	e048      	b.n	800295a <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028cc:	4a38      	ldr	r2, [pc, #224]	; (80029b0 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 80028ce:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d4:	4a37      	ldr	r2, [pc, #220]	; (80029b4 <HAL_TIM_PWM_Start_DMA+0x200>)
 80028d6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028dc:	4a36      	ldr	r2, [pc, #216]	; (80029b8 <HAL_TIM_PWM_Start_DMA+0x204>)
 80028de:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	333c      	adds	r3, #60	; 0x3c
 80028ec:	461a      	mov	r2, r3
 80028ee:	887b      	ldrh	r3, [r7, #2]
 80028f0:	f7fe feea 	bl	80016c8 <HAL_DMA_Start_IT>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <HAL_TIM_PWM_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e053      	b.n	80029a6 <HAL_TIM_PWM_Start_DMA+0x1f2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68da      	ldr	r2, [r3, #12]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800290c:	60da      	str	r2, [r3, #12]
      break;
 800290e:	e024      	b.n	800295a <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002914:	4a26      	ldr	r2, [pc, #152]	; (80029b0 <HAL_TIM_PWM_Start_DMA+0x1fc>)
 8002916:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291c:	4a25      	ldr	r2, [pc, #148]	; (80029b4 <HAL_TIM_PWM_Start_DMA+0x200>)
 800291e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002924:	4a24      	ldr	r2, [pc, #144]	; (80029b8 <HAL_TIM_PWM_Start_DMA+0x204>)
 8002926:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800292c:	6879      	ldr	r1, [r7, #4]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	3340      	adds	r3, #64	; 0x40
 8002934:	461a      	mov	r2, r3
 8002936:	887b      	ldrh	r3, [r7, #2]
 8002938:	f7fe fec6 	bl	80016c8 <HAL_DMA_Start_IT>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <HAL_TIM_PWM_Start_DMA+0x192>
      {
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e02f      	b.n	80029a6 <HAL_TIM_PWM_Start_DMA+0x1f2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	68da      	ldr	r2, [r3, #12]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002954:	60da      	str	r2, [r3, #12]
      break;
 8002956:	e000      	b.n	800295a <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    default:
      break;
 8002958:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2201      	movs	r2, #1
 8002960:	68b9      	ldr	r1, [r7, #8]
 8002962:	4618      	mov	r0, r3
 8002964:	f000 fe98 	bl	8003698 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a13      	ldr	r2, [pc, #76]	; (80029bc <HAL_TIM_PWM_Start_DMA+0x208>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d107      	bne.n	8002982 <HAL_TIM_PWM_Start_DMA+0x1ce>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002980:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	2b06      	cmp	r3, #6
 8002992:	d007      	beq.n	80029a4 <HAL_TIM_PWM_Start_DMA+0x1f0>
  {
    __HAL_TIM_ENABLE(htim);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f042 0201 	orr.w	r2, r2, #1
 80029a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3718      	adds	r7, #24
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	080030b9 	.word	0x080030b9
 80029b4:	08003129 	.word	0x08003129
 80029b8:	08003095 	.word	0x08003095
 80029bc:	40012c00 	.word	0x40012c00

080029c0 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	2b0c      	cmp	r3, #12
 80029ce:	d855      	bhi.n	8002a7c <HAL_TIM_PWM_Stop_DMA+0xbc>
 80029d0:	a201      	add	r2, pc, #4	; (adr r2, 80029d8 <HAL_TIM_PWM_Stop_DMA+0x18>)
 80029d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029d6:	bf00      	nop
 80029d8:	08002a0d 	.word	0x08002a0d
 80029dc:	08002a7d 	.word	0x08002a7d
 80029e0:	08002a7d 	.word	0x08002a7d
 80029e4:	08002a7d 	.word	0x08002a7d
 80029e8:	08002a29 	.word	0x08002a29
 80029ec:	08002a7d 	.word	0x08002a7d
 80029f0:	08002a7d 	.word	0x08002a7d
 80029f4:	08002a7d 	.word	0x08002a7d
 80029f8:	08002a45 	.word	0x08002a45
 80029fc:	08002a7d 	.word	0x08002a7d
 8002a00:	08002a7d 	.word	0x08002a7d
 8002a04:	08002a7d 	.word	0x08002a7d
 8002a08:	08002a61 	.word	0x08002a61
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68da      	ldr	r2, [r3, #12]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a1a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7fe feb1 	bl	8001788 <HAL_DMA_Abort_IT>
      break;
 8002a26:	e02a      	b.n	8002a7e <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	68da      	ldr	r2, [r3, #12]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a36:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7fe fea3 	bl	8001788 <HAL_DMA_Abort_IT>
      break;
 8002a42:	e01c      	b.n	8002a7e <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68da      	ldr	r2, [r3, #12]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a52:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7fe fe95 	bl	8001788 <HAL_DMA_Abort_IT>
      break;
 8002a5e:	e00e      	b.n	8002a7e <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68da      	ldr	r2, [r3, #12]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002a6e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7fe fe87 	bl	8001788 <HAL_DMA_Abort_IT>
      break;
 8002a7a:	e000      	b.n	8002a7e <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 8002a7c:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2200      	movs	r2, #0
 8002a84:	6839      	ldr	r1, [r7, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f000 fe06 	bl	8003698 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a1d      	ldr	r2, [pc, #116]	; (8002b08 <HAL_TIM_PWM_Stop_DMA+0x148>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d117      	bne.n	8002ac6 <HAL_TIM_PWM_Stop_DMA+0x106>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	6a1a      	ldr	r2, [r3, #32]
 8002a9c:	f241 1311 	movw	r3, #4369	; 0x1111
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d10f      	bne.n	8002ac6 <HAL_TIM_PWM_Stop_DMA+0x106>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	6a1a      	ldr	r2, [r3, #32]
 8002aac:	f240 4344 	movw	r3, #1092	; 0x444
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d107      	bne.n	8002ac6 <HAL_TIM_PWM_Stop_DMA+0x106>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ac4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	6a1a      	ldr	r2, [r3, #32]
 8002acc:	f241 1311 	movw	r3, #4369	; 0x1111
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10f      	bne.n	8002af6 <HAL_TIM_PWM_Stop_DMA+0x136>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6a1a      	ldr	r2, [r3, #32]
 8002adc:	f240 4344 	movw	r3, #1092	; 0x444
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d107      	bne.n	8002af6 <HAL_TIM_PWM_Stop_DMA+0x136>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 0201 	bic.w	r2, r2, #1
 8002af4:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2201      	movs	r2, #1
 8002afa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40012c00 	.word	0x40012c00

08002b0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d122      	bne.n	8002b68 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d11b      	bne.n	8002b68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f06f 0202 	mvn.w	r2, #2
 8002b38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	f003 0303 	and.w	r3, r3, #3
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 fa73 	bl	800303a <HAL_TIM_IC_CaptureCallback>
 8002b54:	e005      	b.n	8002b62 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 fa66 	bl	8003028 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 fa75 	bl	800304c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	f003 0304 	and.w	r3, r3, #4
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d122      	bne.n	8002bbc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	2b04      	cmp	r3, #4
 8002b82:	d11b      	bne.n	8002bbc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f06f 0204 	mvn.w	r2, #4
 8002b8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2202      	movs	r2, #2
 8002b92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f000 fa49 	bl	800303a <HAL_TIM_IC_CaptureCallback>
 8002ba8:	e005      	b.n	8002bb6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 fa3c 	bl	8003028 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f000 fa4b 	bl	800304c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	f003 0308 	and.w	r3, r3, #8
 8002bc6:	2b08      	cmp	r3, #8
 8002bc8:	d122      	bne.n	8002c10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	f003 0308 	and.w	r3, r3, #8
 8002bd4:	2b08      	cmp	r3, #8
 8002bd6:	d11b      	bne.n	8002c10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f06f 0208 	mvn.w	r2, #8
 8002be0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2204      	movs	r2, #4
 8002be6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	69db      	ldr	r3, [r3, #28]
 8002bee:	f003 0303 	and.w	r3, r3, #3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d003      	beq.n	8002bfe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f000 fa1f 	bl	800303a <HAL_TIM_IC_CaptureCallback>
 8002bfc:	e005      	b.n	8002c0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 fa12 	bl	8003028 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f000 fa21 	bl	800304c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	f003 0310 	and.w	r3, r3, #16
 8002c1a:	2b10      	cmp	r3, #16
 8002c1c:	d122      	bne.n	8002c64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	f003 0310 	and.w	r3, r3, #16
 8002c28:	2b10      	cmp	r3, #16
 8002c2a:	d11b      	bne.n	8002c64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f06f 0210 	mvn.w	r2, #16
 8002c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2208      	movs	r2, #8
 8002c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	69db      	ldr	r3, [r3, #28]
 8002c42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 f9f5 	bl	800303a <HAL_TIM_IC_CaptureCallback>
 8002c50:	e005      	b.n	8002c5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 f9e8 	bl	8003028 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 f9f7 	bl	800304c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d10e      	bne.n	8002c90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d107      	bne.n	8002c90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f06f 0201 	mvn.w	r2, #1
 8002c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 f9c3 	bl	8003016 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c9a:	2b80      	cmp	r3, #128	; 0x80
 8002c9c:	d10e      	bne.n	8002cbc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ca8:	2b80      	cmp	r3, #128	; 0x80
 8002caa:	d107      	bne.n	8002cbc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002cb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 fd5f 	bl	800377a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cc6:	2b40      	cmp	r3, #64	; 0x40
 8002cc8:	d10e      	bne.n	8002ce8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cd4:	2b40      	cmp	r3, #64	; 0x40
 8002cd6:	d107      	bne.n	8002ce8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f000 f9c4 	bl	8003070 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	f003 0320 	and.w	r3, r3, #32
 8002cf2:	2b20      	cmp	r3, #32
 8002cf4:	d10e      	bne.n	8002d14 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	f003 0320 	and.w	r3, r3, #32
 8002d00:	2b20      	cmp	r3, #32
 8002d02:	d107      	bne.n	8002d14 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f06f 0220 	mvn.w	r2, #32
 8002d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fd2a 	bl	8003768 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d14:	bf00      	nop
 8002d16:	3708      	adds	r7, #8
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d101      	bne.n	8002d36 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002d32:	2302      	movs	r3, #2
 8002d34:	e0b4      	b.n	8002ea0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2202      	movs	r2, #2
 8002d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b0c      	cmp	r3, #12
 8002d4a:	f200 809f 	bhi.w	8002e8c <HAL_TIM_PWM_ConfigChannel+0x170>
 8002d4e:	a201      	add	r2, pc, #4	; (adr r2, 8002d54 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d54:	08002d89 	.word	0x08002d89
 8002d58:	08002e8d 	.word	0x08002e8d
 8002d5c:	08002e8d 	.word	0x08002e8d
 8002d60:	08002e8d 	.word	0x08002e8d
 8002d64:	08002dc9 	.word	0x08002dc9
 8002d68:	08002e8d 	.word	0x08002e8d
 8002d6c:	08002e8d 	.word	0x08002e8d
 8002d70:	08002e8d 	.word	0x08002e8d
 8002d74:	08002e0b 	.word	0x08002e0b
 8002d78:	08002e8d 	.word	0x08002e8d
 8002d7c:	08002e8d 	.word	0x08002e8d
 8002d80:	08002e8d 	.word	0x08002e8d
 8002d84:	08002e4b 	.word	0x08002e4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68b9      	ldr	r1, [r7, #8]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f000 fa64 	bl	800325c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	699a      	ldr	r2, [r3, #24]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f042 0208 	orr.w	r2, r2, #8
 8002da2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	699a      	ldr	r2, [r3, #24]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0204 	bic.w	r2, r2, #4
 8002db2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6999      	ldr	r1, [r3, #24]
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	691a      	ldr	r2, [r3, #16]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	619a      	str	r2, [r3, #24]
      break;
 8002dc6:	e062      	b.n	8002e8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68b9      	ldr	r1, [r7, #8]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f000 faaa 	bl	8003328 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	699a      	ldr	r2, [r3, #24]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002de2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	699a      	ldr	r2, [r3, #24]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002df2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6999      	ldr	r1, [r3, #24]
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	021a      	lsls	r2, r3, #8
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	430a      	orrs	r2, r1
 8002e06:	619a      	str	r2, [r3, #24]
      break;
 8002e08:	e041      	b.n	8002e8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68b9      	ldr	r1, [r7, #8]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f000 faf3 	bl	80033fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	69da      	ldr	r2, [r3, #28]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f042 0208 	orr.w	r2, r2, #8
 8002e24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	69da      	ldr	r2, [r3, #28]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 0204 	bic.w	r2, r2, #4
 8002e34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	69d9      	ldr	r1, [r3, #28]
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	691a      	ldr	r2, [r3, #16]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	61da      	str	r2, [r3, #28]
      break;
 8002e48:	e021      	b.n	8002e8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	68b9      	ldr	r1, [r7, #8]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f000 fb3d 	bl	80034d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	69da      	ldr	r2, [r3, #28]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	69da      	ldr	r2, [r3, #28]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	69d9      	ldr	r1, [r3, #28]
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	021a      	lsls	r2, r3, #8
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	61da      	str	r2, [r3, #28]
      break;
 8002e8a:	e000      	b.n	8002e8e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002e8c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3710      	adds	r7, #16
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d101      	bne.n	8002ec0 <HAL_TIM_ConfigClockSource+0x18>
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	e0a6      	b.n	800300e <HAL_TIM_ConfigClockSource+0x166>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2202      	movs	r2, #2
 8002ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002ede:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ee6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2b40      	cmp	r3, #64	; 0x40
 8002ef6:	d067      	beq.n	8002fc8 <HAL_TIM_ConfigClockSource+0x120>
 8002ef8:	2b40      	cmp	r3, #64	; 0x40
 8002efa:	d80b      	bhi.n	8002f14 <HAL_TIM_ConfigClockSource+0x6c>
 8002efc:	2b10      	cmp	r3, #16
 8002efe:	d073      	beq.n	8002fe8 <HAL_TIM_ConfigClockSource+0x140>
 8002f00:	2b10      	cmp	r3, #16
 8002f02:	d802      	bhi.n	8002f0a <HAL_TIM_ConfigClockSource+0x62>
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d06f      	beq.n	8002fe8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002f08:	e078      	b.n	8002ffc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002f0a:	2b20      	cmp	r3, #32
 8002f0c:	d06c      	beq.n	8002fe8 <HAL_TIM_ConfigClockSource+0x140>
 8002f0e:	2b30      	cmp	r3, #48	; 0x30
 8002f10:	d06a      	beq.n	8002fe8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002f12:	e073      	b.n	8002ffc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002f14:	2b70      	cmp	r3, #112	; 0x70
 8002f16:	d00d      	beq.n	8002f34 <HAL_TIM_ConfigClockSource+0x8c>
 8002f18:	2b70      	cmp	r3, #112	; 0x70
 8002f1a:	d804      	bhi.n	8002f26 <HAL_TIM_ConfigClockSource+0x7e>
 8002f1c:	2b50      	cmp	r3, #80	; 0x50
 8002f1e:	d033      	beq.n	8002f88 <HAL_TIM_ConfigClockSource+0xe0>
 8002f20:	2b60      	cmp	r3, #96	; 0x60
 8002f22:	d041      	beq.n	8002fa8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002f24:	e06a      	b.n	8002ffc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002f26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f2a:	d066      	beq.n	8002ffa <HAL_TIM_ConfigClockSource+0x152>
 8002f2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f30:	d017      	beq.n	8002f62 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002f32:	e063      	b.n	8002ffc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6818      	ldr	r0, [r3, #0]
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	6899      	ldr	r1, [r3, #8]
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	f000 fb89 	bl	800365a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002f56:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	68fa      	ldr	r2, [r7, #12]
 8002f5e:	609a      	str	r2, [r3, #8]
      break;
 8002f60:	e04c      	b.n	8002ffc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6818      	ldr	r0, [r3, #0]
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	6899      	ldr	r1, [r3, #8]
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	f000 fb72 	bl	800365a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	689a      	ldr	r2, [r3, #8]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f84:	609a      	str	r2, [r3, #8]
      break;
 8002f86:	e039      	b.n	8002ffc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6818      	ldr	r0, [r3, #0]
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	6859      	ldr	r1, [r3, #4]
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	461a      	mov	r2, r3
 8002f96:	f000 fae9 	bl	800356c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2150      	movs	r1, #80	; 0x50
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f000 fb40 	bl	8003626 <TIM_ITRx_SetConfig>
      break;
 8002fa6:	e029      	b.n	8002ffc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6818      	ldr	r0, [r3, #0]
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	6859      	ldr	r1, [r3, #4]
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	f000 fb07 	bl	80035c8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2160      	movs	r1, #96	; 0x60
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f000 fb30 	bl	8003626 <TIM_ITRx_SetConfig>
      break;
 8002fc6:	e019      	b.n	8002ffc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6818      	ldr	r0, [r3, #0]
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	6859      	ldr	r1, [r3, #4]
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	f000 fac9 	bl	800356c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2140      	movs	r1, #64	; 0x40
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f000 fb20 	bl	8003626 <TIM_ITRx_SetConfig>
      break;
 8002fe6:	e009      	b.n	8002ffc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	4610      	mov	r0, r2
 8002ff4:	f000 fb17 	bl	8003626 <TIM_ITRx_SetConfig>
      break;
 8002ff8:	e000      	b.n	8002ffc <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002ffa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3710      	adds	r7, #16
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003016:	b480      	push	{r7}
 8003018:	b083      	sub	sp, #12
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800301e:	bf00      	nop
 8003020:	370c      	adds	r7, #12
 8003022:	46bd      	mov	sp, r7
 8003024:	bc80      	pop	{r7}
 8003026:	4770      	bx	lr

08003028 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	bc80      	pop	{r7}
 8003038:	4770      	bx	lr

0800303a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800303a:	b480      	push	{r7}
 800303c:	b083      	sub	sp, #12
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003042:	bf00      	nop
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	bc80      	pop	{r7}
 800304a:	4770      	bx	lr

0800304c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003054:	bf00      	nop
 8003056:	370c      	adds	r7, #12
 8003058:	46bd      	mov	sp, r7
 800305a:	bc80      	pop	{r7}
 800305c:	4770      	bx	lr

0800305e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800305e:	b480      	push	{r7}
 8003060:	b083      	sub	sp, #12
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003066:	bf00      	nop
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	bc80      	pop	{r7}
 800306e:	4770      	bx	lr

08003070 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003078:	bf00      	nop
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	bc80      	pop	{r7}
 8003080:	4770      	bx	lr

08003082 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003082:	b480      	push	{r7}
 8003084:	b083      	sub	sp, #12
 8003086:	af00      	add	r7, sp, #0
 8003088:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800308a:	bf00      	nop
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr

08003094 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a0:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f7ff ffe9 	bl	8003082 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 80030b0:	bf00      	nop
 80030b2:	3710      	adds	r7, #16
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c4:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2201      	movs	r2, #1
 80030ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d103      	bne.n	80030e0 <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2201      	movs	r2, #1
 80030dc:	771a      	strb	r2, [r3, #28]
 80030de:	e019      	b.n	8003114 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d103      	bne.n	80030f2 <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2202      	movs	r2, #2
 80030ee:	771a      	strb	r2, [r3, #28]
 80030f0:	e010      	b.n	8003114 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d103      	bne.n	8003104 <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2204      	movs	r2, #4
 8003100:	771a      	strb	r2, [r3, #28]
 8003102:	e007      	b.n	8003114 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	429a      	cmp	r2, r3
 800310c:	d102      	bne.n	8003114 <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2208      	movs	r2, #8
 8003112:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003114:	68f8      	ldr	r0, [r7, #12]
 8003116:	f7ff ff99 	bl	800304c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2200      	movs	r2, #0
 800311e:	771a      	strb	r2, [r3, #28]
}
 8003120:	bf00      	nop
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2201      	movs	r2, #1
 800313a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	429a      	cmp	r2, r3
 8003146:	d103      	bne.n	8003150 <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2201      	movs	r2, #1
 800314c:	771a      	strb	r2, [r3, #28]
 800314e:	e019      	b.n	8003184 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	429a      	cmp	r2, r3
 8003158:	d103      	bne.n	8003162 <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2202      	movs	r2, #2
 800315e:	771a      	strb	r2, [r3, #28]
 8003160:	e010      	b.n	8003184 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	429a      	cmp	r2, r3
 800316a:	d103      	bne.n	8003174 <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2204      	movs	r2, #4
 8003170:	771a      	strb	r2, [r3, #28]
 8003172:	e007      	b.n	8003184 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	429a      	cmp	r2, r3
 800317c:	d102      	bne.n	8003184 <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2208      	movs	r2, #8
 8003182:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f7ff ff6a 	bl	800305e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2200      	movs	r2, #0
 800318e:	771a      	strb	r2, [r3, #28]
}
 8003190:	bf00      	nop
 8003192:	3710      	adds	r7, #16
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	4a29      	ldr	r2, [pc, #164]	; (8003250 <TIM_Base_SetConfig+0xb8>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d00b      	beq.n	80031c8 <TIM_Base_SetConfig+0x30>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b6:	d007      	beq.n	80031c8 <TIM_Base_SetConfig+0x30>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a26      	ldr	r2, [pc, #152]	; (8003254 <TIM_Base_SetConfig+0xbc>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d003      	beq.n	80031c8 <TIM_Base_SetConfig+0x30>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a25      	ldr	r2, [pc, #148]	; (8003258 <TIM_Base_SetConfig+0xc0>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d108      	bne.n	80031da <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	68fa      	ldr	r2, [r7, #12]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a1c      	ldr	r2, [pc, #112]	; (8003250 <TIM_Base_SetConfig+0xb8>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d00b      	beq.n	80031fa <TIM_Base_SetConfig+0x62>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031e8:	d007      	beq.n	80031fa <TIM_Base_SetConfig+0x62>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a19      	ldr	r2, [pc, #100]	; (8003254 <TIM_Base_SetConfig+0xbc>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d003      	beq.n	80031fa <TIM_Base_SetConfig+0x62>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a18      	ldr	r2, [pc, #96]	; (8003258 <TIM_Base_SetConfig+0xc0>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d108      	bne.n	800320c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003200:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	4313      	orrs	r3, r2
 800320a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	695b      	ldr	r3, [r3, #20]
 8003216:	4313      	orrs	r3, r2
 8003218:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	68fa      	ldr	r2, [r7, #12]
 800321e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a07      	ldr	r2, [pc, #28]	; (8003250 <TIM_Base_SetConfig+0xb8>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d103      	bne.n	8003240 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	691a      	ldr	r2, [r3, #16]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	615a      	str	r2, [r3, #20]
}
 8003246:	bf00      	nop
 8003248:	3714      	adds	r7, #20
 800324a:	46bd      	mov	sp, r7
 800324c:	bc80      	pop	{r7}
 800324e:	4770      	bx	lr
 8003250:	40012c00 	.word	0x40012c00
 8003254:	40000400 	.word	0x40000400
 8003258:	40000800 	.word	0x40000800

0800325c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800325c:	b480      	push	{r7}
 800325e:	b087      	sub	sp, #28
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	f023 0201 	bic.w	r2, r3, #1
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a1b      	ldr	r3, [r3, #32]
 8003276:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800328a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f023 0303 	bic.w	r3, r3, #3
 8003292:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	4313      	orrs	r3, r2
 800329c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f023 0302 	bic.w	r3, r3, #2
 80032a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	697a      	ldr	r2, [r7, #20]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a1c      	ldr	r2, [pc, #112]	; (8003324 <TIM_OC1_SetConfig+0xc8>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d10c      	bne.n	80032d2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f023 0308 	bic.w	r3, r3, #8
 80032be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	f023 0304 	bic.w	r3, r3, #4
 80032d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a13      	ldr	r2, [pc, #76]	; (8003324 <TIM_OC1_SetConfig+0xc8>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d111      	bne.n	80032fe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80032e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	693a      	ldr	r2, [r7, #16]
 8003302:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	621a      	str	r2, [r3, #32]
}
 8003318:	bf00      	nop
 800331a:	371c      	adds	r7, #28
 800331c:	46bd      	mov	sp, r7
 800331e:	bc80      	pop	{r7}
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	40012c00 	.word	0x40012c00

08003328 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003328:	b480      	push	{r7}
 800332a:	b087      	sub	sp, #28
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	f023 0210 	bic.w	r2, r3, #16
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800335e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	021b      	lsls	r3, r3, #8
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	4313      	orrs	r3, r2
 800336a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	f023 0320 	bic.w	r3, r3, #32
 8003372:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	011b      	lsls	r3, r3, #4
 800337a:	697a      	ldr	r2, [r7, #20]
 800337c:	4313      	orrs	r3, r2
 800337e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a1d      	ldr	r2, [pc, #116]	; (80033f8 <TIM_OC2_SetConfig+0xd0>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d10d      	bne.n	80033a4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800338e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	4313      	orrs	r3, r2
 800339a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a14      	ldr	r2, [pc, #80]	; (80033f8 <TIM_OC2_SetConfig+0xd0>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d113      	bne.n	80033d4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80033b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80033ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	693a      	ldr	r2, [r7, #16]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68fa      	ldr	r2, [r7, #12]
 80033de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685a      	ldr	r2, [r3, #4]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	697a      	ldr	r2, [r7, #20]
 80033ec:	621a      	str	r2, [r3, #32]
}
 80033ee:	bf00      	nop
 80033f0:	371c      	adds	r7, #28
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bc80      	pop	{r7}
 80033f6:	4770      	bx	lr
 80033f8:	40012c00 	.word	0x40012c00

080033fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b087      	sub	sp, #28
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a1b      	ldr	r3, [r3, #32]
 800340a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	69db      	ldr	r3, [r3, #28]
 8003422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800342a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f023 0303 	bic.w	r3, r3, #3
 8003432:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	4313      	orrs	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003444:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	021b      	lsls	r3, r3, #8
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	4313      	orrs	r3, r2
 8003450:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a1d      	ldr	r2, [pc, #116]	; (80034cc <TIM_OC3_SetConfig+0xd0>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d10d      	bne.n	8003476 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003460:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	021b      	lsls	r3, r3, #8
 8003468:	697a      	ldr	r2, [r7, #20]
 800346a:	4313      	orrs	r3, r2
 800346c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003474:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a14      	ldr	r2, [pc, #80]	; (80034cc <TIM_OC3_SetConfig+0xd0>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d113      	bne.n	80034a6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003484:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800348c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	011b      	lsls	r3, r3, #4
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	4313      	orrs	r3, r2
 8003498:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	699b      	ldr	r3, [r3, #24]
 800349e:	011b      	lsls	r3, r3, #4
 80034a0:	693a      	ldr	r2, [r7, #16]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	68fa      	ldr	r2, [r7, #12]
 80034b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	697a      	ldr	r2, [r7, #20]
 80034be:	621a      	str	r2, [r3, #32]
}
 80034c0:	bf00      	nop
 80034c2:	371c      	adds	r7, #28
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bc80      	pop	{r7}
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	40012c00 	.word	0x40012c00

080034d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b087      	sub	sp, #28
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a1b      	ldr	r3, [r3, #32]
 80034de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	69db      	ldr	r3, [r3, #28]
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003506:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	021b      	lsls	r3, r3, #8
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	4313      	orrs	r3, r2
 8003512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800351a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	031b      	lsls	r3, r3, #12
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	4313      	orrs	r3, r2
 8003526:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a0f      	ldr	r2, [pc, #60]	; (8003568 <TIM_OC4_SetConfig+0x98>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d109      	bne.n	8003544 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003536:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	695b      	ldr	r3, [r3, #20]
 800353c:	019b      	lsls	r3, r3, #6
 800353e:	697a      	ldr	r2, [r7, #20]
 8003540:	4313      	orrs	r3, r2
 8003542:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	697a      	ldr	r2, [r7, #20]
 8003548:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685a      	ldr	r2, [r3, #4]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	693a      	ldr	r2, [r7, #16]
 800355c:	621a      	str	r2, [r3, #32]
}
 800355e:	bf00      	nop
 8003560:	371c      	adds	r7, #28
 8003562:	46bd      	mov	sp, r7
 8003564:	bc80      	pop	{r7}
 8003566:	4770      	bx	lr
 8003568:	40012c00 	.word	0x40012c00

0800356c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800356c:	b480      	push	{r7}
 800356e:	b087      	sub	sp, #28
 8003570:	af00      	add	r7, sp, #0
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	60b9      	str	r1, [r7, #8]
 8003576:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6a1b      	ldr	r3, [r3, #32]
 800357c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	f023 0201 	bic.w	r2, r3, #1
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003596:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	011b      	lsls	r3, r3, #4
 800359c:	693a      	ldr	r2, [r7, #16]
 800359e:	4313      	orrs	r3, r2
 80035a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	f023 030a 	bic.w	r3, r3, #10
 80035a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80035aa:	697a      	ldr	r2, [r7, #20]
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	693a      	ldr	r2, [r7, #16]
 80035b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	621a      	str	r2, [r3, #32]
}
 80035be:	bf00      	nop
 80035c0:	371c      	adds	r7, #28
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bc80      	pop	{r7}
 80035c6:	4770      	bx	lr

080035c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b087      	sub	sp, #28
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	60f8      	str	r0, [r7, #12]
 80035d0:	60b9      	str	r1, [r7, #8]
 80035d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6a1b      	ldr	r3, [r3, #32]
 80035d8:	f023 0210 	bic.w	r2, r3, #16
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	699b      	ldr	r3, [r3, #24]
 80035e4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6a1b      	ldr	r3, [r3, #32]
 80035ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035f2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	031b      	lsls	r3, r3, #12
 80035f8:	697a      	ldr	r2, [r7, #20]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003604:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	011b      	lsls	r3, r3, #4
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	4313      	orrs	r3, r2
 800360e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	693a      	ldr	r2, [r7, #16]
 800361a:	621a      	str	r2, [r3, #32]
}
 800361c:	bf00      	nop
 800361e:	371c      	adds	r7, #28
 8003620:	46bd      	mov	sp, r7
 8003622:	bc80      	pop	{r7}
 8003624:	4770      	bx	lr

08003626 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003626:	b480      	push	{r7}
 8003628:	b085      	sub	sp, #20
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
 800362e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800363c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800363e:	683a      	ldr	r2, [r7, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	4313      	orrs	r3, r2
 8003644:	f043 0307 	orr.w	r3, r3, #7
 8003648:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	68fa      	ldr	r2, [r7, #12]
 800364e:	609a      	str	r2, [r3, #8]
}
 8003650:	bf00      	nop
 8003652:	3714      	adds	r7, #20
 8003654:	46bd      	mov	sp, r7
 8003656:	bc80      	pop	{r7}
 8003658:	4770      	bx	lr

0800365a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800365a:	b480      	push	{r7}
 800365c:	b087      	sub	sp, #28
 800365e:	af00      	add	r7, sp, #0
 8003660:	60f8      	str	r0, [r7, #12]
 8003662:	60b9      	str	r1, [r7, #8]
 8003664:	607a      	str	r2, [r7, #4]
 8003666:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003674:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	021a      	lsls	r2, r3, #8
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	431a      	orrs	r2, r3
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	4313      	orrs	r3, r2
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	4313      	orrs	r3, r2
 8003686:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	609a      	str	r2, [r3, #8]
}
 800368e:	bf00      	nop
 8003690:	371c      	adds	r7, #28
 8003692:	46bd      	mov	sp, r7
 8003694:	bc80      	pop	{r7}
 8003696:	4770      	bx	lr

08003698 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003698:	b480      	push	{r7}
 800369a:	b087      	sub	sp, #28
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	f003 031f 	and.w	r3, r3, #31
 80036aa:	2201      	movs	r2, #1
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6a1a      	ldr	r2, [r3, #32]
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	43db      	mvns	r3, r3
 80036ba:	401a      	ands	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6a1a      	ldr	r2, [r3, #32]
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	f003 031f 	and.w	r3, r3, #31
 80036ca:	6879      	ldr	r1, [r7, #4]
 80036cc:	fa01 f303 	lsl.w	r3, r1, r3
 80036d0:	431a      	orrs	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	621a      	str	r2, [r3, #32]
}
 80036d6:	bf00      	nop
 80036d8:	371c      	adds	r7, #28
 80036da:	46bd      	mov	sp, r7
 80036dc:	bc80      	pop	{r7}
 80036de:	4770      	bx	lr

080036e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d101      	bne.n	80036f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80036f4:	2302      	movs	r3, #2
 80036f6:	e032      	b.n	800375e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2202      	movs	r2, #2
 8003704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800371e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	4313      	orrs	r3, r2
 8003728:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003730:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	68ba      	ldr	r2, [r7, #8]
 8003738:	4313      	orrs	r3, r2
 800373a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68fa      	ldr	r2, [r7, #12]
 8003742:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68ba      	ldr	r2, [r7, #8]
 800374a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	3714      	adds	r7, #20
 8003762:	46bd      	mov	sp, r7
 8003764:	bc80      	pop	{r7}
 8003766:	4770      	bx	lr

08003768 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	bc80      	pop	{r7}
 8003778:	4770      	bx	lr

0800377a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800377a:	b480      	push	{r7}
 800377c:	b083      	sub	sp, #12
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003782:	bf00      	nop
 8003784:	370c      	adds	r7, #12
 8003786:	46bd      	mov	sp, r7
 8003788:	bc80      	pop	{r7}
 800378a:	4770      	bx	lr

0800378c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e03f      	b.n	800381e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d106      	bne.n	80037b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f7fd fad6 	bl	8000d64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2224      	movs	r2, #36	; 0x24
 80037bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68da      	ldr	r2, [r3, #12]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f000 fb8d 	bl	8003ef0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	691a      	ldr	r2, [r3, #16]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	695a      	ldr	r2, [r3, #20]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68da      	ldr	r2, [r3, #12]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003804:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2220      	movs	r2, #32
 8003810:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2220      	movs	r2, #32
 8003818:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}

08003826 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003826:	b580      	push	{r7, lr}
 8003828:	b088      	sub	sp, #32
 800382a:	af02      	add	r7, sp, #8
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	603b      	str	r3, [r7, #0]
 8003832:	4613      	mov	r3, r2
 8003834:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003836:	2300      	movs	r3, #0
 8003838:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b20      	cmp	r3, #32
 8003844:	f040 8083 	bne.w	800394e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d002      	beq.n	8003854 <HAL_UART_Transmit+0x2e>
 800384e:	88fb      	ldrh	r3, [r7, #6]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d101      	bne.n	8003858 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e07b      	b.n	8003950 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800385e:	2b01      	cmp	r3, #1
 8003860:	d101      	bne.n	8003866 <HAL_UART_Transmit+0x40>
 8003862:	2302      	movs	r3, #2
 8003864:	e074      	b.n	8003950 <HAL_UART_Transmit+0x12a>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2221      	movs	r2, #33	; 0x21
 8003878:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800387c:	f7fd fd90 	bl	80013a0 <HAL_GetTick>
 8003880:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	88fa      	ldrh	r2, [r7, #6]
 8003886:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	88fa      	ldrh	r2, [r7, #6]
 800388c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800388e:	e042      	b.n	8003916 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003894:	b29b      	uxth	r3, r3
 8003896:	3b01      	subs	r3, #1
 8003898:	b29a      	uxth	r2, r3
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038a6:	d122      	bne.n	80038ee <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	2200      	movs	r2, #0
 80038b0:	2180      	movs	r1, #128	; 0x80
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 f9b2 	bl	8003c1c <UART_WaitOnFlagUntilTimeout>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e046      	b.n	8003950 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	881b      	ldrh	r3, [r3, #0]
 80038ca:	461a      	mov	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038d4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d103      	bne.n	80038e6 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	3302      	adds	r3, #2
 80038e2:	60bb      	str	r3, [r7, #8]
 80038e4:	e017      	b.n	8003916 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	3301      	adds	r3, #1
 80038ea:	60bb      	str	r3, [r7, #8]
 80038ec:	e013      	b.n	8003916 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	2200      	movs	r2, #0
 80038f6:	2180      	movs	r1, #128	; 0x80
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f000 f98f 	bl	8003c1c <UART_WaitOnFlagUntilTimeout>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d001      	beq.n	8003908 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e023      	b.n	8003950 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	1c5a      	adds	r2, r3, #1
 800390c:	60ba      	str	r2, [r7, #8]
 800390e:	781a      	ldrb	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800391a:	b29b      	uxth	r3, r3
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1b7      	bne.n	8003890 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	9300      	str	r3, [sp, #0]
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	2200      	movs	r2, #0
 8003928:	2140      	movs	r1, #64	; 0x40
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f000 f976 	bl	8003c1c <UART_WaitOnFlagUntilTimeout>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e00a      	b.n	8003950 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2220      	movs	r2, #32
 800393e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800394a:	2300      	movs	r3, #0
 800394c:	e000      	b.n	8003950 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800394e:	2302      	movs	r3, #2
  }
}
 8003950:	4618      	mov	r0, r3
 8003952:	3718      	adds	r7, #24
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003958:	b480      	push	{r7}
 800395a:	b085      	sub	sp, #20
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	4613      	mov	r3, r2
 8003964:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b20      	cmp	r3, #32
 8003970:	d140      	bne.n	80039f4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d002      	beq.n	800397e <HAL_UART_Receive_IT+0x26>
 8003978:	88fb      	ldrh	r3, [r7, #6]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d101      	bne.n	8003982 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e039      	b.n	80039f6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003988:	2b01      	cmp	r3, #1
 800398a:	d101      	bne.n	8003990 <HAL_UART_Receive_IT+0x38>
 800398c:	2302      	movs	r3, #2
 800398e:	e032      	b.n	80039f6 <HAL_UART_Receive_IT+0x9e>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	68ba      	ldr	r2, [r7, #8]
 800399c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	88fa      	ldrh	r2, [r7, #6]
 80039a2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	88fa      	ldrh	r2, [r7, #6]
 80039a8:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2222      	movs	r2, #34	; 0x22
 80039b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039ce:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	695a      	ldr	r2, [r3, #20]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f042 0201 	orr.w	r2, r2, #1
 80039de:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68da      	ldr	r2, [r3, #12]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f042 0220 	orr.w	r2, r2, #32
 80039ee:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80039f0:	2300      	movs	r3, #0
 80039f2:	e000      	b.n	80039f6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80039f4:	2302      	movs	r3, #2
  }
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3714      	adds	r7, #20
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bc80      	pop	{r7}
 80039fe:	4770      	bx	lr

08003a00 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b088      	sub	sp, #32
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003a20:	2300      	movs	r3, #0
 8003a22:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	f003 030f 	and.w	r3, r3, #15
 8003a2e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10d      	bne.n	8003a52 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	f003 0320 	and.w	r3, r3, #32
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d008      	beq.n	8003a52 <HAL_UART_IRQHandler+0x52>
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	f003 0320 	and.w	r3, r3, #32
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d003      	beq.n	8003a52 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 f9ce 	bl	8003dec <UART_Receive_IT>
      return;
 8003a50:	e0cc      	b.n	8003bec <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f000 80ab 	beq.w	8003bb0 <HAL_UART_IRQHandler+0x1b0>
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d105      	bne.n	8003a70 <HAL_UART_IRQHandler+0x70>
 8003a64:	69bb      	ldr	r3, [r7, #24]
 8003a66:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	f000 80a0 	beq.w	8003bb0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00a      	beq.n	8003a90 <HAL_UART_IRQHandler+0x90>
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d005      	beq.n	8003a90 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a88:	f043 0201 	orr.w	r2, r3, #1
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	f003 0304 	and.w	r3, r3, #4
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00a      	beq.n	8003ab0 <HAL_UART_IRQHandler+0xb0>
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f003 0301 	and.w	r3, r3, #1
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d005      	beq.n	8003ab0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aa8:	f043 0202 	orr.w	r2, r3, #2
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00a      	beq.n	8003ad0 <HAL_UART_IRQHandler+0xd0>
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d005      	beq.n	8003ad0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac8:	f043 0204 	orr.w	r2, r3, #4
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	f003 0308 	and.w	r3, r3, #8
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00a      	beq.n	8003af0 <HAL_UART_IRQHandler+0xf0>
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f003 0301 	and.w	r3, r3, #1
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d005      	beq.n	8003af0 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ae8:	f043 0208 	orr.w	r2, r3, #8
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d078      	beq.n	8003bea <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	f003 0320 	and.w	r3, r3, #32
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d007      	beq.n	8003b12 <HAL_UART_IRQHandler+0x112>
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	f003 0320 	and.w	r3, r3, #32
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d002      	beq.n	8003b12 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f000 f96d 	bl	8003dec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	695b      	ldr	r3, [r3, #20]
 8003b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	bf14      	ite	ne
 8003b20:	2301      	movne	r3, #1
 8003b22:	2300      	moveq	r3, #0
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b2c:	f003 0308 	and.w	r3, r3, #8
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d102      	bne.n	8003b3a <HAL_UART_IRQHandler+0x13a>
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d031      	beq.n	8003b9e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f8b8 	bl	8003cb0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d023      	beq.n	8003b96 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	695a      	ldr	r2, [r3, #20]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b5c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d013      	beq.n	8003b8e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b6a:	4a22      	ldr	r2, [pc, #136]	; (8003bf4 <HAL_UART_IRQHandler+0x1f4>)
 8003b6c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7fd fe08 	bl	8001788 <HAL_DMA_Abort_IT>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d016      	beq.n	8003bac <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003b88:	4610      	mov	r0, r2
 8003b8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b8c:	e00e      	b.n	8003bac <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f83b 	bl	8003c0a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b94:	e00a      	b.n	8003bac <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 f837 	bl	8003c0a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b9c:	e006      	b.n	8003bac <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f833 	bl	8003c0a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003baa:	e01e      	b.n	8003bea <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bac:	bf00      	nop
    return;
 8003bae:	e01c      	b.n	8003bea <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d008      	beq.n	8003bcc <HAL_UART_IRQHandler+0x1cc>
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d003      	beq.n	8003bcc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 f8a4 	bl	8003d12 <UART_Transmit_IT>
    return;
 8003bca:	e00f      	b.n	8003bec <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00a      	beq.n	8003bec <HAL_UART_IRQHandler+0x1ec>
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d005      	beq.n	8003bec <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 f8eb 	bl	8003dbc <UART_EndTransmit_IT>
    return;
 8003be6:	bf00      	nop
 8003be8:	e000      	b.n	8003bec <HAL_UART_IRQHandler+0x1ec>
    return;
 8003bea:	bf00      	nop
  }
}
 8003bec:	3720      	adds	r7, #32
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	08003ceb 	.word	0x08003ceb

08003bf8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bc80      	pop	{r7}
 8003c08:	4770      	bx	lr

08003c0a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c0a:	b480      	push	{r7}
 8003c0c:	b083      	sub	sp, #12
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003c12:	bf00      	nop
 8003c14:	370c      	adds	r7, #12
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bc80      	pop	{r7}
 8003c1a:	4770      	bx	lr

08003c1c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	603b      	str	r3, [r7, #0]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c2c:	e02c      	b.n	8003c88 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c34:	d028      	beq.n	8003c88 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d007      	beq.n	8003c4c <UART_WaitOnFlagUntilTimeout+0x30>
 8003c3c:	f7fd fbb0 	bl	80013a0 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	69ba      	ldr	r2, [r7, #24]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d21d      	bcs.n	8003c88 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68da      	ldr	r2, [r3, #12]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c5a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	695a      	ldr	r2, [r3, #20]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0201 	bic.w	r2, r2, #1
 8003c6a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2220      	movs	r2, #32
 8003c70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2220      	movs	r2, #32
 8003c78:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e00f      	b.n	8003ca8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	4013      	ands	r3, r2
 8003c92:	68ba      	ldr	r2, [r7, #8]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	bf0c      	ite	eq
 8003c98:	2301      	moveq	r3, #1
 8003c9a:	2300      	movne	r3, #0
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	79fb      	ldrb	r3, [r7, #7]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d0c3      	beq.n	8003c2e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3710      	adds	r7, #16
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68da      	ldr	r2, [r3, #12]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003cc6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	695a      	ldr	r2, [r3, #20]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f022 0201 	bic.w	r2, r2, #1
 8003cd6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2220      	movs	r2, #32
 8003cdc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003ce0:	bf00      	nop
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bc80      	pop	{r7}
 8003ce8:	4770      	bx	lr

08003cea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b084      	sub	sp, #16
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f7ff ff80 	bl	8003c0a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d0a:	bf00      	nop
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b085      	sub	sp, #20
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2b21      	cmp	r3, #33	; 0x21
 8003d24:	d144      	bne.n	8003db0 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d2e:	d11a      	bne.n	8003d66 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	881b      	ldrh	r3, [r3, #0]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d44:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d105      	bne.n	8003d5a <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a1b      	ldr	r3, [r3, #32]
 8003d52:	1c9a      	adds	r2, r3, #2
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	621a      	str	r2, [r3, #32]
 8003d58:	e00e      	b.n	8003d78 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	1c5a      	adds	r2, r3, #1
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	621a      	str	r2, [r3, #32]
 8003d64:	e008      	b.n	8003d78 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a1b      	ldr	r3, [r3, #32]
 8003d6a:	1c59      	adds	r1, r3, #1
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	6211      	str	r1, [r2, #32]
 8003d70:	781a      	ldrb	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	3b01      	subs	r3, #1
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	4619      	mov	r1, r3
 8003d86:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10f      	bne.n	8003dac <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68da      	ldr	r2, [r3, #12]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d9a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	68da      	ldr	r2, [r3, #12]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003daa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003dac:	2300      	movs	r3, #0
 8003dae:	e000      	b.n	8003db2 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003db0:	2302      	movs	r3, #2
  }
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3714      	adds	r7, #20
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bc80      	pop	{r7}
 8003dba:	4770      	bx	lr

08003dbc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68da      	ldr	r2, [r3, #12]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dd2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f7ff ff0b 	bl	8003bf8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3708      	adds	r7, #8
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b22      	cmp	r3, #34	; 0x22
 8003dfe:	d171      	bne.n	8003ee4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e08:	d123      	bne.n	8003e52 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e0e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d10e      	bne.n	8003e36 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e24:	b29a      	uxth	r2, r3
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e2e:	1c9a      	adds	r2, r3, #2
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	629a      	str	r2, [r3, #40]	; 0x28
 8003e34:	e029      	b.n	8003e8a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	b29a      	uxth	r2, r3
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e4a:	1c5a      	adds	r2, r3, #1
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	629a      	str	r2, [r3, #40]	; 0x28
 8003e50:	e01b      	b.n	8003e8a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d10a      	bne.n	8003e70 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	6858      	ldr	r0, [r3, #4]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e64:	1c59      	adds	r1, r3, #1
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6291      	str	r1, [r2, #40]	; 0x28
 8003e6a:	b2c2      	uxtb	r2, r0
 8003e6c:	701a      	strb	r2, [r3, #0]
 8003e6e:	e00c      	b.n	8003e8a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	b2da      	uxtb	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e7c:	1c58      	adds	r0, r3, #1
 8003e7e:	6879      	ldr	r1, [r7, #4]
 8003e80:	6288      	str	r0, [r1, #40]	; 0x28
 8003e82:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003e86:	b2d2      	uxtb	r2, r2
 8003e88:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	3b01      	subs	r3, #1
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	4619      	mov	r1, r3
 8003e98:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d120      	bne.n	8003ee0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68da      	ldr	r2, [r3, #12]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f022 0220 	bic.w	r2, r2, #32
 8003eac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68da      	ldr	r2, [r3, #12]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ebc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	695a      	ldr	r2, [r3, #20]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f022 0201 	bic.w	r2, r2, #1
 8003ecc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2220      	movs	r2, #32
 8003ed2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7fc fa2c 	bl	8000334 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003edc:	2300      	movs	r3, #0
 8003ede:	e002      	b.n	8003ee6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	e000      	b.n	8003ee6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003ee4:	2302      	movs	r3, #2
  }
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3710      	adds	r7, #16
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
	...

08003ef0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68da      	ldr	r2, [r3, #12]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	689a      	ldr	r2, [r3, #8]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	431a      	orrs	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	695b      	ldr	r3, [r3, #20]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003f2a:	f023 030c 	bic.w	r3, r3, #12
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6812      	ldr	r2, [r2, #0]
 8003f32:	68f9      	ldr	r1, [r7, #12]
 8003f34:	430b      	orrs	r3, r1
 8003f36:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	695b      	ldr	r3, [r3, #20]
 8003f3e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	699a      	ldr	r2, [r3, #24]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a52      	ldr	r2, [pc, #328]	; (800409c <UART_SetConfig+0x1ac>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d14e      	bne.n	8003ff6 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003f58:	f7fe fb1c 	bl	8002594 <HAL_RCC_GetPCLK2Freq>
 8003f5c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f5e:	68ba      	ldr	r2, [r7, #8]
 8003f60:	4613      	mov	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	4413      	add	r3, r2
 8003f66:	009a      	lsls	r2, r3, #2
 8003f68:	441a      	add	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f74:	4a4a      	ldr	r2, [pc, #296]	; (80040a0 <UART_SetConfig+0x1b0>)
 8003f76:	fba2 2303 	umull	r2, r3, r2, r3
 8003f7a:	095b      	lsrs	r3, r3, #5
 8003f7c:	0119      	lsls	r1, r3, #4
 8003f7e:	68ba      	ldr	r2, [r7, #8]
 8003f80:	4613      	mov	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4413      	add	r3, r2
 8003f86:	009a      	lsls	r2, r3, #2
 8003f88:	441a      	add	r2, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f94:	4b42      	ldr	r3, [pc, #264]	; (80040a0 <UART_SetConfig+0x1b0>)
 8003f96:	fba3 0302 	umull	r0, r3, r3, r2
 8003f9a:	095b      	lsrs	r3, r3, #5
 8003f9c:	2064      	movs	r0, #100	; 0x64
 8003f9e:	fb00 f303 	mul.w	r3, r0, r3
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	011b      	lsls	r3, r3, #4
 8003fa6:	3332      	adds	r3, #50	; 0x32
 8003fa8:	4a3d      	ldr	r2, [pc, #244]	; (80040a0 <UART_SetConfig+0x1b0>)
 8003faa:	fba2 2303 	umull	r2, r3, r2, r3
 8003fae:	095b      	lsrs	r3, r3, #5
 8003fb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003fb4:	4419      	add	r1, r3
 8003fb6:	68ba      	ldr	r2, [r7, #8]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	4413      	add	r3, r2
 8003fbe:	009a      	lsls	r2, r3, #2
 8003fc0:	441a      	add	r2, r3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fcc:	4b34      	ldr	r3, [pc, #208]	; (80040a0 <UART_SetConfig+0x1b0>)
 8003fce:	fba3 0302 	umull	r0, r3, r3, r2
 8003fd2:	095b      	lsrs	r3, r3, #5
 8003fd4:	2064      	movs	r0, #100	; 0x64
 8003fd6:	fb00 f303 	mul.w	r3, r0, r3
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	011b      	lsls	r3, r3, #4
 8003fde:	3332      	adds	r3, #50	; 0x32
 8003fe0:	4a2f      	ldr	r2, [pc, #188]	; (80040a0 <UART_SetConfig+0x1b0>)
 8003fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe6:	095b      	lsrs	r3, r3, #5
 8003fe8:	f003 020f 	and.w	r2, r3, #15
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	440a      	add	r2, r1
 8003ff2:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003ff4:	e04d      	b.n	8004092 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003ff6:	f7fe fab9 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 8003ffa:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ffc:	68ba      	ldr	r2, [r7, #8]
 8003ffe:	4613      	mov	r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	4413      	add	r3, r2
 8004004:	009a      	lsls	r2, r3, #2
 8004006:	441a      	add	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004012:	4a23      	ldr	r2, [pc, #140]	; (80040a0 <UART_SetConfig+0x1b0>)
 8004014:	fba2 2303 	umull	r2, r3, r2, r3
 8004018:	095b      	lsrs	r3, r3, #5
 800401a:	0119      	lsls	r1, r3, #4
 800401c:	68ba      	ldr	r2, [r7, #8]
 800401e:	4613      	mov	r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	4413      	add	r3, r2
 8004024:	009a      	lsls	r2, r3, #2
 8004026:	441a      	add	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004032:	4b1b      	ldr	r3, [pc, #108]	; (80040a0 <UART_SetConfig+0x1b0>)
 8004034:	fba3 0302 	umull	r0, r3, r3, r2
 8004038:	095b      	lsrs	r3, r3, #5
 800403a:	2064      	movs	r0, #100	; 0x64
 800403c:	fb00 f303 	mul.w	r3, r0, r3
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	011b      	lsls	r3, r3, #4
 8004044:	3332      	adds	r3, #50	; 0x32
 8004046:	4a16      	ldr	r2, [pc, #88]	; (80040a0 <UART_SetConfig+0x1b0>)
 8004048:	fba2 2303 	umull	r2, r3, r2, r3
 800404c:	095b      	lsrs	r3, r3, #5
 800404e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004052:	4419      	add	r1, r3
 8004054:	68ba      	ldr	r2, [r7, #8]
 8004056:	4613      	mov	r3, r2
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	4413      	add	r3, r2
 800405c:	009a      	lsls	r2, r3, #2
 800405e:	441a      	add	r2, r3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	fbb2 f2f3 	udiv	r2, r2, r3
 800406a:	4b0d      	ldr	r3, [pc, #52]	; (80040a0 <UART_SetConfig+0x1b0>)
 800406c:	fba3 0302 	umull	r0, r3, r3, r2
 8004070:	095b      	lsrs	r3, r3, #5
 8004072:	2064      	movs	r0, #100	; 0x64
 8004074:	fb00 f303 	mul.w	r3, r0, r3
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	011b      	lsls	r3, r3, #4
 800407c:	3332      	adds	r3, #50	; 0x32
 800407e:	4a08      	ldr	r2, [pc, #32]	; (80040a0 <UART_SetConfig+0x1b0>)
 8004080:	fba2 2303 	umull	r2, r3, r2, r3
 8004084:	095b      	lsrs	r3, r3, #5
 8004086:	f003 020f 	and.w	r2, r3, #15
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	440a      	add	r2, r1
 8004090:	609a      	str	r2, [r3, #8]
}
 8004092:	bf00      	nop
 8004094:	3710      	adds	r7, #16
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	40013800 	.word	0x40013800
 80040a0:	51eb851f 	.word	0x51eb851f

080040a4 <__errno>:
 80040a4:	4b01      	ldr	r3, [pc, #4]	; (80040ac <__errno+0x8>)
 80040a6:	6818      	ldr	r0, [r3, #0]
 80040a8:	4770      	bx	lr
 80040aa:	bf00      	nop
 80040ac:	20000554 	.word	0x20000554

080040b0 <__libc_init_array>:
 80040b0:	b570      	push	{r4, r5, r6, lr}
 80040b2:	2500      	movs	r5, #0
 80040b4:	4e0c      	ldr	r6, [pc, #48]	; (80040e8 <__libc_init_array+0x38>)
 80040b6:	4c0d      	ldr	r4, [pc, #52]	; (80040ec <__libc_init_array+0x3c>)
 80040b8:	1ba4      	subs	r4, r4, r6
 80040ba:	10a4      	asrs	r4, r4, #2
 80040bc:	42a5      	cmp	r5, r4
 80040be:	d109      	bne.n	80040d4 <__libc_init_array+0x24>
 80040c0:	f001 f852 	bl	8005168 <_init>
 80040c4:	2500      	movs	r5, #0
 80040c6:	4e0a      	ldr	r6, [pc, #40]	; (80040f0 <__libc_init_array+0x40>)
 80040c8:	4c0a      	ldr	r4, [pc, #40]	; (80040f4 <__libc_init_array+0x44>)
 80040ca:	1ba4      	subs	r4, r4, r6
 80040cc:	10a4      	asrs	r4, r4, #2
 80040ce:	42a5      	cmp	r5, r4
 80040d0:	d105      	bne.n	80040de <__libc_init_array+0x2e>
 80040d2:	bd70      	pop	{r4, r5, r6, pc}
 80040d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040d8:	4798      	blx	r3
 80040da:	3501      	adds	r5, #1
 80040dc:	e7ee      	b.n	80040bc <__libc_init_array+0xc>
 80040de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040e2:	4798      	blx	r3
 80040e4:	3501      	adds	r5, #1
 80040e6:	e7f2      	b.n	80040ce <__libc_init_array+0x1e>
 80040e8:	0800532c 	.word	0x0800532c
 80040ec:	0800532c 	.word	0x0800532c
 80040f0:	0800532c 	.word	0x0800532c
 80040f4:	08005330 	.word	0x08005330

080040f8 <memcmp>:
 80040f8:	b530      	push	{r4, r5, lr}
 80040fa:	2400      	movs	r4, #0
 80040fc:	42a2      	cmp	r2, r4
 80040fe:	d101      	bne.n	8004104 <memcmp+0xc>
 8004100:	2000      	movs	r0, #0
 8004102:	e007      	b.n	8004114 <memcmp+0x1c>
 8004104:	5d03      	ldrb	r3, [r0, r4]
 8004106:	3401      	adds	r4, #1
 8004108:	190d      	adds	r5, r1, r4
 800410a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 800410e:	42ab      	cmp	r3, r5
 8004110:	d0f4      	beq.n	80040fc <memcmp+0x4>
 8004112:	1b58      	subs	r0, r3, r5
 8004114:	bd30      	pop	{r4, r5, pc}

08004116 <memcpy>:
 8004116:	b510      	push	{r4, lr}
 8004118:	1e43      	subs	r3, r0, #1
 800411a:	440a      	add	r2, r1
 800411c:	4291      	cmp	r1, r2
 800411e:	d100      	bne.n	8004122 <memcpy+0xc>
 8004120:	bd10      	pop	{r4, pc}
 8004122:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004126:	f803 4f01 	strb.w	r4, [r3, #1]!
 800412a:	e7f7      	b.n	800411c <memcpy+0x6>

0800412c <memset>:
 800412c:	4603      	mov	r3, r0
 800412e:	4402      	add	r2, r0
 8004130:	4293      	cmp	r3, r2
 8004132:	d100      	bne.n	8004136 <memset+0xa>
 8004134:	4770      	bx	lr
 8004136:	f803 1b01 	strb.w	r1, [r3], #1
 800413a:	e7f9      	b.n	8004130 <memset+0x4>

0800413c <iprintf>:
 800413c:	b40f      	push	{r0, r1, r2, r3}
 800413e:	4b0a      	ldr	r3, [pc, #40]	; (8004168 <iprintf+0x2c>)
 8004140:	b513      	push	{r0, r1, r4, lr}
 8004142:	681c      	ldr	r4, [r3, #0]
 8004144:	b124      	cbz	r4, 8004150 <iprintf+0x14>
 8004146:	69a3      	ldr	r3, [r4, #24]
 8004148:	b913      	cbnz	r3, 8004150 <iprintf+0x14>
 800414a:	4620      	mov	r0, r4
 800414c:	f000 fade 	bl	800470c <__sinit>
 8004150:	ab05      	add	r3, sp, #20
 8004152:	9a04      	ldr	r2, [sp, #16]
 8004154:	68a1      	ldr	r1, [r4, #8]
 8004156:	4620      	mov	r0, r4
 8004158:	9301      	str	r3, [sp, #4]
 800415a:	f000 fc9b 	bl	8004a94 <_vfiprintf_r>
 800415e:	b002      	add	sp, #8
 8004160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004164:	b004      	add	sp, #16
 8004166:	4770      	bx	lr
 8004168:	20000554 	.word	0x20000554

0800416c <_puts_r>:
 800416c:	b570      	push	{r4, r5, r6, lr}
 800416e:	460e      	mov	r6, r1
 8004170:	4605      	mov	r5, r0
 8004172:	b118      	cbz	r0, 800417c <_puts_r+0x10>
 8004174:	6983      	ldr	r3, [r0, #24]
 8004176:	b90b      	cbnz	r3, 800417c <_puts_r+0x10>
 8004178:	f000 fac8 	bl	800470c <__sinit>
 800417c:	69ab      	ldr	r3, [r5, #24]
 800417e:	68ac      	ldr	r4, [r5, #8]
 8004180:	b913      	cbnz	r3, 8004188 <_puts_r+0x1c>
 8004182:	4628      	mov	r0, r5
 8004184:	f000 fac2 	bl	800470c <__sinit>
 8004188:	4b23      	ldr	r3, [pc, #140]	; (8004218 <_puts_r+0xac>)
 800418a:	429c      	cmp	r4, r3
 800418c:	d117      	bne.n	80041be <_puts_r+0x52>
 800418e:	686c      	ldr	r4, [r5, #4]
 8004190:	89a3      	ldrh	r3, [r4, #12]
 8004192:	071b      	lsls	r3, r3, #28
 8004194:	d51d      	bpl.n	80041d2 <_puts_r+0x66>
 8004196:	6923      	ldr	r3, [r4, #16]
 8004198:	b1db      	cbz	r3, 80041d2 <_puts_r+0x66>
 800419a:	3e01      	subs	r6, #1
 800419c:	68a3      	ldr	r3, [r4, #8]
 800419e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80041a2:	3b01      	subs	r3, #1
 80041a4:	60a3      	str	r3, [r4, #8]
 80041a6:	b9e9      	cbnz	r1, 80041e4 <_puts_r+0x78>
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	da2e      	bge.n	800420a <_puts_r+0x9e>
 80041ac:	4622      	mov	r2, r4
 80041ae:	210a      	movs	r1, #10
 80041b0:	4628      	mov	r0, r5
 80041b2:	f000 f8fb 	bl	80043ac <__swbuf_r>
 80041b6:	3001      	adds	r0, #1
 80041b8:	d011      	beq.n	80041de <_puts_r+0x72>
 80041ba:	200a      	movs	r0, #10
 80041bc:	e011      	b.n	80041e2 <_puts_r+0x76>
 80041be:	4b17      	ldr	r3, [pc, #92]	; (800421c <_puts_r+0xb0>)
 80041c0:	429c      	cmp	r4, r3
 80041c2:	d101      	bne.n	80041c8 <_puts_r+0x5c>
 80041c4:	68ac      	ldr	r4, [r5, #8]
 80041c6:	e7e3      	b.n	8004190 <_puts_r+0x24>
 80041c8:	4b15      	ldr	r3, [pc, #84]	; (8004220 <_puts_r+0xb4>)
 80041ca:	429c      	cmp	r4, r3
 80041cc:	bf08      	it	eq
 80041ce:	68ec      	ldreq	r4, [r5, #12]
 80041d0:	e7de      	b.n	8004190 <_puts_r+0x24>
 80041d2:	4621      	mov	r1, r4
 80041d4:	4628      	mov	r0, r5
 80041d6:	f000 f93b 	bl	8004450 <__swsetup_r>
 80041da:	2800      	cmp	r0, #0
 80041dc:	d0dd      	beq.n	800419a <_puts_r+0x2e>
 80041de:	f04f 30ff 	mov.w	r0, #4294967295
 80041e2:	bd70      	pop	{r4, r5, r6, pc}
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	da04      	bge.n	80041f2 <_puts_r+0x86>
 80041e8:	69a2      	ldr	r2, [r4, #24]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	dc06      	bgt.n	80041fc <_puts_r+0x90>
 80041ee:	290a      	cmp	r1, #10
 80041f0:	d004      	beq.n	80041fc <_puts_r+0x90>
 80041f2:	6823      	ldr	r3, [r4, #0]
 80041f4:	1c5a      	adds	r2, r3, #1
 80041f6:	6022      	str	r2, [r4, #0]
 80041f8:	7019      	strb	r1, [r3, #0]
 80041fa:	e7cf      	b.n	800419c <_puts_r+0x30>
 80041fc:	4622      	mov	r2, r4
 80041fe:	4628      	mov	r0, r5
 8004200:	f000 f8d4 	bl	80043ac <__swbuf_r>
 8004204:	3001      	adds	r0, #1
 8004206:	d1c9      	bne.n	800419c <_puts_r+0x30>
 8004208:	e7e9      	b.n	80041de <_puts_r+0x72>
 800420a:	200a      	movs	r0, #10
 800420c:	6823      	ldr	r3, [r4, #0]
 800420e:	1c5a      	adds	r2, r3, #1
 8004210:	6022      	str	r2, [r4, #0]
 8004212:	7018      	strb	r0, [r3, #0]
 8004214:	e7e5      	b.n	80041e2 <_puts_r+0x76>
 8004216:	bf00      	nop
 8004218:	080052b8 	.word	0x080052b8
 800421c:	080052d8 	.word	0x080052d8
 8004220:	08005298 	.word	0x08005298

08004224 <puts>:
 8004224:	4b02      	ldr	r3, [pc, #8]	; (8004230 <puts+0xc>)
 8004226:	4601      	mov	r1, r0
 8004228:	6818      	ldr	r0, [r3, #0]
 800422a:	f7ff bf9f 	b.w	800416c <_puts_r>
 800422e:	bf00      	nop
 8004230:	20000554 	.word	0x20000554

08004234 <setvbuf>:
 8004234:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004238:	461d      	mov	r5, r3
 800423a:	4b51      	ldr	r3, [pc, #324]	; (8004380 <setvbuf+0x14c>)
 800423c:	4604      	mov	r4, r0
 800423e:	681e      	ldr	r6, [r3, #0]
 8004240:	460f      	mov	r7, r1
 8004242:	4690      	mov	r8, r2
 8004244:	b126      	cbz	r6, 8004250 <setvbuf+0x1c>
 8004246:	69b3      	ldr	r3, [r6, #24]
 8004248:	b913      	cbnz	r3, 8004250 <setvbuf+0x1c>
 800424a:	4630      	mov	r0, r6
 800424c:	f000 fa5e 	bl	800470c <__sinit>
 8004250:	4b4c      	ldr	r3, [pc, #304]	; (8004384 <setvbuf+0x150>)
 8004252:	429c      	cmp	r4, r3
 8004254:	d152      	bne.n	80042fc <setvbuf+0xc8>
 8004256:	6874      	ldr	r4, [r6, #4]
 8004258:	f1b8 0f02 	cmp.w	r8, #2
 800425c:	d006      	beq.n	800426c <setvbuf+0x38>
 800425e:	f1b8 0f01 	cmp.w	r8, #1
 8004262:	f200 8089 	bhi.w	8004378 <setvbuf+0x144>
 8004266:	2d00      	cmp	r5, #0
 8004268:	f2c0 8086 	blt.w	8004378 <setvbuf+0x144>
 800426c:	4621      	mov	r1, r4
 800426e:	4630      	mov	r0, r6
 8004270:	f000 f9e2 	bl	8004638 <_fflush_r>
 8004274:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004276:	b141      	cbz	r1, 800428a <setvbuf+0x56>
 8004278:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800427c:	4299      	cmp	r1, r3
 800427e:	d002      	beq.n	8004286 <setvbuf+0x52>
 8004280:	4630      	mov	r0, r6
 8004282:	f000 fb39 	bl	80048f8 <_free_r>
 8004286:	2300      	movs	r3, #0
 8004288:	6363      	str	r3, [r4, #52]	; 0x34
 800428a:	2300      	movs	r3, #0
 800428c:	61a3      	str	r3, [r4, #24]
 800428e:	6063      	str	r3, [r4, #4]
 8004290:	89a3      	ldrh	r3, [r4, #12]
 8004292:	061b      	lsls	r3, r3, #24
 8004294:	d503      	bpl.n	800429e <setvbuf+0x6a>
 8004296:	6921      	ldr	r1, [r4, #16]
 8004298:	4630      	mov	r0, r6
 800429a:	f000 fb2d 	bl	80048f8 <_free_r>
 800429e:	89a3      	ldrh	r3, [r4, #12]
 80042a0:	f1b8 0f02 	cmp.w	r8, #2
 80042a4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80042a8:	f023 0303 	bic.w	r3, r3, #3
 80042ac:	81a3      	strh	r3, [r4, #12]
 80042ae:	d05d      	beq.n	800436c <setvbuf+0x138>
 80042b0:	ab01      	add	r3, sp, #4
 80042b2:	466a      	mov	r2, sp
 80042b4:	4621      	mov	r1, r4
 80042b6:	4630      	mov	r0, r6
 80042b8:	f000 fab2 	bl	8004820 <__swhatbuf_r>
 80042bc:	89a3      	ldrh	r3, [r4, #12]
 80042be:	4318      	orrs	r0, r3
 80042c0:	81a0      	strh	r0, [r4, #12]
 80042c2:	bb2d      	cbnz	r5, 8004310 <setvbuf+0xdc>
 80042c4:	9d00      	ldr	r5, [sp, #0]
 80042c6:	4628      	mov	r0, r5
 80042c8:	f000 fb0e 	bl	80048e8 <malloc>
 80042cc:	4607      	mov	r7, r0
 80042ce:	2800      	cmp	r0, #0
 80042d0:	d14e      	bne.n	8004370 <setvbuf+0x13c>
 80042d2:	f8dd 9000 	ldr.w	r9, [sp]
 80042d6:	45a9      	cmp	r9, r5
 80042d8:	d13c      	bne.n	8004354 <setvbuf+0x120>
 80042da:	f04f 30ff 	mov.w	r0, #4294967295
 80042de:	89a3      	ldrh	r3, [r4, #12]
 80042e0:	f043 0302 	orr.w	r3, r3, #2
 80042e4:	81a3      	strh	r3, [r4, #12]
 80042e6:	2300      	movs	r3, #0
 80042e8:	60a3      	str	r3, [r4, #8]
 80042ea:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80042ee:	6023      	str	r3, [r4, #0]
 80042f0:	6123      	str	r3, [r4, #16]
 80042f2:	2301      	movs	r3, #1
 80042f4:	6163      	str	r3, [r4, #20]
 80042f6:	b003      	add	sp, #12
 80042f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80042fc:	4b22      	ldr	r3, [pc, #136]	; (8004388 <setvbuf+0x154>)
 80042fe:	429c      	cmp	r4, r3
 8004300:	d101      	bne.n	8004306 <setvbuf+0xd2>
 8004302:	68b4      	ldr	r4, [r6, #8]
 8004304:	e7a8      	b.n	8004258 <setvbuf+0x24>
 8004306:	4b21      	ldr	r3, [pc, #132]	; (800438c <setvbuf+0x158>)
 8004308:	429c      	cmp	r4, r3
 800430a:	bf08      	it	eq
 800430c:	68f4      	ldreq	r4, [r6, #12]
 800430e:	e7a3      	b.n	8004258 <setvbuf+0x24>
 8004310:	2f00      	cmp	r7, #0
 8004312:	d0d8      	beq.n	80042c6 <setvbuf+0x92>
 8004314:	69b3      	ldr	r3, [r6, #24]
 8004316:	b913      	cbnz	r3, 800431e <setvbuf+0xea>
 8004318:	4630      	mov	r0, r6
 800431a:	f000 f9f7 	bl	800470c <__sinit>
 800431e:	f1b8 0f01 	cmp.w	r8, #1
 8004322:	bf08      	it	eq
 8004324:	89a3      	ldrheq	r3, [r4, #12]
 8004326:	6027      	str	r7, [r4, #0]
 8004328:	bf04      	itt	eq
 800432a:	f043 0301 	orreq.w	r3, r3, #1
 800432e:	81a3      	strheq	r3, [r4, #12]
 8004330:	89a3      	ldrh	r3, [r4, #12]
 8004332:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8004336:	f013 0008 	ands.w	r0, r3, #8
 800433a:	d01b      	beq.n	8004374 <setvbuf+0x140>
 800433c:	f013 0001 	ands.w	r0, r3, #1
 8004340:	f04f 0300 	mov.w	r3, #0
 8004344:	bf1f      	itttt	ne
 8004346:	426d      	negne	r5, r5
 8004348:	60a3      	strne	r3, [r4, #8]
 800434a:	61a5      	strne	r5, [r4, #24]
 800434c:	4618      	movne	r0, r3
 800434e:	bf08      	it	eq
 8004350:	60a5      	streq	r5, [r4, #8]
 8004352:	e7d0      	b.n	80042f6 <setvbuf+0xc2>
 8004354:	4648      	mov	r0, r9
 8004356:	f000 fac7 	bl	80048e8 <malloc>
 800435a:	4607      	mov	r7, r0
 800435c:	2800      	cmp	r0, #0
 800435e:	d0bc      	beq.n	80042da <setvbuf+0xa6>
 8004360:	89a3      	ldrh	r3, [r4, #12]
 8004362:	464d      	mov	r5, r9
 8004364:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004368:	81a3      	strh	r3, [r4, #12]
 800436a:	e7d3      	b.n	8004314 <setvbuf+0xe0>
 800436c:	2000      	movs	r0, #0
 800436e:	e7b6      	b.n	80042de <setvbuf+0xaa>
 8004370:	46a9      	mov	r9, r5
 8004372:	e7f5      	b.n	8004360 <setvbuf+0x12c>
 8004374:	60a0      	str	r0, [r4, #8]
 8004376:	e7be      	b.n	80042f6 <setvbuf+0xc2>
 8004378:	f04f 30ff 	mov.w	r0, #4294967295
 800437c:	e7bb      	b.n	80042f6 <setvbuf+0xc2>
 800437e:	bf00      	nop
 8004380:	20000554 	.word	0x20000554
 8004384:	080052b8 	.word	0x080052b8
 8004388:	080052d8 	.word	0x080052d8
 800438c:	08005298 	.word	0x08005298

08004390 <strchr>:
 8004390:	b2c9      	uxtb	r1, r1
 8004392:	4603      	mov	r3, r0
 8004394:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004398:	b11a      	cbz	r2, 80043a2 <strchr+0x12>
 800439a:	428a      	cmp	r2, r1
 800439c:	d1f9      	bne.n	8004392 <strchr+0x2>
 800439e:	4618      	mov	r0, r3
 80043a0:	4770      	bx	lr
 80043a2:	2900      	cmp	r1, #0
 80043a4:	bf18      	it	ne
 80043a6:	2300      	movne	r3, #0
 80043a8:	e7f9      	b.n	800439e <strchr+0xe>
	...

080043ac <__swbuf_r>:
 80043ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ae:	460e      	mov	r6, r1
 80043b0:	4614      	mov	r4, r2
 80043b2:	4605      	mov	r5, r0
 80043b4:	b118      	cbz	r0, 80043be <__swbuf_r+0x12>
 80043b6:	6983      	ldr	r3, [r0, #24]
 80043b8:	b90b      	cbnz	r3, 80043be <__swbuf_r+0x12>
 80043ba:	f000 f9a7 	bl	800470c <__sinit>
 80043be:	4b21      	ldr	r3, [pc, #132]	; (8004444 <__swbuf_r+0x98>)
 80043c0:	429c      	cmp	r4, r3
 80043c2:	d12a      	bne.n	800441a <__swbuf_r+0x6e>
 80043c4:	686c      	ldr	r4, [r5, #4]
 80043c6:	69a3      	ldr	r3, [r4, #24]
 80043c8:	60a3      	str	r3, [r4, #8]
 80043ca:	89a3      	ldrh	r3, [r4, #12]
 80043cc:	071a      	lsls	r2, r3, #28
 80043ce:	d52e      	bpl.n	800442e <__swbuf_r+0x82>
 80043d0:	6923      	ldr	r3, [r4, #16]
 80043d2:	b363      	cbz	r3, 800442e <__swbuf_r+0x82>
 80043d4:	6923      	ldr	r3, [r4, #16]
 80043d6:	6820      	ldr	r0, [r4, #0]
 80043d8:	b2f6      	uxtb	r6, r6
 80043da:	1ac0      	subs	r0, r0, r3
 80043dc:	6963      	ldr	r3, [r4, #20]
 80043de:	4637      	mov	r7, r6
 80043e0:	4283      	cmp	r3, r0
 80043e2:	dc04      	bgt.n	80043ee <__swbuf_r+0x42>
 80043e4:	4621      	mov	r1, r4
 80043e6:	4628      	mov	r0, r5
 80043e8:	f000 f926 	bl	8004638 <_fflush_r>
 80043ec:	bb28      	cbnz	r0, 800443a <__swbuf_r+0x8e>
 80043ee:	68a3      	ldr	r3, [r4, #8]
 80043f0:	3001      	adds	r0, #1
 80043f2:	3b01      	subs	r3, #1
 80043f4:	60a3      	str	r3, [r4, #8]
 80043f6:	6823      	ldr	r3, [r4, #0]
 80043f8:	1c5a      	adds	r2, r3, #1
 80043fa:	6022      	str	r2, [r4, #0]
 80043fc:	701e      	strb	r6, [r3, #0]
 80043fe:	6963      	ldr	r3, [r4, #20]
 8004400:	4283      	cmp	r3, r0
 8004402:	d004      	beq.n	800440e <__swbuf_r+0x62>
 8004404:	89a3      	ldrh	r3, [r4, #12]
 8004406:	07db      	lsls	r3, r3, #31
 8004408:	d519      	bpl.n	800443e <__swbuf_r+0x92>
 800440a:	2e0a      	cmp	r6, #10
 800440c:	d117      	bne.n	800443e <__swbuf_r+0x92>
 800440e:	4621      	mov	r1, r4
 8004410:	4628      	mov	r0, r5
 8004412:	f000 f911 	bl	8004638 <_fflush_r>
 8004416:	b190      	cbz	r0, 800443e <__swbuf_r+0x92>
 8004418:	e00f      	b.n	800443a <__swbuf_r+0x8e>
 800441a:	4b0b      	ldr	r3, [pc, #44]	; (8004448 <__swbuf_r+0x9c>)
 800441c:	429c      	cmp	r4, r3
 800441e:	d101      	bne.n	8004424 <__swbuf_r+0x78>
 8004420:	68ac      	ldr	r4, [r5, #8]
 8004422:	e7d0      	b.n	80043c6 <__swbuf_r+0x1a>
 8004424:	4b09      	ldr	r3, [pc, #36]	; (800444c <__swbuf_r+0xa0>)
 8004426:	429c      	cmp	r4, r3
 8004428:	bf08      	it	eq
 800442a:	68ec      	ldreq	r4, [r5, #12]
 800442c:	e7cb      	b.n	80043c6 <__swbuf_r+0x1a>
 800442e:	4621      	mov	r1, r4
 8004430:	4628      	mov	r0, r5
 8004432:	f000 f80d 	bl	8004450 <__swsetup_r>
 8004436:	2800      	cmp	r0, #0
 8004438:	d0cc      	beq.n	80043d4 <__swbuf_r+0x28>
 800443a:	f04f 37ff 	mov.w	r7, #4294967295
 800443e:	4638      	mov	r0, r7
 8004440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004442:	bf00      	nop
 8004444:	080052b8 	.word	0x080052b8
 8004448:	080052d8 	.word	0x080052d8
 800444c:	08005298 	.word	0x08005298

08004450 <__swsetup_r>:
 8004450:	4b32      	ldr	r3, [pc, #200]	; (800451c <__swsetup_r+0xcc>)
 8004452:	b570      	push	{r4, r5, r6, lr}
 8004454:	681d      	ldr	r5, [r3, #0]
 8004456:	4606      	mov	r6, r0
 8004458:	460c      	mov	r4, r1
 800445a:	b125      	cbz	r5, 8004466 <__swsetup_r+0x16>
 800445c:	69ab      	ldr	r3, [r5, #24]
 800445e:	b913      	cbnz	r3, 8004466 <__swsetup_r+0x16>
 8004460:	4628      	mov	r0, r5
 8004462:	f000 f953 	bl	800470c <__sinit>
 8004466:	4b2e      	ldr	r3, [pc, #184]	; (8004520 <__swsetup_r+0xd0>)
 8004468:	429c      	cmp	r4, r3
 800446a:	d10f      	bne.n	800448c <__swsetup_r+0x3c>
 800446c:	686c      	ldr	r4, [r5, #4]
 800446e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004472:	b29a      	uxth	r2, r3
 8004474:	0715      	lsls	r5, r2, #28
 8004476:	d42c      	bmi.n	80044d2 <__swsetup_r+0x82>
 8004478:	06d0      	lsls	r0, r2, #27
 800447a:	d411      	bmi.n	80044a0 <__swsetup_r+0x50>
 800447c:	2209      	movs	r2, #9
 800447e:	6032      	str	r2, [r6, #0]
 8004480:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004484:	81a3      	strh	r3, [r4, #12]
 8004486:	f04f 30ff 	mov.w	r0, #4294967295
 800448a:	e03e      	b.n	800450a <__swsetup_r+0xba>
 800448c:	4b25      	ldr	r3, [pc, #148]	; (8004524 <__swsetup_r+0xd4>)
 800448e:	429c      	cmp	r4, r3
 8004490:	d101      	bne.n	8004496 <__swsetup_r+0x46>
 8004492:	68ac      	ldr	r4, [r5, #8]
 8004494:	e7eb      	b.n	800446e <__swsetup_r+0x1e>
 8004496:	4b24      	ldr	r3, [pc, #144]	; (8004528 <__swsetup_r+0xd8>)
 8004498:	429c      	cmp	r4, r3
 800449a:	bf08      	it	eq
 800449c:	68ec      	ldreq	r4, [r5, #12]
 800449e:	e7e6      	b.n	800446e <__swsetup_r+0x1e>
 80044a0:	0751      	lsls	r1, r2, #29
 80044a2:	d512      	bpl.n	80044ca <__swsetup_r+0x7a>
 80044a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044a6:	b141      	cbz	r1, 80044ba <__swsetup_r+0x6a>
 80044a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044ac:	4299      	cmp	r1, r3
 80044ae:	d002      	beq.n	80044b6 <__swsetup_r+0x66>
 80044b0:	4630      	mov	r0, r6
 80044b2:	f000 fa21 	bl	80048f8 <_free_r>
 80044b6:	2300      	movs	r3, #0
 80044b8:	6363      	str	r3, [r4, #52]	; 0x34
 80044ba:	89a3      	ldrh	r3, [r4, #12]
 80044bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80044c0:	81a3      	strh	r3, [r4, #12]
 80044c2:	2300      	movs	r3, #0
 80044c4:	6063      	str	r3, [r4, #4]
 80044c6:	6923      	ldr	r3, [r4, #16]
 80044c8:	6023      	str	r3, [r4, #0]
 80044ca:	89a3      	ldrh	r3, [r4, #12]
 80044cc:	f043 0308 	orr.w	r3, r3, #8
 80044d0:	81a3      	strh	r3, [r4, #12]
 80044d2:	6923      	ldr	r3, [r4, #16]
 80044d4:	b94b      	cbnz	r3, 80044ea <__swsetup_r+0x9a>
 80044d6:	89a3      	ldrh	r3, [r4, #12]
 80044d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80044dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044e0:	d003      	beq.n	80044ea <__swsetup_r+0x9a>
 80044e2:	4621      	mov	r1, r4
 80044e4:	4630      	mov	r0, r6
 80044e6:	f000 f9bf 	bl	8004868 <__smakebuf_r>
 80044ea:	89a2      	ldrh	r2, [r4, #12]
 80044ec:	f012 0301 	ands.w	r3, r2, #1
 80044f0:	d00c      	beq.n	800450c <__swsetup_r+0xbc>
 80044f2:	2300      	movs	r3, #0
 80044f4:	60a3      	str	r3, [r4, #8]
 80044f6:	6963      	ldr	r3, [r4, #20]
 80044f8:	425b      	negs	r3, r3
 80044fa:	61a3      	str	r3, [r4, #24]
 80044fc:	6923      	ldr	r3, [r4, #16]
 80044fe:	b953      	cbnz	r3, 8004516 <__swsetup_r+0xc6>
 8004500:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004504:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004508:	d1ba      	bne.n	8004480 <__swsetup_r+0x30>
 800450a:	bd70      	pop	{r4, r5, r6, pc}
 800450c:	0792      	lsls	r2, r2, #30
 800450e:	bf58      	it	pl
 8004510:	6963      	ldrpl	r3, [r4, #20]
 8004512:	60a3      	str	r3, [r4, #8]
 8004514:	e7f2      	b.n	80044fc <__swsetup_r+0xac>
 8004516:	2000      	movs	r0, #0
 8004518:	e7f7      	b.n	800450a <__swsetup_r+0xba>
 800451a:	bf00      	nop
 800451c:	20000554 	.word	0x20000554
 8004520:	080052b8 	.word	0x080052b8
 8004524:	080052d8 	.word	0x080052d8
 8004528:	08005298 	.word	0x08005298

0800452c <__sflush_r>:
 800452c:	898a      	ldrh	r2, [r1, #12]
 800452e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004532:	4605      	mov	r5, r0
 8004534:	0710      	lsls	r0, r2, #28
 8004536:	460c      	mov	r4, r1
 8004538:	d458      	bmi.n	80045ec <__sflush_r+0xc0>
 800453a:	684b      	ldr	r3, [r1, #4]
 800453c:	2b00      	cmp	r3, #0
 800453e:	dc05      	bgt.n	800454c <__sflush_r+0x20>
 8004540:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004542:	2b00      	cmp	r3, #0
 8004544:	dc02      	bgt.n	800454c <__sflush_r+0x20>
 8004546:	2000      	movs	r0, #0
 8004548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800454c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800454e:	2e00      	cmp	r6, #0
 8004550:	d0f9      	beq.n	8004546 <__sflush_r+0x1a>
 8004552:	2300      	movs	r3, #0
 8004554:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004558:	682f      	ldr	r7, [r5, #0]
 800455a:	6a21      	ldr	r1, [r4, #32]
 800455c:	602b      	str	r3, [r5, #0]
 800455e:	d032      	beq.n	80045c6 <__sflush_r+0x9a>
 8004560:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004562:	89a3      	ldrh	r3, [r4, #12]
 8004564:	075a      	lsls	r2, r3, #29
 8004566:	d505      	bpl.n	8004574 <__sflush_r+0x48>
 8004568:	6863      	ldr	r3, [r4, #4]
 800456a:	1ac0      	subs	r0, r0, r3
 800456c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800456e:	b10b      	cbz	r3, 8004574 <__sflush_r+0x48>
 8004570:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004572:	1ac0      	subs	r0, r0, r3
 8004574:	2300      	movs	r3, #0
 8004576:	4602      	mov	r2, r0
 8004578:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800457a:	6a21      	ldr	r1, [r4, #32]
 800457c:	4628      	mov	r0, r5
 800457e:	47b0      	blx	r6
 8004580:	1c43      	adds	r3, r0, #1
 8004582:	89a3      	ldrh	r3, [r4, #12]
 8004584:	d106      	bne.n	8004594 <__sflush_r+0x68>
 8004586:	6829      	ldr	r1, [r5, #0]
 8004588:	291d      	cmp	r1, #29
 800458a:	d848      	bhi.n	800461e <__sflush_r+0xf2>
 800458c:	4a29      	ldr	r2, [pc, #164]	; (8004634 <__sflush_r+0x108>)
 800458e:	40ca      	lsrs	r2, r1
 8004590:	07d6      	lsls	r6, r2, #31
 8004592:	d544      	bpl.n	800461e <__sflush_r+0xf2>
 8004594:	2200      	movs	r2, #0
 8004596:	6062      	str	r2, [r4, #4]
 8004598:	6922      	ldr	r2, [r4, #16]
 800459a:	04d9      	lsls	r1, r3, #19
 800459c:	6022      	str	r2, [r4, #0]
 800459e:	d504      	bpl.n	80045aa <__sflush_r+0x7e>
 80045a0:	1c42      	adds	r2, r0, #1
 80045a2:	d101      	bne.n	80045a8 <__sflush_r+0x7c>
 80045a4:	682b      	ldr	r3, [r5, #0]
 80045a6:	b903      	cbnz	r3, 80045aa <__sflush_r+0x7e>
 80045a8:	6560      	str	r0, [r4, #84]	; 0x54
 80045aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80045ac:	602f      	str	r7, [r5, #0]
 80045ae:	2900      	cmp	r1, #0
 80045b0:	d0c9      	beq.n	8004546 <__sflush_r+0x1a>
 80045b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80045b6:	4299      	cmp	r1, r3
 80045b8:	d002      	beq.n	80045c0 <__sflush_r+0x94>
 80045ba:	4628      	mov	r0, r5
 80045bc:	f000 f99c 	bl	80048f8 <_free_r>
 80045c0:	2000      	movs	r0, #0
 80045c2:	6360      	str	r0, [r4, #52]	; 0x34
 80045c4:	e7c0      	b.n	8004548 <__sflush_r+0x1c>
 80045c6:	2301      	movs	r3, #1
 80045c8:	4628      	mov	r0, r5
 80045ca:	47b0      	blx	r6
 80045cc:	1c41      	adds	r1, r0, #1
 80045ce:	d1c8      	bne.n	8004562 <__sflush_r+0x36>
 80045d0:	682b      	ldr	r3, [r5, #0]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d0c5      	beq.n	8004562 <__sflush_r+0x36>
 80045d6:	2b1d      	cmp	r3, #29
 80045d8:	d001      	beq.n	80045de <__sflush_r+0xb2>
 80045da:	2b16      	cmp	r3, #22
 80045dc:	d101      	bne.n	80045e2 <__sflush_r+0xb6>
 80045de:	602f      	str	r7, [r5, #0]
 80045e0:	e7b1      	b.n	8004546 <__sflush_r+0x1a>
 80045e2:	89a3      	ldrh	r3, [r4, #12]
 80045e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045e8:	81a3      	strh	r3, [r4, #12]
 80045ea:	e7ad      	b.n	8004548 <__sflush_r+0x1c>
 80045ec:	690f      	ldr	r7, [r1, #16]
 80045ee:	2f00      	cmp	r7, #0
 80045f0:	d0a9      	beq.n	8004546 <__sflush_r+0x1a>
 80045f2:	0793      	lsls	r3, r2, #30
 80045f4:	bf18      	it	ne
 80045f6:	2300      	movne	r3, #0
 80045f8:	680e      	ldr	r6, [r1, #0]
 80045fa:	bf08      	it	eq
 80045fc:	694b      	ldreq	r3, [r1, #20]
 80045fe:	eba6 0807 	sub.w	r8, r6, r7
 8004602:	600f      	str	r7, [r1, #0]
 8004604:	608b      	str	r3, [r1, #8]
 8004606:	f1b8 0f00 	cmp.w	r8, #0
 800460a:	dd9c      	ble.n	8004546 <__sflush_r+0x1a>
 800460c:	4643      	mov	r3, r8
 800460e:	463a      	mov	r2, r7
 8004610:	6a21      	ldr	r1, [r4, #32]
 8004612:	4628      	mov	r0, r5
 8004614:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004616:	47b0      	blx	r6
 8004618:	2800      	cmp	r0, #0
 800461a:	dc06      	bgt.n	800462a <__sflush_r+0xfe>
 800461c:	89a3      	ldrh	r3, [r4, #12]
 800461e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004622:	81a3      	strh	r3, [r4, #12]
 8004624:	f04f 30ff 	mov.w	r0, #4294967295
 8004628:	e78e      	b.n	8004548 <__sflush_r+0x1c>
 800462a:	4407      	add	r7, r0
 800462c:	eba8 0800 	sub.w	r8, r8, r0
 8004630:	e7e9      	b.n	8004606 <__sflush_r+0xda>
 8004632:	bf00      	nop
 8004634:	20400001 	.word	0x20400001

08004638 <_fflush_r>:
 8004638:	b538      	push	{r3, r4, r5, lr}
 800463a:	690b      	ldr	r3, [r1, #16]
 800463c:	4605      	mov	r5, r0
 800463e:	460c      	mov	r4, r1
 8004640:	b1db      	cbz	r3, 800467a <_fflush_r+0x42>
 8004642:	b118      	cbz	r0, 800464c <_fflush_r+0x14>
 8004644:	6983      	ldr	r3, [r0, #24]
 8004646:	b90b      	cbnz	r3, 800464c <_fflush_r+0x14>
 8004648:	f000 f860 	bl	800470c <__sinit>
 800464c:	4b0c      	ldr	r3, [pc, #48]	; (8004680 <_fflush_r+0x48>)
 800464e:	429c      	cmp	r4, r3
 8004650:	d109      	bne.n	8004666 <_fflush_r+0x2e>
 8004652:	686c      	ldr	r4, [r5, #4]
 8004654:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004658:	b17b      	cbz	r3, 800467a <_fflush_r+0x42>
 800465a:	4621      	mov	r1, r4
 800465c:	4628      	mov	r0, r5
 800465e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004662:	f7ff bf63 	b.w	800452c <__sflush_r>
 8004666:	4b07      	ldr	r3, [pc, #28]	; (8004684 <_fflush_r+0x4c>)
 8004668:	429c      	cmp	r4, r3
 800466a:	d101      	bne.n	8004670 <_fflush_r+0x38>
 800466c:	68ac      	ldr	r4, [r5, #8]
 800466e:	e7f1      	b.n	8004654 <_fflush_r+0x1c>
 8004670:	4b05      	ldr	r3, [pc, #20]	; (8004688 <_fflush_r+0x50>)
 8004672:	429c      	cmp	r4, r3
 8004674:	bf08      	it	eq
 8004676:	68ec      	ldreq	r4, [r5, #12]
 8004678:	e7ec      	b.n	8004654 <_fflush_r+0x1c>
 800467a:	2000      	movs	r0, #0
 800467c:	bd38      	pop	{r3, r4, r5, pc}
 800467e:	bf00      	nop
 8004680:	080052b8 	.word	0x080052b8
 8004684:	080052d8 	.word	0x080052d8
 8004688:	08005298 	.word	0x08005298

0800468c <std>:
 800468c:	2300      	movs	r3, #0
 800468e:	b510      	push	{r4, lr}
 8004690:	4604      	mov	r4, r0
 8004692:	e9c0 3300 	strd	r3, r3, [r0]
 8004696:	6083      	str	r3, [r0, #8]
 8004698:	8181      	strh	r1, [r0, #12]
 800469a:	6643      	str	r3, [r0, #100]	; 0x64
 800469c:	81c2      	strh	r2, [r0, #14]
 800469e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80046a2:	6183      	str	r3, [r0, #24]
 80046a4:	4619      	mov	r1, r3
 80046a6:	2208      	movs	r2, #8
 80046a8:	305c      	adds	r0, #92	; 0x5c
 80046aa:	f7ff fd3f 	bl	800412c <memset>
 80046ae:	4b05      	ldr	r3, [pc, #20]	; (80046c4 <std+0x38>)
 80046b0:	6224      	str	r4, [r4, #32]
 80046b2:	6263      	str	r3, [r4, #36]	; 0x24
 80046b4:	4b04      	ldr	r3, [pc, #16]	; (80046c8 <std+0x3c>)
 80046b6:	62a3      	str	r3, [r4, #40]	; 0x28
 80046b8:	4b04      	ldr	r3, [pc, #16]	; (80046cc <std+0x40>)
 80046ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 80046bc:	4b04      	ldr	r3, [pc, #16]	; (80046d0 <std+0x44>)
 80046be:	6323      	str	r3, [r4, #48]	; 0x30
 80046c0:	bd10      	pop	{r4, pc}
 80046c2:	bf00      	nop
 80046c4:	08004ff1 	.word	0x08004ff1
 80046c8:	08005013 	.word	0x08005013
 80046cc:	0800504b 	.word	0x0800504b
 80046d0:	0800506f 	.word	0x0800506f

080046d4 <_cleanup_r>:
 80046d4:	4901      	ldr	r1, [pc, #4]	; (80046dc <_cleanup_r+0x8>)
 80046d6:	f000 b885 	b.w	80047e4 <_fwalk_reent>
 80046da:	bf00      	nop
 80046dc:	08004639 	.word	0x08004639

080046e0 <__sfmoreglue>:
 80046e0:	b570      	push	{r4, r5, r6, lr}
 80046e2:	2568      	movs	r5, #104	; 0x68
 80046e4:	1e4a      	subs	r2, r1, #1
 80046e6:	4355      	muls	r5, r2
 80046e8:	460e      	mov	r6, r1
 80046ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80046ee:	f000 f94f 	bl	8004990 <_malloc_r>
 80046f2:	4604      	mov	r4, r0
 80046f4:	b140      	cbz	r0, 8004708 <__sfmoreglue+0x28>
 80046f6:	2100      	movs	r1, #0
 80046f8:	e9c0 1600 	strd	r1, r6, [r0]
 80046fc:	300c      	adds	r0, #12
 80046fe:	60a0      	str	r0, [r4, #8]
 8004700:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004704:	f7ff fd12 	bl	800412c <memset>
 8004708:	4620      	mov	r0, r4
 800470a:	bd70      	pop	{r4, r5, r6, pc}

0800470c <__sinit>:
 800470c:	6983      	ldr	r3, [r0, #24]
 800470e:	b510      	push	{r4, lr}
 8004710:	4604      	mov	r4, r0
 8004712:	bb33      	cbnz	r3, 8004762 <__sinit+0x56>
 8004714:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004718:	6503      	str	r3, [r0, #80]	; 0x50
 800471a:	4b12      	ldr	r3, [pc, #72]	; (8004764 <__sinit+0x58>)
 800471c:	4a12      	ldr	r2, [pc, #72]	; (8004768 <__sinit+0x5c>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6282      	str	r2, [r0, #40]	; 0x28
 8004722:	4298      	cmp	r0, r3
 8004724:	bf04      	itt	eq
 8004726:	2301      	moveq	r3, #1
 8004728:	6183      	streq	r3, [r0, #24]
 800472a:	f000 f81f 	bl	800476c <__sfp>
 800472e:	6060      	str	r0, [r4, #4]
 8004730:	4620      	mov	r0, r4
 8004732:	f000 f81b 	bl	800476c <__sfp>
 8004736:	60a0      	str	r0, [r4, #8]
 8004738:	4620      	mov	r0, r4
 800473a:	f000 f817 	bl	800476c <__sfp>
 800473e:	2200      	movs	r2, #0
 8004740:	60e0      	str	r0, [r4, #12]
 8004742:	2104      	movs	r1, #4
 8004744:	6860      	ldr	r0, [r4, #4]
 8004746:	f7ff ffa1 	bl	800468c <std>
 800474a:	2201      	movs	r2, #1
 800474c:	2109      	movs	r1, #9
 800474e:	68a0      	ldr	r0, [r4, #8]
 8004750:	f7ff ff9c 	bl	800468c <std>
 8004754:	2202      	movs	r2, #2
 8004756:	2112      	movs	r1, #18
 8004758:	68e0      	ldr	r0, [r4, #12]
 800475a:	f7ff ff97 	bl	800468c <std>
 800475e:	2301      	movs	r3, #1
 8004760:	61a3      	str	r3, [r4, #24]
 8004762:	bd10      	pop	{r4, pc}
 8004764:	08005294 	.word	0x08005294
 8004768:	080046d5 	.word	0x080046d5

0800476c <__sfp>:
 800476c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800476e:	4b1b      	ldr	r3, [pc, #108]	; (80047dc <__sfp+0x70>)
 8004770:	4607      	mov	r7, r0
 8004772:	681e      	ldr	r6, [r3, #0]
 8004774:	69b3      	ldr	r3, [r6, #24]
 8004776:	b913      	cbnz	r3, 800477e <__sfp+0x12>
 8004778:	4630      	mov	r0, r6
 800477a:	f7ff ffc7 	bl	800470c <__sinit>
 800477e:	3648      	adds	r6, #72	; 0x48
 8004780:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004784:	3b01      	subs	r3, #1
 8004786:	d503      	bpl.n	8004790 <__sfp+0x24>
 8004788:	6833      	ldr	r3, [r6, #0]
 800478a:	b133      	cbz	r3, 800479a <__sfp+0x2e>
 800478c:	6836      	ldr	r6, [r6, #0]
 800478e:	e7f7      	b.n	8004780 <__sfp+0x14>
 8004790:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004794:	b16d      	cbz	r5, 80047b2 <__sfp+0x46>
 8004796:	3468      	adds	r4, #104	; 0x68
 8004798:	e7f4      	b.n	8004784 <__sfp+0x18>
 800479a:	2104      	movs	r1, #4
 800479c:	4638      	mov	r0, r7
 800479e:	f7ff ff9f 	bl	80046e0 <__sfmoreglue>
 80047a2:	6030      	str	r0, [r6, #0]
 80047a4:	2800      	cmp	r0, #0
 80047a6:	d1f1      	bne.n	800478c <__sfp+0x20>
 80047a8:	230c      	movs	r3, #12
 80047aa:	4604      	mov	r4, r0
 80047ac:	603b      	str	r3, [r7, #0]
 80047ae:	4620      	mov	r0, r4
 80047b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047b2:	4b0b      	ldr	r3, [pc, #44]	; (80047e0 <__sfp+0x74>)
 80047b4:	6665      	str	r5, [r4, #100]	; 0x64
 80047b6:	e9c4 5500 	strd	r5, r5, [r4]
 80047ba:	60a5      	str	r5, [r4, #8]
 80047bc:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80047c0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80047c4:	2208      	movs	r2, #8
 80047c6:	4629      	mov	r1, r5
 80047c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80047cc:	f7ff fcae 	bl	800412c <memset>
 80047d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80047d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80047d8:	e7e9      	b.n	80047ae <__sfp+0x42>
 80047da:	bf00      	nop
 80047dc:	08005294 	.word	0x08005294
 80047e0:	ffff0001 	.word	0xffff0001

080047e4 <_fwalk_reent>:
 80047e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047e8:	4680      	mov	r8, r0
 80047ea:	4689      	mov	r9, r1
 80047ec:	2600      	movs	r6, #0
 80047ee:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80047f2:	b914      	cbnz	r4, 80047fa <_fwalk_reent+0x16>
 80047f4:	4630      	mov	r0, r6
 80047f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047fa:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80047fe:	3f01      	subs	r7, #1
 8004800:	d501      	bpl.n	8004806 <_fwalk_reent+0x22>
 8004802:	6824      	ldr	r4, [r4, #0]
 8004804:	e7f5      	b.n	80047f2 <_fwalk_reent+0xe>
 8004806:	89ab      	ldrh	r3, [r5, #12]
 8004808:	2b01      	cmp	r3, #1
 800480a:	d907      	bls.n	800481c <_fwalk_reent+0x38>
 800480c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004810:	3301      	adds	r3, #1
 8004812:	d003      	beq.n	800481c <_fwalk_reent+0x38>
 8004814:	4629      	mov	r1, r5
 8004816:	4640      	mov	r0, r8
 8004818:	47c8      	blx	r9
 800481a:	4306      	orrs	r6, r0
 800481c:	3568      	adds	r5, #104	; 0x68
 800481e:	e7ee      	b.n	80047fe <_fwalk_reent+0x1a>

08004820 <__swhatbuf_r>:
 8004820:	b570      	push	{r4, r5, r6, lr}
 8004822:	460e      	mov	r6, r1
 8004824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004828:	b096      	sub	sp, #88	; 0x58
 800482a:	2900      	cmp	r1, #0
 800482c:	4614      	mov	r4, r2
 800482e:	461d      	mov	r5, r3
 8004830:	da07      	bge.n	8004842 <__swhatbuf_r+0x22>
 8004832:	2300      	movs	r3, #0
 8004834:	602b      	str	r3, [r5, #0]
 8004836:	89b3      	ldrh	r3, [r6, #12]
 8004838:	061a      	lsls	r2, r3, #24
 800483a:	d410      	bmi.n	800485e <__swhatbuf_r+0x3e>
 800483c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004840:	e00e      	b.n	8004860 <__swhatbuf_r+0x40>
 8004842:	466a      	mov	r2, sp
 8004844:	f000 fc3a 	bl	80050bc <_fstat_r>
 8004848:	2800      	cmp	r0, #0
 800484a:	dbf2      	blt.n	8004832 <__swhatbuf_r+0x12>
 800484c:	9a01      	ldr	r2, [sp, #4]
 800484e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004852:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004856:	425a      	negs	r2, r3
 8004858:	415a      	adcs	r2, r3
 800485a:	602a      	str	r2, [r5, #0]
 800485c:	e7ee      	b.n	800483c <__swhatbuf_r+0x1c>
 800485e:	2340      	movs	r3, #64	; 0x40
 8004860:	2000      	movs	r0, #0
 8004862:	6023      	str	r3, [r4, #0]
 8004864:	b016      	add	sp, #88	; 0x58
 8004866:	bd70      	pop	{r4, r5, r6, pc}

08004868 <__smakebuf_r>:
 8004868:	898b      	ldrh	r3, [r1, #12]
 800486a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800486c:	079d      	lsls	r5, r3, #30
 800486e:	4606      	mov	r6, r0
 8004870:	460c      	mov	r4, r1
 8004872:	d507      	bpl.n	8004884 <__smakebuf_r+0x1c>
 8004874:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004878:	6023      	str	r3, [r4, #0]
 800487a:	6123      	str	r3, [r4, #16]
 800487c:	2301      	movs	r3, #1
 800487e:	6163      	str	r3, [r4, #20]
 8004880:	b002      	add	sp, #8
 8004882:	bd70      	pop	{r4, r5, r6, pc}
 8004884:	ab01      	add	r3, sp, #4
 8004886:	466a      	mov	r2, sp
 8004888:	f7ff ffca 	bl	8004820 <__swhatbuf_r>
 800488c:	9900      	ldr	r1, [sp, #0]
 800488e:	4605      	mov	r5, r0
 8004890:	4630      	mov	r0, r6
 8004892:	f000 f87d 	bl	8004990 <_malloc_r>
 8004896:	b948      	cbnz	r0, 80048ac <__smakebuf_r+0x44>
 8004898:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800489c:	059a      	lsls	r2, r3, #22
 800489e:	d4ef      	bmi.n	8004880 <__smakebuf_r+0x18>
 80048a0:	f023 0303 	bic.w	r3, r3, #3
 80048a4:	f043 0302 	orr.w	r3, r3, #2
 80048a8:	81a3      	strh	r3, [r4, #12]
 80048aa:	e7e3      	b.n	8004874 <__smakebuf_r+0xc>
 80048ac:	4b0d      	ldr	r3, [pc, #52]	; (80048e4 <__smakebuf_r+0x7c>)
 80048ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80048b0:	89a3      	ldrh	r3, [r4, #12]
 80048b2:	6020      	str	r0, [r4, #0]
 80048b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048b8:	81a3      	strh	r3, [r4, #12]
 80048ba:	9b00      	ldr	r3, [sp, #0]
 80048bc:	6120      	str	r0, [r4, #16]
 80048be:	6163      	str	r3, [r4, #20]
 80048c0:	9b01      	ldr	r3, [sp, #4]
 80048c2:	b15b      	cbz	r3, 80048dc <__smakebuf_r+0x74>
 80048c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048c8:	4630      	mov	r0, r6
 80048ca:	f000 fc09 	bl	80050e0 <_isatty_r>
 80048ce:	b128      	cbz	r0, 80048dc <__smakebuf_r+0x74>
 80048d0:	89a3      	ldrh	r3, [r4, #12]
 80048d2:	f023 0303 	bic.w	r3, r3, #3
 80048d6:	f043 0301 	orr.w	r3, r3, #1
 80048da:	81a3      	strh	r3, [r4, #12]
 80048dc:	89a3      	ldrh	r3, [r4, #12]
 80048de:	431d      	orrs	r5, r3
 80048e0:	81a5      	strh	r5, [r4, #12]
 80048e2:	e7cd      	b.n	8004880 <__smakebuf_r+0x18>
 80048e4:	080046d5 	.word	0x080046d5

080048e8 <malloc>:
 80048e8:	4b02      	ldr	r3, [pc, #8]	; (80048f4 <malloc+0xc>)
 80048ea:	4601      	mov	r1, r0
 80048ec:	6818      	ldr	r0, [r3, #0]
 80048ee:	f000 b84f 	b.w	8004990 <_malloc_r>
 80048f2:	bf00      	nop
 80048f4:	20000554 	.word	0x20000554

080048f8 <_free_r>:
 80048f8:	b538      	push	{r3, r4, r5, lr}
 80048fa:	4605      	mov	r5, r0
 80048fc:	2900      	cmp	r1, #0
 80048fe:	d043      	beq.n	8004988 <_free_r+0x90>
 8004900:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004904:	1f0c      	subs	r4, r1, #4
 8004906:	2b00      	cmp	r3, #0
 8004908:	bfb8      	it	lt
 800490a:	18e4      	addlt	r4, r4, r3
 800490c:	f000 fc18 	bl	8005140 <__malloc_lock>
 8004910:	4a1e      	ldr	r2, [pc, #120]	; (800498c <_free_r+0x94>)
 8004912:	6813      	ldr	r3, [r2, #0]
 8004914:	4610      	mov	r0, r2
 8004916:	b933      	cbnz	r3, 8004926 <_free_r+0x2e>
 8004918:	6063      	str	r3, [r4, #4]
 800491a:	6014      	str	r4, [r2, #0]
 800491c:	4628      	mov	r0, r5
 800491e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004922:	f000 bc0e 	b.w	8005142 <__malloc_unlock>
 8004926:	42a3      	cmp	r3, r4
 8004928:	d90b      	bls.n	8004942 <_free_r+0x4a>
 800492a:	6821      	ldr	r1, [r4, #0]
 800492c:	1862      	adds	r2, r4, r1
 800492e:	4293      	cmp	r3, r2
 8004930:	bf01      	itttt	eq
 8004932:	681a      	ldreq	r2, [r3, #0]
 8004934:	685b      	ldreq	r3, [r3, #4]
 8004936:	1852      	addeq	r2, r2, r1
 8004938:	6022      	streq	r2, [r4, #0]
 800493a:	6063      	str	r3, [r4, #4]
 800493c:	6004      	str	r4, [r0, #0]
 800493e:	e7ed      	b.n	800491c <_free_r+0x24>
 8004940:	4613      	mov	r3, r2
 8004942:	685a      	ldr	r2, [r3, #4]
 8004944:	b10a      	cbz	r2, 800494a <_free_r+0x52>
 8004946:	42a2      	cmp	r2, r4
 8004948:	d9fa      	bls.n	8004940 <_free_r+0x48>
 800494a:	6819      	ldr	r1, [r3, #0]
 800494c:	1858      	adds	r0, r3, r1
 800494e:	42a0      	cmp	r0, r4
 8004950:	d10b      	bne.n	800496a <_free_r+0x72>
 8004952:	6820      	ldr	r0, [r4, #0]
 8004954:	4401      	add	r1, r0
 8004956:	1858      	adds	r0, r3, r1
 8004958:	4282      	cmp	r2, r0
 800495a:	6019      	str	r1, [r3, #0]
 800495c:	d1de      	bne.n	800491c <_free_r+0x24>
 800495e:	6810      	ldr	r0, [r2, #0]
 8004960:	6852      	ldr	r2, [r2, #4]
 8004962:	4401      	add	r1, r0
 8004964:	6019      	str	r1, [r3, #0]
 8004966:	605a      	str	r2, [r3, #4]
 8004968:	e7d8      	b.n	800491c <_free_r+0x24>
 800496a:	d902      	bls.n	8004972 <_free_r+0x7a>
 800496c:	230c      	movs	r3, #12
 800496e:	602b      	str	r3, [r5, #0]
 8004970:	e7d4      	b.n	800491c <_free_r+0x24>
 8004972:	6820      	ldr	r0, [r4, #0]
 8004974:	1821      	adds	r1, r4, r0
 8004976:	428a      	cmp	r2, r1
 8004978:	bf01      	itttt	eq
 800497a:	6811      	ldreq	r1, [r2, #0]
 800497c:	6852      	ldreq	r2, [r2, #4]
 800497e:	1809      	addeq	r1, r1, r0
 8004980:	6021      	streq	r1, [r4, #0]
 8004982:	6062      	str	r2, [r4, #4]
 8004984:	605c      	str	r4, [r3, #4]
 8004986:	e7c9      	b.n	800491c <_free_r+0x24>
 8004988:	bd38      	pop	{r3, r4, r5, pc}
 800498a:	bf00      	nop
 800498c:	200005d8 	.word	0x200005d8

08004990 <_malloc_r>:
 8004990:	b570      	push	{r4, r5, r6, lr}
 8004992:	1ccd      	adds	r5, r1, #3
 8004994:	f025 0503 	bic.w	r5, r5, #3
 8004998:	3508      	adds	r5, #8
 800499a:	2d0c      	cmp	r5, #12
 800499c:	bf38      	it	cc
 800499e:	250c      	movcc	r5, #12
 80049a0:	2d00      	cmp	r5, #0
 80049a2:	4606      	mov	r6, r0
 80049a4:	db01      	blt.n	80049aa <_malloc_r+0x1a>
 80049a6:	42a9      	cmp	r1, r5
 80049a8:	d903      	bls.n	80049b2 <_malloc_r+0x22>
 80049aa:	230c      	movs	r3, #12
 80049ac:	6033      	str	r3, [r6, #0]
 80049ae:	2000      	movs	r0, #0
 80049b0:	bd70      	pop	{r4, r5, r6, pc}
 80049b2:	f000 fbc5 	bl	8005140 <__malloc_lock>
 80049b6:	4a21      	ldr	r2, [pc, #132]	; (8004a3c <_malloc_r+0xac>)
 80049b8:	6814      	ldr	r4, [r2, #0]
 80049ba:	4621      	mov	r1, r4
 80049bc:	b991      	cbnz	r1, 80049e4 <_malloc_r+0x54>
 80049be:	4c20      	ldr	r4, [pc, #128]	; (8004a40 <_malloc_r+0xb0>)
 80049c0:	6823      	ldr	r3, [r4, #0]
 80049c2:	b91b      	cbnz	r3, 80049cc <_malloc_r+0x3c>
 80049c4:	4630      	mov	r0, r6
 80049c6:	f000 fb03 	bl	8004fd0 <_sbrk_r>
 80049ca:	6020      	str	r0, [r4, #0]
 80049cc:	4629      	mov	r1, r5
 80049ce:	4630      	mov	r0, r6
 80049d0:	f000 fafe 	bl	8004fd0 <_sbrk_r>
 80049d4:	1c43      	adds	r3, r0, #1
 80049d6:	d124      	bne.n	8004a22 <_malloc_r+0x92>
 80049d8:	230c      	movs	r3, #12
 80049da:	4630      	mov	r0, r6
 80049dc:	6033      	str	r3, [r6, #0]
 80049de:	f000 fbb0 	bl	8005142 <__malloc_unlock>
 80049e2:	e7e4      	b.n	80049ae <_malloc_r+0x1e>
 80049e4:	680b      	ldr	r3, [r1, #0]
 80049e6:	1b5b      	subs	r3, r3, r5
 80049e8:	d418      	bmi.n	8004a1c <_malloc_r+0x8c>
 80049ea:	2b0b      	cmp	r3, #11
 80049ec:	d90f      	bls.n	8004a0e <_malloc_r+0x7e>
 80049ee:	600b      	str	r3, [r1, #0]
 80049f0:	18cc      	adds	r4, r1, r3
 80049f2:	50cd      	str	r5, [r1, r3]
 80049f4:	4630      	mov	r0, r6
 80049f6:	f000 fba4 	bl	8005142 <__malloc_unlock>
 80049fa:	f104 000b 	add.w	r0, r4, #11
 80049fe:	1d23      	adds	r3, r4, #4
 8004a00:	f020 0007 	bic.w	r0, r0, #7
 8004a04:	1ac3      	subs	r3, r0, r3
 8004a06:	d0d3      	beq.n	80049b0 <_malloc_r+0x20>
 8004a08:	425a      	negs	r2, r3
 8004a0a:	50e2      	str	r2, [r4, r3]
 8004a0c:	e7d0      	b.n	80049b0 <_malloc_r+0x20>
 8004a0e:	684b      	ldr	r3, [r1, #4]
 8004a10:	428c      	cmp	r4, r1
 8004a12:	bf16      	itet	ne
 8004a14:	6063      	strne	r3, [r4, #4]
 8004a16:	6013      	streq	r3, [r2, #0]
 8004a18:	460c      	movne	r4, r1
 8004a1a:	e7eb      	b.n	80049f4 <_malloc_r+0x64>
 8004a1c:	460c      	mov	r4, r1
 8004a1e:	6849      	ldr	r1, [r1, #4]
 8004a20:	e7cc      	b.n	80049bc <_malloc_r+0x2c>
 8004a22:	1cc4      	adds	r4, r0, #3
 8004a24:	f024 0403 	bic.w	r4, r4, #3
 8004a28:	42a0      	cmp	r0, r4
 8004a2a:	d005      	beq.n	8004a38 <_malloc_r+0xa8>
 8004a2c:	1a21      	subs	r1, r4, r0
 8004a2e:	4630      	mov	r0, r6
 8004a30:	f000 face 	bl	8004fd0 <_sbrk_r>
 8004a34:	3001      	adds	r0, #1
 8004a36:	d0cf      	beq.n	80049d8 <_malloc_r+0x48>
 8004a38:	6025      	str	r5, [r4, #0]
 8004a3a:	e7db      	b.n	80049f4 <_malloc_r+0x64>
 8004a3c:	200005d8 	.word	0x200005d8
 8004a40:	200005dc 	.word	0x200005dc

08004a44 <__sfputc_r>:
 8004a44:	6893      	ldr	r3, [r2, #8]
 8004a46:	b410      	push	{r4}
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	6093      	str	r3, [r2, #8]
 8004a4e:	da07      	bge.n	8004a60 <__sfputc_r+0x1c>
 8004a50:	6994      	ldr	r4, [r2, #24]
 8004a52:	42a3      	cmp	r3, r4
 8004a54:	db01      	blt.n	8004a5a <__sfputc_r+0x16>
 8004a56:	290a      	cmp	r1, #10
 8004a58:	d102      	bne.n	8004a60 <__sfputc_r+0x1c>
 8004a5a:	bc10      	pop	{r4}
 8004a5c:	f7ff bca6 	b.w	80043ac <__swbuf_r>
 8004a60:	6813      	ldr	r3, [r2, #0]
 8004a62:	1c58      	adds	r0, r3, #1
 8004a64:	6010      	str	r0, [r2, #0]
 8004a66:	7019      	strb	r1, [r3, #0]
 8004a68:	4608      	mov	r0, r1
 8004a6a:	bc10      	pop	{r4}
 8004a6c:	4770      	bx	lr

08004a6e <__sfputs_r>:
 8004a6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a70:	4606      	mov	r6, r0
 8004a72:	460f      	mov	r7, r1
 8004a74:	4614      	mov	r4, r2
 8004a76:	18d5      	adds	r5, r2, r3
 8004a78:	42ac      	cmp	r4, r5
 8004a7a:	d101      	bne.n	8004a80 <__sfputs_r+0x12>
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	e007      	b.n	8004a90 <__sfputs_r+0x22>
 8004a80:	463a      	mov	r2, r7
 8004a82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a86:	4630      	mov	r0, r6
 8004a88:	f7ff ffdc 	bl	8004a44 <__sfputc_r>
 8004a8c:	1c43      	adds	r3, r0, #1
 8004a8e:	d1f3      	bne.n	8004a78 <__sfputs_r+0xa>
 8004a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a94 <_vfiprintf_r>:
 8004a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a98:	460c      	mov	r4, r1
 8004a9a:	b09d      	sub	sp, #116	; 0x74
 8004a9c:	4617      	mov	r7, r2
 8004a9e:	461d      	mov	r5, r3
 8004aa0:	4606      	mov	r6, r0
 8004aa2:	b118      	cbz	r0, 8004aac <_vfiprintf_r+0x18>
 8004aa4:	6983      	ldr	r3, [r0, #24]
 8004aa6:	b90b      	cbnz	r3, 8004aac <_vfiprintf_r+0x18>
 8004aa8:	f7ff fe30 	bl	800470c <__sinit>
 8004aac:	4b7c      	ldr	r3, [pc, #496]	; (8004ca0 <_vfiprintf_r+0x20c>)
 8004aae:	429c      	cmp	r4, r3
 8004ab0:	d158      	bne.n	8004b64 <_vfiprintf_r+0xd0>
 8004ab2:	6874      	ldr	r4, [r6, #4]
 8004ab4:	89a3      	ldrh	r3, [r4, #12]
 8004ab6:	0718      	lsls	r0, r3, #28
 8004ab8:	d55e      	bpl.n	8004b78 <_vfiprintf_r+0xe4>
 8004aba:	6923      	ldr	r3, [r4, #16]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d05b      	beq.n	8004b78 <_vfiprintf_r+0xe4>
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	9309      	str	r3, [sp, #36]	; 0x24
 8004ac4:	2320      	movs	r3, #32
 8004ac6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004aca:	2330      	movs	r3, #48	; 0x30
 8004acc:	f04f 0b01 	mov.w	fp, #1
 8004ad0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ad4:	9503      	str	r5, [sp, #12]
 8004ad6:	46b8      	mov	r8, r7
 8004ad8:	4645      	mov	r5, r8
 8004ada:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004ade:	b10b      	cbz	r3, 8004ae4 <_vfiprintf_r+0x50>
 8004ae0:	2b25      	cmp	r3, #37	; 0x25
 8004ae2:	d154      	bne.n	8004b8e <_vfiprintf_r+0xfa>
 8004ae4:	ebb8 0a07 	subs.w	sl, r8, r7
 8004ae8:	d00b      	beq.n	8004b02 <_vfiprintf_r+0x6e>
 8004aea:	4653      	mov	r3, sl
 8004aec:	463a      	mov	r2, r7
 8004aee:	4621      	mov	r1, r4
 8004af0:	4630      	mov	r0, r6
 8004af2:	f7ff ffbc 	bl	8004a6e <__sfputs_r>
 8004af6:	3001      	adds	r0, #1
 8004af8:	f000 80c2 	beq.w	8004c80 <_vfiprintf_r+0x1ec>
 8004afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004afe:	4453      	add	r3, sl
 8004b00:	9309      	str	r3, [sp, #36]	; 0x24
 8004b02:	f898 3000 	ldrb.w	r3, [r8]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 80ba 	beq.w	8004c80 <_vfiprintf_r+0x1ec>
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b16:	9304      	str	r3, [sp, #16]
 8004b18:	9307      	str	r3, [sp, #28]
 8004b1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b1e:	931a      	str	r3, [sp, #104]	; 0x68
 8004b20:	46a8      	mov	r8, r5
 8004b22:	2205      	movs	r2, #5
 8004b24:	f818 1b01 	ldrb.w	r1, [r8], #1
 8004b28:	485e      	ldr	r0, [pc, #376]	; (8004ca4 <_vfiprintf_r+0x210>)
 8004b2a:	f000 fafb 	bl	8005124 <memchr>
 8004b2e:	9b04      	ldr	r3, [sp, #16]
 8004b30:	bb78      	cbnz	r0, 8004b92 <_vfiprintf_r+0xfe>
 8004b32:	06d9      	lsls	r1, r3, #27
 8004b34:	bf44      	itt	mi
 8004b36:	2220      	movmi	r2, #32
 8004b38:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004b3c:	071a      	lsls	r2, r3, #28
 8004b3e:	bf44      	itt	mi
 8004b40:	222b      	movmi	r2, #43	; 0x2b
 8004b42:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004b46:	782a      	ldrb	r2, [r5, #0]
 8004b48:	2a2a      	cmp	r2, #42	; 0x2a
 8004b4a:	d02a      	beq.n	8004ba2 <_vfiprintf_r+0x10e>
 8004b4c:	46a8      	mov	r8, r5
 8004b4e:	2000      	movs	r0, #0
 8004b50:	250a      	movs	r5, #10
 8004b52:	9a07      	ldr	r2, [sp, #28]
 8004b54:	4641      	mov	r1, r8
 8004b56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b5a:	3b30      	subs	r3, #48	; 0x30
 8004b5c:	2b09      	cmp	r3, #9
 8004b5e:	d969      	bls.n	8004c34 <_vfiprintf_r+0x1a0>
 8004b60:	b360      	cbz	r0, 8004bbc <_vfiprintf_r+0x128>
 8004b62:	e024      	b.n	8004bae <_vfiprintf_r+0x11a>
 8004b64:	4b50      	ldr	r3, [pc, #320]	; (8004ca8 <_vfiprintf_r+0x214>)
 8004b66:	429c      	cmp	r4, r3
 8004b68:	d101      	bne.n	8004b6e <_vfiprintf_r+0xda>
 8004b6a:	68b4      	ldr	r4, [r6, #8]
 8004b6c:	e7a2      	b.n	8004ab4 <_vfiprintf_r+0x20>
 8004b6e:	4b4f      	ldr	r3, [pc, #316]	; (8004cac <_vfiprintf_r+0x218>)
 8004b70:	429c      	cmp	r4, r3
 8004b72:	bf08      	it	eq
 8004b74:	68f4      	ldreq	r4, [r6, #12]
 8004b76:	e79d      	b.n	8004ab4 <_vfiprintf_r+0x20>
 8004b78:	4621      	mov	r1, r4
 8004b7a:	4630      	mov	r0, r6
 8004b7c:	f7ff fc68 	bl	8004450 <__swsetup_r>
 8004b80:	2800      	cmp	r0, #0
 8004b82:	d09d      	beq.n	8004ac0 <_vfiprintf_r+0x2c>
 8004b84:	f04f 30ff 	mov.w	r0, #4294967295
 8004b88:	b01d      	add	sp, #116	; 0x74
 8004b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b8e:	46a8      	mov	r8, r5
 8004b90:	e7a2      	b.n	8004ad8 <_vfiprintf_r+0x44>
 8004b92:	4a44      	ldr	r2, [pc, #272]	; (8004ca4 <_vfiprintf_r+0x210>)
 8004b94:	4645      	mov	r5, r8
 8004b96:	1a80      	subs	r0, r0, r2
 8004b98:	fa0b f000 	lsl.w	r0, fp, r0
 8004b9c:	4318      	orrs	r0, r3
 8004b9e:	9004      	str	r0, [sp, #16]
 8004ba0:	e7be      	b.n	8004b20 <_vfiprintf_r+0x8c>
 8004ba2:	9a03      	ldr	r2, [sp, #12]
 8004ba4:	1d11      	adds	r1, r2, #4
 8004ba6:	6812      	ldr	r2, [r2, #0]
 8004ba8:	9103      	str	r1, [sp, #12]
 8004baa:	2a00      	cmp	r2, #0
 8004bac:	db01      	blt.n	8004bb2 <_vfiprintf_r+0x11e>
 8004bae:	9207      	str	r2, [sp, #28]
 8004bb0:	e004      	b.n	8004bbc <_vfiprintf_r+0x128>
 8004bb2:	4252      	negs	r2, r2
 8004bb4:	f043 0302 	orr.w	r3, r3, #2
 8004bb8:	9207      	str	r2, [sp, #28]
 8004bba:	9304      	str	r3, [sp, #16]
 8004bbc:	f898 3000 	ldrb.w	r3, [r8]
 8004bc0:	2b2e      	cmp	r3, #46	; 0x2e
 8004bc2:	d10e      	bne.n	8004be2 <_vfiprintf_r+0x14e>
 8004bc4:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004bc8:	2b2a      	cmp	r3, #42	; 0x2a
 8004bca:	d138      	bne.n	8004c3e <_vfiprintf_r+0x1aa>
 8004bcc:	9b03      	ldr	r3, [sp, #12]
 8004bce:	f108 0802 	add.w	r8, r8, #2
 8004bd2:	1d1a      	adds	r2, r3, #4
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	9203      	str	r2, [sp, #12]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	bfb8      	it	lt
 8004bdc:	f04f 33ff 	movlt.w	r3, #4294967295
 8004be0:	9305      	str	r3, [sp, #20]
 8004be2:	4d33      	ldr	r5, [pc, #204]	; (8004cb0 <_vfiprintf_r+0x21c>)
 8004be4:	2203      	movs	r2, #3
 8004be6:	f898 1000 	ldrb.w	r1, [r8]
 8004bea:	4628      	mov	r0, r5
 8004bec:	f000 fa9a 	bl	8005124 <memchr>
 8004bf0:	b140      	cbz	r0, 8004c04 <_vfiprintf_r+0x170>
 8004bf2:	2340      	movs	r3, #64	; 0x40
 8004bf4:	1b40      	subs	r0, r0, r5
 8004bf6:	fa03 f000 	lsl.w	r0, r3, r0
 8004bfa:	9b04      	ldr	r3, [sp, #16]
 8004bfc:	f108 0801 	add.w	r8, r8, #1
 8004c00:	4303      	orrs	r3, r0
 8004c02:	9304      	str	r3, [sp, #16]
 8004c04:	f898 1000 	ldrb.w	r1, [r8]
 8004c08:	2206      	movs	r2, #6
 8004c0a:	482a      	ldr	r0, [pc, #168]	; (8004cb4 <_vfiprintf_r+0x220>)
 8004c0c:	f108 0701 	add.w	r7, r8, #1
 8004c10:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c14:	f000 fa86 	bl	8005124 <memchr>
 8004c18:	2800      	cmp	r0, #0
 8004c1a:	d037      	beq.n	8004c8c <_vfiprintf_r+0x1f8>
 8004c1c:	4b26      	ldr	r3, [pc, #152]	; (8004cb8 <_vfiprintf_r+0x224>)
 8004c1e:	bb1b      	cbnz	r3, 8004c68 <_vfiprintf_r+0x1d4>
 8004c20:	9b03      	ldr	r3, [sp, #12]
 8004c22:	3307      	adds	r3, #7
 8004c24:	f023 0307 	bic.w	r3, r3, #7
 8004c28:	3308      	adds	r3, #8
 8004c2a:	9303      	str	r3, [sp, #12]
 8004c2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c2e:	444b      	add	r3, r9
 8004c30:	9309      	str	r3, [sp, #36]	; 0x24
 8004c32:	e750      	b.n	8004ad6 <_vfiprintf_r+0x42>
 8004c34:	fb05 3202 	mla	r2, r5, r2, r3
 8004c38:	2001      	movs	r0, #1
 8004c3a:	4688      	mov	r8, r1
 8004c3c:	e78a      	b.n	8004b54 <_vfiprintf_r+0xc0>
 8004c3e:	2300      	movs	r3, #0
 8004c40:	250a      	movs	r5, #10
 8004c42:	4619      	mov	r1, r3
 8004c44:	f108 0801 	add.w	r8, r8, #1
 8004c48:	9305      	str	r3, [sp, #20]
 8004c4a:	4640      	mov	r0, r8
 8004c4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c50:	3a30      	subs	r2, #48	; 0x30
 8004c52:	2a09      	cmp	r2, #9
 8004c54:	d903      	bls.n	8004c5e <_vfiprintf_r+0x1ca>
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d0c3      	beq.n	8004be2 <_vfiprintf_r+0x14e>
 8004c5a:	9105      	str	r1, [sp, #20]
 8004c5c:	e7c1      	b.n	8004be2 <_vfiprintf_r+0x14e>
 8004c5e:	fb05 2101 	mla	r1, r5, r1, r2
 8004c62:	2301      	movs	r3, #1
 8004c64:	4680      	mov	r8, r0
 8004c66:	e7f0      	b.n	8004c4a <_vfiprintf_r+0x1b6>
 8004c68:	ab03      	add	r3, sp, #12
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	4622      	mov	r2, r4
 8004c6e:	4b13      	ldr	r3, [pc, #76]	; (8004cbc <_vfiprintf_r+0x228>)
 8004c70:	a904      	add	r1, sp, #16
 8004c72:	4630      	mov	r0, r6
 8004c74:	f3af 8000 	nop.w
 8004c78:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004c7c:	4681      	mov	r9, r0
 8004c7e:	d1d5      	bne.n	8004c2c <_vfiprintf_r+0x198>
 8004c80:	89a3      	ldrh	r3, [r4, #12]
 8004c82:	065b      	lsls	r3, r3, #25
 8004c84:	f53f af7e 	bmi.w	8004b84 <_vfiprintf_r+0xf0>
 8004c88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004c8a:	e77d      	b.n	8004b88 <_vfiprintf_r+0xf4>
 8004c8c:	ab03      	add	r3, sp, #12
 8004c8e:	9300      	str	r3, [sp, #0]
 8004c90:	4622      	mov	r2, r4
 8004c92:	4b0a      	ldr	r3, [pc, #40]	; (8004cbc <_vfiprintf_r+0x228>)
 8004c94:	a904      	add	r1, sp, #16
 8004c96:	4630      	mov	r0, r6
 8004c98:	f000 f888 	bl	8004dac <_printf_i>
 8004c9c:	e7ec      	b.n	8004c78 <_vfiprintf_r+0x1e4>
 8004c9e:	bf00      	nop
 8004ca0:	080052b8 	.word	0x080052b8
 8004ca4:	080052f8 	.word	0x080052f8
 8004ca8:	080052d8 	.word	0x080052d8
 8004cac:	08005298 	.word	0x08005298
 8004cb0:	080052fe 	.word	0x080052fe
 8004cb4:	08005302 	.word	0x08005302
 8004cb8:	00000000 	.word	0x00000000
 8004cbc:	08004a6f 	.word	0x08004a6f

08004cc0 <_printf_common>:
 8004cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cc4:	4691      	mov	r9, r2
 8004cc6:	461f      	mov	r7, r3
 8004cc8:	688a      	ldr	r2, [r1, #8]
 8004cca:	690b      	ldr	r3, [r1, #16]
 8004ccc:	4606      	mov	r6, r0
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	bfb8      	it	lt
 8004cd2:	4613      	movlt	r3, r2
 8004cd4:	f8c9 3000 	str.w	r3, [r9]
 8004cd8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004cdc:	460c      	mov	r4, r1
 8004cde:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ce2:	b112      	cbz	r2, 8004cea <_printf_common+0x2a>
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	f8c9 3000 	str.w	r3, [r9]
 8004cea:	6823      	ldr	r3, [r4, #0]
 8004cec:	0699      	lsls	r1, r3, #26
 8004cee:	bf42      	ittt	mi
 8004cf0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004cf4:	3302      	addmi	r3, #2
 8004cf6:	f8c9 3000 	strmi.w	r3, [r9]
 8004cfa:	6825      	ldr	r5, [r4, #0]
 8004cfc:	f015 0506 	ands.w	r5, r5, #6
 8004d00:	d107      	bne.n	8004d12 <_printf_common+0x52>
 8004d02:	f104 0a19 	add.w	sl, r4, #25
 8004d06:	68e3      	ldr	r3, [r4, #12]
 8004d08:	f8d9 2000 	ldr.w	r2, [r9]
 8004d0c:	1a9b      	subs	r3, r3, r2
 8004d0e:	42ab      	cmp	r3, r5
 8004d10:	dc29      	bgt.n	8004d66 <_printf_common+0xa6>
 8004d12:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004d16:	6822      	ldr	r2, [r4, #0]
 8004d18:	3300      	adds	r3, #0
 8004d1a:	bf18      	it	ne
 8004d1c:	2301      	movne	r3, #1
 8004d1e:	0692      	lsls	r2, r2, #26
 8004d20:	d42e      	bmi.n	8004d80 <_printf_common+0xc0>
 8004d22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d26:	4639      	mov	r1, r7
 8004d28:	4630      	mov	r0, r6
 8004d2a:	47c0      	blx	r8
 8004d2c:	3001      	adds	r0, #1
 8004d2e:	d021      	beq.n	8004d74 <_printf_common+0xb4>
 8004d30:	6823      	ldr	r3, [r4, #0]
 8004d32:	68e5      	ldr	r5, [r4, #12]
 8004d34:	f003 0306 	and.w	r3, r3, #6
 8004d38:	2b04      	cmp	r3, #4
 8004d3a:	bf18      	it	ne
 8004d3c:	2500      	movne	r5, #0
 8004d3e:	f8d9 2000 	ldr.w	r2, [r9]
 8004d42:	f04f 0900 	mov.w	r9, #0
 8004d46:	bf08      	it	eq
 8004d48:	1aad      	subeq	r5, r5, r2
 8004d4a:	68a3      	ldr	r3, [r4, #8]
 8004d4c:	6922      	ldr	r2, [r4, #16]
 8004d4e:	bf08      	it	eq
 8004d50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d54:	4293      	cmp	r3, r2
 8004d56:	bfc4      	itt	gt
 8004d58:	1a9b      	subgt	r3, r3, r2
 8004d5a:	18ed      	addgt	r5, r5, r3
 8004d5c:	341a      	adds	r4, #26
 8004d5e:	454d      	cmp	r5, r9
 8004d60:	d11a      	bne.n	8004d98 <_printf_common+0xd8>
 8004d62:	2000      	movs	r0, #0
 8004d64:	e008      	b.n	8004d78 <_printf_common+0xb8>
 8004d66:	2301      	movs	r3, #1
 8004d68:	4652      	mov	r2, sl
 8004d6a:	4639      	mov	r1, r7
 8004d6c:	4630      	mov	r0, r6
 8004d6e:	47c0      	blx	r8
 8004d70:	3001      	adds	r0, #1
 8004d72:	d103      	bne.n	8004d7c <_printf_common+0xbc>
 8004d74:	f04f 30ff 	mov.w	r0, #4294967295
 8004d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d7c:	3501      	adds	r5, #1
 8004d7e:	e7c2      	b.n	8004d06 <_printf_common+0x46>
 8004d80:	2030      	movs	r0, #48	; 0x30
 8004d82:	18e1      	adds	r1, r4, r3
 8004d84:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d8e:	4422      	add	r2, r4
 8004d90:	3302      	adds	r3, #2
 8004d92:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d96:	e7c4      	b.n	8004d22 <_printf_common+0x62>
 8004d98:	2301      	movs	r3, #1
 8004d9a:	4622      	mov	r2, r4
 8004d9c:	4639      	mov	r1, r7
 8004d9e:	4630      	mov	r0, r6
 8004da0:	47c0      	blx	r8
 8004da2:	3001      	adds	r0, #1
 8004da4:	d0e6      	beq.n	8004d74 <_printf_common+0xb4>
 8004da6:	f109 0901 	add.w	r9, r9, #1
 8004daa:	e7d8      	b.n	8004d5e <_printf_common+0x9e>

08004dac <_printf_i>:
 8004dac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004db0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004db4:	460c      	mov	r4, r1
 8004db6:	7e09      	ldrb	r1, [r1, #24]
 8004db8:	b085      	sub	sp, #20
 8004dba:	296e      	cmp	r1, #110	; 0x6e
 8004dbc:	4617      	mov	r7, r2
 8004dbe:	4606      	mov	r6, r0
 8004dc0:	4698      	mov	r8, r3
 8004dc2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004dc4:	f000 80b3 	beq.w	8004f2e <_printf_i+0x182>
 8004dc8:	d822      	bhi.n	8004e10 <_printf_i+0x64>
 8004dca:	2963      	cmp	r1, #99	; 0x63
 8004dcc:	d036      	beq.n	8004e3c <_printf_i+0x90>
 8004dce:	d80a      	bhi.n	8004de6 <_printf_i+0x3a>
 8004dd0:	2900      	cmp	r1, #0
 8004dd2:	f000 80b9 	beq.w	8004f48 <_printf_i+0x19c>
 8004dd6:	2958      	cmp	r1, #88	; 0x58
 8004dd8:	f000 8083 	beq.w	8004ee2 <_printf_i+0x136>
 8004ddc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004de0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004de4:	e032      	b.n	8004e4c <_printf_i+0xa0>
 8004de6:	2964      	cmp	r1, #100	; 0x64
 8004de8:	d001      	beq.n	8004dee <_printf_i+0x42>
 8004dea:	2969      	cmp	r1, #105	; 0x69
 8004dec:	d1f6      	bne.n	8004ddc <_printf_i+0x30>
 8004dee:	6820      	ldr	r0, [r4, #0]
 8004df0:	6813      	ldr	r3, [r2, #0]
 8004df2:	0605      	lsls	r5, r0, #24
 8004df4:	f103 0104 	add.w	r1, r3, #4
 8004df8:	d52a      	bpl.n	8004e50 <_printf_i+0xa4>
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6011      	str	r1, [r2, #0]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	da03      	bge.n	8004e0a <_printf_i+0x5e>
 8004e02:	222d      	movs	r2, #45	; 0x2d
 8004e04:	425b      	negs	r3, r3
 8004e06:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004e0a:	486f      	ldr	r0, [pc, #444]	; (8004fc8 <_printf_i+0x21c>)
 8004e0c:	220a      	movs	r2, #10
 8004e0e:	e039      	b.n	8004e84 <_printf_i+0xd8>
 8004e10:	2973      	cmp	r1, #115	; 0x73
 8004e12:	f000 809d 	beq.w	8004f50 <_printf_i+0x1a4>
 8004e16:	d808      	bhi.n	8004e2a <_printf_i+0x7e>
 8004e18:	296f      	cmp	r1, #111	; 0x6f
 8004e1a:	d020      	beq.n	8004e5e <_printf_i+0xb2>
 8004e1c:	2970      	cmp	r1, #112	; 0x70
 8004e1e:	d1dd      	bne.n	8004ddc <_printf_i+0x30>
 8004e20:	6823      	ldr	r3, [r4, #0]
 8004e22:	f043 0320 	orr.w	r3, r3, #32
 8004e26:	6023      	str	r3, [r4, #0]
 8004e28:	e003      	b.n	8004e32 <_printf_i+0x86>
 8004e2a:	2975      	cmp	r1, #117	; 0x75
 8004e2c:	d017      	beq.n	8004e5e <_printf_i+0xb2>
 8004e2e:	2978      	cmp	r1, #120	; 0x78
 8004e30:	d1d4      	bne.n	8004ddc <_printf_i+0x30>
 8004e32:	2378      	movs	r3, #120	; 0x78
 8004e34:	4865      	ldr	r0, [pc, #404]	; (8004fcc <_printf_i+0x220>)
 8004e36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e3a:	e055      	b.n	8004ee8 <_printf_i+0x13c>
 8004e3c:	6813      	ldr	r3, [r2, #0]
 8004e3e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e42:	1d19      	adds	r1, r3, #4
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	6011      	str	r1, [r2, #0]
 8004e48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e08c      	b.n	8004f6a <_printf_i+0x1be>
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e56:	6011      	str	r1, [r2, #0]
 8004e58:	bf18      	it	ne
 8004e5a:	b21b      	sxthne	r3, r3
 8004e5c:	e7cf      	b.n	8004dfe <_printf_i+0x52>
 8004e5e:	6813      	ldr	r3, [r2, #0]
 8004e60:	6825      	ldr	r5, [r4, #0]
 8004e62:	1d18      	adds	r0, r3, #4
 8004e64:	6010      	str	r0, [r2, #0]
 8004e66:	0628      	lsls	r0, r5, #24
 8004e68:	d501      	bpl.n	8004e6e <_printf_i+0xc2>
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	e002      	b.n	8004e74 <_printf_i+0xc8>
 8004e6e:	0668      	lsls	r0, r5, #25
 8004e70:	d5fb      	bpl.n	8004e6a <_printf_i+0xbe>
 8004e72:	881b      	ldrh	r3, [r3, #0]
 8004e74:	296f      	cmp	r1, #111	; 0x6f
 8004e76:	bf14      	ite	ne
 8004e78:	220a      	movne	r2, #10
 8004e7a:	2208      	moveq	r2, #8
 8004e7c:	4852      	ldr	r0, [pc, #328]	; (8004fc8 <_printf_i+0x21c>)
 8004e7e:	2100      	movs	r1, #0
 8004e80:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e84:	6865      	ldr	r5, [r4, #4]
 8004e86:	2d00      	cmp	r5, #0
 8004e88:	60a5      	str	r5, [r4, #8]
 8004e8a:	f2c0 8095 	blt.w	8004fb8 <_printf_i+0x20c>
 8004e8e:	6821      	ldr	r1, [r4, #0]
 8004e90:	f021 0104 	bic.w	r1, r1, #4
 8004e94:	6021      	str	r1, [r4, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d13d      	bne.n	8004f16 <_printf_i+0x16a>
 8004e9a:	2d00      	cmp	r5, #0
 8004e9c:	f040 808e 	bne.w	8004fbc <_printf_i+0x210>
 8004ea0:	4665      	mov	r5, ip
 8004ea2:	2a08      	cmp	r2, #8
 8004ea4:	d10b      	bne.n	8004ebe <_printf_i+0x112>
 8004ea6:	6823      	ldr	r3, [r4, #0]
 8004ea8:	07db      	lsls	r3, r3, #31
 8004eaa:	d508      	bpl.n	8004ebe <_printf_i+0x112>
 8004eac:	6923      	ldr	r3, [r4, #16]
 8004eae:	6862      	ldr	r2, [r4, #4]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	bfde      	ittt	le
 8004eb4:	2330      	movle	r3, #48	; 0x30
 8004eb6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004eba:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ebe:	ebac 0305 	sub.w	r3, ip, r5
 8004ec2:	6123      	str	r3, [r4, #16]
 8004ec4:	f8cd 8000 	str.w	r8, [sp]
 8004ec8:	463b      	mov	r3, r7
 8004eca:	aa03      	add	r2, sp, #12
 8004ecc:	4621      	mov	r1, r4
 8004ece:	4630      	mov	r0, r6
 8004ed0:	f7ff fef6 	bl	8004cc0 <_printf_common>
 8004ed4:	3001      	adds	r0, #1
 8004ed6:	d14d      	bne.n	8004f74 <_printf_i+0x1c8>
 8004ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8004edc:	b005      	add	sp, #20
 8004ede:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004ee2:	4839      	ldr	r0, [pc, #228]	; (8004fc8 <_printf_i+0x21c>)
 8004ee4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004ee8:	6813      	ldr	r3, [r2, #0]
 8004eea:	6821      	ldr	r1, [r4, #0]
 8004eec:	1d1d      	adds	r5, r3, #4
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	6015      	str	r5, [r2, #0]
 8004ef2:	060a      	lsls	r2, r1, #24
 8004ef4:	d50b      	bpl.n	8004f0e <_printf_i+0x162>
 8004ef6:	07ca      	lsls	r2, r1, #31
 8004ef8:	bf44      	itt	mi
 8004efa:	f041 0120 	orrmi.w	r1, r1, #32
 8004efe:	6021      	strmi	r1, [r4, #0]
 8004f00:	b91b      	cbnz	r3, 8004f0a <_printf_i+0x15e>
 8004f02:	6822      	ldr	r2, [r4, #0]
 8004f04:	f022 0220 	bic.w	r2, r2, #32
 8004f08:	6022      	str	r2, [r4, #0]
 8004f0a:	2210      	movs	r2, #16
 8004f0c:	e7b7      	b.n	8004e7e <_printf_i+0xd2>
 8004f0e:	064d      	lsls	r5, r1, #25
 8004f10:	bf48      	it	mi
 8004f12:	b29b      	uxthmi	r3, r3
 8004f14:	e7ef      	b.n	8004ef6 <_printf_i+0x14a>
 8004f16:	4665      	mov	r5, ip
 8004f18:	fbb3 f1f2 	udiv	r1, r3, r2
 8004f1c:	fb02 3311 	mls	r3, r2, r1, r3
 8004f20:	5cc3      	ldrb	r3, [r0, r3]
 8004f22:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004f26:	460b      	mov	r3, r1
 8004f28:	2900      	cmp	r1, #0
 8004f2a:	d1f5      	bne.n	8004f18 <_printf_i+0x16c>
 8004f2c:	e7b9      	b.n	8004ea2 <_printf_i+0xf6>
 8004f2e:	6813      	ldr	r3, [r2, #0]
 8004f30:	6825      	ldr	r5, [r4, #0]
 8004f32:	1d18      	adds	r0, r3, #4
 8004f34:	6961      	ldr	r1, [r4, #20]
 8004f36:	6010      	str	r0, [r2, #0]
 8004f38:	0628      	lsls	r0, r5, #24
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	d501      	bpl.n	8004f42 <_printf_i+0x196>
 8004f3e:	6019      	str	r1, [r3, #0]
 8004f40:	e002      	b.n	8004f48 <_printf_i+0x19c>
 8004f42:	066a      	lsls	r2, r5, #25
 8004f44:	d5fb      	bpl.n	8004f3e <_printf_i+0x192>
 8004f46:	8019      	strh	r1, [r3, #0]
 8004f48:	2300      	movs	r3, #0
 8004f4a:	4665      	mov	r5, ip
 8004f4c:	6123      	str	r3, [r4, #16]
 8004f4e:	e7b9      	b.n	8004ec4 <_printf_i+0x118>
 8004f50:	6813      	ldr	r3, [r2, #0]
 8004f52:	1d19      	adds	r1, r3, #4
 8004f54:	6011      	str	r1, [r2, #0]
 8004f56:	681d      	ldr	r5, [r3, #0]
 8004f58:	6862      	ldr	r2, [r4, #4]
 8004f5a:	2100      	movs	r1, #0
 8004f5c:	4628      	mov	r0, r5
 8004f5e:	f000 f8e1 	bl	8005124 <memchr>
 8004f62:	b108      	cbz	r0, 8004f68 <_printf_i+0x1bc>
 8004f64:	1b40      	subs	r0, r0, r5
 8004f66:	6060      	str	r0, [r4, #4]
 8004f68:	6863      	ldr	r3, [r4, #4]
 8004f6a:	6123      	str	r3, [r4, #16]
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f72:	e7a7      	b.n	8004ec4 <_printf_i+0x118>
 8004f74:	6923      	ldr	r3, [r4, #16]
 8004f76:	462a      	mov	r2, r5
 8004f78:	4639      	mov	r1, r7
 8004f7a:	4630      	mov	r0, r6
 8004f7c:	47c0      	blx	r8
 8004f7e:	3001      	adds	r0, #1
 8004f80:	d0aa      	beq.n	8004ed8 <_printf_i+0x12c>
 8004f82:	6823      	ldr	r3, [r4, #0]
 8004f84:	079b      	lsls	r3, r3, #30
 8004f86:	d413      	bmi.n	8004fb0 <_printf_i+0x204>
 8004f88:	68e0      	ldr	r0, [r4, #12]
 8004f8a:	9b03      	ldr	r3, [sp, #12]
 8004f8c:	4298      	cmp	r0, r3
 8004f8e:	bfb8      	it	lt
 8004f90:	4618      	movlt	r0, r3
 8004f92:	e7a3      	b.n	8004edc <_printf_i+0x130>
 8004f94:	2301      	movs	r3, #1
 8004f96:	464a      	mov	r2, r9
 8004f98:	4639      	mov	r1, r7
 8004f9a:	4630      	mov	r0, r6
 8004f9c:	47c0      	blx	r8
 8004f9e:	3001      	adds	r0, #1
 8004fa0:	d09a      	beq.n	8004ed8 <_printf_i+0x12c>
 8004fa2:	3501      	adds	r5, #1
 8004fa4:	68e3      	ldr	r3, [r4, #12]
 8004fa6:	9a03      	ldr	r2, [sp, #12]
 8004fa8:	1a9b      	subs	r3, r3, r2
 8004faa:	42ab      	cmp	r3, r5
 8004fac:	dcf2      	bgt.n	8004f94 <_printf_i+0x1e8>
 8004fae:	e7eb      	b.n	8004f88 <_printf_i+0x1dc>
 8004fb0:	2500      	movs	r5, #0
 8004fb2:	f104 0919 	add.w	r9, r4, #25
 8004fb6:	e7f5      	b.n	8004fa4 <_printf_i+0x1f8>
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1ac      	bne.n	8004f16 <_printf_i+0x16a>
 8004fbc:	7803      	ldrb	r3, [r0, #0]
 8004fbe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fc2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004fc6:	e76c      	b.n	8004ea2 <_printf_i+0xf6>
 8004fc8:	08005309 	.word	0x08005309
 8004fcc:	0800531a 	.word	0x0800531a

08004fd0 <_sbrk_r>:
 8004fd0:	b538      	push	{r3, r4, r5, lr}
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	4c05      	ldr	r4, [pc, #20]	; (8004fec <_sbrk_r+0x1c>)
 8004fd6:	4605      	mov	r5, r0
 8004fd8:	4608      	mov	r0, r1
 8004fda:	6023      	str	r3, [r4, #0]
 8004fdc:	f7fb ffc2 	bl	8000f64 <_sbrk>
 8004fe0:	1c43      	adds	r3, r0, #1
 8004fe2:	d102      	bne.n	8004fea <_sbrk_r+0x1a>
 8004fe4:	6823      	ldr	r3, [r4, #0]
 8004fe6:	b103      	cbz	r3, 8004fea <_sbrk_r+0x1a>
 8004fe8:	602b      	str	r3, [r5, #0]
 8004fea:	bd38      	pop	{r3, r4, r5, pc}
 8004fec:	20000790 	.word	0x20000790

08004ff0 <__sread>:
 8004ff0:	b510      	push	{r4, lr}
 8004ff2:	460c      	mov	r4, r1
 8004ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ff8:	f000 f8a4 	bl	8005144 <_read_r>
 8004ffc:	2800      	cmp	r0, #0
 8004ffe:	bfab      	itete	ge
 8005000:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005002:	89a3      	ldrhlt	r3, [r4, #12]
 8005004:	181b      	addge	r3, r3, r0
 8005006:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800500a:	bfac      	ite	ge
 800500c:	6563      	strge	r3, [r4, #84]	; 0x54
 800500e:	81a3      	strhlt	r3, [r4, #12]
 8005010:	bd10      	pop	{r4, pc}

08005012 <__swrite>:
 8005012:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005016:	461f      	mov	r7, r3
 8005018:	898b      	ldrh	r3, [r1, #12]
 800501a:	4605      	mov	r5, r0
 800501c:	05db      	lsls	r3, r3, #23
 800501e:	460c      	mov	r4, r1
 8005020:	4616      	mov	r6, r2
 8005022:	d505      	bpl.n	8005030 <__swrite+0x1e>
 8005024:	2302      	movs	r3, #2
 8005026:	2200      	movs	r2, #0
 8005028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800502c:	f000 f868 	bl	8005100 <_lseek_r>
 8005030:	89a3      	ldrh	r3, [r4, #12]
 8005032:	4632      	mov	r2, r6
 8005034:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005038:	81a3      	strh	r3, [r4, #12]
 800503a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800503e:	463b      	mov	r3, r7
 8005040:	4628      	mov	r0, r5
 8005042:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005046:	f000 b817 	b.w	8005078 <_write_r>

0800504a <__sseek>:
 800504a:	b510      	push	{r4, lr}
 800504c:	460c      	mov	r4, r1
 800504e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005052:	f000 f855 	bl	8005100 <_lseek_r>
 8005056:	1c43      	adds	r3, r0, #1
 8005058:	89a3      	ldrh	r3, [r4, #12]
 800505a:	bf15      	itete	ne
 800505c:	6560      	strne	r0, [r4, #84]	; 0x54
 800505e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005062:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005066:	81a3      	strheq	r3, [r4, #12]
 8005068:	bf18      	it	ne
 800506a:	81a3      	strhne	r3, [r4, #12]
 800506c:	bd10      	pop	{r4, pc}

0800506e <__sclose>:
 800506e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005072:	f000 b813 	b.w	800509c <_close_r>
	...

08005078 <_write_r>:
 8005078:	b538      	push	{r3, r4, r5, lr}
 800507a:	4605      	mov	r5, r0
 800507c:	4608      	mov	r0, r1
 800507e:	4611      	mov	r1, r2
 8005080:	2200      	movs	r2, #0
 8005082:	4c05      	ldr	r4, [pc, #20]	; (8005098 <_write_r+0x20>)
 8005084:	6022      	str	r2, [r4, #0]
 8005086:	461a      	mov	r2, r3
 8005088:	f7fb ff26 	bl	8000ed8 <_write>
 800508c:	1c43      	adds	r3, r0, #1
 800508e:	d102      	bne.n	8005096 <_write_r+0x1e>
 8005090:	6823      	ldr	r3, [r4, #0]
 8005092:	b103      	cbz	r3, 8005096 <_write_r+0x1e>
 8005094:	602b      	str	r3, [r5, #0]
 8005096:	bd38      	pop	{r3, r4, r5, pc}
 8005098:	20000790 	.word	0x20000790

0800509c <_close_r>:
 800509c:	b538      	push	{r3, r4, r5, lr}
 800509e:	2300      	movs	r3, #0
 80050a0:	4c05      	ldr	r4, [pc, #20]	; (80050b8 <_close_r+0x1c>)
 80050a2:	4605      	mov	r5, r0
 80050a4:	4608      	mov	r0, r1
 80050a6:	6023      	str	r3, [r4, #0]
 80050a8:	f7fb ff2c 	bl	8000f04 <_close>
 80050ac:	1c43      	adds	r3, r0, #1
 80050ae:	d102      	bne.n	80050b6 <_close_r+0x1a>
 80050b0:	6823      	ldr	r3, [r4, #0]
 80050b2:	b103      	cbz	r3, 80050b6 <_close_r+0x1a>
 80050b4:	602b      	str	r3, [r5, #0]
 80050b6:	bd38      	pop	{r3, r4, r5, pc}
 80050b8:	20000790 	.word	0x20000790

080050bc <_fstat_r>:
 80050bc:	b538      	push	{r3, r4, r5, lr}
 80050be:	2300      	movs	r3, #0
 80050c0:	4c06      	ldr	r4, [pc, #24]	; (80050dc <_fstat_r+0x20>)
 80050c2:	4605      	mov	r5, r0
 80050c4:	4608      	mov	r0, r1
 80050c6:	4611      	mov	r1, r2
 80050c8:	6023      	str	r3, [r4, #0]
 80050ca:	f7fb ff26 	bl	8000f1a <_fstat>
 80050ce:	1c43      	adds	r3, r0, #1
 80050d0:	d102      	bne.n	80050d8 <_fstat_r+0x1c>
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	b103      	cbz	r3, 80050d8 <_fstat_r+0x1c>
 80050d6:	602b      	str	r3, [r5, #0]
 80050d8:	bd38      	pop	{r3, r4, r5, pc}
 80050da:	bf00      	nop
 80050dc:	20000790 	.word	0x20000790

080050e0 <_isatty_r>:
 80050e0:	b538      	push	{r3, r4, r5, lr}
 80050e2:	2300      	movs	r3, #0
 80050e4:	4c05      	ldr	r4, [pc, #20]	; (80050fc <_isatty_r+0x1c>)
 80050e6:	4605      	mov	r5, r0
 80050e8:	4608      	mov	r0, r1
 80050ea:	6023      	str	r3, [r4, #0]
 80050ec:	f7fb ff24 	bl	8000f38 <_isatty>
 80050f0:	1c43      	adds	r3, r0, #1
 80050f2:	d102      	bne.n	80050fa <_isatty_r+0x1a>
 80050f4:	6823      	ldr	r3, [r4, #0]
 80050f6:	b103      	cbz	r3, 80050fa <_isatty_r+0x1a>
 80050f8:	602b      	str	r3, [r5, #0]
 80050fa:	bd38      	pop	{r3, r4, r5, pc}
 80050fc:	20000790 	.word	0x20000790

08005100 <_lseek_r>:
 8005100:	b538      	push	{r3, r4, r5, lr}
 8005102:	4605      	mov	r5, r0
 8005104:	4608      	mov	r0, r1
 8005106:	4611      	mov	r1, r2
 8005108:	2200      	movs	r2, #0
 800510a:	4c05      	ldr	r4, [pc, #20]	; (8005120 <_lseek_r+0x20>)
 800510c:	6022      	str	r2, [r4, #0]
 800510e:	461a      	mov	r2, r3
 8005110:	f7fb ff1c 	bl	8000f4c <_lseek>
 8005114:	1c43      	adds	r3, r0, #1
 8005116:	d102      	bne.n	800511e <_lseek_r+0x1e>
 8005118:	6823      	ldr	r3, [r4, #0]
 800511a:	b103      	cbz	r3, 800511e <_lseek_r+0x1e>
 800511c:	602b      	str	r3, [r5, #0]
 800511e:	bd38      	pop	{r3, r4, r5, pc}
 8005120:	20000790 	.word	0x20000790

08005124 <memchr>:
 8005124:	b510      	push	{r4, lr}
 8005126:	b2c9      	uxtb	r1, r1
 8005128:	4402      	add	r2, r0
 800512a:	4290      	cmp	r0, r2
 800512c:	4603      	mov	r3, r0
 800512e:	d101      	bne.n	8005134 <memchr+0x10>
 8005130:	2300      	movs	r3, #0
 8005132:	e003      	b.n	800513c <memchr+0x18>
 8005134:	781c      	ldrb	r4, [r3, #0]
 8005136:	3001      	adds	r0, #1
 8005138:	428c      	cmp	r4, r1
 800513a:	d1f6      	bne.n	800512a <memchr+0x6>
 800513c:	4618      	mov	r0, r3
 800513e:	bd10      	pop	{r4, pc}

08005140 <__malloc_lock>:
 8005140:	4770      	bx	lr

08005142 <__malloc_unlock>:
 8005142:	4770      	bx	lr

08005144 <_read_r>:
 8005144:	b538      	push	{r3, r4, r5, lr}
 8005146:	4605      	mov	r5, r0
 8005148:	4608      	mov	r0, r1
 800514a:	4611      	mov	r1, r2
 800514c:	2200      	movs	r2, #0
 800514e:	4c05      	ldr	r4, [pc, #20]	; (8005164 <_read_r+0x20>)
 8005150:	6022      	str	r2, [r4, #0]
 8005152:	461a      	mov	r2, r3
 8005154:	f7fb fea2 	bl	8000e9c <_read>
 8005158:	1c43      	adds	r3, r0, #1
 800515a:	d102      	bne.n	8005162 <_read_r+0x1e>
 800515c:	6823      	ldr	r3, [r4, #0]
 800515e:	b103      	cbz	r3, 8005162 <_read_r+0x1e>
 8005160:	602b      	str	r3, [r5, #0]
 8005162:	bd38      	pop	{r3, r4, r5, pc}
 8005164:	20000790 	.word	0x20000790

08005168 <_init>:
 8005168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800516a:	bf00      	nop
 800516c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800516e:	bc08      	pop	{r3}
 8005170:	469e      	mov	lr, r3
 8005172:	4770      	bx	lr

08005174 <_fini>:
 8005174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005176:	bf00      	nop
 8005178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800517a:	bc08      	pop	{r3}
 800517c:	469e      	mov	lr, r3
 800517e:	4770      	bx	lr
