Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 16:14:02 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                        Path #1                                                                                                                       | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                6.250 |              6.250 |
| Path Delay                |                   1.435 |                                                                                                                                                                                                                                               19.215 |              0.482 |
| Logic Delay               | 0.094(7%)               | 5.319(28%)                                                                                                                                                                                                                                           | 0.096(20%)         |
| Net Delay                 | 1.341(93%)              | 13.896(72%)                                                                                                                                                                                                                                          | 0.386(80%)         |
| Clock Skew                |                  -0.160 |                                                                                                                                                                                                                                                0.089 |             -0.348 |
| Slack                     |                   4.646 |                                                                                                                                                                                                                                              -12.884 |              5.411 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 5% x 3%                 | 10% x 3%                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                  416 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                             | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                             | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                   42 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C        | muon_cand_4.pt_0_rep2/C                                                                                                                                                                                                                              | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_4.pt_0_rep2/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                     | sr_p.sr_2[241]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                        Path #2                                                                                                                       | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                6.250 |              6.250 |
| Path Delay                |                   1.435 |                                                                                                                                                                                                                                               19.133 |              0.685 |
| Logic Delay               | 0.094(7%)               | 5.250(28%)                                                                                                                                                                                                                                           | 0.093(14%)         |
| Net Delay                 | 1.341(93%)              | 13.883(72%)                                                                                                                                                                                                                                          | 0.592(86%)         |
| Clock Skew                |                  -0.160 |                                                                                                                                                                                                                                                0.019 |             -0.289 |
| Slack                     |                   4.646 |                                                                                                                                                                                                                                              -12.872 |              5.267 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 5% x 3%                 | 10% x 2%                                                                                                                                                                                                                                             | 3% x 1%            |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                                                                                                                                               | (1, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                  409 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                             | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                             | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                   42 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C        | muon_cand_4.pt_0_rep2/C                                                                                                                                                                                                                              | sr_p.sr_1[244]/C   |
| End Point Pin             | muon_cand_4.pt_0_rep2/D | sr_p.sr_1[244]/D                                                                                                                                                                                                                                     | sr_p.sr_2[244]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                          Path #3                                                                                                                          | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |                   1.435 |                                                                                                                                                                                                                                                    19.093 |              0.575 |
| Logic Delay               | 0.094(7%)               | 5.210(28%)                                                                                                                                                                                                                                                | 0.097(17%)         |
| Net Delay                 | 1.341(93%)              | 13.883(72%)                                                                                                                                                                                                                                               | 0.478(83%)         |
| Clock Skew                |                  -0.160 |                                                                                                                                                                                                                                                    -0.019 |             -0.212 |
| Slack                     |                   4.646 |                                                                                                                                                                                                                                                   -12.870 |              5.455 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 5% x 3%                 | 11% x 3%                                                                                                                                                                                                                                                  | 2% x 1%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                       457 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                        43 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C        | muon_cand_4.pt_0_rep2/C                                                                                                                                                                                                                                   | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_4.pt_0_rep2/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                          | sr_p.sr_2[251]/D   |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                          Path #4                                                                                                                          | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |                   1.435 |                                                                                                                                                                                                                                                    19.095 |              0.707 |
| Logic Delay               | 0.094(7%)               | 5.407(29%)                                                                                                                                                                                                                                                | 0.096(14%)         |
| Net Delay                 | 1.341(93%)              | 13.688(71%)                                                                                                                                                                                                                                               | 0.611(86%)         |
| Clock Skew                |                  -0.160 |                                                                                                                                                                                                                                                    -0.014 |             -0.222 |
| Slack                     |                   4.646 |                                                                                                                                                                                                                                                   -12.867 |              5.313 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 5% x 3%                 | 11% x 3%                                                                                                                                                                                                                                                  | 2% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                       461 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                        43 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C        | muon_cand_4.pt_0_rep2/C                                                                                                                                                                                                                                   | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_4.pt_0_rep2/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                          | sr_p.sr_2[243]/D   |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                        Path #5                                                                                                                       | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                6.250 |              6.250 |
| Path Delay                |                   1.435 |                                                                                                                                                                                                                                               19.105 |              0.622 |
| Logic Delay               | 0.094(7%)               | 5.191(28%)                                                                                                                                                                                                                                           | 0.095(16%)         |
| Net Delay                 | 1.341(93%)              | 13.914(72%)                                                                                                                                                                                                                                          | 0.527(84%)         |
| Clock Skew                |                  -0.160 |                                                                                                                                                                                                                                                0.003 |             -0.239 |
| Slack                     |                   4.646 |                                                                                                                                                                                                                                              -12.860 |              5.381 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 5% x 3%                 | 10% x 3%                                                                                                                                                                                                                                             | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                  407 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT3 LUT5 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                             | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                             | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                   42 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C        | muon_cand_4.pt_0_rep2/C                                                                                                                                                                                                                              | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_4.pt_0_rep2/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                     | sr_p.sr_2[254]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                        Path #6                                                                                                                       | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                6.250 |              6.250 |
| Path Delay                |                   1.435 |                                                                                                                                                                                                                                               19.118 |              0.684 |
| Logic Delay               | 0.094(7%)               | 5.239(28%)                                                                                                                                                                                                                                           | 0.096(15%)         |
| Net Delay                 | 1.341(93%)              | 13.879(72%)                                                                                                                                                                                                                                          | 0.588(85%)         |
| Clock Skew                |                  -0.160 |                                                                                                                                                                                                                                                0.016 |             -0.279 |
| Slack                     |                   4.646 |                                                                                                                                                                                                                                              -12.860 |              5.278 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 5% x 3%                 | 10% x 2%                                                                                                                                                                                                                                             | 3% x 0%            |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                                                                                                                                               | (1, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                  409 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                             | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                             | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                   42 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C        | muon_cand_4.pt_0_rep2/C                                                                                                                                                                                                                              | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_4.pt_0_rep2/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                     | sr_p.sr_2[246]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                     Path #7                                                                                                                     | WorstPath from Dst |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                           6.250 |              6.250 |
| Path Delay                |                   1.435 |                                                                                                                                                                                                                                          19.020 |              0.561 |
| Logic Delay               | 0.094(7%)               | 5.119(27%)                                                                                                                                                                                                                                      | 0.094(17%)         |
| Net Delay                 | 1.341(93%)              | 13.901(73%)                                                                                                                                                                                                                                     | 0.467(83%)         |
| Clock Skew                |                  -0.160 |                                                                                                                                                                                                                                          -0.077 |             -0.139 |
| Slack                     |                   4.646 |                                                                                                                                                                                                                                         -12.856 |              5.541 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 5% x 3%                 | 10% x 3%                                                                                                                                                                                                                                        | 0% x 1%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                             417 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                              46 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                              46 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                        | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                        | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                              42 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C        | muon_cand_4.pt_0_rep2/C                                                                                                                                                                                                                         | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_4.pt_0_rep2/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                | sr_p.sr_2[252]/D   |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                          Path #8                                                                                                                          | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |                   1.435 |                                                                                                                                                                                                                                                    19.072 |              0.585 |
| Logic Delay               | 0.094(7%)               | 5.428(29%)                                                                                                                                                                                                                                                | 0.096(17%)         |
| Net Delay                 | 1.341(93%)              | 13.644(71%)                                                                                                                                                                                                                                               | 0.489(83%)         |
| Clock Skew                |                  -0.160 |                                                                                                                                                                                                                                                    -0.020 |             -0.214 |
| Slack                     |                   4.646 |                                                                                                                                                                                                                                                   -12.850 |              5.443 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 5% x 3%                 | 11% x 3%                                                                                                                                                                                                                                                  | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                       461 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                                  | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                        43 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C        | muon_cand_4.pt_0_rep2/C                                                                                                                                                                                                                                   | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_4.pt_0_rep2/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                          | sr_p.sr_2[248]/D   |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                             Path #9                                                                                                                            | WorstPath from Dst |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                          6.250 |              6.250 |
| Path Delay                |                   1.435 |                                                                                                                                                                                                                                                         19.178 |              0.790 |
| Logic Delay               | 0.094(7%)               | 5.470(29%)                                                                                                                                                                                                                                                     | 0.096(13%)         |
| Net Delay                 | 1.341(93%)              | 13.708(71%)                                                                                                                                                                                                                                                    | 0.694(87%)         |
| Clock Skew                |                  -0.160 |                                                                                                                                                                                                                                                          0.087 |             -0.341 |
| Slack                     |                   4.646 |                                                                                                                                                                                                                                                        -12.849 |              5.110 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 5% x 3%                 | 11% x 2%                                                                                                                                                                                                                                                       | 2% x 1%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                            463 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                                       | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                                       | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                             43 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C        | muon_cand_4.pt_0_rep2/C                                                                                                                                                                                                                                        | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_4.pt_0_rep2/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                               | sr_p.sr_2[242]/D   |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                       Path #10                                                                                                                       | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                6.250 |              6.250 |
| Path Delay                |                   1.435 |                                                                                                                                                                                                                                               19.169 |              0.475 |
| Logic Delay               | 0.094(7%)               | 5.227(28%)                                                                                                                                                                                                                                           | 0.096(21%)         |
| Net Delay                 | 1.341(93%)              | 13.942(72%)                                                                                                                                                                                                                                          | 0.379(79%)         |
| Clock Skew                |                  -0.160 |                                                                                                                                                                                                                                                0.087 |             -0.347 |
| Slack                     |                   4.646 |                                                                                                                                                                                                                                              -12.840 |              5.419 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 5% x 3%                 | 10% x 3%                                                                                                                                                                                                                                             | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                  407 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                             | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                             | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                   36 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C        | muon_cand_4.pt_0_rep2/C                                                                                                                                                                                                                              | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_4.pt_0_rep2/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                     | sr_p.sr_2[255]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  7 | 8 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 18 | 19 | 20 | 21 | 23 | 24 | 26 | 28 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 39 | 40 | 41 | 43 | 44 | 45 | 46 | 47 | 48 | 49 |
+-----------------+-------------+-----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk_user        | 6.250ns     | 744 | 16 | 8 |  8 |  5 | 10 |  1 | 15 |  1 |  1 |  3 | 16 |  7 | 13 |  8 |  3 | 13 |  8 |  4 | 10 | 16 |  3 |  7 |  9 |  6 |  1 | 12 |  4 |  3 |  3 | 23 |  2 |  6 |  6 |  4 |  1 |
+-----------------+-------------+-----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.42 |           2.78 |           14808 | 0(0.0%) | 144(2.4%) | 251(4.1%) | 776(12.7%) | 1285(21.1%) | 3635(59.7%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D000-freq160retfan10000_rev_1 | 0.74 |           4.49 |            6005 | 0(0.0%) | 143(2.4%) | 251(4.2%) | 691(11.5%) | 1285(21.4%) | 3635(60.5%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_256_4 | 0.00 |           1.05 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                               shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       108% | (CLEM_X63Y323,CLEL_R_X66Y330) | wrapper(100%) |            0% |       5.35938 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                3 |       100% | (CLEM_X63Y302,CLEL_R_X66Y309) | wrapper(100%) |            0% |       5.42188 | 100%         | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                2 |       120% | (CLEL_R_X62Y322,CLEM_X64Y325) | wrapper(100%) |            0% |       5.20313 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       104% | (CLEM_X65Y326,CLEL_R_X66Y329) | wrapper(100%) |            0% |       5.48438 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.045% | (CLEL_R_X62Y322,CLEM_X63Y329)   | wrapper(100%) |            0% |       5.28125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                3 |           0.150% | (CLEM_X60Y304,NULL_X393Y339)    | wrapper(100%) |            0% |       5.20739 | 97%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.093% | (CLEM_X56Y302,NULL_X393Y325)    | wrapper(100%) |            0% |       5.23633 | 99%          | 0%         |   7% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.093% | (CLEM_X60Y318,NULL_X393Y344)    | wrapper(100%) |            0% |        5.1875 | 97%          | 0%         |   2% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.001% | (CLEM_X60Y341,CLEM_X60Y343)     | wrapper(100%) |            0% |       1.66667 | 29%          | 0%         |  62% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                3 |           0.086% | (CLEM_X60Y356,CLEM_X63Y363)     | wrapper(100%) |            0% |       1.05313 | 18%          | 0%         |  57% |   0% | NA   | 0%   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.139% | (CLEM_X56Y300,CLEM_X63Y315)     | wrapper(100%) |            0% |       4.68203 | 90%          | 0%         |  10% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.254% | (CLEL_R_X53Y300,CLEL_R_X68Y331) | wrapper(100%) |            0% |       3.96946 | 74%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.237% | (CLEM_X52Y298,NULL_X393Y341)    | wrapper(100%) |            0% |       3.31037 | 62%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.239% | (CLEM_X56Y308,CLEM_X71Y331)     | wrapper(100%) |            0% |       4.24384 | 80%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X62Y367 | 374             | 551          | 59%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y370 | 374             | 548          | 58%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y368 | 374             | 550          | 56%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y369 | 374             | 549          | 56%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y362 | 374             | 556          | 55%                  | wrapper(100%) | N                   |
| CLEM_X63Y371   | 377             | 547          | 55%                  | wrapper(100%) | N                   |
| CLEM_X63Y361   | 377             | 557          | 55%                  | wrapper(100%) | N                   |
| CLEM_X63Y359   | 377             | 560          | 54%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y374 | 374             | 544          | 54%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y371 | 374             | 547          | 54%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X60Y326   | 363             | 594          | 29%                  | wrapper(100%) | Y                   |
| CLEM_X59Y326   | 359             | 594          | 29%                  | wrapper(100%) | Y                   |
| CLEM_X60Y327   | 363             | 593          | 28%                  | wrapper(100%) | Y                   |
| CLEM_X59Y329   | 359             | 591          | 28%                  | wrapper(100%) | Y                   |
| CLEM_X65Y303   | 384             | 617          | 27%                  | wrapper(100%) | Y                   |
| CLEM_X66Y317   | 389             | 603          | 27%                  | wrapper(100%) | Y                   |
| CLEM_X60Y329   | 363             | 591          | 27%                  | wrapper(100%) | Y                   |
| CLEM_X60Y328   | 363             | 592          | 27%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y327 | 352             | 593          | 26%                  | wrapper(100%) | N                   |
| CLEM_X59Y327   | 359             | 593          | 26%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


