============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 17:07:59 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(83)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(84)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6488 instances
RUN-0007 : 2676 luts, 2235 seqs, 948 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7634 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 5153 nets have 2 pins
RUN-1001 : 1516 nets have [3 - 5] pins
RUN-1001 : 775 nets have [6 - 10] pins
RUN-1001 : 109 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1415     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6486 instances, 2676 luts, 2235 seqs, 1405 slices, 276 macros(1404 instances: 947 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1846 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30609, tnet num: 7632, tinst num: 6486, tnode num: 37955, tedge num: 50425.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.167536s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (100.4%)

RUN-1004 : used memory is 275 MB, reserved memory is 253 MB, peak memory is 275 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7632 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.332625s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.75331e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6486.
PHY-3001 : End clustering;  0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.19073e+06, overlap = 41.25
PHY-3002 : Step(2): len = 1.02306e+06, overlap = 55
PHY-3002 : Step(3): len = 617485, overlap = 74.9062
PHY-3002 : Step(4): len = 547672, overlap = 98.375
PHY-3002 : Step(5): len = 453987, overlap = 100.5
PHY-3002 : Step(6): len = 402904, overlap = 107.594
PHY-3002 : Step(7): len = 354524, overlap = 130.094
PHY-3002 : Step(8): len = 323162, overlap = 136.562
PHY-3002 : Step(9): len = 283082, overlap = 145.344
PHY-3002 : Step(10): len = 255984, overlap = 188.125
PHY-3002 : Step(11): len = 237481, overlap = 191.812
PHY-3002 : Step(12): len = 229375, overlap = 201.719
PHY-3002 : Step(13): len = 206985, overlap = 216.156
PHY-3002 : Step(14): len = 196186, overlap = 238.438
PHY-3002 : Step(15): len = 185092, overlap = 246.969
PHY-3002 : Step(16): len = 176458, overlap = 259.875
PHY-3002 : Step(17): len = 168736, overlap = 264.969
PHY-3002 : Step(18): len = 163788, overlap = 276.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09696e-05
PHY-3002 : Step(19): len = 173793, overlap = 223.625
PHY-3002 : Step(20): len = 181726, overlap = 211.812
PHY-3002 : Step(21): len = 195920, overlap = 117.688
PHY-3002 : Step(22): len = 204661, overlap = 114.156
PHY-3002 : Step(23): len = 207763, overlap = 101.281
PHY-3002 : Step(24): len = 203072, overlap = 101.25
PHY-3002 : Step(25): len = 204155, overlap = 107.531
PHY-3002 : Step(26): len = 193676, overlap = 92.4375
PHY-3002 : Step(27): len = 191840, overlap = 92.875
PHY-3002 : Step(28): len = 187182, overlap = 85.0625
PHY-3002 : Step(29): len = 183453, overlap = 74.875
PHY-3002 : Step(30): len = 178470, overlap = 66.9688
PHY-3002 : Step(31): len = 175334, overlap = 64.7812
PHY-3002 : Step(32): len = 174428, overlap = 68.9688
PHY-3002 : Step(33): len = 172485, overlap = 66.9062
PHY-3002 : Step(34): len = 172768, overlap = 69.4375
PHY-3002 : Step(35): len = 167746, overlap = 66.5312
PHY-3002 : Step(36): len = 166168, overlap = 77.1562
PHY-3002 : Step(37): len = 165765, overlap = 82.5625
PHY-3002 : Step(38): len = 164877, overlap = 82.2188
PHY-3002 : Step(39): len = 163735, overlap = 85.6875
PHY-3002 : Step(40): len = 162820, overlap = 79.7812
PHY-3002 : Step(41): len = 161351, overlap = 77.7188
PHY-3002 : Step(42): len = 161348, overlap = 68.5
PHY-3002 : Step(43): len = 158937, overlap = 68.3125
PHY-3002 : Step(44): len = 158180, overlap = 72.0625
PHY-3002 : Step(45): len = 157689, overlap = 75.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.19393e-05
PHY-3002 : Step(46): len = 158529, overlap = 67.6562
PHY-3002 : Step(47): len = 158714, overlap = 68.5625
PHY-3002 : Step(48): len = 159025, overlap = 68.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.38785e-05
PHY-3002 : Step(49): len = 162286, overlap = 56.3125
PHY-3002 : Step(50): len = 162858, overlap = 55.25
PHY-3002 : Step(51): len = 163160, overlap = 61.375
PHY-3002 : Step(52): len = 164424, overlap = 59.2812
PHY-3002 : Step(53): len = 169381, overlap = 55.0312
PHY-3002 : Step(54): len = 171781, overlap = 51.8125
PHY-3002 : Step(55): len = 173757, overlap = 49.125
PHY-3002 : Step(56): len = 174822, overlap = 47.7812
PHY-3002 : Step(57): len = 175751, overlap = 45.8438
PHY-3002 : Step(58): len = 178129, overlap = 47.8125
PHY-3002 : Step(59): len = 179858, overlap = 46.6562
PHY-3002 : Step(60): len = 179422, overlap = 39.2812
PHY-3002 : Step(61): len = 178450, overlap = 39.375
PHY-3002 : Step(62): len = 178484, overlap = 38.7188
PHY-3002 : Step(63): len = 178619, overlap = 36.75
PHY-3002 : Step(64): len = 178522, overlap = 31.9062
PHY-3002 : Step(65): len = 176818, overlap = 40.1875
PHY-3002 : Step(66): len = 175578, overlap = 38.2188
PHY-3002 : Step(67): len = 174798, overlap = 38.8438
PHY-3002 : Step(68): len = 174637, overlap = 39.6562
PHY-3002 : Step(69): len = 174346, overlap = 39.9062
PHY-3002 : Step(70): len = 173846, overlap = 37.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.7757e-05
PHY-3002 : Step(71): len = 174202, overlap = 39.9062
PHY-3002 : Step(72): len = 174359, overlap = 39.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000141991
PHY-3002 : Step(73): len = 175031, overlap = 39.7812
PHY-3002 : Step(74): len = 175103, overlap = 39.7812
PHY-3002 : Step(75): len = 175503, overlap = 39.2812
PHY-3002 : Step(76): len = 175579, overlap = 39.2812
PHY-3002 : Step(77): len = 176230, overlap = 39.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023660s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (264.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7634.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 220624, over cnt = 818(2%), over = 4044, worst = 46
PHY-1001 : End global iterations;  0.367466s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (153.1%)

PHY-1001 : Congestion index: top1 = 57.93, top5 = 39.40, top10 = 31.92, top15 = 27.54.
PHY-3001 : End congestion estimation;  0.484138s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (142.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7632 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.174535s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.50828e-06
PHY-3002 : Step(78): len = 187887, overlap = 51.7188
PHY-3002 : Step(79): len = 188064, overlap = 53.4688
PHY-3002 : Step(80): len = 175048, overlap = 43.125
PHY-3002 : Step(81): len = 174305, overlap = 41.375
PHY-3002 : Step(82): len = 169713, overlap = 45.8125
PHY-3002 : Step(83): len = 169557, overlap = 47.9375
PHY-3002 : Step(84): len = 166993, overlap = 51.9375
PHY-3002 : Step(85): len = 166774, overlap = 53.4688
PHY-3002 : Step(86): len = 165429, overlap = 59.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10166e-05
PHY-3002 : Step(87): len = 164690, overlap = 59.5
PHY-3002 : Step(88): len = 164710, overlap = 59.6875
PHY-3002 : Step(89): len = 164695, overlap = 59.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20331e-05
PHY-3002 : Step(90): len = 168416, overlap = 42.25
PHY-3002 : Step(91): len = 168736, overlap = 40.4688
PHY-3002 : Step(92): len = 172674, overlap = 34.9062
PHY-3002 : Step(93): len = 173590, overlap = 35.5938
PHY-3002 : Step(94): len = 175010, overlap = 35.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 756/7634.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 201048, over cnt = 827(2%), over = 4007, worst = 34
PHY-1001 : End global iterations;  0.294498s wall, 0.515625s user + 0.109375s system = 0.625000s CPU (212.2%)

PHY-1001 : Congestion index: top1 = 53.77, top5 = 38.66, top10 = 31.60, top15 = 27.15.
PHY-3001 : End congestion estimation;  0.413156s wall, 0.640625s user + 0.109375s system = 0.750000s CPU (181.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7632 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.174162s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.03431e-05
PHY-3002 : Step(95): len = 174675, overlap = 260.656
PHY-3002 : Step(96): len = 174871, overlap = 260.625
PHY-3002 : Step(97): len = 180474, overlap = 227.938
PHY-3002 : Step(98): len = 178698, overlap = 226.844
PHY-3002 : Step(99): len = 178627, overlap = 227.781
PHY-3002 : Step(100): len = 178161, overlap = 223.25
PHY-3002 : Step(101): len = 179569, overlap = 210.469
PHY-3002 : Step(102): len = 178646, overlap = 204.969
PHY-3002 : Step(103): len = 178689, overlap = 204.719
PHY-3002 : Step(104): len = 178772, overlap = 201.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.06863e-05
PHY-3002 : Step(105): len = 185199, overlap = 165.438
PHY-3002 : Step(106): len = 185626, overlap = 162.344
PHY-3002 : Step(107): len = 192002, overlap = 134.5
PHY-3002 : Step(108): len = 193177, overlap = 130.969
PHY-3002 : Step(109): len = 197749, overlap = 104.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.13726e-05
PHY-3002 : Step(110): len = 201881, overlap = 81.5
PHY-3002 : Step(111): len = 203080, overlap = 81.125
PHY-3002 : Step(112): len = 207717, overlap = 74.75
PHY-3002 : Step(113): len = 212854, overlap = 66.1562
PHY-3002 : Step(114): len = 208326, overlap = 68.75
PHY-3002 : Step(115): len = 207570, overlap = 69.125
PHY-3002 : Step(116): len = 205804, overlap = 62.6562
PHY-3002 : Step(117): len = 205837, overlap = 62.7812
PHY-3002 : Step(118): len = 207738, overlap = 57.7188
PHY-3002 : Step(119): len = 209892, overlap = 52.3125
PHY-3002 : Step(120): len = 209892, overlap = 52.3125
PHY-3002 : Step(121): len = 207887, overlap = 54.4375
PHY-3002 : Step(122): len = 207887, overlap = 54.4375
PHY-3002 : Step(123): len = 207780, overlap = 53.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000162745
PHY-3002 : Step(124): len = 214635, overlap = 49.125
PHY-3002 : Step(125): len = 215742, overlap = 49.125
PHY-3002 : Step(126): len = 219015, overlap = 48.0938
PHY-3002 : Step(127): len = 220438, overlap = 45.375
PHY-3002 : Step(128): len = 222977, overlap = 40.5
PHY-3002 : Step(129): len = 225246, overlap = 35
PHY-3002 : Step(130): len = 226779, overlap = 31.75
PHY-3002 : Step(131): len = 224679, overlap = 32.875
PHY-3002 : Step(132): len = 223266, overlap = 34.875
PHY-3002 : Step(133): len = 221348, overlap = 32.3438
PHY-3002 : Step(134): len = 219979, overlap = 38.4375
PHY-3002 : Step(135): len = 219497, overlap = 39.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00032549
PHY-3002 : Step(136): len = 222511, overlap = 36
PHY-3002 : Step(137): len = 225380, overlap = 36.3125
PHY-3002 : Step(138): len = 227793, overlap = 39.3125
PHY-3002 : Step(139): len = 229412, overlap = 41.7188
PHY-3002 : Step(140): len = 230776, overlap = 40
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000650981
PHY-3002 : Step(141): len = 232989, overlap = 40.5625
PHY-3002 : Step(142): len = 234255, overlap = 39.4375
PHY-3002 : Step(143): len = 238107, overlap = 37.9062
PHY-3002 : Step(144): len = 242311, overlap = 37.7188
PHY-3002 : Step(145): len = 244181, overlap = 36.6875
PHY-3002 : Step(146): len = 245167, overlap = 37
PHY-3002 : Step(147): len = 246269, overlap = 37.5625
PHY-3002 : Step(148): len = 247253, overlap = 35.5
PHY-3002 : Step(149): len = 248460, overlap = 32.0625
PHY-3002 : Step(150): len = 248675, overlap = 29.6562
PHY-3002 : Step(151): len = 247542, overlap = 30.9688
PHY-3002 : Step(152): len = 246434, overlap = 30.1562
PHY-3002 : Step(153): len = 246154, overlap = 31.0312
PHY-3002 : Step(154): len = 245934, overlap = 30.4062
PHY-3002 : Step(155): len = 245458, overlap = 30.5
PHY-3002 : Step(156): len = 244817, overlap = 29.125
PHY-3002 : Step(157): len = 244253, overlap = 29.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00130196
PHY-3002 : Step(158): len = 245278, overlap = 30.4375
PHY-3002 : Step(159): len = 246494, overlap = 30.3438
PHY-3002 : Step(160): len = 248052, overlap = 30.5938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30609, tnet num: 7632, tinst num: 6486, tnode num: 37955, tedge num: 50425.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.214193s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (100.4%)

RUN-1004 : used memory is 312 MB, reserved memory is 292 MB, peak memory is 325 MB
OPT-1001 : Total overflow 216.66 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 40/7634.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311160, over cnt = 1065(3%), over = 3283, worst = 13
PHY-1001 : End global iterations;  0.537392s wall, 0.875000s user + 0.031250s system = 0.906250s CPU (168.6%)

PHY-1001 : Congestion index: top1 = 41.42, top5 = 32.89, top10 = 28.77, top15 = 26.21.
PHY-1001 : End incremental global routing;  0.664486s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (157.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7632 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.201681s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (93.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.992213s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (138.6%)

OPT-1001 : Current memory(MB): used = 319, reserve = 299, peak = 325.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6286/7634.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 311160, over cnt = 1065(3%), over = 3283, worst = 13
PHY-1002 : len = 324208, over cnt = 564(1%), over = 1307, worst = 12
PHY-1002 : len = 331864, over cnt = 192(0%), over = 428, worst = 12
PHY-1002 : len = 333288, over cnt = 110(0%), over = 233, worst = 8
PHY-1002 : len = 334792, over cnt = 5(0%), over = 10, worst = 3
PHY-1001 : End global iterations;  0.460489s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (156.1%)

PHY-1001 : Congestion index: top1 = 35.39, top5 = 29.23, top10 = 26.31, top15 = 24.35.
OPT-1001 : End congestion update;  0.577666s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (146.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7632 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.139303s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (89.7%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.717106s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (135.1%)

OPT-1001 : Current memory(MB): used = 323, reserve = 304, peak = 325.
OPT-1001 : End physical optimization;  2.984929s wall, 3.546875s user + 0.078125s system = 3.625000s CPU (121.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2676 LUT to BLE ...
SYN-4008 : Packed 2676 LUT and 1139 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 663 SEQ with LUT/SLICE
SYN-4006 : 1032 single LUT's are left
SYN-4006 : 433 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3109/5746 primitive instances ...
PHY-3001 : End packing;  0.319134s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (97.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3357 instances
RUN-1001 : 1592 mslices, 1593 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6567 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4057 nets have 2 pins
RUN-1001 : 1526 nets have [3 - 5] pins
RUN-1001 : 801 nets have [6 - 10] pins
RUN-1001 : 104 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3355 instances, 3185 slices, 276 macros(1404 instances: 947 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1083 pins
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 250795, Over = 61.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3276/6567.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 324632, over cnt = 431(1%), over = 641, worst = 8
PHY-1002 : len = 326608, over cnt = 264(0%), over = 351, worst = 5
PHY-1002 : len = 329112, over cnt = 87(0%), over = 119, worst = 4
PHY-1002 : len = 330008, over cnt = 19(0%), over = 25, worst = 3
PHY-1002 : len = 330312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.644413s wall, 0.968750s user + 0.156250s system = 1.125000s CPU (174.6%)

PHY-1001 : Congestion index: top1 = 34.35, top5 = 28.75, top10 = 25.74, top15 = 23.77.
PHY-3001 : End congestion estimation;  0.791326s wall, 1.109375s user + 0.156250s system = 1.265625s CPU (159.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26822, tnet num: 6565, tinst num: 3355, tnode num: 32199, tedge num: 46002.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.314641s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.8%)

RUN-1004 : used memory is 330 MB, reserved memory is 311 MB, peak memory is 330 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.500448s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.06741e-05
PHY-3002 : Step(161): len = 240493, overlap = 57.75
PHY-3002 : Step(162): len = 235511, overlap = 63
PHY-3002 : Step(163): len = 226073, overlap = 75.75
PHY-3002 : Step(164): len = 221770, overlap = 75.25
PHY-3002 : Step(165): len = 218784, overlap = 81.25
PHY-3002 : Step(166): len = 216989, overlap = 78.75
PHY-3002 : Step(167): len = 215908, overlap = 74
PHY-3002 : Step(168): len = 215801, overlap = 72.25
PHY-3002 : Step(169): len = 215905, overlap = 71
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.13481e-05
PHY-3002 : Step(170): len = 220948, overlap = 63
PHY-3002 : Step(171): len = 223691, overlap = 63
PHY-3002 : Step(172): len = 229486, overlap = 58.5
PHY-3002 : Step(173): len = 229479, overlap = 54.5
PHY-3002 : Step(174): len = 229479, overlap = 54.5
PHY-3002 : Step(175): len = 228951, overlap = 56
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000162132
PHY-3002 : Step(176): len = 240806, overlap = 47
PHY-3002 : Step(177): len = 245861, overlap = 44.25
PHY-3002 : Step(178): len = 247458, overlap = 39.75
PHY-3002 : Step(179): len = 247868, overlap = 38.25
PHY-3002 : Step(180): len = 247198, overlap = 36
PHY-3002 : Step(181): len = 247526, overlap = 36.5
PHY-3002 : Step(182): len = 248215, overlap = 32.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000309116
PHY-3002 : Step(183): len = 253986, overlap = 33.5
PHY-3002 : Step(184): len = 258326, overlap = 31.25
PHY-3002 : Step(185): len = 261346, overlap = 27.75
PHY-3002 : Step(186): len = 262491, overlap = 25.5
PHY-3002 : Step(187): len = 261508, overlap = 24.5
PHY-3002 : Step(188): len = 260710, overlap = 22.75
PHY-3002 : Step(189): len = 260717, overlap = 22.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000548364
PHY-3002 : Step(190): len = 264998, overlap = 19.5
PHY-3002 : Step(191): len = 266459, overlap = 19.5
PHY-3002 : Step(192): len = 269148, overlap = 18
PHY-3002 : Step(193): len = 271374, overlap = 17.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00108294
PHY-3002 : Step(194): len = 273516, overlap = 17.5
PHY-3002 : Step(195): len = 278231, overlap = 17
PHY-3002 : Step(196): len = 283469, overlap = 16.75
PHY-3002 : Step(197): len = 283686, overlap = 16.5
PHY-3002 : Step(198): len = 283689, overlap = 15.25
PHY-3002 : Step(199): len = 283835, overlap = 15.25
PHY-3002 : Step(200): len = 283874, overlap = 15
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.001994
PHY-3002 : Step(201): len = 285267, overlap = 14.75
PHY-3002 : Step(202): len = 287436, overlap = 15
PHY-3002 : Step(203): len = 289671, overlap = 15.5
PHY-3002 : Step(204): len = 292464, overlap = 15
PHY-3002 : Step(205): len = 293503, overlap = 14.75
PHY-3002 : Step(206): len = 294111, overlap = 15
PHY-3002 : Step(207): len = 294135, overlap = 15.5
PHY-3002 : Step(208): len = 294298, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.007680s wall, 0.609375s user + 1.906250s system = 2.515625s CPU (249.6%)

PHY-3001 : Trial Legalized: Len = 307384
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 84/6567.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 379536, over cnt = 539(1%), over = 830, worst = 8
PHY-1002 : len = 381904, over cnt = 334(0%), over = 452, worst = 5
PHY-1002 : len = 385728, over cnt = 41(0%), over = 53, worst = 4
PHY-1002 : len = 386008, over cnt = 18(0%), over = 20, worst = 2
PHY-1002 : len = 386152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.973046s wall, 1.421875s user + 0.109375s system = 1.531250s CPU (157.4%)

PHY-1001 : Congestion index: top1 = 35.80, top5 = 30.71, top10 = 27.76, top15 = 25.78.
PHY-3001 : End congestion estimation;  1.133762s wall, 1.578125s user + 0.109375s system = 1.687500s CPU (148.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.180470s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000128685
PHY-3002 : Step(209): len = 286877, overlap = 3.75
PHY-3002 : Step(210): len = 275257, overlap = 6.5
PHY-3002 : Step(211): len = 272361, overlap = 4.75
PHY-3002 : Step(212): len = 271932, overlap = 4.75
PHY-3002 : Step(213): len = 270898, overlap = 7
PHY-3002 : Step(214): len = 270439, overlap = 7.5
PHY-3002 : Step(215): len = 269619, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008778s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.0%)

PHY-3001 : Legalized: Len = 275164, Over = 0
PHY-3001 : Spreading special nets. 28 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022628s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (138.1%)

PHY-3001 : 29 instances has been re-located, deltaX = 3, deltaY = 18, maxDist = 1.
PHY-3001 : Final: Len = 275588, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26822, tnet num: 6565, tinst num: 3355, tnode num: 32199, tedge num: 46002.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.351760s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (100.6%)

RUN-1004 : used memory is 333 MB, reserved memory is 318 MB, peak memory is 340 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1650/6567.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 348208, over cnt = 524(1%), over = 809, worst = 9
PHY-1002 : len = 350504, over cnt = 313(0%), over = 442, worst = 5
PHY-1002 : len = 352840, over cnt = 154(0%), over = 207, worst = 4
PHY-1002 : len = 354448, over cnt = 37(0%), over = 48, worst = 2
PHY-1002 : len = 354936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.823975s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (146.0%)

PHY-1001 : Congestion index: top1 = 34.03, top5 = 28.81, top10 = 25.88, top15 = 24.11.
PHY-1001 : End incremental global routing;  0.979961s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (138.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.197717s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.306177s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (129.2%)

OPT-1001 : Current memory(MB): used = 336, reserve = 319, peak = 340.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5647/6567.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 354936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044563s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.1%)

PHY-1001 : Congestion index: top1 = 34.03, top5 = 28.81, top10 = 25.88, top15 = 24.11.
OPT-1001 : End congestion update;  0.177781s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (87.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.128650s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.2%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.306554s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (91.7%)

OPT-1001 : Current memory(MB): used = 336, reserve = 319, peak = 340.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.131547s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (106.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5647/6567.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 354936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044181s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.1%)

PHY-1001 : Congestion index: top1 = 34.03, top5 = 28.81, top10 = 25.88, top15 = 24.11.
PHY-1001 : End incremental global routing;  0.179326s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173463s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5647/6567.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 354936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.047774s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.1%)

PHY-1001 : Congestion index: top1 = 34.03, top5 = 28.81, top10 = 25.88, top15 = 24.11.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.129793s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (108.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.586207
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.819192s wall, 4.156250s user + 0.031250s system = 4.187500s CPU (109.6%)

RUN-1003 : finish command "place" in  23.304851s wall, 41.187500s user + 12.031250s system = 53.218750s CPU (228.4%)

RUN-1004 : used memory is 313 MB, reserved memory is 294 MB, peak memory is 340 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3357 instances
RUN-1001 : 1592 mslices, 1593 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6567 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4057 nets have 2 pins
RUN-1001 : 1526 nets have [3 - 5] pins
RUN-1001 : 801 nets have [6 - 10] pins
RUN-1001 : 104 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26822, tnet num: 6565, tinst num: 3355, tnode num: 32199, tedge num: 46002.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.316279s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.7%)

RUN-1004 : used memory is 329 MB, reserved memory is 311 MB, peak memory is 365 MB
PHY-1001 : 1592 mslices, 1593 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 340488, over cnt = 597(1%), over = 939, worst = 9
PHY-1002 : len = 343792, over cnt = 314(0%), over = 445, worst = 6
PHY-1002 : len = 347472, over cnt = 76(0%), over = 96, worst = 3
PHY-1002 : len = 348392, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 348424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.917914s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (139.6%)

PHY-1001 : Congestion index: top1 = 33.69, top5 = 28.64, top10 = 25.78, top15 = 23.99.
PHY-1001 : End global routing;  1.059352s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (135.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 356, reserve = 338, peak = 365.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 615, reserve = 600, peak = 615.
PHY-1001 : End build detailed router design. 3.964456s wall, 3.859375s user + 0.109375s system = 3.968750s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89968, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.267214s wall, 4.265625s user + 0.000000s system = 4.265625s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 648, reserve = 634, peak = 648.
PHY-1001 : End phase 1; 4.273428s wall, 4.281250s user + 0.000000s system = 4.281250s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2630 net; 4.361306s wall, 4.359375s user + 0.000000s system = 4.359375s CPU (100.0%)

PHY-1022 : len = 725320, over cnt = 195(0%), over = 195, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 652, reserve = 638, peak = 652.
PHY-1001 : End initial routed; 10.586681s wall, 19.921875s user + 0.234375s system = 20.156250s CPU (190.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5356(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.704166s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 660, reserve = 645, peak = 660.
PHY-1001 : End phase 2; 12.290964s wall, 21.609375s user + 0.250000s system = 21.859375s CPU (177.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 725320, over cnt = 195(0%), over = 195, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023722s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 724176, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.581272s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (131.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 724064, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.109540s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (199.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 724152, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.068691s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5356(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.732229s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 57 feed throughs used by 37 nets
PHY-1001 : End commit to database; 0.771876s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 693, reserve = 680, peak = 693.
PHY-1001 : End phase 3; 3.452616s wall, 3.671875s user + 0.078125s system = 3.750000s CPU (108.6%)

PHY-1003 : Routed, final wirelength = 724152
PHY-1001 : Current memory(MB): used = 694, reserve = 682, peak = 694.
PHY-1001 : End export database. 0.023875s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.4%)

PHY-1001 : End detail routing;  24.282405s wall, 33.703125s user + 0.453125s system = 34.156250s CPU (140.7%)

RUN-1003 : finish command "route" in  26.930686s wall, 36.687500s user + 0.500000s system = 37.187500s CPU (138.1%)

RUN-1004 : used memory is 694 MB, reserved memory is 682 MB, peak memory is 694 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5583   out of  19600   28.48%
#reg                     2238   out of  19600   11.42%
#le                      6015
  #lut only              3777   out of   6015   62.79%
  #reg only               432   out of   6015    7.18%
  #lut&reg               1806   out of   6015   30.02%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   1018
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                189
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                48
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                37
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_43.q0                        22
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_43.q1                        18
#7        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_13.f1    10
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_19.f1           9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |6015   |4178    |1405    |2238    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |762    |530     |161     |385     |2       |0       |
|    command1                          |command                                    |51     |51      |0       |45      |0       |0       |
|    control1                          |control_interface                          |95     |63      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |12     |12      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |126    |72      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |72      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |23      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |25      |0       |30      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |121    |84      |18      |92      |1       |0       |
|      dcfifo_component                |softfifo                                   |121    |84      |18      |92      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |23      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |31      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |16     |16      |0       |11      |0       |0       |
|  u_cam_vga_out                       |Driver                                     |111    |64      |44      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |600    |582     |9       |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |161    |161     |0       |48      |0       |0       |
|  u_camera_reader                     |camera_reader                              |90     |48      |17      |56      |0       |0       |
|  u_image_process                     |image_process                              |4193   |2712    |1164    |1611    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |178    |129     |45      |79      |2       |0       |
|      u_three_martix_4                |three_martix                               |167    |120     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |170    |111     |45      |85      |2       |0       |
|      u_three_martix_3                |three_martix                               |159    |103     |45      |74      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |906    |621     |249     |254     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |772    |494     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |539    |343     |190     |131     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |95     |65      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |93     |63      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |52     |32      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |72     |42      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |57     |37      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |233    |151     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |759    |468     |235     |285     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |521    |331     |190     |137     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |85     |55      |30      |35      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |36      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |101    |71      |30      |25      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |55     |35      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |238    |137     |45      |148     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |735    |453     |235     |266     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |509    |319     |190     |128     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |92     |62      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |89     |59      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |36      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |15      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |6       |0       |0       |
|      u_three_martix                  |three_martix                               |226    |134     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |79     |37      |14      |52      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |378    |225     |92      |173     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |156    |107     |47      |43      |0       |0       |
|      u_three_martix_2                |three_martix                               |222    |118     |45      |130     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |48     |48      |0       |30      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |177    |160     |10      |24      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3976  
    #2          2       653   
    #3          3       580   
    #4          4       240   
    #5        5-10      812   
    #6        11-50     144   
    #7       51-100      13   
    #8       101-500     1    
    #9        >500       1    
  Average     2.91            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.011548s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (152.9%)

RUN-1004 : used memory is 695 MB, reserved memory is 682 MB, peak memory is 747 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3355
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6567, pip num: 60832
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 57
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3056 valid insts, and 188248 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.796498s wall, 73.656250s user + 0.531250s system = 74.187500s CPU (1279.9%)

RUN-1004 : used memory is 666 MB, reserved memory is 652 MB, peak memory is 878 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_170759.log"
