<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-496B8RB

# Mon Oct 28 20:56:50 2019

#Implementation: lcd1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-496B8RB

Implementation : lcd1
Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-496B8RB

Implementation : lcd1
Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
@N:"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\toplcd00.vhd":9:7:9:14|Top entity is set to toplcd00.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\toplcd00.vhd":9:7:9:14|Synthesizing work.toplcd00.toplcd0.
@N: CD630 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcdmux00.vhd":8:7:8:14|Synthesizing work.lcdmux00.lcdmux0.
@W: CD434 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcdmux00.vhd":31:27:31:35|Signal inflagcdm in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.lcdmux00.lcdmux0
Running optimization stage 1 on lcdmux00 .......
@N: CD630 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcddata00.vhd":8:7:8:15|Synthesizing work.lcddata00.lcddata0.
@W: CG296 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcddata00.vhd":82:8:82:14|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcddata00.vhd":89:10:89:21|Referenced variable inflagcfdata is not in sensitivity list.
@W: CG290 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcddata00.vhd":84:8:84:16|Referenced variable resetdata is not in sensitivity list.
Post processing for work.lcddata00.lcddata0
Running optimization stage 1 on lcddata00 .......
@W: CL117 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcddata00.vhd":84:3:84:6|Latch generated from process for signal outworddata(7 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcddata00.vhd":84:3:84:6|Latch generated from process for signal outFlagdata; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcdcontdata00.vhd":8:7:8:19|Synthesizing work.lcdcontdata00.lcdcontdata0.
Post processing for work.lcdcontdata00.lcdcontdata0
Running optimization stage 1 on lcdcontdata00 .......
@N: CD630 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcdconfig00.vhd":8:7:8:17|Synthesizing work.lcdconfig00.lcdconfig0.
Post processing for work.lcdconfig00.lcdconfig0
Running optimization stage 1 on lcdconfig00 .......
@N: CD630 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcdcontconfig00.vhd":8:7:8:21|Synthesizing work.lcdcontconfig00.lcdcontconfig0.
@N: CD364 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcdcontconfig00.vhd":33:7:33:11|Removing redundant assignment.
Post processing for work.lcdcontconfig00.lcdcontconfig0
Running optimization stage 1 on lcdcontconfig00 .......
@N: CD630 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\toposc00.vhd":9:7:9:14|Synthesizing work.toposc00.toposc0.
@N: CD630 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\div00.vhd":8:7:8:11|Synthesizing work.div00.div0.
@N: CD364 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\div00.vhd":28:6:28:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\div00.vhd":37:6:37:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\div00.vhd":46:6:46:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\div00.vhd":55:6:55:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\div00.vhd":64:6:64:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\div00.vhd":73:6:73:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\div00.vhd":82:6:82:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\div00.vhd":91:6:91:11|Removing redundant assignment.
@N: CD364 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\div00.vhd":100:6:100:11|Removing redundant assignment.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N: CD630 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\osc00.vhd":9:7:9:11|Synthesizing work.osc00.osc0.
@W: CD276 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Running optimization stage 1 on OSCH .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.toposc00.toposc0
Running optimization stage 1 on toposc00 .......
Post processing for work.toplcd00.toplcd0
Running optimization stage 1 on toplcd00 .......
Running optimization stage 2 on OSCH .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on div00 .......
@N: CL189 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\div00.vhd":21:2:21:3|Register bit sdiv(21) is always 0.
@W: CL260 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\div00.vhd":21:2:21:3|Pruning register bit 21 of sdiv(21 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on toposc00 .......
Running optimization stage 2 on lcdcontconfig00 .......
Running optimization stage 2 on lcdconfig00 .......
@W: CL138 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcdconfig00.vhd":26:2:26:3|Removing register 'RSc' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcdconfig00.vhd":26:2:26:3|Removing register 'RWc' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcdconfig00.vhd":26:2:26:3|Register bit comandoc(6) is always 0.
@W: CL260 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcdconfig00.vhd":26:2:26:3|Pruning register bit 6 of comandoc(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on lcdcontdata00 .......
@N: CL189 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcdcontdata00.vhd":26:2:26:3|Register bit RWcd is always 0.
Running optimization stage 2 on lcddata00 .......
@N: CL159 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcddata00.vhd":10:2:10:8|Input clkdata is unused.
Running optimization stage 2 on lcdmux00 .......
@N: CL159 :"C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcdmux00.vhd":13:2:13:10|Input inFlagcdm is unused.
Running optimization stage 2 on toplcd00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcd1\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 28 20:56:52 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-496B8RB

Implementation : lcd1
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
File C:\lscc\diamond\3.10_x64\synpbase\bin64\syn_nfilter.exe changed - recompiling
File C:\Users\elite\OneDrive\Escritorio\lcd01\lcd1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 28 20:56:52 2019

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcd1\synwork\lcd01_lcd1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 28 20:56:52 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-496B8RB

Database state : C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcd1\synwork\|lcd1
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
File C:\lscc\diamond\3.10_x64\synpbase\bin64\syn_nfilter.exe changed - recompiling
File C:\Users\elite\OneDrive\Escritorio\lcd01\lcd1\synwork\lcd01_lcd1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 28 20:56:54 2019

###########################################################]
Premap Report

# Mon Oct 28 20:56:54 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-496B8RB

Implementation : lcd1
Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcd1\lcd01_lcd1_scck.rpt 
Printing clock  summary report in "C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcd1\lcd01_lcd1_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@N: MF284 |Setting synthesis effort to medium for the design
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"c:\users\ameri\documentos\escom\arquitectura\arquitectura-de-computadoras-master\ii\practicas\lcd01\lcdcontdata00.vhd":26:2:26:3|Removing sequential instance L03.outFlagcd because it is equivalent to instance L03.ENcd. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
syn_allowed_resources : blockrams=26  set on top level netlist toplcd00

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)



Clock Summary
******************

          Start                                    Requested     Requested     Clock                                           Clock                   Clock
Level     Clock                                    Frequency     Period        Type                                            Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int_inferred_clock             2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     22   
1 .         div00|oscout_derived_clock             2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     34   
2 ..          lcdcontdata00|ENcd_derived_clock     2.1 MHz       480.769       derived (from div00|oscout_derived_clock)       Inferred_clkgroup_0     9    
============================================================================================================================================================



Clock Load Summary
***********************

                                     Clock     Source                          Clock Pin             Non-clock Pin     Non-clock Pin
Clock                                Load      Pin                             Seq Example           Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock         22        L00.OS00.OSCInst0.OSC(OSCH)     L00.OS01.oscout.C     -                 -            
div00|oscout_derived_clock           34        L00.OS01.oscout.Q[0](dffe)      L05.ENm.C             -                 -            
lcdcontdata00|ENcd_derived_clock     9         L03.ENcd.Q[0](sdffre)           L04.outFlagdata.C     -                 -            
====================================================================================================================================

@W: MT529 :"c:\users\ameri\documentos\escom\arquitectura\arquitectura-de-computadoras-master\ii\practicas\lcd01\div00.vhd":21:2:21:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including L00.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 65 clock pin(s) of sequential element(s)
0 instances converted, 65 sequential instances remain driven by gated/generated clocks

================================================================== Gated/Generated Clocks ===================================================================
Clock Tree ID     Driving Element           Drive Element Type     Unconverted Fanout     Sample Instance          Explanation                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       L00.OS01.oscout.Q[0]      dffe                   34                     L05.outwordlcdm[7:0]     Derived clock on input (not legal for GCC)
@KP:ckid0_2       L03.ENcd.Q[0]             sdffre                 9                      L04.outworddata[7]       Derived clock on input (not legal for GCC)
@KP:ckid0_4       L00.OS00.OSCInst0.OSC     OSCH                   22                     L00.OS01.sdiv[20:0]      Black box on clock path                   
=============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 143MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Oct 28 20:56:57 2019

###########################################################]
Map & Optimize Report

# Mon Oct 28 20:56:57 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-496B8RB

Implementation : lcd1
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

@N: FX214 :"c:\users\ameri\documentos\escom\arquitectura\arquitectura-de-computadoras-master\ii\practicas\lcd01\lcddata00.vhd":95:23:95:30|Generating ROM L04.pdata\.outworddata_2[7:0] (in view: work.toplcd00(toplcd0)).

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   237.98ns		  71 /        56

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"c:\users\ameri\documentos\escom\arquitectura\arquitectura-de-computadoras-master\ii\practicas\lcd01\lcdconfig00.vhd":26:2:26:3|Boundary register L02.outFlagc.fb (in view: work.toplcd00(toplcd0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 146MB)

Writing Analyst data base C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcd1\synwork\lcd01_lcd1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\lcd01\lcd1\lcd01_lcd1.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)

@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net L00.OS00.sclk.
@N: MT615 |Found clock div00|oscout_derived_clock with period 480.77ns 
@N: MT615 |Found clock lcdcontdata00|ENcd_derived_clock with period 480.77ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 28 20:56:59 2019
#


Top view:               toplcd00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 472.362

                                     Requested     Estimated     Requested     Estimated                 Clock                                           Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                                            Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|oscout_derived_clock           2.1 MHz       250.7 MHz     480.769       3.990         478.260     derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0
lcdcontdata00|ENcd_derived_clock     2.1 MHz       398.6 MHz     480.769       2.509         479.269     derived (from div00|oscout_derived_clock)       Inferred_clkgroup_0
osc00|osc_int_inferred_clock         2.1 MHz       118.9 MHz     480.769       8.407         472.362     inferred                                        Inferred_clkgroup_0
============================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock      osc00|osc_int_inferred_clock      |  480.769     472.362  |  No paths    -      |  No paths    -      |  No paths    -    
div00|oscout_derived_clock        div00|oscout_derived_clock        |  480.769     953.560  |  No paths    -      |  No paths    -      |  No paths    -    
div00|oscout_derived_clock        lcdcontdata00|ENcd_derived_clock  |  480.769     478.260  |  No paths    -      |  No paths    -      |  No paths    -    
lcdcontdata00|ENcd_derived_clock  div00|oscout_derived_clock        |  480.769     479.269  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: div00|oscout_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                               Arrival            
Instance             Reference                      Type        Pin     Net                 Time        Slack  
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
L03.outcontcd[0]     div00|oscout_derived_clock     FD1S3IX     Q       outcontcd0_c[0]     1.236       478.260
L03.outcontcd[1]     div00|oscout_derived_clock     FD1S3IX     Q       outcontcd0_c[1]     1.236       478.260
L03.outcontcd[2]     div00|oscout_derived_clock     FD1S3IX     Q       outcontcd0_c[2]     1.236       478.260
L03.outcontcd[3]     div00|oscout_derived_clock     FD1S3IX     Q       outcontcd0_c[3]     1.236       478.260
L03.outcontcd[4]     div00|oscout_derived_clock     FD1S3IX     Q       outcontcd0_c[4]     1.236       478.646
L03.outcontcd[5]     div00|oscout_derived_clock     FD1S3IX     Q       outcontcd0_c[5]     1.236       478.646
L02.outFlagc         div00|oscout_derived_clock     FD1P3IX     Q       outFlagc0_c         1.276       955.689
L03.aux              div00|oscout_derived_clock     FD1P3AX     Q       aux                 1.108       955.857
L01.outcc[1]         div00|oscout_derived_clock     FD1S3IX     Q       outcc0_c[1]         1.252       957.389
L01.outcc[2]         div00|oscout_derived_clock     FD1S3IX     Q       outcc0_c[2]         1.252       957.389
===============================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                        Required            
Instance               Reference                      Type        Pin     Net                          Time         Slack  
                       Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------
L04.outworddata[0]     div00|oscout_derived_clock     FD1S1D      D       outworddata_20_0             480.664      478.260
L04.outworddata[1]     div00|oscout_derived_clock     FD1S1D      D       outworddata_20_1             480.664      478.260
L04.outworddata[2]     div00|oscout_derived_clock     FD1S1D      D       outworddata_20_2             480.664      478.260
L04.outworddata[3]     div00|oscout_derived_clock     FD1S1D      D       outworddata_20_3             480.664      478.260
L04.outworddata[4]     div00|oscout_derived_clock     FD1S1D      D       outworddata_20_4             480.664      478.260
L04.outworddata[5]     div00|oscout_derived_clock     FD1S1D      D       outworddata_20_5             480.664      478.260
L04.outworddata[6]     div00|oscout_derived_clock     FD1S1D      D       outworddata_20_6             480.664      478.260
L04.outworddata[7]     div00|oscout_derived_clock     FD1S1D      D       outworddata_20_7             480.664      478.260
L03.outcontcd[5]       div00|oscout_derived_clock     FD1S3IX     D       un1_outcontcd_s_5_0_S0       961.433      953.559
L03.outcontcd[3]       div00|oscout_derived_clock     FD1S3IX     D       un1_outcontcd_cry_3_0_S0     961.433      953.702
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      2.403
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 478.260

    Number of logic level(s):                1
    Starting point:                          L03.outcontcd[0] / Q
    Ending point:                            L04.outworddata[0] / D
    The start point is clocked by            div00|oscout_derived_clock [rising] on pin CK
    The end   point is clocked by            lcdcontdata00|ENcd_derived_clock [rising] on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
L03.outcontcd[0]                FD1S3IX      Q        Out     1.236     1.236       -         
outcontcd0_c[0]                 Net          -        -       -         -           11        
L04.pdata\.outworddata_20_0     ROM64X1A     AD0      In      0.000     1.236       -         
L04.pdata\.outworddata_20_0     ROM64X1A     DO0      Out     1.167     2.403       -         
outworddata_20_0                Net          -        -       -         -           1         
L04.outworddata[0]              FD1S1D       D        In      0.000     2.403       -         
==============================================================================================




====================================
Detailed Report for Clock: lcdcontdata00|ENcd_derived_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                                 Arrival            
Instance               Reference                            Type       Pin     Net              Time        Slack  
                       Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------
L04.outworddata[0]     lcdcontdata00|ENcd_derived_clock     FD1S1D     Q       sworddata[0]     0.972       479.269
L04.outworddata[1]     lcdcontdata00|ENcd_derived_clock     FD1S1D     Q       sworddata[1]     0.972       479.269
L04.outworddata[2]     lcdcontdata00|ENcd_derived_clock     FD1S1D     Q       sworddata[2]     0.972       479.269
L04.outworddata[3]     lcdcontdata00|ENcd_derived_clock     FD1S1D     Q       sworddata[3]     0.972       479.269
L04.outworddata[4]     lcdcontdata00|ENcd_derived_clock     FD1S1D     Q       sworddata[4]     0.972       479.269
L04.outworddata[5]     lcdcontdata00|ENcd_derived_clock     FD1S1D     Q       sworddata[5]     0.972       479.269
L04.outworddata[7]     lcdcontdata00|ENcd_derived_clock     FD1S1D     Q       sworddata[7]     0.972       479.269
L04.outworddata[6]     lcdcontdata00|ENcd_derived_clock     FD1S1D     Q       sworddata[6]     0.972       479.692
===================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                      Required            
Instance               Reference                            Type        Pin     Net                  Time         Slack  
                       Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------
L05.outwordlcdm[0]     lcdcontdata00|ENcd_derived_clock     FD1S3IX     D       outwordlcdm_5[0]     480.858      479.269
L05.outwordlcdm[1]     lcdcontdata00|ENcd_derived_clock     FD1S3IX     D       outwordlcdm_5[1]     480.858      479.269
L05.outwordlcdm[2]     lcdcontdata00|ENcd_derived_clock     FD1S3IX     D       outwordlcdm_5[2]     480.858      479.269
L05.outwordlcdm[3]     lcdcontdata00|ENcd_derived_clock     FD1S3IX     D       outwordlcdm_5[3]     480.858      479.269
L05.outwordlcdm[4]     lcdcontdata00|ENcd_derived_clock     FD1S3IX     D       outwordlcdm_5[4]     480.858      479.269
L05.outwordlcdm[5]     lcdcontdata00|ENcd_derived_clock     FD1S3IX     D       outwordlcdm_5[5]     480.858      479.269
L05.outwordlcdm[7]     lcdcontdata00|ENcd_derived_clock     FD1S3IX     D       outwordlcdm_5[7]     480.858      479.269
L05.outwordlcdm[6]     lcdcontdata00|ENcd_derived_clock     FD1S3IX     D       sworddata[6]         480.664      479.692
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.858

    - Propagation time:                      1.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 479.269

    Number of logic level(s):                1
    Starting point:                          L04.outworddata[0] / Q
    Ending point:                            L05.outwordlcdm[0] / D
    The start point is clocked by            lcdcontdata00|ENcd_derived_clock [rising] on pin CK
    The end   point is clocked by            div00|oscout_derived_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
L04.outworddata[0]                FD1S1D       Q        Out     0.972     0.972       -         
sworddata[0]                      Net          -        -       -         -           1         
L05.pmuxlcd\.outwordlcdm_5[0]     ORCALUT4     C        In      0.000     0.972       -         
L05.pmuxlcd\.outwordlcdm_5[0]     ORCALUT4     Z        Out     0.617     1.589       -         
outwordlcdm_5[0]                  Net          -        -       -         -           1         
L05.outwordlcdm[0]                FD1S3IX      D        In      0.000     1.589       -         
================================================================================================




====================================
Detailed Report for Clock: osc00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                          Arrival            
Instance              Reference                        Type        Pin     Net          Time        Slack  
                      Clock                                                                                
-----------------------------------------------------------------------------------------------------------
L00.OS01.sdiv[0]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]      1.044       472.362
L00.OS01.sdiv[1]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]      1.044       472.362
L00.OS01.sdiv[2]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]      1.044       472.362
L00.OS01.sdiv[3]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]      1.044       472.362
L00.OS01.sdiv[4]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]      1.044       472.362
L00.OS01.sdiv[5]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]      1.044       472.362
L00.OS01.sdiv[8]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]      1.044       472.362
L00.OS01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[17]     1.148       473.139
L00.OS01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[16]     1.108       473.179
L00.OS01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[14]     1.148       473.275
===========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                       Required            
Instance             Reference                        Type        Pin     Net       Time         Slack  
                     Clock                                                                              
--------------------------------------------------------------------------------------------------------
L00.OS01.sdiv[0]     osc00|osc_int_inferred_clock     FD1S3IX     CD      N_6_i     479.966      472.362
L00.OS01.sdiv[1]     osc00|osc_int_inferred_clock     FD1S3IX     CD      N_6_i     479.966      472.362
L00.OS01.sdiv[2]     osc00|osc_int_inferred_clock     FD1S3IX     CD      N_6_i     479.966      472.362
L00.OS01.sdiv[3]     osc00|osc_int_inferred_clock     FD1S3IX     CD      N_6_i     479.966      472.362
L00.OS01.sdiv[4]     osc00|osc_int_inferred_clock     FD1S3IX     CD      N_6_i     479.966      472.362
L00.OS01.sdiv[5]     osc00|osc_int_inferred_clock     FD1S3IX     CD      N_6_i     479.966      472.362
L00.OS01.sdiv[6]     osc00|osc_int_inferred_clock     FD1S3IX     CD      N_6_i     479.966      472.362
L00.OS01.sdiv[7]     osc00|osc_int_inferred_clock     FD1S3IX     CD      N_6_i     479.966      472.362
L00.OS01.sdiv[8]     osc00|osc_int_inferred_clock     FD1S3IX     CD      N_6_i     479.966      472.362
L00.OS01.sdiv[9]     osc00|osc_int_inferred_clock     FD1S3IX     CD      N_6_i     479.966      472.362
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         479.966

    - Propagation time:                      7.605
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     472.362

    Number of logic level(s):                6
    Starting point:                          L00.OS01.sdiv[0] / Q
    Ending point:                            L00.OS01.sdiv[0] / CD
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
L00.OS01.sdiv[0]                              FD1S3IX      Q        Out     1.044     1.044       -         
sdiv[0]                                       Net          -        -       -         -           2         
L00.OS01.un1_oscout_0_sqmuxa_i_a3_13_4        ORCALUT4     A        In      0.000     1.044       -         
L00.OS01.un1_oscout_0_sqmuxa_i_a3_13_4        ORCALUT4     Z        Out     1.017     2.061       -         
un1_oscout_0_sqmuxa_i_a3_13_4                 Net          -        -       -         -           1         
L00.OS01.un1_oscout_0_sqmuxa_i_a3_13          ORCALUT4     C        In      0.000     2.061       -         
L00.OS01.un1_oscout_0_sqmuxa_i_a3_13          ORCALUT4     Z        Out     1.089     3.149       -         
un1_oscout_0_sqmuxa_i_a3_13                   Net          -        -       -         -           2         
L00.OS01.un1_oscout_0_sqmuxa_i_a3_5           ORCALUT4     D        In      0.000     3.149       -         
L00.OS01.un1_oscout_0_sqmuxa_i_a3_5           ORCALUT4     Z        Out     1.089     4.238       -         
un1_oscout_0_sqmuxa_i_a3_5                    Net          -        -       -         -           2         
L00.OS01.un1_oscout_0_sqmuxa_i_a14_9          ORCALUT4     C        In      0.000     4.238       -         
L00.OS01.un1_oscout_0_sqmuxa_i_a14_9          ORCALUT4     Z        Out     1.017     5.255       -         
un1_oscout_0_sqmuxa_i_a14_9                   Net          -        -       -         -           1         
L00.OS01.un1_oscout_0_sqmuxa_i_5              ORCALUT4     C        In      0.000     5.255       -         
L00.OS01.un1_oscout_0_sqmuxa_i_5              ORCALUT4     Z        Out     1.017     6.272       -         
un1_oscout_0_sqmuxa_i_5                       Net          -        -       -         -           1         
L00.OS01.un1_oscout_0_sqmuxa_i_4_RNIOGTO3     ORCALUT4     B        In      0.000     6.272       -         
L00.OS01.un1_oscout_0_sqmuxa_i_4_RNIOGTO3     ORCALUT4     Z        Out     1.333     7.605       -         
N_6_i                                         Net          -        -       -         -           22        
L00.OS01.sdiv[0]                              FD1S3IX      CD       In      0.000     7.605       -         
============================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 150MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 150MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 56 of 6864 (1%)
Latch bits:      9
PIC Latch:       0
I/O cells:       41


Details:
CCU2D:          15
FD1P3AX:        8
FD1P3IX:        3
FD1S1D:         9
FD1S3AX:        1
FD1S3IX:        42
GSR:            1
IB:             6
INV:            2
OB:             35
OFS1P3IX:       2
ORCALUT4:       69
OSCH:           1
PUR:            1
ROM64X1A:       8
VHI:            7
VLO:            7
false:          2
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 33MB peak: 150MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Oct 28 20:57:00 2019

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
