// Seed: 1055061376
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
program module_1 (
    input uwire id_0,
    input wand id_1,
    input wand id_2,
    input tri1 id_3,
    output supply1 id_4,
    input logic id_5,
    output uwire id_6,
    output wire id_7
);
  logic id_9 = id_5;
  always @(1'h0 or posedge id_9 & 1) id_9 <= 1 - id_1;
  wand id_10 = 1'b0 - !id_10;
  assign id_7 = 1;
  module_0(
      id_10, id_10, id_10
  );
endprogram
