
DualCore_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ec4  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800615c  0800615c  0001615c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006194  08006194  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08006194  08006194  00016194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800619c  0800619c  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800619c  0800619c  0001619c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061a0  080061a0  000161a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  080061a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000010  080061b4  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000070  08006214  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000006ac  240000d0  08006274  000200d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2400077c  08006274  0002077c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001939b  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000028db  00000000  00000000  00039499  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001030  00000000  00000000  0003bd78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000f48  00000000  00000000  0003cda8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003a30b  00000000  00000000  0003dcf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000149af  00000000  00000000  00077ffb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001800a5  00000000  00000000  0008c9aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0020ca4f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000449c  00000000  00000000  0020caa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08006144 	.word	0x08006144

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	08006144 	.word	0x08006144

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b974 	b.w	80005d8 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468e      	mov	lr, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14d      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000316:	428a      	cmp	r2, r1
 8000318:	4694      	mov	ip, r2
 800031a:	d969      	bls.n	80003f0 <__udivmoddi4+0xe8>
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	b152      	cbz	r2, 8000338 <__udivmoddi4+0x30>
 8000322:	fa01 f302 	lsl.w	r3, r1, r2
 8000326:	f1c2 0120 	rsb	r1, r2, #32
 800032a:	fa20 f101 	lsr.w	r1, r0, r1
 800032e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000332:	ea41 0e03 	orr.w	lr, r1, r3
 8000336:	4094      	lsls	r4, r2
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	0c21      	lsrs	r1, r4, #16
 800033e:	fbbe f6f8 	udiv	r6, lr, r8
 8000342:	fa1f f78c 	uxth.w	r7, ip
 8000346:	fb08 e316 	mls	r3, r8, r6, lr
 800034a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800034e:	fb06 f107 	mul.w	r1, r6, r7
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f106 30ff 	add.w	r0, r6, #4294967295
 800035e:	f080 811f 	bcs.w	80005a0 <__udivmoddi4+0x298>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 811c 	bls.w	80005a0 <__udivmoddi4+0x298>
 8000368:	3e02      	subs	r6, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a5b      	subs	r3, r3, r1
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb3 f0f8 	udiv	r0, r3, r8
 8000374:	fb08 3310 	mls	r3, r8, r0, r3
 8000378:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800037c:	fb00 f707 	mul.w	r7, r0, r7
 8000380:	42a7      	cmp	r7, r4
 8000382:	d90a      	bls.n	800039a <__udivmoddi4+0x92>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 33ff 	add.w	r3, r0, #4294967295
 800038c:	f080 810a 	bcs.w	80005a4 <__udivmoddi4+0x29c>
 8000390:	42a7      	cmp	r7, r4
 8000392:	f240 8107 	bls.w	80005a4 <__udivmoddi4+0x29c>
 8000396:	4464      	add	r4, ip
 8000398:	3802      	subs	r0, #2
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	1be4      	subs	r4, r4, r7
 80003a0:	2600      	movs	r6, #0
 80003a2:	b11d      	cbz	r5, 80003ac <__udivmoddi4+0xa4>
 80003a4:	40d4      	lsrs	r4, r2
 80003a6:	2300      	movs	r3, #0
 80003a8:	e9c5 4300 	strd	r4, r3, [r5]
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d909      	bls.n	80003ca <__udivmoddi4+0xc2>
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	f000 80ef 	beq.w	800059a <__udivmoddi4+0x292>
 80003bc:	2600      	movs	r6, #0
 80003be:	e9c5 0100 	strd	r0, r1, [r5]
 80003c2:	4630      	mov	r0, r6
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	fab3 f683 	clz	r6, r3
 80003ce:	2e00      	cmp	r6, #0
 80003d0:	d14a      	bne.n	8000468 <__udivmoddi4+0x160>
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xd4>
 80003d6:	4282      	cmp	r2, r0
 80003d8:	f200 80f9 	bhi.w	80005ce <__udivmoddi4+0x2c6>
 80003dc:	1a84      	subs	r4, r0, r2
 80003de:	eb61 0303 	sbc.w	r3, r1, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	469e      	mov	lr, r3
 80003e6:	2d00      	cmp	r5, #0
 80003e8:	d0e0      	beq.n	80003ac <__udivmoddi4+0xa4>
 80003ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ee:	e7dd      	b.n	80003ac <__udivmoddi4+0xa4>
 80003f0:	b902      	cbnz	r2, 80003f4 <__udivmoddi4+0xec>
 80003f2:	deff      	udf	#255	; 0xff
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	f040 8092 	bne.w	8000522 <__udivmoddi4+0x21a>
 80003fe:	eba1 010c 	sub.w	r1, r1, ip
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2601      	movs	r6, #1
 800040c:	0c20      	lsrs	r0, r4, #16
 800040e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000412:	fb07 1113 	mls	r1, r7, r3, r1
 8000416:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800041a:	fb0e f003 	mul.w	r0, lr, r3
 800041e:	4288      	cmp	r0, r1
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x12c>
 8000422:	eb1c 0101 	adds.w	r1, ip, r1
 8000426:	f103 38ff 	add.w	r8, r3, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x12a>
 800042c:	4288      	cmp	r0, r1
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2c0>
 8000432:	4643      	mov	r3, r8
 8000434:	1a09      	subs	r1, r1, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb1 f0f7 	udiv	r0, r1, r7
 800043c:	fb07 1110 	mls	r1, r7, r0, r1
 8000440:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x156>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 31ff 	add.w	r1, r0, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x154>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2ca>
 800045c:	4608      	mov	r0, r1
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000466:	e79c      	b.n	80003a2 <__udivmoddi4+0x9a>
 8000468:	f1c6 0720 	rsb	r7, r6, #32
 800046c:	40b3      	lsls	r3, r6
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa20 f407 	lsr.w	r4, r0, r7
 800047a:	fa01 f306 	lsl.w	r3, r1, r6
 800047e:	431c      	orrs	r4, r3
 8000480:	40f9      	lsrs	r1, r7
 8000482:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000486:	fa00 f306 	lsl.w	r3, r0, r6
 800048a:	fbb1 f8f9 	udiv	r8, r1, r9
 800048e:	0c20      	lsrs	r0, r4, #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fb09 1118 	mls	r1, r9, r8, r1
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	fb08 f00e 	mul.w	r0, r8, lr
 80004a0:	4288      	cmp	r0, r1
 80004a2:	fa02 f206 	lsl.w	r2, r2, r6
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b8>
 80004a8:	eb1c 0101 	adds.w	r1, ip, r1
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2bc>
 80004b4:	4288      	cmp	r0, r1
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2bc>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4461      	add	r1, ip
 80004c0:	1a09      	subs	r1, r1, r0
 80004c2:	b2a4      	uxth	r4, r4
 80004c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c8:	fb09 1110 	mls	r1, r9, r0, r1
 80004cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80004d4:	458e      	cmp	lr, r1
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1e2>
 80004d8:	eb1c 0101 	adds.w	r1, ip, r1
 80004dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2b4>
 80004e2:	458e      	cmp	lr, r1
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2b4>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4461      	add	r1, ip
 80004ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004ee:	fba0 9402 	umull	r9, r4, r0, r2
 80004f2:	eba1 010e 	sub.w	r1, r1, lr
 80004f6:	42a1      	cmp	r1, r4
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46a6      	mov	lr, r4
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x2a4>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x2a0>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x212>
 8000502:	ebb3 0208 	subs.w	r2, r3, r8
 8000506:	eb61 010e 	sbc.w	r1, r1, lr
 800050a:	fa01 f707 	lsl.w	r7, r1, r7
 800050e:	fa22 f306 	lsr.w	r3, r2, r6
 8000512:	40f1      	lsrs	r1, r6
 8000514:	431f      	orrs	r7, r3
 8000516:	e9c5 7100 	strd	r7, r1, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	40d8      	lsrs	r0, r3
 8000528:	fa0c fc02 	lsl.w	ip, ip, r2
 800052c:	fa21 f303 	lsr.w	r3, r1, r3
 8000530:	4091      	lsls	r1, r2
 8000532:	4301      	orrs	r1, r0
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000540:	fb07 3610 	mls	r6, r7, r0, r3
 8000544:	0c0b      	lsrs	r3, r1, #16
 8000546:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800054a:	fb00 f60e 	mul.w	r6, r0, lr
 800054e:	429e      	cmp	r6, r3
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x260>
 8000556:	eb1c 0303 	adds.w	r3, ip, r3
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b8>
 8000560:	429e      	cmp	r6, r3
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b8>
 8000564:	3802      	subs	r0, #2
 8000566:	4463      	add	r3, ip
 8000568:	1b9b      	subs	r3, r3, r6
 800056a:	b289      	uxth	r1, r1
 800056c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000570:	fb07 3316 	mls	r3, r7, r6, r3
 8000574:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000578:	fb06 f30e 	mul.w	r3, r6, lr
 800057c:	428b      	cmp	r3, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x28a>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f106 38ff 	add.w	r8, r6, #4294967295
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 800058a:	428b      	cmp	r3, r1
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800058e:	3e02      	subs	r6, #2
 8000590:	4461      	add	r1, ip
 8000592:	1ac9      	subs	r1, r1, r3
 8000594:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0x104>
 800059a:	462e      	mov	r6, r5
 800059c:	4628      	mov	r0, r5
 800059e:	e705      	b.n	80003ac <__udivmoddi4+0xa4>
 80005a0:	4606      	mov	r6, r0
 80005a2:	e6e3      	b.n	800036c <__udivmoddi4+0x64>
 80005a4:	4618      	mov	r0, r3
 80005a6:	e6f8      	b.n	800039a <__udivmoddi4+0x92>
 80005a8:	454b      	cmp	r3, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f8>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005b4:	3801      	subs	r0, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f8>
 80005b8:	4646      	mov	r6, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x28a>
 80005bc:	4620      	mov	r0, r4
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1e2>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x260>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b8>
 80005c8:	3b02      	subs	r3, #2
 80005ca:	4461      	add	r1, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x12c>
 80005ce:	4630      	mov	r0, r6
 80005d0:	e709      	b.n	80003e6 <__udivmoddi4+0xde>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x156>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005e0:	4b3d      	ldr	r3, [pc, #244]	; (80006d8 <SystemInit+0xfc>)
 80005e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005e6:	4a3c      	ldr	r2, [pc, #240]	; (80006d8 <SystemInit+0xfc>)
 80005e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005f0:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <SystemInit+0xfc>)
 80005f2:	691b      	ldr	r3, [r3, #16]
 80005f4:	4a38      	ldr	r2, [pc, #224]	; (80006d8 <SystemInit+0xfc>)
 80005f6:	f043 0310 	orr.w	r3, r3, #16
 80005fa:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005fc:	4b37      	ldr	r3, [pc, #220]	; (80006dc <SystemInit+0x100>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f003 030f 	and.w	r3, r3, #15
 8000604:	2b06      	cmp	r3, #6
 8000606:	d807      	bhi.n	8000618 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000608:	4b34      	ldr	r3, [pc, #208]	; (80006dc <SystemInit+0x100>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f023 030f 	bic.w	r3, r3, #15
 8000610:	4a32      	ldr	r2, [pc, #200]	; (80006dc <SystemInit+0x100>)
 8000612:	f043 0307 	orr.w	r3, r3, #7
 8000616:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000618:	4b31      	ldr	r3, [pc, #196]	; (80006e0 <SystemInit+0x104>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a30      	ldr	r2, [pc, #192]	; (80006e0 <SystemInit+0x104>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000624:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <SystemInit+0x104>)
 8000626:	2200      	movs	r2, #0
 8000628:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800062a:	4b2d      	ldr	r3, [pc, #180]	; (80006e0 <SystemInit+0x104>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	492c      	ldr	r1, [pc, #176]	; (80006e0 <SystemInit+0x104>)
 8000630:	4b2c      	ldr	r3, [pc, #176]	; (80006e4 <SystemInit+0x108>)
 8000632:	4013      	ands	r3, r2
 8000634:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000636:	4b29      	ldr	r3, [pc, #164]	; (80006dc <SystemInit+0x100>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f003 0308 	and.w	r3, r3, #8
 800063e:	2b00      	cmp	r3, #0
 8000640:	d007      	beq.n	8000652 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000642:	4b26      	ldr	r3, [pc, #152]	; (80006dc <SystemInit+0x100>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f023 030f 	bic.w	r3, r3, #15
 800064a:	4a24      	ldr	r2, [pc, #144]	; (80006dc <SystemInit+0x100>)
 800064c:	f043 0307 	orr.w	r3, r3, #7
 8000650:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000652:	4b23      	ldr	r3, [pc, #140]	; (80006e0 <SystemInit+0x104>)
 8000654:	2200      	movs	r2, #0
 8000656:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000658:	4b21      	ldr	r3, [pc, #132]	; (80006e0 <SystemInit+0x104>)
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800065e:	4b20      	ldr	r3, [pc, #128]	; (80006e0 <SystemInit+0x104>)
 8000660:	2200      	movs	r2, #0
 8000662:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000664:	4b1e      	ldr	r3, [pc, #120]	; (80006e0 <SystemInit+0x104>)
 8000666:	4a20      	ldr	r2, [pc, #128]	; (80006e8 <SystemInit+0x10c>)
 8000668:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800066a:	4b1d      	ldr	r3, [pc, #116]	; (80006e0 <SystemInit+0x104>)
 800066c:	4a1f      	ldr	r2, [pc, #124]	; (80006ec <SystemInit+0x110>)
 800066e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000670:	4b1b      	ldr	r3, [pc, #108]	; (80006e0 <SystemInit+0x104>)
 8000672:	4a1f      	ldr	r2, [pc, #124]	; (80006f0 <SystemInit+0x114>)
 8000674:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <SystemInit+0x104>)
 8000678:	2200      	movs	r2, #0
 800067a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800067c:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <SystemInit+0x104>)
 800067e:	4a1c      	ldr	r2, [pc, #112]	; (80006f0 <SystemInit+0x114>)
 8000680:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000682:	4b17      	ldr	r3, [pc, #92]	; (80006e0 <SystemInit+0x104>)
 8000684:	2200      	movs	r2, #0
 8000686:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <SystemInit+0x104>)
 800068a:	4a19      	ldr	r2, [pc, #100]	; (80006f0 <SystemInit+0x114>)
 800068c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800068e:	4b14      	ldr	r3, [pc, #80]	; (80006e0 <SystemInit+0x104>)
 8000690:	2200      	movs	r2, #0
 8000692:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000694:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <SystemInit+0x104>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a11      	ldr	r2, [pc, #68]	; (80006e0 <SystemInit+0x104>)
 800069a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800069e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <SystemInit+0x104>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <SystemInit+0x118>)
 80006a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006aa:	4a12      	ldr	r2, [pc, #72]	; (80006f4 <SystemInit+0x118>)
 80006ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b0:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <SystemInit+0x11c>)
 80006b4:	681a      	ldr	r2, [r3, #0]
 80006b6:	4b11      	ldr	r3, [pc, #68]	; (80006fc <SystemInit+0x120>)
 80006b8:	4013      	ands	r3, r2
 80006ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006be:	d202      	bcs.n	80006c6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006c0:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <SystemInit+0x124>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006c6:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <SystemInit+0x128>)
 80006c8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006cc:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006ce:	bf00      	nop
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000ed00 	.word	0xe000ed00
 80006dc:	52002000 	.word	0x52002000
 80006e0:	58024400 	.word	0x58024400
 80006e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e8:	02020200 	.word	0x02020200
 80006ec:	01ff0000 	.word	0x01ff0000
 80006f0:	01010280 	.word	0x01010280
 80006f4:	580000c0 	.word	0x580000c0
 80006f8:	5c001000 	.word	0x5c001000
 80006fc:	ffff0000 	.word	0xffff0000
 8000700:	51008108 	.word	0x51008108
 8000704:	52004000 	.word	0x52004000

08000708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000708:	b590      	push	{r4, r7, lr}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800070e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000712:	60fb      	str	r3, [r7, #12]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000714:	bf00      	nop
 8000716:	4b43      	ldr	r3, [pc, #268]	; (8000824 <main+0x11c>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800071e:	2b00      	cmp	r3, #0
 8000720:	d004      	beq.n	800072c <main+0x24>
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	1e5a      	subs	r2, r3, #1
 8000726:	60fa      	str	r2, [r7, #12]
 8000728:	2b00      	cmp	r3, #0
 800072a:	dcf4      	bgt.n	8000716 <main+0xe>
  if ( timeout < 0 )
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	2b00      	cmp	r3, #0
 8000730:	da01      	bge.n	8000736 <main+0x2e>
  {
  Error_Handler();
 8000732:	f000 fa4b 	bl	8000bcc <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000736:	f000 fc79 	bl	800102c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800073a:	f000 f877 	bl	800082c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800073e:	4b39      	ldr	r3, [pc, #228]	; (8000824 <main+0x11c>)
 8000740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000744:	4a37      	ldr	r2, [pc, #220]	; (8000824 <main+0x11c>)
 8000746:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800074a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800074e:	4b35      	ldr	r3, [pc, #212]	; (8000824 <main+0x11c>)
 8000750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000758:	607b      	str	r3, [r7, #4]
 800075a:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800075c:	2000      	movs	r0, #0
 800075e:	f001 fc49 	bl	8001ff4 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000762:	2100      	movs	r1, #0
 8000764:	2000      	movs	r0, #0
 8000766:	f001 fc5f 	bl	8002028 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800076a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800076e:	60fb      	str	r3, [r7, #12]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000770:	bf00      	nop
 8000772:	4b2c      	ldr	r3, [pc, #176]	; (8000824 <main+0x11c>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d104      	bne.n	8000788 <main+0x80>
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	1e5a      	subs	r2, r3, #1
 8000782:	60fa      	str	r2, [r7, #12]
 8000784:	2b00      	cmp	r3, #0
 8000786:	dcf4      	bgt.n	8000772 <main+0x6a>
if ( timeout < 0 )
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	2b00      	cmp	r3, #0
 800078c:	da01      	bge.n	8000792 <main+0x8a>
{
Error_Handler();
 800078e:	f000 fa1d 	bl	8000bcc <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000792:	f000 f999 	bl	8000ac8 <MX_GPIO_Init>
  MX_ETH_Init();
 8000796:	f000 f8cd 	bl	8000934 <MX_ETH_Init>
  MX_USART3_UART_Init();
 800079a:	f000 f917 	bl	80009cc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800079e:	f000 f961 	bl	8000a64 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
#ifdef TASK2_NO_HSEM
	  HAL_Delay(1000);
#endif
	  uint32_t timestamp;
	   timestamp = HAL_GetTick()+500;
 80007a2:	f000 fcc9 	bl	8001138 <HAL_GetTick>
 80007a6:	4603      	mov	r3, r0
 80007a8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80007ac:	60bb      	str	r3, [r7, #8]
  while (1)
  {



	  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, SRAM4->State1);
 80007ae:	f04f 5360 	mov.w	r3, #939524096	; 0x38000000
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	461a      	mov	r2, r3
 80007b8:	2101      	movs	r1, #1
 80007ba:	481b      	ldr	r0, [pc, #108]	; (8000828 <main+0x120>)
 80007bc:	f001 fbc4 	bl	8001f48 <HAL_GPIO_WritePin>
#endif

#ifdef TASK2_WITH_HSEM
		register int i;

		if (HAL_HSEM_Take(5, 5) == HAL_OK) {
 80007c0:	2105      	movs	r1, #5
 80007c2:	2005      	movs	r0, #5
 80007c4:	f001 fbf4 	bl	8001fb0 <HAL_HSEM_Take>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d117      	bne.n	80007fe <main+0xf6>

			for (i = 0; i < 500; i++) {
 80007ce:	2400      	movs	r4, #0
 80007d0:	e00e      	b.n	80007f0 <main+0xe8>
				if (SRAM4->DATA[i] != SRAM4->DATA[0]) {
 80007d2:	f04f 5260 	mov.w	r2, #939524096	; 0x38000000
 80007d6:	00a3      	lsls	r3, r4, #2
 80007d8:	4413      	add	r3, r2
 80007da:	685a      	ldr	r2, [r3, #4]
 80007dc:	f04f 5360 	mov.w	r3, #939524096	; 0x38000000
 80007e0:	685b      	ldr	r3, [r3, #4]
 80007e2:	429a      	cmp	r2, r3
 80007e4:	d003      	beq.n	80007ee <main+0xe6>
//					for (;;);
					  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80007e6:	2101      	movs	r1, #1
 80007e8:	480f      	ldr	r0, [pc, #60]	; (8000828 <main+0x120>)
 80007ea:	f001 fbc6 	bl	8001f7a <HAL_GPIO_TogglePin>
			for (i = 0; i < 500; i++) {
 80007ee:	3401      	adds	r4, #1
 80007f0:	f5b4 7ffa 	cmp.w	r4, #500	; 0x1f4
 80007f4:	dbed      	blt.n	80007d2 <main+0xca>
				}
			}
			HAL_HSEM_Release(5,5);
 80007f6:	2105      	movs	r1, #5
 80007f8:	2005      	movs	r0, #5
 80007fa:	f001 fc15 	bl	8002028 <HAL_HSEM_Release>
		}
		HAL_Delay(1); // sim Task
 80007fe:	2001      	movs	r0, #1
 8000800:	f000 fca6 	bl	8001150 <HAL_Delay>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	if(HAL_GetTick()>= timestamp)
 8000804:	f000 fc98 	bl	8001138 <HAL_GetTick>
 8000808:	4602      	mov	r2, r0
 800080a:	68bb      	ldr	r3, [r7, #8]
 800080c:	4293      	cmp	r3, r2
 800080e:	d8ce      	bhi.n	80007ae <main+0xa6>
	{
		timestamp+=500;
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000816:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000818:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800081c:	4802      	ldr	r0, [pc, #8]	; (8000828 <main+0x120>)
 800081e:	f001 fbac 	bl	8001f7a <HAL_GPIO_TogglePin>
  {
 8000822:	e7c4      	b.n	80007ae <main+0xa6>
 8000824:	58024400 	.word	0x58024400
 8000828:	58020400 	.word	0x58020400

0800082c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b09c      	sub	sp, #112	; 0x70
 8000830:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000832:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000836:	224c      	movs	r2, #76	; 0x4c
 8000838:	2100      	movs	r1, #0
 800083a:	4618      	mov	r0, r3
 800083c:	f005 fc7a 	bl	8006134 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	2220      	movs	r2, #32
 8000844:	2100      	movs	r1, #0
 8000846:	4618      	mov	r0, r3
 8000848:	f005 fc74 	bl	8006134 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800084c:	2004      	movs	r0, #4
 800084e:	f001 fd47 	bl	80022e0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000852:	2300      	movs	r3, #0
 8000854:	603b      	str	r3, [r7, #0]
 8000856:	4b34      	ldr	r3, [pc, #208]	; (8000928 <SystemClock_Config+0xfc>)
 8000858:	699b      	ldr	r3, [r3, #24]
 800085a:	4a33      	ldr	r2, [pc, #204]	; (8000928 <SystemClock_Config+0xfc>)
 800085c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000860:	6193      	str	r3, [r2, #24]
 8000862:	4b31      	ldr	r3, [pc, #196]	; (8000928 <SystemClock_Config+0xfc>)
 8000864:	699b      	ldr	r3, [r3, #24]
 8000866:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800086a:	603b      	str	r3, [r7, #0]
 800086c:	4b2f      	ldr	r3, [pc, #188]	; (800092c <SystemClock_Config+0x100>)
 800086e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000870:	4a2e      	ldr	r2, [pc, #184]	; (800092c <SystemClock_Config+0x100>)
 8000872:	f043 0301 	orr.w	r3, r3, #1
 8000876:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000878:	4b2c      	ldr	r3, [pc, #176]	; (800092c <SystemClock_Config+0x100>)
 800087a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800087c:	f003 0301 	and.w	r3, r3, #1
 8000880:	603b      	str	r3, [r7, #0]
 8000882:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000884:	bf00      	nop
 8000886:	4b28      	ldr	r3, [pc, #160]	; (8000928 <SystemClock_Config+0xfc>)
 8000888:	699b      	ldr	r3, [r3, #24]
 800088a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800088e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000892:	d1f8      	bne.n	8000886 <SystemClock_Config+0x5a>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000894:	4b26      	ldr	r3, [pc, #152]	; (8000930 <SystemClock_Config+0x104>)
 8000896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000898:	f023 0303 	bic.w	r3, r3, #3
 800089c:	4a24      	ldr	r2, [pc, #144]	; (8000930 <SystemClock_Config+0x104>)
 800089e:	f043 0302 	orr.w	r3, r3, #2
 80008a2:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008a4:	2301      	movs	r3, #1
 80008a6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80008a8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80008ac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ae:	2302      	movs	r3, #2
 80008b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008b2:	2302      	movs	r3, #2
 80008b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008b6:	2301      	movs	r3, #1
 80008b8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 80008ba:	2378      	movs	r3, #120	; 0x78
 80008bc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80008be:	2302      	movs	r3, #2
 80008c0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80008c2:	2302      	movs	r3, #2
 80008c4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008c6:	2302      	movs	r3, #2
 80008c8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80008ca:	230c      	movs	r3, #12
 80008cc:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80008ce:	2300      	movs	r3, #0
 80008d0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008da:	4618      	mov	r0, r3
 80008dc:	f001 fd6a 	bl	80023b4 <HAL_RCC_OscConfig>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80008e6:	f000 f971 	bl	8000bcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ea:	233f      	movs	r3, #63	; 0x3f
 80008ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ee:	2303      	movs	r3, #3
 80008f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008f2:	2300      	movs	r3, #0
 80008f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80008f6:	2308      	movs	r3, #8
 80008f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80008fa:	2340      	movs	r3, #64	; 0x40
 80008fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80008fe:	2340      	movs	r3, #64	; 0x40
 8000900:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000906:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000908:	2340      	movs	r3, #64	; 0x40
 800090a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800090c:	1d3b      	adds	r3, r7, #4
 800090e:	2104      	movs	r1, #4
 8000910:	4618      	mov	r0, r3
 8000912:	f002 f97d 	bl	8002c10 <HAL_RCC_ClockConfig>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 800091c:	f000 f956 	bl	8000bcc <Error_Handler>
  }
}
 8000920:	bf00      	nop
 8000922:	3770      	adds	r7, #112	; 0x70
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	58024800 	.word	0x58024800
 800092c:	58000400 	.word	0x58000400
 8000930:	58024400 	.word	0x58024400

08000934 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000938:	4b1e      	ldr	r3, [pc, #120]	; (80009b4 <MX_ETH_Init+0x80>)
 800093a:	4a1f      	ldr	r2, [pc, #124]	; (80009b8 <MX_ETH_Init+0x84>)
 800093c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800093e:	4b1f      	ldr	r3, [pc, #124]	; (80009bc <MX_ETH_Init+0x88>)
 8000940:	2200      	movs	r2, #0
 8000942:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000944:	4b1d      	ldr	r3, [pc, #116]	; (80009bc <MX_ETH_Init+0x88>)
 8000946:	2280      	movs	r2, #128	; 0x80
 8000948:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800094a:	4b1c      	ldr	r3, [pc, #112]	; (80009bc <MX_ETH_Init+0x88>)
 800094c:	22e1      	movs	r2, #225	; 0xe1
 800094e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000950:	4b1a      	ldr	r3, [pc, #104]	; (80009bc <MX_ETH_Init+0x88>)
 8000952:	2200      	movs	r2, #0
 8000954:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000956:	4b19      	ldr	r3, [pc, #100]	; (80009bc <MX_ETH_Init+0x88>)
 8000958:	2200      	movs	r2, #0
 800095a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800095c:	4b17      	ldr	r3, [pc, #92]	; (80009bc <MX_ETH_Init+0x88>)
 800095e:	2200      	movs	r2, #0
 8000960:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000962:	4b14      	ldr	r3, [pc, #80]	; (80009b4 <MX_ETH_Init+0x80>)
 8000964:	4a15      	ldr	r2, [pc, #84]	; (80009bc <MX_ETH_Init+0x88>)
 8000966:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000968:	4b12      	ldr	r3, [pc, #72]	; (80009b4 <MX_ETH_Init+0x80>)
 800096a:	2201      	movs	r2, #1
 800096c:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800096e:	4b11      	ldr	r3, [pc, #68]	; (80009b4 <MX_ETH_Init+0x80>)
 8000970:	4a13      	ldr	r2, [pc, #76]	; (80009c0 <MX_ETH_Init+0x8c>)
 8000972:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000974:	4b0f      	ldr	r3, [pc, #60]	; (80009b4 <MX_ETH_Init+0x80>)
 8000976:	4a13      	ldr	r2, [pc, #76]	; (80009c4 <MX_ETH_Init+0x90>)
 8000978:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800097a:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <MX_ETH_Init+0x80>)
 800097c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000980:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000982:	480c      	ldr	r0, [pc, #48]	; (80009b4 <MX_ETH_Init+0x80>)
 8000984:	f000 fd0c 	bl	80013a0 <HAL_ETH_Init>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800098e:	f000 f91d 	bl	8000bcc <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000992:	2238      	movs	r2, #56	; 0x38
 8000994:	2100      	movs	r1, #0
 8000996:	480c      	ldr	r0, [pc, #48]	; (80009c8 <MX_ETH_Init+0x94>)
 8000998:	f005 fbcc 	bl	8006134 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800099c:	4b0a      	ldr	r3, [pc, #40]	; (80009c8 <MX_ETH_Init+0x94>)
 800099e:	2221      	movs	r2, #33	; 0x21
 80009a0:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80009a2:	4b09      	ldr	r3, [pc, #36]	; (80009c8 <MX_ETH_Init+0x94>)
 80009a4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80009a8:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80009aa:	4b07      	ldr	r3, [pc, #28]	; (80009c8 <MX_ETH_Init+0x94>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	24000124 	.word	0x24000124
 80009b8:	40028000 	.word	0x40028000
 80009bc:	24000770 	.word	0x24000770
 80009c0:	24000070 	.word	0x24000070
 80009c4:	24000010 	.word	0x24000010
 80009c8:	240000ec 	.word	0x240000ec

080009cc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80009d0:	4b22      	ldr	r3, [pc, #136]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 80009d2:	4a23      	ldr	r2, [pc, #140]	; (8000a60 <MX_USART3_UART_Init+0x94>)
 80009d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80009d6:	4b21      	ldr	r3, [pc, #132]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 80009d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80009de:	4b1f      	ldr	r3, [pc, #124]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009e4:	4b1d      	ldr	r3, [pc, #116]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009ea:	4b1c      	ldr	r3, [pc, #112]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009f0:	4b1a      	ldr	r3, [pc, #104]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 80009f2:	220c      	movs	r2, #12
 80009f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f6:	4b19      	ldr	r3, [pc, #100]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009fc:	4b17      	ldr	r3, [pc, #92]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a02:	4b16      	ldr	r3, [pc, #88]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a08:	4b14      	ldr	r3, [pc, #80]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a0e:	4b13      	ldr	r3, [pc, #76]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a14:	4811      	ldr	r0, [pc, #68]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 8000a16:	f003 ffef 	bl	80049f8 <HAL_UART_Init>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a20:	f000 f8d4 	bl	8000bcc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a24:	2100      	movs	r1, #0
 8000a26:	480d      	ldr	r0, [pc, #52]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 8000a28:	f004 ff8c 	bl	8005944 <HAL_UARTEx_SetTxFifoThreshold>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000a32:	f000 f8cb 	bl	8000bcc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a36:	2100      	movs	r1, #0
 8000a38:	4808      	ldr	r0, [pc, #32]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 8000a3a:	f004 ffc1 	bl	80059c0 <HAL_UARTEx_SetRxFifoThreshold>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a44:	f000 f8c2 	bl	8000bcc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a48:	4804      	ldr	r0, [pc, #16]	; (8000a5c <MX_USART3_UART_Init+0x90>)
 8000a4a:	f004 ff42 	bl	80058d2 <HAL_UARTEx_DisableFifoMode>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a54:	f000 f8ba 	bl	8000bcc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a58:	bf00      	nop
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	240001d4 	.word	0x240001d4
 8000a60:	40004800 	.word	0x40004800

08000a64 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000a68:	4b15      	ldr	r3, [pc, #84]	; (8000ac0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a6a:	4a16      	ldr	r2, [pc, #88]	; (8000ac4 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000a6c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8000a6e:	4b14      	ldr	r3, [pc, #80]	; (8000ac0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a70:	2209      	movs	r2, #9
 8000a72:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000a74:	4b12      	ldr	r3, [pc, #72]	; (8000ac0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a76:	2202      	movs	r2, #2
 8000a78:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000a7a:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000a80:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a82:	2202      	movs	r2, #2
 8000a84:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000a86:	4b0e      	ldr	r3, [pc, #56]	; (8000ac0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000a92:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000a98:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a9e:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000aa4:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000aaa:	4805      	ldr	r0, [pc, #20]	; (8000ac0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000aac:	f001 fad0 	bl	8002050 <HAL_PCD_Init>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000ab6:	f000 f889 	bl	8000bcc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	24000264 	.word	0x24000264
 8000ac4:	40080000 	.word	0x40080000

08000ac8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08c      	sub	sp, #48	; 0x30
 8000acc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ace:	f107 031c 	add.w	r3, r7, #28
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
 8000adc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ade:	4b39      	ldr	r3, [pc, #228]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000ae0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ae4:	4a37      	ldr	r2, [pc, #220]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000ae6:	f043 0304 	orr.w	r3, r3, #4
 8000aea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aee:	4b35      	ldr	r3, [pc, #212]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000af0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000af4:	f003 0304 	and.w	r3, r3, #4
 8000af8:	61bb      	str	r3, [r7, #24]
 8000afa:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000afc:	4b31      	ldr	r3, [pc, #196]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b02:	4a30      	ldr	r2, [pc, #192]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b0c:	4b2d      	ldr	r3, [pc, #180]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b16:	617b      	str	r3, [r7, #20]
 8000b18:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1a:	4b2a      	ldr	r3, [pc, #168]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b20:	4a28      	ldr	r2, [pc, #160]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b22:	f043 0301 	orr.w	r3, r3, #1
 8000b26:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b2a:	4b26      	ldr	r3, [pc, #152]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b30:	f003 0301 	and.w	r3, r3, #1
 8000b34:	613b      	str	r3, [r7, #16]
 8000b36:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b38:	4b22      	ldr	r3, [pc, #136]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b3e:	4a21      	ldr	r2, [pc, #132]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b40:	f043 0302 	orr.w	r3, r3, #2
 8000b44:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b48:	4b1e      	ldr	r3, [pc, #120]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b4e:	f003 0302 	and.w	r3, r3, #2
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b56:	4b1b      	ldr	r3, [pc, #108]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b5c:	4a19      	ldr	r2, [pc, #100]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b5e:	f043 0308 	orr.w	r3, r3, #8
 8000b62:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b66:	4b17      	ldr	r3, [pc, #92]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b6c:	f003 0308 	and.w	r3, r3, #8
 8000b70:	60bb      	str	r3, [r7, #8]
 8000b72:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b74:	4b13      	ldr	r3, [pc, #76]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b7a:	4a12      	ldr	r2, [pc, #72]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b80:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b84:	4b0f      	ldr	r3, [pc, #60]	; (8000bc4 <MX_GPIO_Init+0xfc>)
 8000b86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b8e:	607b      	str	r3, [r7, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000b92:	2200      	movs	r2, #0
 8000b94:	f244 0101 	movw	r1, #16385	; 0x4001
 8000b98:	480b      	ldr	r0, [pc, #44]	; (8000bc8 <MX_GPIO_Init+0x100>)
 8000b9a:	f001 f9d5 	bl	8001f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000b9e:	f244 0301 	movw	r3, #16385	; 0x4001
 8000ba2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bac:	2300      	movs	r3, #0
 8000bae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb0:	f107 031c 	add.w	r3, r7, #28
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4804      	ldr	r0, [pc, #16]	; (8000bc8 <MX_GPIO_Init+0x100>)
 8000bb8:	f001 f816 	bl	8001be8 <HAL_GPIO_Init>

}
 8000bbc:	bf00      	nop
 8000bbe:	3730      	adds	r7, #48	; 0x30
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	58024400 	.word	0x58024400
 8000bc8:	58020400 	.word	0x58020400

08000bcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bd0:	b672      	cpsid	i
}
 8000bd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bd4:	e7fe      	b.n	8000bd4 <Error_Handler+0x8>
	...

08000bd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bde:	4b0a      	ldr	r3, [pc, #40]	; (8000c08 <HAL_MspInit+0x30>)
 8000be0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000be4:	4a08      	ldr	r2, [pc, #32]	; (8000c08 <HAL_MspInit+0x30>)
 8000be6:	f043 0302 	orr.w	r3, r3, #2
 8000bea:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000bee:	4b06      	ldr	r3, [pc, #24]	; (8000c08 <HAL_MspInit+0x30>)
 8000bf0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000bf4:	f003 0302 	and.w	r3, r3, #2
 8000bf8:	607b      	str	r3, [r7, #4]
 8000bfa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bfc:	bf00      	nop
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr
 8000c08:	58024400 	.word	0x58024400

08000c0c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08e      	sub	sp, #56	; 0x38
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]
 8000c22:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a59      	ldr	r2, [pc, #356]	; (8000d90 <HAL_ETH_MspInit+0x184>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	f040 80ab 	bne.w	8000d86 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000c30:	4b58      	ldr	r3, [pc, #352]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000c32:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c36:	4a57      	ldr	r2, [pc, #348]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000c38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c3c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c40:	4b54      	ldr	r3, [pc, #336]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000c42:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c4a:	623b      	str	r3, [r7, #32]
 8000c4c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000c4e:	4b51      	ldr	r3, [pc, #324]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000c50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c54:	4a4f      	ldr	r2, [pc, #316]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000c56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c5a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c5e:	4b4d      	ldr	r3, [pc, #308]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000c60:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c68:	61fb      	str	r3, [r7, #28]
 8000c6a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000c6c:	4b49      	ldr	r3, [pc, #292]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000c6e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c72:	4a48      	ldr	r2, [pc, #288]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000c74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c78:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c7c:	4b45      	ldr	r3, [pc, #276]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000c7e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c86:	61bb      	str	r3, [r7, #24]
 8000c88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c8a:	4b42      	ldr	r3, [pc, #264]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000c8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c90:	4a40      	ldr	r2, [pc, #256]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000c92:	f043 0304 	orr.w	r3, r3, #4
 8000c96:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c9a:	4b3e      	ldr	r3, [pc, #248]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000c9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ca0:	f003 0304 	and.w	r3, r3, #4
 8000ca4:	617b      	str	r3, [r7, #20]
 8000ca6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca8:	4b3a      	ldr	r3, [pc, #232]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000caa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cae:	4a39      	ldr	r2, [pc, #228]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cb8:	4b36      	ldr	r3, [pc, #216]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000cba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cbe:	f003 0301 	and.w	r3, r3, #1
 8000cc2:	613b      	str	r3, [r7, #16]
 8000cc4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cc6:	4b33      	ldr	r3, [pc, #204]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000cc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ccc:	4a31      	ldr	r2, [pc, #196]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000cce:	f043 0302 	orr.w	r3, r3, #2
 8000cd2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cd6:	4b2f      	ldr	r3, [pc, #188]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000cd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cdc:	f003 0302 	and.w	r3, r3, #2
 8000ce0:	60fb      	str	r3, [r7, #12]
 8000ce2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ce4:	4b2b      	ldr	r3, [pc, #172]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000ce6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cea:	4a2a      	ldr	r2, [pc, #168]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000cec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cf0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cf4:	4b27      	ldr	r3, [pc, #156]	; (8000d94 <HAL_ETH_MspInit+0x188>)
 8000cf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cfe:	60bb      	str	r3, [r7, #8]
 8000d00:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000d02:	2332      	movs	r3, #50	; 0x32
 8000d04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d06:	2302      	movs	r3, #2
 8000d08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d12:	230b      	movs	r3, #11
 8000d14:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	481e      	ldr	r0, [pc, #120]	; (8000d98 <HAL_ETH_MspInit+0x18c>)
 8000d1e:	f000 ff63 	bl	8001be8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000d22:	2386      	movs	r3, #134	; 0x86
 8000d24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d26:	2302      	movs	r3, #2
 8000d28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d32:	230b      	movs	r3, #11
 8000d34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4817      	ldr	r0, [pc, #92]	; (8000d9c <HAL_ETH_MspInit+0x190>)
 8000d3e:	f000 ff53 	bl	8001be8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d50:	2300      	movs	r3, #0
 8000d52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d54:	230b      	movs	r3, #11
 8000d56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4810      	ldr	r0, [pc, #64]	; (8000da0 <HAL_ETH_MspInit+0x194>)
 8000d60:	f000 ff42 	bl	8001be8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000d64:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000d68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d72:	2300      	movs	r3, #0
 8000d74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d76:	230b      	movs	r3, #11
 8000d78:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4808      	ldr	r0, [pc, #32]	; (8000da4 <HAL_ETH_MspInit+0x198>)
 8000d82:	f000 ff31 	bl	8001be8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000d86:	bf00      	nop
 8000d88:	3738      	adds	r7, #56	; 0x38
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40028000 	.word	0x40028000
 8000d94:	58024400 	.word	0x58024400
 8000d98:	58020800 	.word	0x58020800
 8000d9c:	58020000 	.word	0x58020000
 8000da0:	58020400 	.word	0x58020400
 8000da4:	58021800 	.word	0x58021800

08000da8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b0b8      	sub	sp, #224	; 0xe0
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	60da      	str	r2, [r3, #12]
 8000dbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dc0:	f107 0310 	add.w	r3, r7, #16
 8000dc4:	22bc      	movs	r2, #188	; 0xbc
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f005 f9b3 	bl	8006134 <memset>
  if(huart->Instance==USART3)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a25      	ldr	r2, [pc, #148]	; (8000e68 <HAL_UART_MspInit+0xc0>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d142      	bne.n	8000e5e <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000dd8:	2302      	movs	r3, #2
 8000dda:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000de2:	f107 0310 	add.w	r3, r7, #16
 8000de6:	4618      	mov	r0, r3
 8000de8:	f002 fa9e 	bl	8003328 <HAL_RCCEx_PeriphCLKConfig>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000df2:	f7ff feeb 	bl	8000bcc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000df6:	4b1d      	ldr	r3, [pc, #116]	; (8000e6c <HAL_UART_MspInit+0xc4>)
 8000df8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000dfc:	4a1b      	ldr	r2, [pc, #108]	; (8000e6c <HAL_UART_MspInit+0xc4>)
 8000dfe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e02:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000e06:	4b19      	ldr	r3, [pc, #100]	; (8000e6c <HAL_UART_MspInit+0xc4>)
 8000e08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e14:	4b15      	ldr	r3, [pc, #84]	; (8000e6c <HAL_UART_MspInit+0xc4>)
 8000e16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e1a:	4a14      	ldr	r2, [pc, #80]	; (8000e6c <HAL_UART_MspInit+0xc4>)
 8000e1c:	f043 0308 	orr.w	r3, r3, #8
 8000e20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e24:	4b11      	ldr	r3, [pc, #68]	; (8000e6c <HAL_UART_MspInit+0xc4>)
 8000e26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e2a:	f003 0308 	and.w	r3, r3, #8
 8000e2e:	60bb      	str	r3, [r7, #8]
 8000e30:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000e32:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e36:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e40:	2300      	movs	r3, #0
 8000e42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e46:	2300      	movs	r3, #0
 8000e48:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e4c:	2307      	movs	r3, #7
 8000e4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e52:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e56:	4619      	mov	r1, r3
 8000e58:	4805      	ldr	r0, [pc, #20]	; (8000e70 <HAL_UART_MspInit+0xc8>)
 8000e5a:	f000 fec5 	bl	8001be8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000e5e:	bf00      	nop
 8000e60:	37e0      	adds	r7, #224	; 0xe0
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40004800 	.word	0x40004800
 8000e6c:	58024400 	.word	0x58024400
 8000e70:	58020c00 	.word	0x58020c00

08000e74 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b0b8      	sub	sp, #224	; 0xe0
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
 8000e8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e8c:	f107 0310 	add.w	r3, r7, #16
 8000e90:	22bc      	movs	r2, #188	; 0xbc
 8000e92:	2100      	movs	r1, #0
 8000e94:	4618      	mov	r0, r3
 8000e96:	f005 f94d 	bl	8006134 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a36      	ldr	r2, [pc, #216]	; (8000f78 <HAL_PCD_MspInit+0x104>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d165      	bne.n	8000f70 <HAL_PCD_MspInit+0xfc>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000ea4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000ea8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 24;
 8000eae:	2318      	movs	r3, #24
 8000eb0:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 4;
 8000eb6:	2304      	movs	r3, #4
 8000eb8:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8000ebe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ec2:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8000ec8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000ecc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ed0:	f107 0310 	add.w	r3, r7, #16
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f002 fa27 	bl	8003328 <HAL_RCCEx_PeriphCLKConfig>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8000ee0:	f7ff fe74 	bl	8000bcc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000ee4:	f001 fa56 	bl	8002394 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee8:	4b24      	ldr	r3, [pc, #144]	; (8000f7c <HAL_PCD_MspInit+0x108>)
 8000eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eee:	4a23      	ldr	r2, [pc, #140]	; (8000f7c <HAL_PCD_MspInit+0x108>)
 8000ef0:	f043 0301 	orr.w	r3, r3, #1
 8000ef4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ef8:	4b20      	ldr	r3, [pc, #128]	; (8000f7c <HAL_PCD_MspInit+0x108>)
 8000efa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000efe:	f003 0301 	and.w	r3, r3, #1
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000f06:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000f0a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000f20:	230a      	movs	r3, #10
 8000f22:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f26:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4814      	ldr	r0, [pc, #80]	; (8000f80 <HAL_PCD_MspInit+0x10c>)
 8000f2e:	f000 fe5b 	bl	8001be8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f36:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f40:	2300      	movs	r3, #0
 8000f42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f46:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	480c      	ldr	r0, [pc, #48]	; (8000f80 <HAL_PCD_MspInit+0x10c>)
 8000f4e:	f000 fe4b 	bl	8001be8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000f52:	4b0a      	ldr	r3, [pc, #40]	; (8000f7c <HAL_PCD_MspInit+0x108>)
 8000f54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f58:	4a08      	ldr	r2, [pc, #32]	; (8000f7c <HAL_PCD_MspInit+0x108>)
 8000f5a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000f5e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000f62:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <HAL_PCD_MspInit+0x108>)
 8000f64:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000f6c:	60bb      	str	r3, [r7, #8]
 8000f6e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000f70:	bf00      	nop
 8000f72:	37e0      	adds	r7, #224	; 0xe0
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40080000 	.word	0x40080000
 8000f7c:	58024400 	.word	0x58024400
 8000f80:	58020000 	.word	0x58020000

08000f84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f88:	e7fe      	b.n	8000f88 <NMI_Handler+0x4>

08000f8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f8e:	e7fe      	b.n	8000f8e <HardFault_Handler+0x4>

08000f90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f94:	e7fe      	b.n	8000f94 <MemManage_Handler+0x4>

08000f96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f9a:	e7fe      	b.n	8000f9a <BusFault_Handler+0x4>

08000f9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <UsageFault_Handler+0x4>

08000fa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fd0:	f000 f89e 	bl	8001110 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fd4:	bf00      	nop
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000fd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001010 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fdc:	f7ff fafe 	bl	80005dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fe0:	480c      	ldr	r0, [pc, #48]	; (8001014 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fe2:	490d      	ldr	r1, [pc, #52]	; (8001018 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fe4:	4a0d      	ldr	r2, [pc, #52]	; (800101c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000fe6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fe8:	e002      	b.n	8000ff0 <LoopCopyDataInit>

08000fea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fee:	3304      	adds	r3, #4

08000ff0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ff0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ff2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ff4:	d3f9      	bcc.n	8000fea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ff6:	4a0a      	ldr	r2, [pc, #40]	; (8001020 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ff8:	4c0a      	ldr	r4, [pc, #40]	; (8001024 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ffa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ffc:	e001      	b.n	8001002 <LoopFillZerobss>

08000ffe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ffe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001000:	3204      	adds	r2, #4

08001002 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001002:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001004:	d3fb      	bcc.n	8000ffe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001006:	f005 f871 	bl	80060ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800100a:	f7ff fb7d 	bl	8000708 <main>
  bx  lr
 800100e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001010:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001014:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001018:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 800101c:	080061a4 	.word	0x080061a4
  ldr r2, =_sbss
 8001020:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8001024:	2400077c 	.word	0x2400077c

08001028 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001028:	e7fe      	b.n	8001028 <ADC3_IRQHandler>
	...

0800102c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001032:	2003      	movs	r0, #3
 8001034:	f000 f982 	bl	800133c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001038:	f001 ffa0 	bl	8002f7c <HAL_RCC_GetSysClockFreq>
 800103c:	4602      	mov	r2, r0
 800103e:	4b15      	ldr	r3, [pc, #84]	; (8001094 <HAL_Init+0x68>)
 8001040:	699b      	ldr	r3, [r3, #24]
 8001042:	0a1b      	lsrs	r3, r3, #8
 8001044:	f003 030f 	and.w	r3, r3, #15
 8001048:	4913      	ldr	r1, [pc, #76]	; (8001098 <HAL_Init+0x6c>)
 800104a:	5ccb      	ldrb	r3, [r1, r3]
 800104c:	f003 031f 	and.w	r3, r3, #31
 8001050:	fa22 f303 	lsr.w	r3, r2, r3
 8001054:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001056:	4b0f      	ldr	r3, [pc, #60]	; (8001094 <HAL_Init+0x68>)
 8001058:	699b      	ldr	r3, [r3, #24]
 800105a:	f003 030f 	and.w	r3, r3, #15
 800105e:	4a0e      	ldr	r2, [pc, #56]	; (8001098 <HAL_Init+0x6c>)
 8001060:	5cd3      	ldrb	r3, [r2, r3]
 8001062:	f003 031f 	and.w	r3, r3, #31
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	fa22 f303 	lsr.w	r3, r2, r3
 800106c:	4a0b      	ldr	r2, [pc, #44]	; (800109c <HAL_Init+0x70>)
 800106e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001070:	4a0b      	ldr	r2, [pc, #44]	; (80010a0 <HAL_Init+0x74>)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001076:	2000      	movs	r0, #0
 8001078:	f000 f814 	bl	80010a4 <HAL_InitTick>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e002      	b.n	800108c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001086:	f7ff fda7 	bl	8000bd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800108a:	2300      	movs	r3, #0
}
 800108c:	4618      	mov	r0, r3
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	58024400 	.word	0x58024400
 8001098:	0800615c 	.word	0x0800615c
 800109c:	24000004 	.word	0x24000004
 80010a0:	24000000 	.word	0x24000000

080010a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80010ac:	4b15      	ldr	r3, [pc, #84]	; (8001104 <HAL_InitTick+0x60>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d101      	bne.n	80010b8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80010b4:	2301      	movs	r3, #1
 80010b6:	e021      	b.n	80010fc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80010b8:	4b13      	ldr	r3, [pc, #76]	; (8001108 <HAL_InitTick+0x64>)
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	4b11      	ldr	r3, [pc, #68]	; (8001104 <HAL_InitTick+0x60>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	4619      	mov	r1, r3
 80010c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ce:	4618      	mov	r0, r3
 80010d0:	f000 f959 	bl	8001386 <HAL_SYSTICK_Config>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	e00e      	b.n	80010fc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2b0f      	cmp	r3, #15
 80010e2:	d80a      	bhi.n	80010fa <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010e4:	2200      	movs	r2, #0
 80010e6:	6879      	ldr	r1, [r7, #4]
 80010e8:	f04f 30ff 	mov.w	r0, #4294967295
 80010ec:	f000 f931 	bl	8001352 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010f0:	4a06      	ldr	r2, [pc, #24]	; (800110c <HAL_InitTick+0x68>)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010f6:	2300      	movs	r3, #0
 80010f8:	e000      	b.n	80010fc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	2400000c 	.word	0x2400000c
 8001108:	24000000 	.word	0x24000000
 800110c:	24000008 	.word	0x24000008

08001110 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001114:	4b06      	ldr	r3, [pc, #24]	; (8001130 <HAL_IncTick+0x20>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	461a      	mov	r2, r3
 800111a:	4b06      	ldr	r3, [pc, #24]	; (8001134 <HAL_IncTick+0x24>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4413      	add	r3, r2
 8001120:	4a04      	ldr	r2, [pc, #16]	; (8001134 <HAL_IncTick+0x24>)
 8001122:	6013      	str	r3, [r2, #0]
}
 8001124:	bf00      	nop
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	2400000c 	.word	0x2400000c
 8001134:	24000778 	.word	0x24000778

08001138 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  return uwTick;
 800113c:	4b03      	ldr	r3, [pc, #12]	; (800114c <HAL_GetTick+0x14>)
 800113e:	681b      	ldr	r3, [r3, #0]
}
 8001140:	4618      	mov	r0, r3
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	24000778 	.word	0x24000778

08001150 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001158:	f7ff ffee 	bl	8001138 <HAL_GetTick>
 800115c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001168:	d005      	beq.n	8001176 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800116a:	4b0a      	ldr	r3, [pc, #40]	; (8001194 <HAL_Delay+0x44>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	461a      	mov	r2, r3
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	4413      	add	r3, r2
 8001174:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001176:	bf00      	nop
 8001178:	f7ff ffde 	bl	8001138 <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	68fa      	ldr	r2, [r7, #12]
 8001184:	429a      	cmp	r2, r3
 8001186:	d8f7      	bhi.n	8001178 <HAL_Delay+0x28>
  {
  }
}
 8001188:	bf00      	nop
 800118a:	bf00      	nop
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	2400000c 	.word	0x2400000c

08001198 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800119c:	4b03      	ldr	r3, [pc, #12]	; (80011ac <HAL_GetREVID+0x14>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	0c1b      	lsrs	r3, r3, #16
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	5c001000 	.word	0x5c001000

080011b0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80011c0:	4904      	ldr	r1, [pc, #16]	; (80011d4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	604b      	str	r3, [r1, #4]
}
 80011c8:	bf00      	nop
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	58000400 	.word	0x58000400

080011d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f003 0307 	and.w	r3, r3, #7
 80011e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011e8:	4b0b      	ldr	r3, [pc, #44]	; (8001218 <__NVIC_SetPriorityGrouping+0x40>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ee:	68ba      	ldr	r2, [r7, #8]
 80011f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011f4:	4013      	ands	r3, r2
 80011f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001200:	4b06      	ldr	r3, [pc, #24]	; (800121c <__NVIC_SetPriorityGrouping+0x44>)
 8001202:	4313      	orrs	r3, r2
 8001204:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001206:	4a04      	ldr	r2, [pc, #16]	; (8001218 <__NVIC_SetPriorityGrouping+0x40>)
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	60d3      	str	r3, [r2, #12]
}
 800120c:	bf00      	nop
 800120e:	3714      	adds	r7, #20
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	e000ed00 	.word	0xe000ed00
 800121c:	05fa0000 	.word	0x05fa0000

08001220 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001224:	4b04      	ldr	r3, [pc, #16]	; (8001238 <__NVIC_GetPriorityGrouping+0x18>)
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	0a1b      	lsrs	r3, r3, #8
 800122a:	f003 0307 	and.w	r3, r3, #7
}
 800122e:	4618      	mov	r0, r3
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	e000ed00 	.word	0xe000ed00

0800123c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	6039      	str	r1, [r7, #0]
 8001246:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001248:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800124c:	2b00      	cmp	r3, #0
 800124e:	db0a      	blt.n	8001266 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	b2da      	uxtb	r2, r3
 8001254:	490c      	ldr	r1, [pc, #48]	; (8001288 <__NVIC_SetPriority+0x4c>)
 8001256:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800125a:	0112      	lsls	r2, r2, #4
 800125c:	b2d2      	uxtb	r2, r2
 800125e:	440b      	add	r3, r1
 8001260:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001264:	e00a      	b.n	800127c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	b2da      	uxtb	r2, r3
 800126a:	4908      	ldr	r1, [pc, #32]	; (800128c <__NVIC_SetPriority+0x50>)
 800126c:	88fb      	ldrh	r3, [r7, #6]
 800126e:	f003 030f 	and.w	r3, r3, #15
 8001272:	3b04      	subs	r3, #4
 8001274:	0112      	lsls	r2, r2, #4
 8001276:	b2d2      	uxtb	r2, r2
 8001278:	440b      	add	r3, r1
 800127a:	761a      	strb	r2, [r3, #24]
}
 800127c:	bf00      	nop
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	e000e100 	.word	0xe000e100
 800128c:	e000ed00 	.word	0xe000ed00

08001290 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001290:	b480      	push	{r7}
 8001292:	b089      	sub	sp, #36	; 0x24
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f003 0307 	and.w	r3, r3, #7
 80012a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	f1c3 0307 	rsb	r3, r3, #7
 80012aa:	2b04      	cmp	r3, #4
 80012ac:	bf28      	it	cs
 80012ae:	2304      	movcs	r3, #4
 80012b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	3304      	adds	r3, #4
 80012b6:	2b06      	cmp	r3, #6
 80012b8:	d902      	bls.n	80012c0 <NVIC_EncodePriority+0x30>
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	3b03      	subs	r3, #3
 80012be:	e000      	b.n	80012c2 <NVIC_EncodePriority+0x32>
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c4:	f04f 32ff 	mov.w	r2, #4294967295
 80012c8:	69bb      	ldr	r3, [r7, #24]
 80012ca:	fa02 f303 	lsl.w	r3, r2, r3
 80012ce:	43da      	mvns	r2, r3
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	401a      	ands	r2, r3
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012d8:	f04f 31ff 	mov.w	r1, #4294967295
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	fa01 f303 	lsl.w	r3, r1, r3
 80012e2:	43d9      	mvns	r1, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e8:	4313      	orrs	r3, r2
         );
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3724      	adds	r7, #36	; 0x24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
	...

080012f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3b01      	subs	r3, #1
 8001304:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001308:	d301      	bcc.n	800130e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800130a:	2301      	movs	r3, #1
 800130c:	e00f      	b.n	800132e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800130e:	4a0a      	ldr	r2, [pc, #40]	; (8001338 <SysTick_Config+0x40>)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3b01      	subs	r3, #1
 8001314:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001316:	210f      	movs	r1, #15
 8001318:	f04f 30ff 	mov.w	r0, #4294967295
 800131c:	f7ff ff8e 	bl	800123c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001320:	4b05      	ldr	r3, [pc, #20]	; (8001338 <SysTick_Config+0x40>)
 8001322:	2200      	movs	r2, #0
 8001324:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001326:	4b04      	ldr	r3, [pc, #16]	; (8001338 <SysTick_Config+0x40>)
 8001328:	2207      	movs	r2, #7
 800132a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800132c:	2300      	movs	r3, #0
}
 800132e:	4618      	mov	r0, r3
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	e000e010 	.word	0xe000e010

0800133c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7ff ff47 	bl	80011d8 <__NVIC_SetPriorityGrouping>
}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}

08001352 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	b086      	sub	sp, #24
 8001356:	af00      	add	r7, sp, #0
 8001358:	4603      	mov	r3, r0
 800135a:	60b9      	str	r1, [r7, #8]
 800135c:	607a      	str	r2, [r7, #4]
 800135e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001360:	f7ff ff5e 	bl	8001220 <__NVIC_GetPriorityGrouping>
 8001364:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	68b9      	ldr	r1, [r7, #8]
 800136a:	6978      	ldr	r0, [r7, #20]
 800136c:	f7ff ff90 	bl	8001290 <NVIC_EncodePriority>
 8001370:	4602      	mov	r2, r0
 8001372:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001376:	4611      	mov	r1, r2
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff ff5f 	bl	800123c <__NVIC_SetPriority>
}
 800137e:	bf00      	nop
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	b082      	sub	sp, #8
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f7ff ffb2 	bl	80012f8 <SysTick_Config>
 8001394:	4603      	mov	r3, r0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
	...

080013a0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e0cf      	b.n	8001552 <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d106      	bne.n	80013ca <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2223      	movs	r2, #35	; 0x23
 80013c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff fc21 	bl	8000c0c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ca:	4b64      	ldr	r3, [pc, #400]	; (800155c <HAL_ETH_Init+0x1bc>)
 80013cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80013d0:	4a62      	ldr	r2, [pc, #392]	; (800155c <HAL_ETH_Init+0x1bc>)
 80013d2:	f043 0302 	orr.w	r3, r3, #2
 80013d6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80013da:	4b60      	ldr	r3, [pc, #384]	; (800155c <HAL_ETH_Init+0x1bc>)
 80013dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	60bb      	str	r3, [r7, #8]
 80013e6:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	7a1b      	ldrb	r3, [r3, #8]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d103      	bne.n	80013f8 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80013f0:	2000      	movs	r0, #0
 80013f2:	f7ff fedd 	bl	80011b0 <HAL_SYSCFG_ETHInterfaceSelect>
 80013f6:	e003      	b.n	8001400 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80013f8:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80013fc:	f7ff fed8 	bl	80011b0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8001400:	4b57      	ldr	r3, [pc, #348]	; (8001560 <HAL_ETH_Init+0x1c0>)
 8001402:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	6812      	ldr	r2, [r2, #0]
 8001412:	f043 0301 	orr.w	r3, r3, #1
 8001416:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800141a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800141c:	f7ff fe8c 	bl	8001138 <HAL_GetTick>
 8001420:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001422:	e011      	b.n	8001448 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001424:	f7ff fe88 	bl	8001138 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001432:	d909      	bls.n	8001448 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2204      	movs	r2, #4
 8001438:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	22e0      	movs	r2, #224	; 0xe0
 8001440:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e084      	b.n	8001552 <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0301 	and.w	r3, r3, #1
 8001456:	2b00      	cmp	r3, #0
 8001458:	d1e4      	bne.n	8001424 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 f886 	bl	800156c <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001460:	f001 ff06 	bl	8003270 <HAL_RCC_GetHCLKFreq>
 8001464:	4603      	mov	r3, r0
 8001466:	4a3f      	ldr	r2, [pc, #252]	; (8001564 <HAL_ETH_Init+0x1c4>)
 8001468:	fba2 2303 	umull	r2, r3, r2, r3
 800146c:	0c9a      	lsrs	r2, r3, #18
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	3a01      	subs	r2, #1
 8001474:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f000 fa71 	bl	8001960 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001486:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800148a:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	6812      	ldr	r2, [r2, #0]
 8001492:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001496:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800149a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	695b      	ldr	r3, [r3, #20]
 80014a2:	f003 0303 	and.w	r3, r3, #3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d009      	beq.n	80014be <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2201      	movs	r2, #1
 80014ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	22e0      	movs	r2, #224	; 0xe0
 80014b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e049      	b.n	8001552 <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80014c6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80014ca:	4b27      	ldr	r3, [pc, #156]	; (8001568 <HAL_ETH_Init+0x1c8>)
 80014cc:	4013      	ands	r3, r2
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	6952      	ldr	r2, [r2, #20]
 80014d2:	0051      	lsls	r1, r2, #1
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	6812      	ldr	r2, [r2, #0]
 80014d8:	430b      	orrs	r3, r1
 80014da:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80014de:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f000 fad9 	bl	8001a9a <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f000 fb1f 	bl	8001b2c <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	3305      	adds	r3, #5
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	021a      	lsls	r2, r3, #8
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	3304      	adds	r3, #4
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	4619      	mov	r1, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	430a      	orrs	r2, r1
 8001508:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	3303      	adds	r3, #3
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	061a      	lsls	r2, r3, #24
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	3302      	adds	r3, #2
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	041b      	lsls	r3, r3, #16
 8001520:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	3301      	adds	r3, #1
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800152c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800153a:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800153c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2200      	movs	r2, #0
 8001544:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2210      	movs	r2, #16
 800154c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	58024400 	.word	0x58024400
 8001560:	58000400 	.word	0x58000400
 8001564:	431bde83 	.word	0x431bde83
 8001568:	ffff8001 	.word	0xffff8001

0800156c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800157c:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001584:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001586:	f001 fe73 	bl	8003270 <HAL_RCC_GetHCLKFreq>
 800158a:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	4a1e      	ldr	r2, [pc, #120]	; (8001608 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d908      	bls.n	80015a6 <HAL_ETH_SetMDIOClockRange+0x3a>
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	4a1d      	ldr	r2, [pc, #116]	; (800160c <HAL_ETH_SetMDIOClockRange+0xa0>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d804      	bhi.n	80015a6 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	e027      	b.n	80015f6 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	4a18      	ldr	r2, [pc, #96]	; (800160c <HAL_ETH_SetMDIOClockRange+0xa0>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d908      	bls.n	80015c0 <HAL_ETH_SetMDIOClockRange+0x54>
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	4a17      	ldr	r2, [pc, #92]	; (8001610 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d204      	bcs.n	80015c0 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	e01a      	b.n	80015f6 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	4a13      	ldr	r2, [pc, #76]	; (8001610 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d303      	bcc.n	80015d0 <HAL_ETH_SetMDIOClockRange+0x64>
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	4a12      	ldr	r2, [pc, #72]	; (8001614 <HAL_ETH_SetMDIOClockRange+0xa8>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d911      	bls.n	80015f4 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	4a10      	ldr	r2, [pc, #64]	; (8001614 <HAL_ETH_SetMDIOClockRange+0xa8>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d908      	bls.n	80015ea <HAL_ETH_SetMDIOClockRange+0x7e>
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	4a0f      	ldr	r2, [pc, #60]	; (8001618 <HAL_ETH_SetMDIOClockRange+0xac>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d804      	bhi.n	80015ea <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	e005      	b.n	80015f6 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015f0:	60fb      	str	r3, [r7, #12]
 80015f2:	e000      	b.n	80015f6 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 80015f4:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8001600:	bf00      	nop
 8001602:	3710      	adds	r7, #16
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	01312cff 	.word	0x01312cff
 800160c:	02160ebf 	.word	0x02160ebf
 8001610:	03938700 	.word	0x03938700
 8001614:	05f5e0ff 	.word	0x05f5e0ff
 8001618:	08f0d17f 	.word	0x08f0d17f

0800161c <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800162e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	791b      	ldrb	r3, [r3, #4]
 8001634:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001636:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	7b1b      	ldrb	r3, [r3, #12]
 800163c:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800163e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	7b5b      	ldrb	r3, [r3, #13]
 8001644:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001646:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	7b9b      	ldrb	r3, [r3, #14]
 800164c:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800164e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	7bdb      	ldrb	r3, [r3, #15]
 8001654:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001656:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001658:	683a      	ldr	r2, [r7, #0]
 800165a:	7c12      	ldrb	r2, [r2, #16]
 800165c:	2a00      	cmp	r2, #0
 800165e:	d102      	bne.n	8001666 <ETH_SetMACConfig+0x4a>
 8001660:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001664:	e000      	b.n	8001668 <ETH_SetMACConfig+0x4c>
 8001666:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001668:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	7c52      	ldrb	r2, [r2, #17]
 800166e:	2a00      	cmp	r2, #0
 8001670:	d102      	bne.n	8001678 <ETH_SetMACConfig+0x5c>
 8001672:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001676:	e000      	b.n	800167a <ETH_SetMACConfig+0x5e>
 8001678:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800167a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	7c9b      	ldrb	r3, [r3, #18]
 8001680:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001682:	431a      	orrs	r2, r3
               macconf->Speed |
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8001688:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800168e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	7f1b      	ldrb	r3, [r3, #28]
 8001694:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8001696:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	7f5b      	ldrb	r3, [r3, #29]
 800169c:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800169e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	7f92      	ldrb	r2, [r2, #30]
 80016a4:	2a00      	cmp	r2, #0
 80016a6:	d102      	bne.n	80016ae <ETH_SetMACConfig+0x92>
 80016a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016ac:	e000      	b.n	80016b0 <ETH_SetMACConfig+0x94>
 80016ae:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80016b0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	7fdb      	ldrb	r3, [r3, #31]
 80016b6:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80016b8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80016ba:	683a      	ldr	r2, [r7, #0]
 80016bc:	f892 2020 	ldrb.w	r2, [r2, #32]
 80016c0:	2a00      	cmp	r2, #0
 80016c2:	d102      	bne.n	80016ca <ETH_SetMACConfig+0xae>
 80016c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016c8:	e000      	b.n	80016cc <ETH_SetMACConfig+0xb0>
 80016ca:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80016cc:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80016d2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80016da:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 80016dc:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 80016e2:	4313      	orrs	r3, r2
 80016e4:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	4b56      	ldr	r3, [pc, #344]	; (8001848 <ETH_SetMACConfig+0x22c>)
 80016ee:	4013      	ands	r3, r2
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	6812      	ldr	r2, [r2, #0]
 80016f4:	68f9      	ldr	r1, [r7, #12]
 80016f6:	430b      	orrs	r3, r1
 80016f8:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016fe:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001706:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001708:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001710:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001712:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800171a:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800171c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800171e:	683a      	ldr	r2, [r7, #0]
 8001720:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8001724:	2a00      	cmp	r2, #0
 8001726:	d102      	bne.n	800172e <ETH_SetMACConfig+0x112>
 8001728:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800172c:	e000      	b.n	8001730 <ETH_SetMACConfig+0x114>
 800172e:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001730:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001736:	4313      	orrs	r3, r2
 8001738:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	685a      	ldr	r2, [r3, #4]
 8001740:	4b42      	ldr	r3, [pc, #264]	; (800184c <ETH_SetMACConfig+0x230>)
 8001742:	4013      	ands	r3, r2
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	6812      	ldr	r2, [r2, #0]
 8001748:	68f9      	ldr	r1, [r7, #12]
 800174a:	430b      	orrs	r3, r1
 800174c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001754:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800175a:	4313      	orrs	r3, r2
 800175c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	68da      	ldr	r2, [r3, #12]
 8001764:	4b3a      	ldr	r3, [pc, #232]	; (8001850 <ETH_SetMACConfig+0x234>)
 8001766:	4013      	ands	r3, r2
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	6812      	ldr	r2, [r2, #0]
 800176c:	68f9      	ldr	r1, [r7, #12]
 800176e:	430b      	orrs	r3, r1
 8001770:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001778:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800177e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8001780:	683a      	ldr	r2, [r7, #0]
 8001782:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001786:	2a00      	cmp	r2, #0
 8001788:	d101      	bne.n	800178e <ETH_SetMACConfig+0x172>
 800178a:	2280      	movs	r2, #128	; 0x80
 800178c:	e000      	b.n	8001790 <ETH_SetMACConfig+0x174>
 800178e:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001790:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001796:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001798:	4313      	orrs	r3, r2
 800179a:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80017a2:	f64f 730d 	movw	r3, #65293	; 0xff0d
 80017a6:	4013      	ands	r3, r2
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	6812      	ldr	r2, [r2, #0]
 80017ac:	68f9      	ldr	r1, [r7, #12]
 80017ae:	430b      	orrs	r3, r1
 80017b0:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80017b8:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80017c0:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80017c2:	4313      	orrs	r3, r2
 80017c4:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017ce:	f023 0103 	bic.w	r1, r3, #3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	68fa      	ldr	r2, [r7, #12]
 80017d8:	430a      	orrs	r2, r1
 80017da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80017e6:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	430a      	orrs	r2, r1
 80017f4:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80017fc:	683a      	ldr	r2, [r7, #0]
 80017fe:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8001802:	2a00      	cmp	r2, #0
 8001804:	d101      	bne.n	800180a <ETH_SetMACConfig+0x1ee>
 8001806:	2240      	movs	r2, #64	; 0x40
 8001808:	e000      	b.n	800180c <ETH_SetMACConfig+0x1f0>
 800180a:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 800180c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8001814:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001816:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800181e:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001820:	4313      	orrs	r3, r2
 8001822:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 800182c:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	430a      	orrs	r2, r1
 8001838:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 800183c:	bf00      	nop
 800183e:	3714      	adds	r7, #20
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	00048083 	.word	0x00048083
 800184c:	c0f88000 	.word	0xc0f88000
 8001850:	fffffef0 	.word	0xfffffef0

08001854 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	4b38      	ldr	r3, [pc, #224]	; (800194c <ETH_SetDMAConfig+0xf8>)
 800186a:	4013      	ands	r3, r2
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	6811      	ldr	r1, [r2, #0]
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	6812      	ldr	r2, [r2, #0]
 8001874:	430b      	orrs	r3, r1
 8001876:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800187a:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	791b      	ldrb	r3, [r3, #4]
 8001880:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001886:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	7b1b      	ldrb	r3, [r3, #12]
 800188c:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800188e:	4313      	orrs	r3, r2
 8001890:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800189a:	685a      	ldr	r2, [r3, #4]
 800189c:	4b2c      	ldr	r3, [pc, #176]	; (8001950 <ETH_SetDMAConfig+0xfc>)
 800189e:	4013      	ands	r3, r2
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	6812      	ldr	r2, [r2, #0]
 80018a4:	68f9      	ldr	r1, [r7, #12]
 80018a6:	430b      	orrs	r3, r1
 80018a8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80018ac:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	7b5b      	ldrb	r3, [r3, #13]
 80018b2:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80018b8:	4313      	orrs	r3, r2
 80018ba:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018c4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80018c8:	4b22      	ldr	r3, [pc, #136]	; (8001954 <ETH_SetDMAConfig+0x100>)
 80018ca:	4013      	ands	r3, r2
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	6812      	ldr	r2, [r2, #0]
 80018d0:	68f9      	ldr	r1, [r7, #12]
 80018d2:	430b      	orrs	r3, r1
 80018d4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80018d8:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	7d1b      	ldrb	r3, [r3, #20]
 80018e4:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80018e6:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	7f5b      	ldrb	r3, [r3, #29]
 80018ec:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80018ee:	4313      	orrs	r3, r2
 80018f0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018fa:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80018fe:	4b16      	ldr	r3, [pc, #88]	; (8001958 <ETH_SetDMAConfig+0x104>)
 8001900:	4013      	ands	r3, r2
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	6812      	ldr	r2, [r2, #0]
 8001906:	68f9      	ldr	r1, [r7, #12]
 8001908:	430b      	orrs	r3, r1
 800190a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800190e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	7f1b      	ldrb	r3, [r3, #28]
 8001916:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800191c:	4313      	orrs	r3, r2
 800191e:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001928:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800192c:	4b0b      	ldr	r3, [pc, #44]	; (800195c <ETH_SetDMAConfig+0x108>)
 800192e:	4013      	ands	r3, r2
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	6812      	ldr	r2, [r2, #0]
 8001934:	68f9      	ldr	r1, [r7, #12]
 8001936:	430b      	orrs	r3, r1
 8001938:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800193c:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 8001940:	bf00      	nop
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	ffff87fd 	.word	0xffff87fd
 8001950:	ffff2ffe 	.word	0xffff2ffe
 8001954:	fffec000 	.word	0xfffec000
 8001958:	ffc0efef 	.word	0xffc0efef
 800195c:	7fc0ffff 	.word	0x7fc0ffff

08001960 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b0a4      	sub	sp, #144	; 0x90
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001968:	2301      	movs	r3, #1
 800196a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800196e:	2300      	movs	r3, #0
 8001970:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001972:	2300      	movs	r3, #0
 8001974:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001978:	2300      	movs	r3, #0
 800197a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800197e:	2301      	movs	r3, #1
 8001980:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001984:	2301      	movs	r3, #1
 8001986:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800198a:	2301      	movs	r3, #1
 800198c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001990:	2300      	movs	r3, #0
 8001992:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001996:	2301      	movs	r3, #1
 8001998:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800199c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019a0:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80019a2:	2300      	movs	r3, #0
 80019a4:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80019a8:	2300      	movs	r3, #0
 80019aa:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80019b2:	2300      	movs	r3, #0
 80019b4:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80019b8:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80019bc:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80019be:	2300      	movs	r3, #0
 80019c0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80019c4:	2300      	movs	r3, #0
 80019c6:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80019c8:	2301      	movs	r3, #1
 80019ca:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80019ce:	2300      	movs	r3, #0
 80019d0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80019d4:	2300      	movs	r3, #0
 80019d6:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80019da:	2300      	movs	r3, #0
 80019dc:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 80019de:	2300      	movs	r3, #0
 80019e0:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80019e2:	2300      	movs	r3, #0
 80019e4:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80019ec:	2300      	movs	r3, #0
 80019ee:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80019f2:	2301      	movs	r3, #1
 80019f4:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80019f8:	2320      	movs	r3, #32
 80019fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80019fe:	2301      	movs	r3, #1
 8001a00:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001a04:	2300      	movs	r3, #0
 8001a06:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001a0a:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8001a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001a10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a14:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001a22:	2300      	movs	r3, #0
 8001a24:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001a34:	2301      	movs	r3, #1
 8001a36:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001a44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a48:	4619      	mov	r1, r3
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f7ff fde6 	bl	800161c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001a50:	2301      	movs	r3, #1
 8001a52:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001a54:	2301      	movs	r3, #1
 8001a56:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001a62:	2300      	movs	r3, #0
 8001a64:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001a66:	2300      	movs	r3, #0
 8001a68:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001a6a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001a6e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001a70:	2300      	movs	r3, #0
 8001a72:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001a74:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001a78:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001a80:	f44f 7306 	mov.w	r3, #536	; 0x218
 8001a84:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001a86:	f107 0308 	add.w	r3, r7, #8
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff fee1 	bl	8001854 <ETH_SetDMAConfig>
}
 8001a92:	bf00      	nop
 8001a94:	3790      	adds	r7, #144	; 0x90
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	b085      	sub	sp, #20
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	e01d      	b.n	8001ae4 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	68d9      	ldr	r1, [r3, #12]
 8001aac:	68fa      	ldr	r2, [r7, #12]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	4413      	add	r3, r2
 8001ab4:	00db      	lsls	r3, r3, #3
 8001ab6:	440b      	add	r3, r1
 8001ab8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001ad2:	68b9      	ldr	r1, [r7, #8]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	3206      	adds	r2, #6
 8001ada:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	2b03      	cmp	r3, #3
 8001ae8:	d9de      	bls.n	8001aa8 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2200      	movs	r2, #0
 8001aee:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001af8:	461a      	mov	r2, r3
 8001afa:	2303      	movs	r3, #3
 8001afc:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	68da      	ldr	r2, [r3, #12]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b0c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	68da      	ldr	r2, [r3, #12]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001b1c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8001b20:	bf00      	nop
 8001b22:	3714      	adds	r7, #20
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001b34:	2300      	movs	r3, #0
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	e023      	b.n	8001b82 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6919      	ldr	r1, [r3, #16]
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	4613      	mov	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	4413      	add	r3, r2
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	440b      	add	r3, r1
 8001b4a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	2200      	movs	r2, #0
 8001b56:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	2200      	movs	r2, #0
 8001b62:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	2200      	movs	r2, #0
 8001b68:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001b70:	68b9      	ldr	r1, [r7, #8]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	68fa      	ldr	r2, [r7, #12]
 8001b76:	3212      	adds	r2, #18
 8001b78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2b03      	cmp	r3, #3
 8001b86:	d9d8      	bls.n	8001b3a <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001bae:	461a      	mov	r2, r3
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	691a      	ldr	r2, [r3, #16]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001bc2:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	691b      	ldr	r3, [r3, #16]
 8001bca:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001bd6:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8001bda:	bf00      	nop
 8001bdc:	3714      	adds	r7, #20
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
	...

08001be8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b089      	sub	sp, #36	; 0x24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001bf6:	4b89      	ldr	r3, [pc, #548]	; (8001e1c <HAL_GPIO_Init+0x234>)
 8001bf8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001bfa:	e194      	b.n	8001f26 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	2101      	movs	r1, #1
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	fa01 f303 	lsl.w	r3, r1, r3
 8001c08:	4013      	ands	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	f000 8186 	beq.w	8001f20 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f003 0303 	and.w	r3, r3, #3
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d005      	beq.n	8001c2c <HAL_GPIO_Init+0x44>
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f003 0303 	and.w	r3, r3, #3
 8001c28:	2b02      	cmp	r3, #2
 8001c2a:	d130      	bne.n	8001c8e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	2203      	movs	r2, #3
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	4013      	ands	r3, r2
 8001c42:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	68da      	ldr	r2, [r3, #12]
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c62:	2201      	movs	r2, #1
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	4013      	ands	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	091b      	lsrs	r3, r3, #4
 8001c78:	f003 0201 	and.w	r2, r3, #1
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f003 0303 	and.w	r3, r3, #3
 8001c96:	2b03      	cmp	r3, #3
 8001c98:	d017      	beq.n	8001cca <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	005b      	lsls	r3, r3, #1
 8001ca4:	2203      	movs	r2, #3
 8001ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8001caa:	43db      	mvns	r3, r3
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	4013      	ands	r3, r2
 8001cb0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	689a      	ldr	r2, [r3, #8]
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f003 0303 	and.w	r3, r3, #3
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d123      	bne.n	8001d1e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	08da      	lsrs	r2, r3, #3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	3208      	adds	r2, #8
 8001cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	220f      	movs	r2, #15
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	43db      	mvns	r3, r3
 8001cf4:	69ba      	ldr	r2, [r7, #24]
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	691a      	ldr	r2, [r3, #16]
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	f003 0307 	and.w	r3, r3, #7
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	08da      	lsrs	r2, r3, #3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3208      	adds	r2, #8
 8001d18:	69b9      	ldr	r1, [r7, #24]
 8001d1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	005b      	lsls	r3, r3, #1
 8001d28:	2203      	movs	r2, #3
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	4013      	ands	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f003 0203 	and.w	r2, r3, #3
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	f000 80e0 	beq.w	8001f20 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d60:	4b2f      	ldr	r3, [pc, #188]	; (8001e20 <HAL_GPIO_Init+0x238>)
 8001d62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001d66:	4a2e      	ldr	r2, [pc, #184]	; (8001e20 <HAL_GPIO_Init+0x238>)
 8001d68:	f043 0302 	orr.w	r3, r3, #2
 8001d6c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001d70:	4b2b      	ldr	r3, [pc, #172]	; (8001e20 <HAL_GPIO_Init+0x238>)
 8001d72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d7e:	4a29      	ldr	r2, [pc, #164]	; (8001e24 <HAL_GPIO_Init+0x23c>)
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	089b      	lsrs	r3, r3, #2
 8001d84:	3302      	adds	r3, #2
 8001d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	f003 0303 	and.w	r3, r3, #3
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	220f      	movs	r2, #15
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4a20      	ldr	r2, [pc, #128]	; (8001e28 <HAL_GPIO_Init+0x240>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d052      	beq.n	8001e50 <HAL_GPIO_Init+0x268>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4a1f      	ldr	r2, [pc, #124]	; (8001e2c <HAL_GPIO_Init+0x244>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d031      	beq.n	8001e16 <HAL_GPIO_Init+0x22e>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4a1e      	ldr	r2, [pc, #120]	; (8001e30 <HAL_GPIO_Init+0x248>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d02b      	beq.n	8001e12 <HAL_GPIO_Init+0x22a>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a1d      	ldr	r2, [pc, #116]	; (8001e34 <HAL_GPIO_Init+0x24c>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d025      	beq.n	8001e0e <HAL_GPIO_Init+0x226>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a1c      	ldr	r2, [pc, #112]	; (8001e38 <HAL_GPIO_Init+0x250>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d01f      	beq.n	8001e0a <HAL_GPIO_Init+0x222>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a1b      	ldr	r2, [pc, #108]	; (8001e3c <HAL_GPIO_Init+0x254>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d019      	beq.n	8001e06 <HAL_GPIO_Init+0x21e>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a1a      	ldr	r2, [pc, #104]	; (8001e40 <HAL_GPIO_Init+0x258>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d013      	beq.n	8001e02 <HAL_GPIO_Init+0x21a>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a19      	ldr	r2, [pc, #100]	; (8001e44 <HAL_GPIO_Init+0x25c>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d00d      	beq.n	8001dfe <HAL_GPIO_Init+0x216>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4a18      	ldr	r2, [pc, #96]	; (8001e48 <HAL_GPIO_Init+0x260>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d007      	beq.n	8001dfa <HAL_GPIO_Init+0x212>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a17      	ldr	r2, [pc, #92]	; (8001e4c <HAL_GPIO_Init+0x264>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d101      	bne.n	8001df6 <HAL_GPIO_Init+0x20e>
 8001df2:	2309      	movs	r3, #9
 8001df4:	e02d      	b.n	8001e52 <HAL_GPIO_Init+0x26a>
 8001df6:	230a      	movs	r3, #10
 8001df8:	e02b      	b.n	8001e52 <HAL_GPIO_Init+0x26a>
 8001dfa:	2308      	movs	r3, #8
 8001dfc:	e029      	b.n	8001e52 <HAL_GPIO_Init+0x26a>
 8001dfe:	2307      	movs	r3, #7
 8001e00:	e027      	b.n	8001e52 <HAL_GPIO_Init+0x26a>
 8001e02:	2306      	movs	r3, #6
 8001e04:	e025      	b.n	8001e52 <HAL_GPIO_Init+0x26a>
 8001e06:	2305      	movs	r3, #5
 8001e08:	e023      	b.n	8001e52 <HAL_GPIO_Init+0x26a>
 8001e0a:	2304      	movs	r3, #4
 8001e0c:	e021      	b.n	8001e52 <HAL_GPIO_Init+0x26a>
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e01f      	b.n	8001e52 <HAL_GPIO_Init+0x26a>
 8001e12:	2302      	movs	r3, #2
 8001e14:	e01d      	b.n	8001e52 <HAL_GPIO_Init+0x26a>
 8001e16:	2301      	movs	r3, #1
 8001e18:	e01b      	b.n	8001e52 <HAL_GPIO_Init+0x26a>
 8001e1a:	bf00      	nop
 8001e1c:	58000080 	.word	0x58000080
 8001e20:	58024400 	.word	0x58024400
 8001e24:	58000400 	.word	0x58000400
 8001e28:	58020000 	.word	0x58020000
 8001e2c:	58020400 	.word	0x58020400
 8001e30:	58020800 	.word	0x58020800
 8001e34:	58020c00 	.word	0x58020c00
 8001e38:	58021000 	.word	0x58021000
 8001e3c:	58021400 	.word	0x58021400
 8001e40:	58021800 	.word	0x58021800
 8001e44:	58021c00 	.word	0x58021c00
 8001e48:	58022000 	.word	0x58022000
 8001e4c:	58022400 	.word	0x58022400
 8001e50:	2300      	movs	r3, #0
 8001e52:	69fa      	ldr	r2, [r7, #28]
 8001e54:	f002 0203 	and.w	r2, r2, #3
 8001e58:	0092      	lsls	r2, r2, #2
 8001e5a:	4093      	lsls	r3, r2
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e62:	4938      	ldr	r1, [pc, #224]	; (8001f44 <HAL_GPIO_Init+0x35c>)
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	089b      	lsrs	r3, r3, #2
 8001e68:	3302      	adds	r3, #2
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001e8e:	69ba      	ldr	r2, [r7, #24]
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001e96:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e9a:	69bb      	ldr	r3, [r7, #24]
 8001e9c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001e9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	69ba      	ldr	r2, [r7, #24]
 8001eac:	4013      	ands	r3, r2
 8001eae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001ec4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d003      	beq.n	8001ef0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	43db      	mvns	r3, r3
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	4013      	ands	r3, r2
 8001f04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d003      	beq.n	8001f1a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	3301      	adds	r3, #1
 8001f24:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f47f ae63 	bne.w	8001bfc <HAL_GPIO_Init+0x14>
  }
}
 8001f36:	bf00      	nop
 8001f38:	bf00      	nop
 8001f3a:	3724      	adds	r7, #36	; 0x24
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr
 8001f44:	58000400 	.word	0x58000400

08001f48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	460b      	mov	r3, r1
 8001f52:	807b      	strh	r3, [r7, #2]
 8001f54:	4613      	mov	r3, r2
 8001f56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f58:	787b      	ldrb	r3, [r7, #1]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f5e:	887a      	ldrh	r2, [r7, #2]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001f64:	e003      	b.n	8001f6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001f66:	887b      	ldrh	r3, [r7, #2]
 8001f68:	041a      	lsls	r2, r3, #16
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	619a      	str	r2, [r3, #24]
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b085      	sub	sp, #20
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
 8001f82:	460b      	mov	r3, r1
 8001f84:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	695b      	ldr	r3, [r3, #20]
 8001f8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f8c:	887a      	ldrh	r2, [r7, #2]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	4013      	ands	r3, r2
 8001f92:	041a      	lsls	r2, r3, #16
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	43d9      	mvns	r1, r3
 8001f98:	887b      	ldrh	r3, [r7, #2]
 8001f9a:	400b      	ands	r3, r1
 8001f9c:	431a      	orrs	r2, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	619a      	str	r2, [r3, #24]
}
 8001fa2:	bf00      	nop
 8001fa4:	3714      	adds	r7, #20
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
	...

08001fb0 <HAL_HSEM_Take>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
  }
#else
  /* First step  write R register with MasterID, processID and take bit=1*/
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK);
 8001fba:	490c      	ldr	r1, [pc, #48]	; (8001fec <HAL_HSEM_Take+0x3c>)
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	4b0c      	ldr	r3, [pc, #48]	; (8001ff0 <HAL_HSEM_Take+0x40>)
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  /* second step : read the R register . Take achieved if MasterID and processID match and take bit set to 1 */
  if (HSEM->R[SemID] == (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK))
 8001fc8:	4a08      	ldr	r2, [pc, #32]	; (8001fec <HAL_HSEM_Take+0x3c>)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001fd0:	6839      	ldr	r1, [r7, #0]
 8001fd2:	4b07      	ldr	r3, [pc, #28]	; (8001ff0 <HAL_HSEM_Take+0x40>)
 8001fd4:	430b      	orrs	r3, r1
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d101      	bne.n	8001fde <HAL_HSEM_Take+0x2e>
  {
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	e000      	b.n	8001fe0 <HAL_HSEM_Take+0x30>
  }
#endif

  /* Semaphore take fails*/
  return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	58026400 	.word	0x58026400
 8001ff0:	80000300 	.word	0x80000300

08001ff4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001ffc:	4a08      	ldr	r2, [pc, #32]	; (8002020 <HAL_HSEM_FastTake+0x2c>)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	3320      	adds	r3, #32
 8002002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002006:	4a07      	ldr	r2, [pc, #28]	; (8002024 <HAL_HSEM_FastTake+0x30>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d101      	bne.n	8002010 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800200c:	2300      	movs	r3, #0
 800200e:	e000      	b.n	8002012 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
}
 8002012:	4618      	mov	r0, r3
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	58026400 	.word	0x58026400
 8002024:	80000300 	.word	0x80000300

08002028 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002032:	4906      	ldr	r1, [pc, #24]	; (800204c <HAL_HSEM_Release+0x24>)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	58026400 	.word	0x58026400

08002050 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002050:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002052:	b08f      	sub	sp, #60	; 0x3c
 8002054:	af0a      	add	r7, sp, #40	; 0x28
 8002056:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e116      	b.n	8002290 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b00      	cmp	r3, #0
 8002072:	d106      	bne.n	8002082 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f7fe fef9 	bl	8000e74 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2203      	movs	r2, #3
 8002086:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800208e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002092:	2b00      	cmp	r3, #0
 8002094:	d102      	bne.n	800209c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4618      	mov	r0, r3
 80020a2:	f003 fd87 	bl	8005bb4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	603b      	str	r3, [r7, #0]
 80020ac:	687e      	ldr	r6, [r7, #4]
 80020ae:	466d      	mov	r5, sp
 80020b0:	f106 0410 	add.w	r4, r6, #16
 80020b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020bc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020c0:	e885 0003 	stmia.w	r5, {r0, r1}
 80020c4:	1d33      	adds	r3, r6, #4
 80020c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020c8:	6838      	ldr	r0, [r7, #0]
 80020ca:	f003 fd05 	bl	8005ad8 <USB_CoreInit>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d005      	beq.n	80020e0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2202      	movs	r2, #2
 80020d8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e0d7      	b.n	8002290 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2100      	movs	r1, #0
 80020e6:	4618      	mov	r0, r3
 80020e8:	f003 fd75 	bl	8005bd6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020ec:	2300      	movs	r3, #0
 80020ee:	73fb      	strb	r3, [r7, #15]
 80020f0:	e04a      	b.n	8002188 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80020f2:	7bfa      	ldrb	r2, [r7, #15]
 80020f4:	6879      	ldr	r1, [r7, #4]
 80020f6:	4613      	mov	r3, r2
 80020f8:	00db      	lsls	r3, r3, #3
 80020fa:	4413      	add	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	440b      	add	r3, r1
 8002100:	333d      	adds	r3, #61	; 0x3d
 8002102:	2201      	movs	r2, #1
 8002104:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002106:	7bfa      	ldrb	r2, [r7, #15]
 8002108:	6879      	ldr	r1, [r7, #4]
 800210a:	4613      	mov	r3, r2
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	4413      	add	r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	440b      	add	r3, r1
 8002114:	333c      	adds	r3, #60	; 0x3c
 8002116:	7bfa      	ldrb	r2, [r7, #15]
 8002118:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800211a:	7bfa      	ldrb	r2, [r7, #15]
 800211c:	7bfb      	ldrb	r3, [r7, #15]
 800211e:	b298      	uxth	r0, r3
 8002120:	6879      	ldr	r1, [r7, #4]
 8002122:	4613      	mov	r3, r2
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	4413      	add	r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	440b      	add	r3, r1
 800212c:	3344      	adds	r3, #68	; 0x44
 800212e:	4602      	mov	r2, r0
 8002130:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002132:	7bfa      	ldrb	r2, [r7, #15]
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	4613      	mov	r3, r2
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	4413      	add	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	440b      	add	r3, r1
 8002140:	3340      	adds	r3, #64	; 0x40
 8002142:	2200      	movs	r2, #0
 8002144:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002146:	7bfa      	ldrb	r2, [r7, #15]
 8002148:	6879      	ldr	r1, [r7, #4]
 800214a:	4613      	mov	r3, r2
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	4413      	add	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	440b      	add	r3, r1
 8002154:	3348      	adds	r3, #72	; 0x48
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800215a:	7bfa      	ldrb	r2, [r7, #15]
 800215c:	6879      	ldr	r1, [r7, #4]
 800215e:	4613      	mov	r3, r2
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	4413      	add	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	440b      	add	r3, r1
 8002168:	334c      	adds	r3, #76	; 0x4c
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800216e:	7bfa      	ldrb	r2, [r7, #15]
 8002170:	6879      	ldr	r1, [r7, #4]
 8002172:	4613      	mov	r3, r2
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	4413      	add	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	440b      	add	r3, r1
 800217c:	3354      	adds	r3, #84	; 0x54
 800217e:	2200      	movs	r2, #0
 8002180:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	3301      	adds	r3, #1
 8002186:	73fb      	strb	r3, [r7, #15]
 8002188:	7bfa      	ldrb	r2, [r7, #15]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	429a      	cmp	r2, r3
 8002190:	d3af      	bcc.n	80020f2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002192:	2300      	movs	r3, #0
 8002194:	73fb      	strb	r3, [r7, #15]
 8002196:	e044      	b.n	8002222 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002198:	7bfa      	ldrb	r2, [r7, #15]
 800219a:	6879      	ldr	r1, [r7, #4]
 800219c:	4613      	mov	r3, r2
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	4413      	add	r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	440b      	add	r3, r1
 80021a6:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80021aa:	2200      	movs	r2, #0
 80021ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80021ae:	7bfa      	ldrb	r2, [r7, #15]
 80021b0:	6879      	ldr	r1, [r7, #4]
 80021b2:	4613      	mov	r3, r2
 80021b4:	00db      	lsls	r3, r3, #3
 80021b6:	4413      	add	r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	440b      	add	r3, r1
 80021bc:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80021c0:	7bfa      	ldrb	r2, [r7, #15]
 80021c2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80021c4:	7bfa      	ldrb	r2, [r7, #15]
 80021c6:	6879      	ldr	r1, [r7, #4]
 80021c8:	4613      	mov	r3, r2
 80021ca:	00db      	lsls	r3, r3, #3
 80021cc:	4413      	add	r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	440b      	add	r3, r1
 80021d2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80021d6:	2200      	movs	r2, #0
 80021d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80021da:	7bfa      	ldrb	r2, [r7, #15]
 80021dc:	6879      	ldr	r1, [r7, #4]
 80021de:	4613      	mov	r3, r2
 80021e0:	00db      	lsls	r3, r3, #3
 80021e2:	4413      	add	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	440b      	add	r3, r1
 80021e8:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80021f0:	7bfa      	ldrb	r2, [r7, #15]
 80021f2:	6879      	ldr	r1, [r7, #4]
 80021f4:	4613      	mov	r3, r2
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	4413      	add	r3, r2
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	440b      	add	r3, r1
 80021fe:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002206:	7bfa      	ldrb	r2, [r7, #15]
 8002208:	6879      	ldr	r1, [r7, #4]
 800220a:	4613      	mov	r3, r2
 800220c:	00db      	lsls	r3, r3, #3
 800220e:	4413      	add	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	440b      	add	r3, r1
 8002214:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800221c:	7bfb      	ldrb	r3, [r7, #15]
 800221e:	3301      	adds	r3, #1
 8002220:	73fb      	strb	r3, [r7, #15]
 8002222:	7bfa      	ldrb	r2, [r7, #15]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	429a      	cmp	r2, r3
 800222a:	d3b5      	bcc.n	8002198 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	603b      	str	r3, [r7, #0]
 8002232:	687e      	ldr	r6, [r7, #4]
 8002234:	466d      	mov	r5, sp
 8002236:	f106 0410 	add.w	r4, r6, #16
 800223a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800223c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800223e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002240:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002242:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002246:	e885 0003 	stmia.w	r5, {r0, r1}
 800224a:	1d33      	adds	r3, r6, #4
 800224c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800224e:	6838      	ldr	r0, [r7, #0]
 8002250:	f003 fd0e 	bl	8005c70 <USB_DevInit>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d005      	beq.n	8002266 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2202      	movs	r2, #2
 800225e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e014      	b.n	8002290 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2201      	movs	r2, #1
 8002272:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227a:	2b01      	cmp	r3, #1
 800227c:	d102      	bne.n	8002284 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f80a 	bl	8002298 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4618      	mov	r0, r3
 800228a:	f003 fecc 	bl	8006026 <USB_DevDisconnect>

  return HAL_OK;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	3714      	adds	r7, #20
 8002294:	46bd      	mov	sp, r7
 8002296:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002298 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2201      	movs	r2, #1
 80022aa:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	699b      	ldr	r3, [r3, #24]
 80022ba:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80022c6:	4b05      	ldr	r3, [pc, #20]	; (80022dc <HAL_PCDEx_ActivateLPM+0x44>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3714      	adds	r7, #20
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr
 80022dc:	10000003 	.word	0x10000003

080022e0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80022e8:	4b29      	ldr	r3, [pc, #164]	; (8002390 <HAL_PWREx_ConfigSupply+0xb0>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	f003 0307 	and.w	r3, r3, #7
 80022f0:	2b06      	cmp	r3, #6
 80022f2:	d00a      	beq.n	800230a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80022f4:	4b26      	ldr	r3, [pc, #152]	; (8002390 <HAL_PWREx_ConfigSupply+0xb0>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d001      	beq.n	8002306 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e040      	b.n	8002388 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002306:	2300      	movs	r3, #0
 8002308:	e03e      	b.n	8002388 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800230a:	4b21      	ldr	r3, [pc, #132]	; (8002390 <HAL_PWREx_ConfigSupply+0xb0>)
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8002312:	491f      	ldr	r1, [pc, #124]	; (8002390 <HAL_PWREx_ConfigSupply+0xb0>)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4313      	orrs	r3, r2
 8002318:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800231a:	f7fe ff0d 	bl	8001138 <HAL_GetTick>
 800231e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002320:	e009      	b.n	8002336 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002322:	f7fe ff09 	bl	8001138 <HAL_GetTick>
 8002326:	4602      	mov	r2, r0
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002330:	d901      	bls.n	8002336 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e028      	b.n	8002388 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002336:	4b16      	ldr	r3, [pc, #88]	; (8002390 <HAL_PWREx_ConfigSupply+0xb0>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800233e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002342:	d1ee      	bne.n	8002322 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2b1e      	cmp	r3, #30
 8002348:	d008      	beq.n	800235c <HAL_PWREx_ConfigSupply+0x7c>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2b2e      	cmp	r3, #46	; 0x2e
 800234e:	d005      	beq.n	800235c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b1d      	cmp	r3, #29
 8002354:	d002      	beq.n	800235c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2b2d      	cmp	r3, #45	; 0x2d
 800235a:	d114      	bne.n	8002386 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800235c:	f7fe feec 	bl	8001138 <HAL_GetTick>
 8002360:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002362:	e009      	b.n	8002378 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002364:	f7fe fee8 	bl	8001138 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002372:	d901      	bls.n	8002378 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e007      	b.n	8002388 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002378:	4b05      	ldr	r3, [pc, #20]	; (8002390 <HAL_PWREx_ConfigSupply+0xb0>)
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002380:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002384:	d1ee      	bne.n	8002364 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	3710      	adds	r7, #16
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	58024800 	.word	0x58024800

08002394 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002398:	4b05      	ldr	r3, [pc, #20]	; (80023b0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	4a04      	ldr	r2, [pc, #16]	; (80023b0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800239e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023a2:	60d3      	str	r3, [r2, #12]
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	58024800 	.word	0x58024800

080023b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b08c      	sub	sp, #48	; 0x30
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d102      	bne.n	80023c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	f000 bc1d 	b.w	8002c02 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f000 8087 	beq.w	80024e4 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023d6:	4b99      	ldr	r3, [pc, #612]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80023de:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80023e0:	4b96      	ldr	r3, [pc, #600]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80023e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e4:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80023e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023e8:	2b10      	cmp	r3, #16
 80023ea:	d007      	beq.n	80023fc <HAL_RCC_OscConfig+0x48>
 80023ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ee:	2b18      	cmp	r3, #24
 80023f0:	d110      	bne.n	8002414 <HAL_RCC_OscConfig+0x60>
 80023f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023f4:	f003 0303 	and.w	r3, r3, #3
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d10b      	bne.n	8002414 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023fc:	4b8f      	ldr	r3, [pc, #572]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d06c      	beq.n	80024e2 <HAL_RCC_OscConfig+0x12e>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d168      	bne.n	80024e2 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e3f6      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800241c:	d106      	bne.n	800242c <HAL_RCC_OscConfig+0x78>
 800241e:	4b87      	ldr	r3, [pc, #540]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a86      	ldr	r2, [pc, #536]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002424:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002428:	6013      	str	r3, [r2, #0]
 800242a:	e02e      	b.n	800248a <HAL_RCC_OscConfig+0xd6>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d10c      	bne.n	800244e <HAL_RCC_OscConfig+0x9a>
 8002434:	4b81      	ldr	r3, [pc, #516]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a80      	ldr	r2, [pc, #512]	; (800263c <HAL_RCC_OscConfig+0x288>)
 800243a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800243e:	6013      	str	r3, [r2, #0]
 8002440:	4b7e      	ldr	r3, [pc, #504]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a7d      	ldr	r2, [pc, #500]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002446:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800244a:	6013      	str	r3, [r2, #0]
 800244c:	e01d      	b.n	800248a <HAL_RCC_OscConfig+0xd6>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002456:	d10c      	bne.n	8002472 <HAL_RCC_OscConfig+0xbe>
 8002458:	4b78      	ldr	r3, [pc, #480]	; (800263c <HAL_RCC_OscConfig+0x288>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a77      	ldr	r2, [pc, #476]	; (800263c <HAL_RCC_OscConfig+0x288>)
 800245e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002462:	6013      	str	r3, [r2, #0]
 8002464:	4b75      	ldr	r3, [pc, #468]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a74      	ldr	r2, [pc, #464]	; (800263c <HAL_RCC_OscConfig+0x288>)
 800246a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800246e:	6013      	str	r3, [r2, #0]
 8002470:	e00b      	b.n	800248a <HAL_RCC_OscConfig+0xd6>
 8002472:	4b72      	ldr	r3, [pc, #456]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a71      	ldr	r2, [pc, #452]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002478:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800247c:	6013      	str	r3, [r2, #0]
 800247e:	4b6f      	ldr	r3, [pc, #444]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a6e      	ldr	r2, [pc, #440]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002484:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002488:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d013      	beq.n	80024ba <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002492:	f7fe fe51 	bl	8001138 <HAL_GetTick>
 8002496:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002498:	e008      	b.n	80024ac <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800249a:	f7fe fe4d 	bl	8001138 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b64      	cmp	r3, #100	; 0x64
 80024a6:	d901      	bls.n	80024ac <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e3aa      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024ac:	4b63      	ldr	r3, [pc, #396]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d0f0      	beq.n	800249a <HAL_RCC_OscConfig+0xe6>
 80024b8:	e014      	b.n	80024e4 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ba:	f7fe fe3d 	bl	8001138 <HAL_GetTick>
 80024be:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024c0:	e008      	b.n	80024d4 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024c2:	f7fe fe39 	bl	8001138 <HAL_GetTick>
 80024c6:	4602      	mov	r2, r0
 80024c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	2b64      	cmp	r3, #100	; 0x64
 80024ce:	d901      	bls.n	80024d4 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e396      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80024d4:	4b59      	ldr	r3, [pc, #356]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d1f0      	bne.n	80024c2 <HAL_RCC_OscConfig+0x10e>
 80024e0:	e000      	b.n	80024e4 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024e2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 0302 	and.w	r3, r3, #2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	f000 80cb 	beq.w	8002688 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024f2:	4b52      	ldr	r3, [pc, #328]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80024f4:	691b      	ldr	r3, [r3, #16]
 80024f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80024fa:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80024fc:	4b4f      	ldr	r3, [pc, #316]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80024fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002500:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002502:	6a3b      	ldr	r3, [r7, #32]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d007      	beq.n	8002518 <HAL_RCC_OscConfig+0x164>
 8002508:	6a3b      	ldr	r3, [r7, #32]
 800250a:	2b18      	cmp	r3, #24
 800250c:	d156      	bne.n	80025bc <HAL_RCC_OscConfig+0x208>
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	f003 0303 	and.w	r3, r3, #3
 8002514:	2b00      	cmp	r3, #0
 8002516:	d151      	bne.n	80025bc <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002518:	4b48      	ldr	r3, [pc, #288]	; (800263c <HAL_RCC_OscConfig+0x288>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	2b00      	cmp	r3, #0
 8002522:	d005      	beq.n	8002530 <HAL_RCC_OscConfig+0x17c>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d101      	bne.n	8002530 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e368      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002530:	4b42      	ldr	r3, [pc, #264]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f023 0219 	bic.w	r2, r3, #25
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	493f      	ldr	r1, [pc, #252]	; (800263c <HAL_RCC_OscConfig+0x288>)
 800253e:	4313      	orrs	r3, r2
 8002540:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002542:	f7fe fdf9 	bl	8001138 <HAL_GetTick>
 8002546:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002548:	e008      	b.n	800255c <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800254a:	f7fe fdf5 	bl	8001138 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b02      	cmp	r3, #2
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e352      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800255c:	4b37      	ldr	r3, [pc, #220]	; (800263c <HAL_RCC_OscConfig+0x288>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0304 	and.w	r3, r3, #4
 8002564:	2b00      	cmp	r3, #0
 8002566:	d0f0      	beq.n	800254a <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002568:	f7fe fe16 	bl	8001198 <HAL_GetREVID>
 800256c:	4603      	mov	r3, r0
 800256e:	f241 0203 	movw	r2, #4099	; 0x1003
 8002572:	4293      	cmp	r3, r2
 8002574:	d817      	bhi.n	80025a6 <HAL_RCC_OscConfig+0x1f2>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	2b40      	cmp	r3, #64	; 0x40
 800257c:	d108      	bne.n	8002590 <HAL_RCC_OscConfig+0x1dc>
 800257e:	4b2f      	ldr	r3, [pc, #188]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002586:	4a2d      	ldr	r2, [pc, #180]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800258c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800258e:	e07b      	b.n	8002688 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002590:	4b2a      	ldr	r3, [pc, #168]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	031b      	lsls	r3, r3, #12
 800259e:	4927      	ldr	r1, [pc, #156]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80025a0:	4313      	orrs	r3, r2
 80025a2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025a4:	e070      	b.n	8002688 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a6:	4b25      	ldr	r3, [pc, #148]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	061b      	lsls	r3, r3, #24
 80025b4:	4921      	ldr	r1, [pc, #132]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025ba:	e065      	b.n	8002688 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d048      	beq.n	8002656 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80025c4:	4b1d      	ldr	r3, [pc, #116]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f023 0219 	bic.w	r2, r3, #25
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	491a      	ldr	r1, [pc, #104]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80025d2:	4313      	orrs	r3, r2
 80025d4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d6:	f7fe fdaf 	bl	8001138 <HAL_GetTick>
 80025da:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025dc:	e008      	b.n	80025f0 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025de:	f7fe fdab 	bl	8001138 <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e308      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025f0:	4b12      	ldr	r3, [pc, #72]	; (800263c <HAL_RCC_OscConfig+0x288>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0304 	and.w	r3, r3, #4
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0f0      	beq.n	80025de <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025fc:	f7fe fdcc 	bl	8001198 <HAL_GetREVID>
 8002600:	4603      	mov	r3, r0
 8002602:	f241 0203 	movw	r2, #4099	; 0x1003
 8002606:	4293      	cmp	r3, r2
 8002608:	d81a      	bhi.n	8002640 <HAL_RCC_OscConfig+0x28c>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	2b40      	cmp	r3, #64	; 0x40
 8002610:	d108      	bne.n	8002624 <HAL_RCC_OscConfig+0x270>
 8002612:	4b0a      	ldr	r3, [pc, #40]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800261a:	4a08      	ldr	r2, [pc, #32]	; (800263c <HAL_RCC_OscConfig+0x288>)
 800261c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002620:	6053      	str	r3, [r2, #4]
 8002622:	e031      	b.n	8002688 <HAL_RCC_OscConfig+0x2d4>
 8002624:	4b05      	ldr	r3, [pc, #20]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	691b      	ldr	r3, [r3, #16]
 8002630:	031b      	lsls	r3, r3, #12
 8002632:	4902      	ldr	r1, [pc, #8]	; (800263c <HAL_RCC_OscConfig+0x288>)
 8002634:	4313      	orrs	r3, r2
 8002636:	604b      	str	r3, [r1, #4]
 8002638:	e026      	b.n	8002688 <HAL_RCC_OscConfig+0x2d4>
 800263a:	bf00      	nop
 800263c:	58024400 	.word	0x58024400
 8002640:	4b9a      	ldr	r3, [pc, #616]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	061b      	lsls	r3, r3, #24
 800264e:	4997      	ldr	r1, [pc, #604]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002650:	4313      	orrs	r3, r2
 8002652:	604b      	str	r3, [r1, #4]
 8002654:	e018      	b.n	8002688 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002656:	4b95      	ldr	r3, [pc, #596]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a94      	ldr	r2, [pc, #592]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 800265c:	f023 0301 	bic.w	r3, r3, #1
 8002660:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002662:	f7fe fd69 	bl	8001138 <HAL_GetTick>
 8002666:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002668:	e008      	b.n	800267c <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800266a:	f7fe fd65 	bl	8001138 <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	2b02      	cmp	r3, #2
 8002676:	d901      	bls.n	800267c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e2c2      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800267c:	4b8b      	ldr	r3, [pc, #556]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0304 	and.w	r3, r3, #4
 8002684:	2b00      	cmp	r3, #0
 8002686:	d1f0      	bne.n	800266a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0310 	and.w	r3, r3, #16
 8002690:	2b00      	cmp	r3, #0
 8002692:	f000 80a9 	beq.w	80027e8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002696:	4b85      	ldr	r3, [pc, #532]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800269e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026a0:	4b82      	ldr	r3, [pc, #520]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 80026a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026a4:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	2b08      	cmp	r3, #8
 80026aa:	d007      	beq.n	80026bc <HAL_RCC_OscConfig+0x308>
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	2b18      	cmp	r3, #24
 80026b0:	d13a      	bne.n	8002728 <HAL_RCC_OscConfig+0x374>
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	f003 0303 	and.w	r3, r3, #3
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d135      	bne.n	8002728 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80026bc:	4b7b      	ldr	r3, [pc, #492]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d005      	beq.n	80026d4 <HAL_RCC_OscConfig+0x320>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	69db      	ldr	r3, [r3, #28]
 80026cc:	2b80      	cmp	r3, #128	; 0x80
 80026ce:	d001      	beq.n	80026d4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e296      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80026d4:	f7fe fd60 	bl	8001198 <HAL_GetREVID>
 80026d8:	4603      	mov	r3, r0
 80026da:	f241 0203 	movw	r2, #4099	; 0x1003
 80026de:	4293      	cmp	r3, r2
 80026e0:	d817      	bhi.n	8002712 <HAL_RCC_OscConfig+0x35e>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a1b      	ldr	r3, [r3, #32]
 80026e6:	2b20      	cmp	r3, #32
 80026e8:	d108      	bne.n	80026fc <HAL_RCC_OscConfig+0x348>
 80026ea:	4b70      	ldr	r3, [pc, #448]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80026f2:	4a6e      	ldr	r2, [pc, #440]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 80026f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80026f8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80026fa:	e075      	b.n	80027e8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80026fc:	4b6b      	ldr	r3, [pc, #428]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a1b      	ldr	r3, [r3, #32]
 8002708:	069b      	lsls	r3, r3, #26
 800270a:	4968      	ldr	r1, [pc, #416]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 800270c:	4313      	orrs	r3, r2
 800270e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002710:	e06a      	b.n	80027e8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002712:	4b66      	ldr	r3, [pc, #408]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a1b      	ldr	r3, [r3, #32]
 800271e:	061b      	lsls	r3, r3, #24
 8002720:	4962      	ldr	r1, [pc, #392]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002722:	4313      	orrs	r3, r2
 8002724:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002726:	e05f      	b.n	80027e8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	69db      	ldr	r3, [r3, #28]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d042      	beq.n	80027b6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002730:	4b5e      	ldr	r3, [pc, #376]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a5d      	ldr	r2, [pc, #372]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002736:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800273a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800273c:	f7fe fcfc 	bl	8001138 <HAL_GetTick>
 8002740:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002742:	e008      	b.n	8002756 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002744:	f7fe fcf8 	bl	8001138 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b02      	cmp	r3, #2
 8002750:	d901      	bls.n	8002756 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e255      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002756:	4b55      	ldr	r3, [pc, #340]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800275e:	2b00      	cmp	r3, #0
 8002760:	d0f0      	beq.n	8002744 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002762:	f7fe fd19 	bl	8001198 <HAL_GetREVID>
 8002766:	4603      	mov	r3, r0
 8002768:	f241 0203 	movw	r2, #4099	; 0x1003
 800276c:	4293      	cmp	r3, r2
 800276e:	d817      	bhi.n	80027a0 <HAL_RCC_OscConfig+0x3ec>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	2b20      	cmp	r3, #32
 8002776:	d108      	bne.n	800278a <HAL_RCC_OscConfig+0x3d6>
 8002778:	4b4c      	ldr	r3, [pc, #304]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002780:	4a4a      	ldr	r2, [pc, #296]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002782:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002786:	6053      	str	r3, [r2, #4]
 8002788:	e02e      	b.n	80027e8 <HAL_RCC_OscConfig+0x434>
 800278a:	4b48      	ldr	r3, [pc, #288]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	069b      	lsls	r3, r3, #26
 8002798:	4944      	ldr	r1, [pc, #272]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 800279a:	4313      	orrs	r3, r2
 800279c:	604b      	str	r3, [r1, #4]
 800279e:	e023      	b.n	80027e8 <HAL_RCC_OscConfig+0x434>
 80027a0:	4b42      	ldr	r3, [pc, #264]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a1b      	ldr	r3, [r3, #32]
 80027ac:	061b      	lsls	r3, r3, #24
 80027ae:	493f      	ldr	r1, [pc, #252]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 80027b0:	4313      	orrs	r3, r2
 80027b2:	60cb      	str	r3, [r1, #12]
 80027b4:	e018      	b.n	80027e8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80027b6:	4b3d      	ldr	r3, [pc, #244]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a3c      	ldr	r2, [pc, #240]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 80027bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c2:	f7fe fcb9 	bl	8001138 <HAL_GetTick>
 80027c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80027ca:	f7fe fcb5 	bl	8001138 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e212      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80027dc:	4b33      	ldr	r3, [pc, #204]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d1f0      	bne.n	80027ca <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0308 	and.w	r3, r3, #8
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d036      	beq.n	8002862 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	695b      	ldr	r3, [r3, #20]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d019      	beq.n	8002830 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027fc:	4b2b      	ldr	r3, [pc, #172]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 80027fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002800:	4a2a      	ldr	r2, [pc, #168]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002802:	f043 0301 	orr.w	r3, r3, #1
 8002806:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002808:	f7fe fc96 	bl	8001138 <HAL_GetTick>
 800280c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002810:	f7fe fc92 	bl	8001138 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e1ef      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002822:	4b22      	ldr	r3, [pc, #136]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002824:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0f0      	beq.n	8002810 <HAL_RCC_OscConfig+0x45c>
 800282e:	e018      	b.n	8002862 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002830:	4b1e      	ldr	r3, [pc, #120]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002832:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002834:	4a1d      	ldr	r2, [pc, #116]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002836:	f023 0301 	bic.w	r3, r3, #1
 800283a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800283c:	f7fe fc7c 	bl	8001138 <HAL_GetTick>
 8002840:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002842:	e008      	b.n	8002856 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002844:	f7fe fc78 	bl	8001138 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b02      	cmp	r3, #2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e1d5      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002856:	4b15      	ldr	r3, [pc, #84]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002858:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1f0      	bne.n	8002844 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0320 	and.w	r3, r3, #32
 800286a:	2b00      	cmp	r3, #0
 800286c:	d039      	beq.n	80028e2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d01c      	beq.n	80028b0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002876:	4b0d      	ldr	r3, [pc, #52]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a0c      	ldr	r2, [pc, #48]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 800287c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002880:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002882:	f7fe fc59 	bl	8001138 <HAL_GetTick>
 8002886:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002888:	e008      	b.n	800289c <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800288a:	f7fe fc55 	bl	8001138 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e1b2      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800289c:	4b03      	ldr	r3, [pc, #12]	; (80028ac <HAL_RCC_OscConfig+0x4f8>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d0f0      	beq.n	800288a <HAL_RCC_OscConfig+0x4d6>
 80028a8:	e01b      	b.n	80028e2 <HAL_RCC_OscConfig+0x52e>
 80028aa:	bf00      	nop
 80028ac:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80028b0:	4b9b      	ldr	r3, [pc, #620]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a9a      	ldr	r2, [pc, #616]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 80028b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028ba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80028bc:	f7fe fc3c 	bl	8001138 <HAL_GetTick>
 80028c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80028c2:	e008      	b.n	80028d6 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80028c4:	f7fe fc38 	bl	8001138 <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d901      	bls.n	80028d6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e195      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80028d6:	4b92      	ldr	r3, [pc, #584]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d1f0      	bne.n	80028c4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0304 	and.w	r3, r3, #4
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	f000 8081 	beq.w	80029f2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80028f0:	4b8c      	ldr	r3, [pc, #560]	; (8002b24 <HAL_RCC_OscConfig+0x770>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a8b      	ldr	r2, [pc, #556]	; (8002b24 <HAL_RCC_OscConfig+0x770>)
 80028f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028fc:	f7fe fc1c 	bl	8001138 <HAL_GetTick>
 8002900:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002904:	f7fe fc18 	bl	8001138 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b64      	cmp	r3, #100	; 0x64
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e175      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002916:	4b83      	ldr	r3, [pc, #524]	; (8002b24 <HAL_RCC_OscConfig+0x770>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800291e:	2b00      	cmp	r3, #0
 8002920:	d0f0      	beq.n	8002904 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d106      	bne.n	8002938 <HAL_RCC_OscConfig+0x584>
 800292a:	4b7d      	ldr	r3, [pc, #500]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 800292c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800292e:	4a7c      	ldr	r2, [pc, #496]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002930:	f043 0301 	orr.w	r3, r3, #1
 8002934:	6713      	str	r3, [r2, #112]	; 0x70
 8002936:	e02d      	b.n	8002994 <HAL_RCC_OscConfig+0x5e0>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d10c      	bne.n	800295a <HAL_RCC_OscConfig+0x5a6>
 8002940:	4b77      	ldr	r3, [pc, #476]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002942:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002944:	4a76      	ldr	r2, [pc, #472]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002946:	f023 0301 	bic.w	r3, r3, #1
 800294a:	6713      	str	r3, [r2, #112]	; 0x70
 800294c:	4b74      	ldr	r3, [pc, #464]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 800294e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002950:	4a73      	ldr	r2, [pc, #460]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002952:	f023 0304 	bic.w	r3, r3, #4
 8002956:	6713      	str	r3, [r2, #112]	; 0x70
 8002958:	e01c      	b.n	8002994 <HAL_RCC_OscConfig+0x5e0>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	2b05      	cmp	r3, #5
 8002960:	d10c      	bne.n	800297c <HAL_RCC_OscConfig+0x5c8>
 8002962:	4b6f      	ldr	r3, [pc, #444]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002964:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002966:	4a6e      	ldr	r2, [pc, #440]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002968:	f043 0304 	orr.w	r3, r3, #4
 800296c:	6713      	str	r3, [r2, #112]	; 0x70
 800296e:	4b6c      	ldr	r3, [pc, #432]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002972:	4a6b      	ldr	r2, [pc, #428]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002974:	f043 0301 	orr.w	r3, r3, #1
 8002978:	6713      	str	r3, [r2, #112]	; 0x70
 800297a:	e00b      	b.n	8002994 <HAL_RCC_OscConfig+0x5e0>
 800297c:	4b68      	ldr	r3, [pc, #416]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 800297e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002980:	4a67      	ldr	r2, [pc, #412]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002982:	f023 0301 	bic.w	r3, r3, #1
 8002986:	6713      	str	r3, [r2, #112]	; 0x70
 8002988:	4b65      	ldr	r3, [pc, #404]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 800298a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800298c:	4a64      	ldr	r2, [pc, #400]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 800298e:	f023 0304 	bic.w	r3, r3, #4
 8002992:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d015      	beq.n	80029c8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800299c:	f7fe fbcc 	bl	8001138 <HAL_GetTick>
 80029a0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029a2:	e00a      	b.n	80029ba <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029a4:	f7fe fbc8 	bl	8001138 <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e123      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029ba:	4b59      	ldr	r3, [pc, #356]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 80029bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d0ee      	beq.n	80029a4 <HAL_RCC_OscConfig+0x5f0>
 80029c6:	e014      	b.n	80029f2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c8:	f7fe fbb6 	bl	8001138 <HAL_GetTick>
 80029cc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029ce:	e00a      	b.n	80029e6 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029d0:	f7fe fbb2 	bl	8001138 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	f241 3288 	movw	r2, #5000	; 0x1388
 80029de:	4293      	cmp	r3, r2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e10d      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80029e6:	4b4e      	ldr	r3, [pc, #312]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 80029e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d1ee      	bne.n	80029d0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	f000 8102 	beq.w	8002c00 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80029fc:	4b48      	ldr	r3, [pc, #288]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a04:	2b18      	cmp	r3, #24
 8002a06:	f000 80bd 	beq.w	8002b84 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	f040 809e 	bne.w	8002b50 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a14:	4b42      	ldr	r3, [pc, #264]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a41      	ldr	r2, [pc, #260]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002a1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a20:	f7fe fb8a 	bl	8001138 <HAL_GetTick>
 8002a24:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a28:	f7fe fb86 	bl	8001138 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e0e3      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a3a:	4b39      	ldr	r3, [pc, #228]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1f0      	bne.n	8002a28 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a46:	4b36      	ldr	r3, [pc, #216]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002a48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a4a:	4b37      	ldr	r3, [pc, #220]	; (8002b28 <HAL_RCC_OscConfig+0x774>)
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002a56:	0112      	lsls	r2, r2, #4
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	4931      	ldr	r1, [pc, #196]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	628b      	str	r3, [r1, #40]	; 0x28
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a64:	3b01      	subs	r3, #1
 8002a66:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	025b      	lsls	r3, r3, #9
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	431a      	orrs	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	041b      	lsls	r3, r3, #16
 8002a7e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002a82:	431a      	orrs	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	061b      	lsls	r3, r3, #24
 8002a8c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002a90:	4923      	ldr	r1, [pc, #140]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002a96:	4b22      	ldr	r3, [pc, #136]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a9a:	4a21      	ldr	r2, [pc, #132]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002a9c:	f023 0301 	bic.w	r3, r3, #1
 8002aa0:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002aa2:	4b1f      	ldr	r3, [pc, #124]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002aa4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002aa6:	4b21      	ldr	r3, [pc, #132]	; (8002b2c <HAL_RCC_OscConfig+0x778>)
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002aae:	00d2      	lsls	r2, r2, #3
 8002ab0:	491b      	ldr	r1, [pc, #108]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002ab6:	4b1a      	ldr	r3, [pc, #104]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aba:	f023 020c 	bic.w	r2, r3, #12
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	4917      	ldr	r1, [pc, #92]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002ac8:	4b15      	ldr	r3, [pc, #84]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002acc:	f023 0202 	bic.w	r2, r3, #2
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad4:	4912      	ldr	r1, [pc, #72]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002ada:	4b11      	ldr	r3, [pc, #68]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ade:	4a10      	ldr	r2, [pc, #64]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ae6:	4b0e      	ldr	r3, [pc, #56]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aea:	4a0d      	ldr	r2, [pc, #52]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002aec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002af0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002af2:	4b0b      	ldr	r3, [pc, #44]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af6:	4a0a      	ldr	r2, [pc, #40]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002af8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002afc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002afe:	4b08      	ldr	r3, [pc, #32]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b02:	4a07      	ldr	r2, [pc, #28]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002b04:	f043 0301 	orr.w	r3, r3, #1
 8002b08:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b0a:	4b05      	ldr	r3, [pc, #20]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a04      	ldr	r2, [pc, #16]	; (8002b20 <HAL_RCC_OscConfig+0x76c>)
 8002b10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b16:	f7fe fb0f 	bl	8001138 <HAL_GetTick>
 8002b1a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b1c:	e011      	b.n	8002b42 <HAL_RCC_OscConfig+0x78e>
 8002b1e:	bf00      	nop
 8002b20:	58024400 	.word	0x58024400
 8002b24:	58024800 	.word	0x58024800
 8002b28:	fffffc0c 	.word	0xfffffc0c
 8002b2c:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b30:	f7fe fb02 	bl	8001138 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e05f      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b42:	4b32      	ldr	r3, [pc, #200]	; (8002c0c <HAL_RCC_OscConfig+0x858>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d0f0      	beq.n	8002b30 <HAL_RCC_OscConfig+0x77c>
 8002b4e:	e057      	b.n	8002c00 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b50:	4b2e      	ldr	r3, [pc, #184]	; (8002c0c <HAL_RCC_OscConfig+0x858>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a2d      	ldr	r2, [pc, #180]	; (8002c0c <HAL_RCC_OscConfig+0x858>)
 8002b56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b5c:	f7fe faec 	bl	8001138 <HAL_GetTick>
 8002b60:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b62:	e008      	b.n	8002b76 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b64:	f7fe fae8 	bl	8001138 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e045      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b76:	4b25      	ldr	r3, [pc, #148]	; (8002c0c <HAL_RCC_OscConfig+0x858>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d1f0      	bne.n	8002b64 <HAL_RCC_OscConfig+0x7b0>
 8002b82:	e03d      	b.n	8002c00 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002b84:	4b21      	ldr	r3, [pc, #132]	; (8002c0c <HAL_RCC_OscConfig+0x858>)
 8002b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b88:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002b8a:	4b20      	ldr	r3, [pc, #128]	; (8002c0c <HAL_RCC_OscConfig+0x858>)
 8002b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d031      	beq.n	8002bfc <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	f003 0203 	and.w	r2, r3, #3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d12a      	bne.n	8002bfc <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	091b      	lsrs	r3, r3, #4
 8002baa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d122      	bne.n	8002bfc <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d11a      	bne.n	8002bfc <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	0a5b      	lsrs	r3, r3, #9
 8002bca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bd2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d111      	bne.n	8002bfc <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	0c1b      	lsrs	r3, r3, #16
 8002bdc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002be4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d108      	bne.n	8002bfc <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	0e1b      	lsrs	r3, r3, #24
 8002bee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d001      	beq.n	8002c00 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e000      	b.n	8002c02 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3730      	adds	r7, #48	; 0x30
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	58024400 	.word	0x58024400

08002c10 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d101      	bne.n	8002c24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e19c      	b.n	8002f5e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c24:	4b8a      	ldr	r3, [pc, #552]	; (8002e50 <HAL_RCC_ClockConfig+0x240>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 030f 	and.w	r3, r3, #15
 8002c2c:	683a      	ldr	r2, [r7, #0]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d910      	bls.n	8002c54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c32:	4b87      	ldr	r3, [pc, #540]	; (8002e50 <HAL_RCC_ClockConfig+0x240>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f023 020f 	bic.w	r2, r3, #15
 8002c3a:	4985      	ldr	r1, [pc, #532]	; (8002e50 <HAL_RCC_ClockConfig+0x240>)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c42:	4b83      	ldr	r3, [pc, #524]	; (8002e50 <HAL_RCC_ClockConfig+0x240>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d001      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e184      	b.n	8002f5e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0304 	and.w	r3, r3, #4
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d010      	beq.n	8002c82 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	691a      	ldr	r2, [r3, #16]
 8002c64:	4b7b      	ldr	r3, [pc, #492]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d908      	bls.n	8002c82 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002c70:	4b78      	ldr	r3, [pc, #480]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	691b      	ldr	r3, [r3, #16]
 8002c7c:	4975      	ldr	r1, [pc, #468]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0308 	and.w	r3, r3, #8
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d010      	beq.n	8002cb0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	695a      	ldr	r2, [r3, #20]
 8002c92:	4b70      	ldr	r3, [pc, #448]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002c94:	69db      	ldr	r3, [r3, #28]
 8002c96:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d908      	bls.n	8002cb0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002c9e:	4b6d      	ldr	r3, [pc, #436]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	496a      	ldr	r1, [pc, #424]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0310 	and.w	r3, r3, #16
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d010      	beq.n	8002cde <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	699a      	ldr	r2, [r3, #24]
 8002cc0:	4b64      	ldr	r3, [pc, #400]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002cc2:	69db      	ldr	r3, [r3, #28]
 8002cc4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d908      	bls.n	8002cde <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002ccc:	4b61      	ldr	r3, [pc, #388]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002cce:	69db      	ldr	r3, [r3, #28]
 8002cd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	495e      	ldr	r1, [pc, #376]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0320 	and.w	r3, r3, #32
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d010      	beq.n	8002d0c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	69da      	ldr	r2, [r3, #28]
 8002cee:	4b59      	ldr	r3, [pc, #356]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002cf0:	6a1b      	ldr	r3, [r3, #32]
 8002cf2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d908      	bls.n	8002d0c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002cfa:	4b56      	ldr	r3, [pc, #344]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	69db      	ldr	r3, [r3, #28]
 8002d06:	4953      	ldr	r1, [pc, #332]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0302 	and.w	r3, r3, #2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d010      	beq.n	8002d3a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68da      	ldr	r2, [r3, #12]
 8002d1c:	4b4d      	ldr	r3, [pc, #308]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002d1e:	699b      	ldr	r3, [r3, #24]
 8002d20:	f003 030f 	and.w	r3, r3, #15
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d908      	bls.n	8002d3a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d28:	4b4a      	ldr	r3, [pc, #296]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	f023 020f 	bic.w	r2, r3, #15
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	4947      	ldr	r1, [pc, #284]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002d36:	4313      	orrs	r3, r2
 8002d38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d055      	beq.n	8002df2 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002d46:	4b43      	ldr	r3, [pc, #268]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002d48:	699b      	ldr	r3, [r3, #24]
 8002d4a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	4940      	ldr	r1, [pc, #256]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d107      	bne.n	8002d70 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002d60:	4b3c      	ldr	r3, [pc, #240]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d121      	bne.n	8002db0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e0f6      	b.n	8002f5e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	d107      	bne.n	8002d88 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d78:	4b36      	ldr	r3, [pc, #216]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d115      	bne.n	8002db0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e0ea      	b.n	8002f5e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d107      	bne.n	8002da0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d90:	4b30      	ldr	r3, [pc, #192]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d109      	bne.n	8002db0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e0de      	b.n	8002f5e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002da0:	4b2c      	ldr	r3, [pc, #176]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0304 	and.w	r3, r3, #4
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d101      	bne.n	8002db0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e0d6      	b.n	8002f5e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002db0:	4b28      	ldr	r3, [pc, #160]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002db2:	691b      	ldr	r3, [r3, #16]
 8002db4:	f023 0207 	bic.w	r2, r3, #7
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	4925      	ldr	r1, [pc, #148]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dc2:	f7fe f9b9 	bl	8001138 <HAL_GetTick>
 8002dc6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dc8:	e00a      	b.n	8002de0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dca:	f7fe f9b5 	bl	8001138 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d901      	bls.n	8002de0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002ddc:	2303      	movs	r3, #3
 8002dde:	e0be      	b.n	8002f5e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de0:	4b1c      	ldr	r3, [pc, #112]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002de2:	691b      	ldr	r3, [r3, #16]
 8002de4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	00db      	lsls	r3, r3, #3
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d1eb      	bne.n	8002dca <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d010      	beq.n	8002e20 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002e04:	699b      	ldr	r3, [r3, #24]
 8002e06:	f003 030f 	and.w	r3, r3, #15
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d208      	bcs.n	8002e20 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e0e:	4b11      	ldr	r3, [pc, #68]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	f023 020f 	bic.w	r2, r3, #15
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	490e      	ldr	r1, [pc, #56]	; (8002e54 <HAL_RCC_ClockConfig+0x244>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e20:	4b0b      	ldr	r3, [pc, #44]	; (8002e50 <HAL_RCC_ClockConfig+0x240>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 030f 	and.w	r3, r3, #15
 8002e28:	683a      	ldr	r2, [r7, #0]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d214      	bcs.n	8002e58 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e2e:	4b08      	ldr	r3, [pc, #32]	; (8002e50 <HAL_RCC_ClockConfig+0x240>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f023 020f 	bic.w	r2, r3, #15
 8002e36:	4906      	ldr	r1, [pc, #24]	; (8002e50 <HAL_RCC_ClockConfig+0x240>)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e3e:	4b04      	ldr	r3, [pc, #16]	; (8002e50 <HAL_RCC_ClockConfig+0x240>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 030f 	and.w	r3, r3, #15
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d005      	beq.n	8002e58 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e086      	b.n	8002f5e <HAL_RCC_ClockConfig+0x34e>
 8002e50:	52002000 	.word	0x52002000
 8002e54:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0304 	and.w	r3, r3, #4
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d010      	beq.n	8002e86 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	691a      	ldr	r2, [r3, #16]
 8002e68:	4b3f      	ldr	r3, [pc, #252]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d208      	bcs.n	8002e86 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e74:	4b3c      	ldr	r3, [pc, #240]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	4939      	ldr	r1, [pc, #228]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0308 	and.w	r3, r3, #8
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d010      	beq.n	8002eb4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	695a      	ldr	r2, [r3, #20]
 8002e96:	4b34      	ldr	r3, [pc, #208]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002e98:	69db      	ldr	r3, [r3, #28]
 8002e9a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d208      	bcs.n	8002eb4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002ea2:	4b31      	ldr	r3, [pc, #196]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002ea4:	69db      	ldr	r3, [r3, #28]
 8002ea6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	492e      	ldr	r1, [pc, #184]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0310 	and.w	r3, r3, #16
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d010      	beq.n	8002ee2 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	699a      	ldr	r2, [r3, #24]
 8002ec4:	4b28      	ldr	r3, [pc, #160]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002ec6:	69db      	ldr	r3, [r3, #28]
 8002ec8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d208      	bcs.n	8002ee2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002ed0:	4b25      	ldr	r3, [pc, #148]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002ed2:	69db      	ldr	r3, [r3, #28]
 8002ed4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	4922      	ldr	r1, [pc, #136]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0320 	and.w	r3, r3, #32
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d010      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	69da      	ldr	r2, [r3, #28]
 8002ef2:	4b1d      	ldr	r3, [pc, #116]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d208      	bcs.n	8002f10 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002efe:	4b1a      	ldr	r3, [pc, #104]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002f00:	6a1b      	ldr	r3, [r3, #32]
 8002f02:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	69db      	ldr	r3, [r3, #28]
 8002f0a:	4917      	ldr	r1, [pc, #92]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002f10:	f000 f834 	bl	8002f7c <HAL_RCC_GetSysClockFreq>
 8002f14:	4602      	mov	r2, r0
 8002f16:	4b14      	ldr	r3, [pc, #80]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002f18:	699b      	ldr	r3, [r3, #24]
 8002f1a:	0a1b      	lsrs	r3, r3, #8
 8002f1c:	f003 030f 	and.w	r3, r3, #15
 8002f20:	4912      	ldr	r1, [pc, #72]	; (8002f6c <HAL_RCC_ClockConfig+0x35c>)
 8002f22:	5ccb      	ldrb	r3, [r1, r3]
 8002f24:	f003 031f 	and.w	r3, r3, #31
 8002f28:	fa22 f303 	lsr.w	r3, r2, r3
 8002f2c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f2e:	4b0e      	ldr	r3, [pc, #56]	; (8002f68 <HAL_RCC_ClockConfig+0x358>)
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	f003 030f 	and.w	r3, r3, #15
 8002f36:	4a0d      	ldr	r2, [pc, #52]	; (8002f6c <HAL_RCC_ClockConfig+0x35c>)
 8002f38:	5cd3      	ldrb	r3, [r2, r3]
 8002f3a:	f003 031f 	and.w	r3, r3, #31
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	fa22 f303 	lsr.w	r3, r2, r3
 8002f44:	4a0a      	ldr	r2, [pc, #40]	; (8002f70 <HAL_RCC_ClockConfig+0x360>)
 8002f46:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f48:	4a0a      	ldr	r2, [pc, #40]	; (8002f74 <HAL_RCC_ClockConfig+0x364>)
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002f4e:	4b0a      	ldr	r3, [pc, #40]	; (8002f78 <HAL_RCC_ClockConfig+0x368>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fe f8a6 	bl	80010a4 <HAL_InitTick>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3718      	adds	r7, #24
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	58024400 	.word	0x58024400
 8002f6c:	0800615c 	.word	0x0800615c
 8002f70:	24000004 	.word	0x24000004
 8002f74:	24000000 	.word	0x24000000
 8002f78:	24000008 	.word	0x24000008

08002f7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b089      	sub	sp, #36	; 0x24
 8002f80:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f82:	4bb3      	ldr	r3, [pc, #716]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f84:	691b      	ldr	r3, [r3, #16]
 8002f86:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f8a:	2b18      	cmp	r3, #24
 8002f8c:	f200 8155 	bhi.w	800323a <HAL_RCC_GetSysClockFreq+0x2be>
 8002f90:	a201      	add	r2, pc, #4	; (adr r2, 8002f98 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f96:	bf00      	nop
 8002f98:	08002ffd 	.word	0x08002ffd
 8002f9c:	0800323b 	.word	0x0800323b
 8002fa0:	0800323b 	.word	0x0800323b
 8002fa4:	0800323b 	.word	0x0800323b
 8002fa8:	0800323b 	.word	0x0800323b
 8002fac:	0800323b 	.word	0x0800323b
 8002fb0:	0800323b 	.word	0x0800323b
 8002fb4:	0800323b 	.word	0x0800323b
 8002fb8:	08003023 	.word	0x08003023
 8002fbc:	0800323b 	.word	0x0800323b
 8002fc0:	0800323b 	.word	0x0800323b
 8002fc4:	0800323b 	.word	0x0800323b
 8002fc8:	0800323b 	.word	0x0800323b
 8002fcc:	0800323b 	.word	0x0800323b
 8002fd0:	0800323b 	.word	0x0800323b
 8002fd4:	0800323b 	.word	0x0800323b
 8002fd8:	08003029 	.word	0x08003029
 8002fdc:	0800323b 	.word	0x0800323b
 8002fe0:	0800323b 	.word	0x0800323b
 8002fe4:	0800323b 	.word	0x0800323b
 8002fe8:	0800323b 	.word	0x0800323b
 8002fec:	0800323b 	.word	0x0800323b
 8002ff0:	0800323b 	.word	0x0800323b
 8002ff4:	0800323b 	.word	0x0800323b
 8002ff8:	0800302f 	.word	0x0800302f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ffc:	4b94      	ldr	r3, [pc, #592]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0320 	and.w	r3, r3, #32
 8003004:	2b00      	cmp	r3, #0
 8003006:	d009      	beq.n	800301c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003008:	4b91      	ldr	r3, [pc, #580]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	08db      	lsrs	r3, r3, #3
 800300e:	f003 0303 	and.w	r3, r3, #3
 8003012:	4a90      	ldr	r2, [pc, #576]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003014:	fa22 f303 	lsr.w	r3, r2, r3
 8003018:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800301a:	e111      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800301c:	4b8d      	ldr	r3, [pc, #564]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800301e:	61bb      	str	r3, [r7, #24]
    break;
 8003020:	e10e      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003022:	4b8d      	ldr	r3, [pc, #564]	; (8003258 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003024:	61bb      	str	r3, [r7, #24]
    break;
 8003026:	e10b      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8003028:	4b8c      	ldr	r3, [pc, #560]	; (800325c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800302a:	61bb      	str	r3, [r7, #24]
    break;
 800302c:	e108      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800302e:	4b88      	ldr	r3, [pc, #544]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003032:	f003 0303 	and.w	r3, r3, #3
 8003036:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003038:	4b85      	ldr	r3, [pc, #532]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800303a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303c:	091b      	lsrs	r3, r3, #4
 800303e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003042:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003044:	4b82      	ldr	r3, [pc, #520]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003048:	f003 0301 	and.w	r3, r3, #1
 800304c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800304e:	4b80      	ldr	r3, [pc, #512]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003052:	08db      	lsrs	r3, r3, #3
 8003054:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	fb02 f303 	mul.w	r3, r2, r3
 800305e:	ee07 3a90 	vmov	s15, r3
 8003062:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003066:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	2b00      	cmp	r3, #0
 800306e:	f000 80e1 	beq.w	8003234 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	2b02      	cmp	r3, #2
 8003076:	f000 8083 	beq.w	8003180 <HAL_RCC_GetSysClockFreq+0x204>
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	2b02      	cmp	r3, #2
 800307e:	f200 80a1 	bhi.w	80031c4 <HAL_RCC_GetSysClockFreq+0x248>
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d003      	beq.n	8003090 <HAL_RCC_GetSysClockFreq+0x114>
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d056      	beq.n	800313c <HAL_RCC_GetSysClockFreq+0x1c0>
 800308e:	e099      	b.n	80031c4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003090:	4b6f      	ldr	r3, [pc, #444]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0320 	and.w	r3, r3, #32
 8003098:	2b00      	cmp	r3, #0
 800309a:	d02d      	beq.n	80030f8 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800309c:	4b6c      	ldr	r3, [pc, #432]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	08db      	lsrs	r3, r3, #3
 80030a2:	f003 0303 	and.w	r3, r3, #3
 80030a6:	4a6b      	ldr	r2, [pc, #428]	; (8003254 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80030a8:	fa22 f303 	lsr.w	r3, r2, r3
 80030ac:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	ee07 3a90 	vmov	s15, r3
 80030b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	ee07 3a90 	vmov	s15, r3
 80030be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030c6:	4b62      	ldr	r3, [pc, #392]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030ce:	ee07 3a90 	vmov	s15, r3
 80030d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80030da:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003260 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80030ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030f2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80030f6:	e087      	b.n	8003208 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	ee07 3a90 	vmov	s15, r3
 80030fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003102:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003264 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003106:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800310a:	4b51      	ldr	r3, [pc, #324]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003112:	ee07 3a90 	vmov	s15, r3
 8003116:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800311a:	ed97 6a02 	vldr	s12, [r7, #8]
 800311e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003260 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003122:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003126:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800312a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800312e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003132:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003136:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800313a:	e065      	b.n	8003208 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	ee07 3a90 	vmov	s15, r3
 8003142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003146:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003268 <HAL_RCC_GetSysClockFreq+0x2ec>
 800314a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800314e:	4b40      	ldr	r3, [pc, #256]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003156:	ee07 3a90 	vmov	s15, r3
 800315a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800315e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003162:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003260 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003166:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800316a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800316e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800317a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800317e:	e043      	b.n	8003208 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	ee07 3a90 	vmov	s15, r3
 8003186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800318a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800326c <HAL_RCC_GetSysClockFreq+0x2f0>
 800318e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003192:	4b2f      	ldr	r3, [pc, #188]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800319a:	ee07 3a90 	vmov	s15, r3
 800319e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80031a6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003260 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80031b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80031c2:	e021      	b.n	8003208 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	ee07 3a90 	vmov	s15, r3
 80031ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031ce:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003268 <HAL_RCC_GetSysClockFreq+0x2ec>
 80031d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031d6:	4b1e      	ldr	r3, [pc, #120]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031de:	ee07 3a90 	vmov	s15, r3
 80031e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80031ea:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003260 <HAL_RCC_GetSysClockFreq+0x2e4>
 80031ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80031fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003202:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003206:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003208:	4b11      	ldr	r3, [pc, #68]	; (8003250 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800320a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320c:	0a5b      	lsrs	r3, r3, #9
 800320e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003212:	3301      	adds	r3, #1
 8003214:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	ee07 3a90 	vmov	s15, r3
 800321c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003220:	edd7 6a07 	vldr	s13, [r7, #28]
 8003224:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003228:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800322c:	ee17 3a90 	vmov	r3, s15
 8003230:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003232:	e005      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003234:	2300      	movs	r3, #0
 8003236:	61bb      	str	r3, [r7, #24]
    break;
 8003238:	e002      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800323a:	4b07      	ldr	r3, [pc, #28]	; (8003258 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800323c:	61bb      	str	r3, [r7, #24]
    break;
 800323e:	bf00      	nop
  }

  return sysclockfreq;
 8003240:	69bb      	ldr	r3, [r7, #24]
}
 8003242:	4618      	mov	r0, r3
 8003244:	3724      	adds	r7, #36	; 0x24
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	58024400 	.word	0x58024400
 8003254:	03d09000 	.word	0x03d09000
 8003258:	003d0900 	.word	0x003d0900
 800325c:	007a1200 	.word	0x007a1200
 8003260:	46000000 	.word	0x46000000
 8003264:	4c742400 	.word	0x4c742400
 8003268:	4a742400 	.word	0x4a742400
 800326c:	4af42400 	.word	0x4af42400

08003270 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003276:	f7ff fe81 	bl	8002f7c <HAL_RCC_GetSysClockFreq>
 800327a:	4602      	mov	r2, r0
 800327c:	4b10      	ldr	r3, [pc, #64]	; (80032c0 <HAL_RCC_GetHCLKFreq+0x50>)
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	0a1b      	lsrs	r3, r3, #8
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	490f      	ldr	r1, [pc, #60]	; (80032c4 <HAL_RCC_GetHCLKFreq+0x54>)
 8003288:	5ccb      	ldrb	r3, [r1, r3]
 800328a:	f003 031f 	and.w	r3, r3, #31
 800328e:	fa22 f303 	lsr.w	r3, r2, r3
 8003292:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003294:	4b0a      	ldr	r3, [pc, #40]	; (80032c0 <HAL_RCC_GetHCLKFreq+0x50>)
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	f003 030f 	and.w	r3, r3, #15
 800329c:	4a09      	ldr	r2, [pc, #36]	; (80032c4 <HAL_RCC_GetHCLKFreq+0x54>)
 800329e:	5cd3      	ldrb	r3, [r2, r3]
 80032a0:	f003 031f 	and.w	r3, r3, #31
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	fa22 f303 	lsr.w	r3, r2, r3
 80032aa:	4a07      	ldr	r2, [pc, #28]	; (80032c8 <HAL_RCC_GetHCLKFreq+0x58>)
 80032ac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80032ae:	4a07      	ldr	r2, [pc, #28]	; (80032cc <HAL_RCC_GetHCLKFreq+0x5c>)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80032b4:	4b04      	ldr	r3, [pc, #16]	; (80032c8 <HAL_RCC_GetHCLKFreq+0x58>)
 80032b6:	681b      	ldr	r3, [r3, #0]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3708      	adds	r7, #8
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	58024400 	.word	0x58024400
 80032c4:	0800615c 	.word	0x0800615c
 80032c8:	24000004 	.word	0x24000004
 80032cc:	24000000 	.word	0x24000000

080032d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80032d4:	f7ff ffcc 	bl	8003270 <HAL_RCC_GetHCLKFreq>
 80032d8:	4602      	mov	r2, r0
 80032da:	4b06      	ldr	r3, [pc, #24]	; (80032f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032dc:	69db      	ldr	r3, [r3, #28]
 80032de:	091b      	lsrs	r3, r3, #4
 80032e0:	f003 0307 	and.w	r3, r3, #7
 80032e4:	4904      	ldr	r1, [pc, #16]	; (80032f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80032e6:	5ccb      	ldrb	r3, [r1, r3]
 80032e8:	f003 031f 	and.w	r3, r3, #31
 80032ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	58024400 	.word	0x58024400
 80032f8:	0800615c 	.word	0x0800615c

080032fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003300:	f7ff ffb6 	bl	8003270 <HAL_RCC_GetHCLKFreq>
 8003304:	4602      	mov	r2, r0
 8003306:	4b06      	ldr	r3, [pc, #24]	; (8003320 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	0a1b      	lsrs	r3, r3, #8
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	4904      	ldr	r1, [pc, #16]	; (8003324 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003312:	5ccb      	ldrb	r3, [r1, r3]
 8003314:	f003 031f 	and.w	r3, r3, #31
 8003318:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800331c:	4618      	mov	r0, r3
 800331e:	bd80      	pop	{r7, pc}
 8003320:	58024400 	.word	0x58024400
 8003324:	0800615c 	.word	0x0800615c

08003328 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003330:	2300      	movs	r3, #0
 8003332:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003334:	2300      	movs	r3, #0
 8003336:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d03f      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003348:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800334c:	d02a      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800334e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003352:	d824      	bhi.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003354:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003358:	d018      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800335a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800335e:	d81e      	bhi.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003364:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003368:	d007      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800336a:	e018      	b.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800336c:	4ba3      	ldr	r3, [pc, #652]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800336e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003370:	4aa2      	ldr	r2, [pc, #648]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003372:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003376:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003378:	e015      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	3304      	adds	r3, #4
 800337e:	2102      	movs	r1, #2
 8003380:	4618      	mov	r0, r3
 8003382:	f001 f9d5 	bl	8004730 <RCCEx_PLL2_Config>
 8003386:	4603      	mov	r3, r0
 8003388:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800338a:	e00c      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	3324      	adds	r3, #36	; 0x24
 8003390:	2102      	movs	r1, #2
 8003392:	4618      	mov	r0, r3
 8003394:	f001 fa7e 	bl	8004894 <RCCEx_PLL3_Config>
 8003398:	4603      	mov	r3, r0
 800339a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800339c:	e003      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	75fb      	strb	r3, [r7, #23]
      break;
 80033a2:	e000      	b.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80033a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033a6:	7dfb      	ldrb	r3, [r7, #23]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d109      	bne.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80033ac:	4b93      	ldr	r3, [pc, #588]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033b8:	4990      	ldr	r1, [pc, #576]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033ba:	4313      	orrs	r3, r2
 80033bc:	650b      	str	r3, [r1, #80]	; 0x50
 80033be:	e001      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033c0:	7dfb      	ldrb	r3, [r7, #23]
 80033c2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d03d      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033d4:	2b04      	cmp	r3, #4
 80033d6:	d826      	bhi.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80033d8:	a201      	add	r2, pc, #4	; (adr r2, 80033e0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80033da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033de:	bf00      	nop
 80033e0:	080033f5 	.word	0x080033f5
 80033e4:	08003403 	.word	0x08003403
 80033e8:	08003415 	.word	0x08003415
 80033ec:	0800342d 	.word	0x0800342d
 80033f0:	0800342d 	.word	0x0800342d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033f4:	4b81      	ldr	r3, [pc, #516]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f8:	4a80      	ldr	r2, [pc, #512]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003400:	e015      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	3304      	adds	r3, #4
 8003406:	2100      	movs	r1, #0
 8003408:	4618      	mov	r0, r3
 800340a:	f001 f991 	bl	8004730 <RCCEx_PLL2_Config>
 800340e:	4603      	mov	r3, r0
 8003410:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003412:	e00c      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	3324      	adds	r3, #36	; 0x24
 8003418:	2100      	movs	r1, #0
 800341a:	4618      	mov	r0, r3
 800341c:	f001 fa3a 	bl	8004894 <RCCEx_PLL3_Config>
 8003420:	4603      	mov	r3, r0
 8003422:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003424:	e003      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	75fb      	strb	r3, [r7, #23]
      break;
 800342a:	e000      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800342c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800342e:	7dfb      	ldrb	r3, [r7, #23]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d109      	bne.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003434:	4b71      	ldr	r3, [pc, #452]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003436:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003438:	f023 0207 	bic.w	r2, r3, #7
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003440:	496e      	ldr	r1, [pc, #440]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003442:	4313      	orrs	r3, r2
 8003444:	650b      	str	r3, [r1, #80]	; 0x50
 8003446:	e001      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003448:	7dfb      	ldrb	r3, [r7, #23]
 800344a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003454:	2b00      	cmp	r3, #0
 8003456:	d042      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800345c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003460:	d02b      	beq.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x192>
 8003462:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003466:	d825      	bhi.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003468:	2bc0      	cmp	r3, #192	; 0xc0
 800346a:	d028      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x196>
 800346c:	2bc0      	cmp	r3, #192	; 0xc0
 800346e:	d821      	bhi.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003470:	2b80      	cmp	r3, #128	; 0x80
 8003472:	d016      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8003474:	2b80      	cmp	r3, #128	; 0x80
 8003476:	d81d      	bhi.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003478:	2b00      	cmp	r3, #0
 800347a:	d002      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800347c:	2b40      	cmp	r3, #64	; 0x40
 800347e:	d007      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003480:	e018      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003482:	4b5e      	ldr	r3, [pc, #376]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003486:	4a5d      	ldr	r2, [pc, #372]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003488:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800348c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800348e:	e017      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	3304      	adds	r3, #4
 8003494:	2100      	movs	r1, #0
 8003496:	4618      	mov	r0, r3
 8003498:	f001 f94a 	bl	8004730 <RCCEx_PLL2_Config>
 800349c:	4603      	mov	r3, r0
 800349e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80034a0:	e00e      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	3324      	adds	r3, #36	; 0x24
 80034a6:	2100      	movs	r1, #0
 80034a8:	4618      	mov	r0, r3
 80034aa:	f001 f9f3 	bl	8004894 <RCCEx_PLL3_Config>
 80034ae:	4603      	mov	r3, r0
 80034b0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80034b2:	e005      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	75fb      	strb	r3, [r7, #23]
      break;
 80034b8:	e002      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80034ba:	bf00      	nop
 80034bc:	e000      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80034be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034c0:	7dfb      	ldrb	r3, [r7, #23]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d109      	bne.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80034c6:	4b4d      	ldr	r3, [pc, #308]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80034c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034ca:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d2:	494a      	ldr	r1, [pc, #296]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	650b      	str	r3, [r1, #80]	; 0x50
 80034d8:	e001      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034da:	7dfb      	ldrb	r3, [r7, #23]
 80034dc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d049      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80034f0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80034f4:	d030      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80034f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80034fa:	d82a      	bhi.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80034fc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003500:	d02c      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8003502:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003506:	d824      	bhi.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003508:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800350c:	d018      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x218>
 800350e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003512:	d81e      	bhi.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003514:	2b00      	cmp	r3, #0
 8003516:	d003      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003518:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800351c:	d007      	beq.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800351e:	e018      	b.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003520:	4b36      	ldr	r3, [pc, #216]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003524:	4a35      	ldr	r2, [pc, #212]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003526:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800352a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800352c:	e017      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	3304      	adds	r3, #4
 8003532:	2100      	movs	r1, #0
 8003534:	4618      	mov	r0, r3
 8003536:	f001 f8fb 	bl	8004730 <RCCEx_PLL2_Config>
 800353a:	4603      	mov	r3, r0
 800353c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800353e:	e00e      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	3324      	adds	r3, #36	; 0x24
 8003544:	2100      	movs	r1, #0
 8003546:	4618      	mov	r0, r3
 8003548:	f001 f9a4 	bl	8004894 <RCCEx_PLL3_Config>
 800354c:	4603      	mov	r3, r0
 800354e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003550:	e005      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	75fb      	strb	r3, [r7, #23]
      break;
 8003556:	e002      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003558:	bf00      	nop
 800355a:	e000      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800355c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800355e:	7dfb      	ldrb	r3, [r7, #23]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d10a      	bne.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003564:	4b25      	ldr	r3, [pc, #148]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003568:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003572:	4922      	ldr	r1, [pc, #136]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003574:	4313      	orrs	r3, r2
 8003576:	658b      	str	r3, [r1, #88]	; 0x58
 8003578:	e001      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800357a:	7dfb      	ldrb	r3, [r7, #23]
 800357c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003586:	2b00      	cmp	r3, #0
 8003588:	d04b      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003590:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003594:	d030      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8003596:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800359a:	d82a      	bhi.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800359c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035a0:	d02e      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80035a2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035a6:	d824      	bhi.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80035a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035ac:	d018      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80035ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035b2:	d81e      	bhi.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d003      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80035b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035bc:	d007      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80035be:	e018      	b.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035c0:	4b0e      	ldr	r3, [pc, #56]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80035c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c4:	4a0d      	ldr	r2, [pc, #52]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80035c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80035cc:	e019      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	3304      	adds	r3, #4
 80035d2:	2100      	movs	r1, #0
 80035d4:	4618      	mov	r0, r3
 80035d6:	f001 f8ab 	bl	8004730 <RCCEx_PLL2_Config>
 80035da:	4603      	mov	r3, r0
 80035dc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80035de:	e010      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3324      	adds	r3, #36	; 0x24
 80035e4:	2100      	movs	r1, #0
 80035e6:	4618      	mov	r0, r3
 80035e8:	f001 f954 	bl	8004894 <RCCEx_PLL3_Config>
 80035ec:	4603      	mov	r3, r0
 80035ee:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80035f0:	e007      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	75fb      	strb	r3, [r7, #23]
      break;
 80035f6:	e004      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 80035f8:	bf00      	nop
 80035fa:	e002      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80035fc:	58024400 	.word	0x58024400
      break;
 8003600:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003602:	7dfb      	ldrb	r3, [r7, #23]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d10a      	bne.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003608:	4b99      	ldr	r3, [pc, #612]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800360a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800360c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003616:	4996      	ldr	r1, [pc, #600]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003618:	4313      	orrs	r3, r2
 800361a:	658b      	str	r3, [r1, #88]	; 0x58
 800361c:	e001      	b.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800361e:	7dfb      	ldrb	r3, [r7, #23]
 8003620:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d032      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003632:	2b30      	cmp	r3, #48	; 0x30
 8003634:	d01c      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8003636:	2b30      	cmp	r3, #48	; 0x30
 8003638:	d817      	bhi.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x342>
 800363a:	2b20      	cmp	r3, #32
 800363c:	d00c      	beq.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800363e:	2b20      	cmp	r3, #32
 8003640:	d813      	bhi.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8003642:	2b00      	cmp	r3, #0
 8003644:	d016      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8003646:	2b10      	cmp	r3, #16
 8003648:	d10f      	bne.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800364a:	4b89      	ldr	r3, [pc, #548]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800364c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800364e:	4a88      	ldr	r2, [pc, #544]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003650:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003654:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003656:	e00e      	b.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3304      	adds	r3, #4
 800365c:	2102      	movs	r1, #2
 800365e:	4618      	mov	r0, r3
 8003660:	f001 f866 	bl	8004730 <RCCEx_PLL2_Config>
 8003664:	4603      	mov	r3, r0
 8003666:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003668:	e005      	b.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	75fb      	strb	r3, [r7, #23]
      break;
 800366e:	e002      	b.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8003670:	bf00      	nop
 8003672:	e000      	b.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8003674:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003676:	7dfb      	ldrb	r3, [r7, #23]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d109      	bne.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800367c:	4b7c      	ldr	r3, [pc, #496]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800367e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003680:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003688:	4979      	ldr	r1, [pc, #484]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800368a:	4313      	orrs	r3, r2
 800368c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800368e:	e001      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003690:	7dfb      	ldrb	r3, [r7, #23]
 8003692:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d047      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036a8:	d030      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80036aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036ae:	d82a      	bhi.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80036b0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80036b4:	d02c      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80036b6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80036ba:	d824      	bhi.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80036bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036c0:	d018      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80036c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036c6:	d81e      	bhi.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d003      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80036cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036d0:	d007      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 80036d2:	e018      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036d4:	4b66      	ldr	r3, [pc, #408]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80036d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036d8:	4a65      	ldr	r2, [pc, #404]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80036da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036de:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80036e0:	e017      	b.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	3304      	adds	r3, #4
 80036e6:	2100      	movs	r1, #0
 80036e8:	4618      	mov	r0, r3
 80036ea:	f001 f821 	bl	8004730 <RCCEx_PLL2_Config>
 80036ee:	4603      	mov	r3, r0
 80036f0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80036f2:	e00e      	b.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3324      	adds	r3, #36	; 0x24
 80036f8:	2100      	movs	r1, #0
 80036fa:	4618      	mov	r0, r3
 80036fc:	f001 f8ca 	bl	8004894 <RCCEx_PLL3_Config>
 8003700:	4603      	mov	r3, r0
 8003702:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003704:	e005      	b.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	75fb      	strb	r3, [r7, #23]
      break;
 800370a:	e002      	b.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800370c:	bf00      	nop
 800370e:	e000      	b.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8003710:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003712:	7dfb      	ldrb	r3, [r7, #23]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d109      	bne.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003718:	4b55      	ldr	r3, [pc, #340]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800371a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800371c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003724:	4952      	ldr	r1, [pc, #328]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003726:	4313      	orrs	r3, r2
 8003728:	650b      	str	r3, [r1, #80]	; 0x50
 800372a:	e001      	b.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800372c:	7dfb      	ldrb	r3, [r7, #23]
 800372e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d049      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003740:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003744:	d02e      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003746:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800374a:	d828      	bhi.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x476>
 800374c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003750:	d02a      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8003752:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003756:	d822      	bhi.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003758:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800375c:	d026      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x484>
 800375e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003762:	d81c      	bhi.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003764:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003768:	d010      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x464>
 800376a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800376e:	d816      	bhi.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003770:	2b00      	cmp	r3, #0
 8003772:	d01d      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8003774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003778:	d111      	bne.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	3304      	adds	r3, #4
 800377e:	2101      	movs	r1, #1
 8003780:	4618      	mov	r0, r3
 8003782:	f000 ffd5 	bl	8004730 <RCCEx_PLL2_Config>
 8003786:	4603      	mov	r3, r0
 8003788:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800378a:	e012      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	3324      	adds	r3, #36	; 0x24
 8003790:	2101      	movs	r1, #1
 8003792:	4618      	mov	r0, r3
 8003794:	f001 f87e 	bl	8004894 <RCCEx_PLL3_Config>
 8003798:	4603      	mov	r3, r0
 800379a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800379c:	e009      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	75fb      	strb	r3, [r7, #23]
      break;
 80037a2:	e006      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80037a4:	bf00      	nop
 80037a6:	e004      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80037a8:	bf00      	nop
 80037aa:	e002      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80037ac:	bf00      	nop
 80037ae:	e000      	b.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80037b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037b2:	7dfb      	ldrb	r3, [r7, #23]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d109      	bne.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80037b8:	4b2d      	ldr	r3, [pc, #180]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80037ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037bc:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037c4:	492a      	ldr	r1, [pc, #168]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	650b      	str	r3, [r1, #80]	; 0x50
 80037ca:	e001      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037cc:	7dfb      	ldrb	r3, [r7, #23]
 80037ce:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d04d      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80037e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037e6:	d02e      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 80037e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037ec:	d828      	bhi.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80037ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037f2:	d02a      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x522>
 80037f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037f8:	d822      	bhi.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80037fa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80037fe:	d026      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x526>
 8003800:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003804:	d81c      	bhi.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003806:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800380a:	d010      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x506>
 800380c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003810:	d816      	bhi.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003812:	2b00      	cmp	r3, #0
 8003814:	d01d      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8003816:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800381a:	d111      	bne.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	3304      	adds	r3, #4
 8003820:	2101      	movs	r1, #1
 8003822:	4618      	mov	r0, r3
 8003824:	f000 ff84 	bl	8004730 <RCCEx_PLL2_Config>
 8003828:	4603      	mov	r3, r0
 800382a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800382c:	e012      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	3324      	adds	r3, #36	; 0x24
 8003832:	2101      	movs	r1, #1
 8003834:	4618      	mov	r0, r3
 8003836:	f001 f82d 	bl	8004894 <RCCEx_PLL3_Config>
 800383a:	4603      	mov	r3, r0
 800383c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800383e:	e009      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	75fb      	strb	r3, [r7, #23]
      break;
 8003844:	e006      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8003846:	bf00      	nop
 8003848:	e004      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800384a:	bf00      	nop
 800384c:	e002      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800384e:	bf00      	nop
 8003850:	e000      	b.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8003852:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003854:	7dfb      	ldrb	r3, [r7, #23]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10c      	bne.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800385a:	4b05      	ldr	r3, [pc, #20]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800385c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800385e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003868:	4901      	ldr	r1, [pc, #4]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800386a:	4313      	orrs	r3, r2
 800386c:	658b      	str	r3, [r1, #88]	; 0x58
 800386e:	e003      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8003870:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003874:	7dfb      	ldrb	r3, [r7, #23]
 8003876:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d02f      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003888:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800388c:	d00e      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x584>
 800388e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003892:	d814      	bhi.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x596>
 8003894:	2b00      	cmp	r3, #0
 8003896:	d015      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8003898:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800389c:	d10f      	bne.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800389e:	4baf      	ldr	r3, [pc, #700]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80038a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a2:	4aae      	ldr	r2, [pc, #696]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80038a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038a8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80038aa:	e00c      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	3304      	adds	r3, #4
 80038b0:	2101      	movs	r1, #1
 80038b2:	4618      	mov	r0, r3
 80038b4:	f000 ff3c 	bl	8004730 <RCCEx_PLL2_Config>
 80038b8:	4603      	mov	r3, r0
 80038ba:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80038bc:	e003      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	75fb      	strb	r3, [r7, #23]
      break;
 80038c2:	e000      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 80038c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038c6:	7dfb      	ldrb	r3, [r7, #23]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d109      	bne.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80038cc:	4ba3      	ldr	r3, [pc, #652]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80038ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038d0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80038d8:	49a0      	ldr	r1, [pc, #640]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80038da:	4313      	orrs	r3, r2
 80038dc:	650b      	str	r3, [r1, #80]	; 0x50
 80038de:	e001      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038e0:	7dfb      	ldrb	r3, [r7, #23]
 80038e2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d032      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038f4:	2b03      	cmp	r3, #3
 80038f6:	d81b      	bhi.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80038f8:	a201      	add	r2, pc, #4	; (adr r2, 8003900 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 80038fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038fe:	bf00      	nop
 8003900:	08003937 	.word	0x08003937
 8003904:	08003911 	.word	0x08003911
 8003908:	0800391f 	.word	0x0800391f
 800390c:	08003937 	.word	0x08003937
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003910:	4b92      	ldr	r3, [pc, #584]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003914:	4a91      	ldr	r2, [pc, #580]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003916:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800391a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800391c:	e00c      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	3304      	adds	r3, #4
 8003922:	2102      	movs	r1, #2
 8003924:	4618      	mov	r0, r3
 8003926:	f000 ff03 	bl	8004730 <RCCEx_PLL2_Config>
 800392a:	4603      	mov	r3, r0
 800392c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800392e:	e003      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	75fb      	strb	r3, [r7, #23]
      break;
 8003934:	e000      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8003936:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003938:	7dfb      	ldrb	r3, [r7, #23]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d109      	bne.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800393e:	4b87      	ldr	r3, [pc, #540]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003942:	f023 0203 	bic.w	r2, r3, #3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800394a:	4984      	ldr	r1, [pc, #528]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800394c:	4313      	orrs	r3, r2
 800394e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003950:	e001      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003952:	7dfb      	ldrb	r3, [r7, #23]
 8003954:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800395e:	2b00      	cmp	r3, #0
 8003960:	f000 8086 	beq.w	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003964:	4b7e      	ldr	r3, [pc, #504]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a7d      	ldr	r2, [pc, #500]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800396a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800396e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003970:	f7fd fbe2 	bl	8001138 <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003976:	e009      	b.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003978:	f7fd fbde 	bl	8001138 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b64      	cmp	r3, #100	; 0x64
 8003984:	d902      	bls.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	75fb      	strb	r3, [r7, #23]
        break;
 800398a:	e005      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800398c:	4b74      	ldr	r3, [pc, #464]	; (8003b60 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0ef      	beq.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003998:	7dfb      	ldrb	r3, [r7, #23]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d166      	bne.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800399e:	4b6f      	ldr	r3, [pc, #444]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80039a0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80039a8:	4053      	eors	r3, r2
 80039aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d013      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039b2:	4b6a      	ldr	r3, [pc, #424]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80039b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039ba:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039bc:	4b67      	ldr	r3, [pc, #412]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80039be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039c0:	4a66      	ldr	r2, [pc, #408]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80039c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039c6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039c8:	4b64      	ldr	r3, [pc, #400]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80039ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039cc:	4a63      	ldr	r2, [pc, #396]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80039ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039d2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80039d4:	4a61      	ldr	r2, [pc, #388]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80039e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039e4:	d115      	bne.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e6:	f7fd fba7 	bl	8001138 <HAL_GetTick>
 80039ea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80039ec:	e00b      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ee:	f7fd fba3 	bl	8001138 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d902      	bls.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	75fb      	strb	r3, [r7, #23]
            break;
 8003a04:	e005      	b.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a06:	4b55      	ldr	r3, [pc, #340]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d0ed      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8003a12:	7dfb      	ldrb	r3, [r7, #23]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d126      	bne.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003a1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a26:	d10d      	bne.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8003a28:	4b4c      	ldr	r3, [pc, #304]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003a2a:	691b      	ldr	r3, [r3, #16]
 8003a2c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003a36:	0919      	lsrs	r1, r3, #4
 8003a38:	4b4a      	ldr	r3, [pc, #296]	; (8003b64 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8003a3a:	400b      	ands	r3, r1
 8003a3c:	4947      	ldr	r1, [pc, #284]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	610b      	str	r3, [r1, #16]
 8003a42:	e005      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8003a44:	4b45      	ldr	r3, [pc, #276]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003a46:	691b      	ldr	r3, [r3, #16]
 8003a48:	4a44      	ldr	r2, [pc, #272]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003a4a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003a4e:	6113      	str	r3, [r2, #16]
 8003a50:	4b42      	ldr	r3, [pc, #264]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003a52:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003a5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a5e:	493f      	ldr	r1, [pc, #252]	; (8003b5c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	670b      	str	r3, [r1, #112]	; 0x70
 8003a64:	e004      	b.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a66:	7dfb      	ldrb	r3, [r7, #23]
 8003a68:	75bb      	strb	r3, [r7, #22]
 8003a6a:	e001      	b.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a6c:	7dfb      	ldrb	r3, [r7, #23]
 8003a6e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0301 	and.w	r3, r3, #1
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f000 8085 	beq.w	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a82:	2b28      	cmp	r3, #40	; 0x28
 8003a84:	d866      	bhi.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003a86:	a201      	add	r2, pc, #4	; (adr r2, 8003a8c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8003a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a8c:	08003b69 	.word	0x08003b69
 8003a90:	08003b55 	.word	0x08003b55
 8003a94:	08003b55 	.word	0x08003b55
 8003a98:	08003b55 	.word	0x08003b55
 8003a9c:	08003b55 	.word	0x08003b55
 8003aa0:	08003b55 	.word	0x08003b55
 8003aa4:	08003b55 	.word	0x08003b55
 8003aa8:	08003b55 	.word	0x08003b55
 8003aac:	08003b31 	.word	0x08003b31
 8003ab0:	08003b55 	.word	0x08003b55
 8003ab4:	08003b55 	.word	0x08003b55
 8003ab8:	08003b55 	.word	0x08003b55
 8003abc:	08003b55 	.word	0x08003b55
 8003ac0:	08003b55 	.word	0x08003b55
 8003ac4:	08003b55 	.word	0x08003b55
 8003ac8:	08003b55 	.word	0x08003b55
 8003acc:	08003b43 	.word	0x08003b43
 8003ad0:	08003b55 	.word	0x08003b55
 8003ad4:	08003b55 	.word	0x08003b55
 8003ad8:	08003b55 	.word	0x08003b55
 8003adc:	08003b55 	.word	0x08003b55
 8003ae0:	08003b55 	.word	0x08003b55
 8003ae4:	08003b55 	.word	0x08003b55
 8003ae8:	08003b55 	.word	0x08003b55
 8003aec:	08003b69 	.word	0x08003b69
 8003af0:	08003b55 	.word	0x08003b55
 8003af4:	08003b55 	.word	0x08003b55
 8003af8:	08003b55 	.word	0x08003b55
 8003afc:	08003b55 	.word	0x08003b55
 8003b00:	08003b55 	.word	0x08003b55
 8003b04:	08003b55 	.word	0x08003b55
 8003b08:	08003b55 	.word	0x08003b55
 8003b0c:	08003b69 	.word	0x08003b69
 8003b10:	08003b55 	.word	0x08003b55
 8003b14:	08003b55 	.word	0x08003b55
 8003b18:	08003b55 	.word	0x08003b55
 8003b1c:	08003b55 	.word	0x08003b55
 8003b20:	08003b55 	.word	0x08003b55
 8003b24:	08003b55 	.word	0x08003b55
 8003b28:	08003b55 	.word	0x08003b55
 8003b2c:	08003b69 	.word	0x08003b69
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3304      	adds	r3, #4
 8003b34:	2101      	movs	r1, #1
 8003b36:	4618      	mov	r0, r3
 8003b38:	f000 fdfa 	bl	8004730 <RCCEx_PLL2_Config>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003b40:	e013      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	3324      	adds	r3, #36	; 0x24
 8003b46:	2101      	movs	r1, #1
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 fea3 	bl	8004894 <RCCEx_PLL3_Config>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003b52:	e00a      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	75fb      	strb	r3, [r7, #23]
      break;
 8003b58:	e007      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003b5a:	bf00      	nop
 8003b5c:	58024400 	.word	0x58024400
 8003b60:	58024800 	.word	0x58024800
 8003b64:	00ffffcf 	.word	0x00ffffcf
      break;
 8003b68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b6a:	7dfb      	ldrb	r3, [r7, #23]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d109      	bne.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003b70:	4b96      	ldr	r3, [pc, #600]	; (8003dcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b74:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b7c:	4993      	ldr	r1, [pc, #588]	; (8003dcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	654b      	str	r3, [r1, #84]	; 0x54
 8003b82:	e001      	b.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b84:	7dfb      	ldrb	r3, [r7, #23]
 8003b86:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d038      	beq.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b98:	2b05      	cmp	r3, #5
 8003b9a:	d821      	bhi.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8003b9c:	a201      	add	r2, pc, #4	; (adr r2, 8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8003b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba2:	bf00      	nop
 8003ba4:	08003be7 	.word	0x08003be7
 8003ba8:	08003bbd 	.word	0x08003bbd
 8003bac:	08003bcf 	.word	0x08003bcf
 8003bb0:	08003be7 	.word	0x08003be7
 8003bb4:	08003be7 	.word	0x08003be7
 8003bb8:	08003be7 	.word	0x08003be7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	3304      	adds	r3, #4
 8003bc0:	2101      	movs	r1, #1
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f000 fdb4 	bl	8004730 <RCCEx_PLL2_Config>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003bcc:	e00c      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	3324      	adds	r3, #36	; 0x24
 8003bd2:	2101      	movs	r1, #1
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f000 fe5d 	bl	8004894 <RCCEx_PLL3_Config>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003bde:	e003      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	75fb      	strb	r3, [r7, #23]
      break;
 8003be4:	e000      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8003be6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003be8:	7dfb      	ldrb	r3, [r7, #23]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d109      	bne.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003bee:	4b77      	ldr	r3, [pc, #476]	; (8003dcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003bf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bf2:	f023 0207 	bic.w	r2, r3, #7
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bfa:	4974      	ldr	r1, [pc, #464]	; (8003dcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	654b      	str	r3, [r1, #84]	; 0x54
 8003c00:	e001      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c02:	7dfb      	ldrb	r3, [r7, #23]
 8003c04:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0304 	and.w	r3, r3, #4
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d03a      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c18:	2b05      	cmp	r3, #5
 8003c1a:	d821      	bhi.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8003c1c:	a201      	add	r2, pc, #4	; (adr r2, 8003c24 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8003c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c22:	bf00      	nop
 8003c24:	08003c67 	.word	0x08003c67
 8003c28:	08003c3d 	.word	0x08003c3d
 8003c2c:	08003c4f 	.word	0x08003c4f
 8003c30:	08003c67 	.word	0x08003c67
 8003c34:	08003c67 	.word	0x08003c67
 8003c38:	08003c67 	.word	0x08003c67
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	3304      	adds	r3, #4
 8003c40:	2101      	movs	r1, #1
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 fd74 	bl	8004730 <RCCEx_PLL2_Config>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003c4c:	e00c      	b.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	3324      	adds	r3, #36	; 0x24
 8003c52:	2101      	movs	r1, #1
 8003c54:	4618      	mov	r0, r3
 8003c56:	f000 fe1d 	bl	8004894 <RCCEx_PLL3_Config>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003c5e:	e003      	b.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	75fb      	strb	r3, [r7, #23]
      break;
 8003c64:	e000      	b.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8003c66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c68:	7dfb      	ldrb	r3, [r7, #23]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d10a      	bne.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c6e:	4b57      	ldr	r3, [pc, #348]	; (8003dcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c72:	f023 0207 	bic.w	r2, r3, #7
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c7c:	4953      	ldr	r1, [pc, #332]	; (8003dcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	658b      	str	r3, [r1, #88]	; 0x58
 8003c82:	e001      	b.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c84:	7dfb      	ldrb	r3, [r7, #23]
 8003c86:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0320 	and.w	r3, r3, #32
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d04b      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c9e:	d02e      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8003ca0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ca4:	d828      	bhi.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003ca6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003caa:	d02a      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8003cac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cb0:	d822      	bhi.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003cb2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003cb6:	d026      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8003cb8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003cbc:	d81c      	bhi.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003cbe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cc2:	d010      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8003cc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cc8:	d816      	bhi.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d01d      	beq.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8003cce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003cd2:	d111      	bne.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	3304      	adds	r3, #4
 8003cd8:	2100      	movs	r1, #0
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 fd28 	bl	8004730 <RCCEx_PLL2_Config>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003ce4:	e012      	b.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	3324      	adds	r3, #36	; 0x24
 8003cea:	2102      	movs	r1, #2
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 fdd1 	bl	8004894 <RCCEx_PLL3_Config>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003cf6:	e009      	b.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	75fb      	strb	r3, [r7, #23]
      break;
 8003cfc:	e006      	b.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003cfe:	bf00      	nop
 8003d00:	e004      	b.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003d02:	bf00      	nop
 8003d04:	e002      	b.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003d06:	bf00      	nop
 8003d08:	e000      	b.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003d0a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d0c:	7dfb      	ldrb	r3, [r7, #23]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d10a      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d12:	4b2e      	ldr	r3, [pc, #184]	; (8003dcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d16:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d20:	492a      	ldr	r1, [pc, #168]	; (8003dcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	654b      	str	r3, [r1, #84]	; 0x54
 8003d26:	e001      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d28:	7dfb      	ldrb	r3, [r7, #23]
 8003d2a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d04d      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d3e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003d42:	d02e      	beq.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8003d44:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003d48:	d828      	bhi.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d4e:	d02a      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003d50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d54:	d822      	bhi.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003d56:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d5a:	d026      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8003d5c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d60:	d81c      	bhi.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003d62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d66:	d010      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8003d68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d6c:	d816      	bhi.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d01d      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8003d72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d76:	d111      	bne.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	3304      	adds	r3, #4
 8003d7c:	2100      	movs	r1, #0
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f000 fcd6 	bl	8004730 <RCCEx_PLL2_Config>
 8003d84:	4603      	mov	r3, r0
 8003d86:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003d88:	e012      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	3324      	adds	r3, #36	; 0x24
 8003d8e:	2102      	movs	r1, #2
 8003d90:	4618      	mov	r0, r3
 8003d92:	f000 fd7f 	bl	8004894 <RCCEx_PLL3_Config>
 8003d96:	4603      	mov	r3, r0
 8003d98:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003d9a:	e009      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	75fb      	strb	r3, [r7, #23]
      break;
 8003da0:	e006      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003da2:	bf00      	nop
 8003da4:	e004      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003da6:	bf00      	nop
 8003da8:	e002      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003daa:	bf00      	nop
 8003dac:	e000      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003dae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003db0:	7dfb      	ldrb	r3, [r7, #23]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d10c      	bne.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003db6:	4b05      	ldr	r3, [pc, #20]	; (8003dcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dba:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003dc4:	4901      	ldr	r1, [pc, #4]	; (8003dcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	658b      	str	r3, [r1, #88]	; 0x58
 8003dca:	e003      	b.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8003dcc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dd0:	7dfb      	ldrb	r3, [r7, #23]
 8003dd2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d04b      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003de6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003dea:	d02e      	beq.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8003dec:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003df0:	d828      	bhi.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003df2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003df6:	d02a      	beq.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8003df8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dfc:	d822      	bhi.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003dfe:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003e02:	d026      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8003e04:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003e08:	d81c      	bhi.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003e0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e0e:	d010      	beq.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8003e10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e14:	d816      	bhi.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d01d      	beq.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8003e1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e1e:	d111      	bne.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	3304      	adds	r3, #4
 8003e24:	2100      	movs	r1, #0
 8003e26:	4618      	mov	r0, r3
 8003e28:	f000 fc82 	bl	8004730 <RCCEx_PLL2_Config>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003e30:	e012      	b.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	3324      	adds	r3, #36	; 0x24
 8003e36:	2102      	movs	r1, #2
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f000 fd2b 	bl	8004894 <RCCEx_PLL3_Config>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003e42:	e009      	b.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	75fb      	strb	r3, [r7, #23]
      break;
 8003e48:	e006      	b.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003e4a:	bf00      	nop
 8003e4c:	e004      	b.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003e4e:	bf00      	nop
 8003e50:	e002      	b.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003e52:	bf00      	nop
 8003e54:	e000      	b.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003e56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e58:	7dfb      	ldrb	r3, [r7, #23]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d10a      	bne.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003e5e:	4b9d      	ldr	r3, [pc, #628]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e6c:	4999      	ldr	r1, [pc, #612]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	658b      	str	r3, [r1, #88]	; 0x58
 8003e72:	e001      	b.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e74:	7dfb      	ldrb	r3, [r7, #23]
 8003e76:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0308 	and.w	r3, r3, #8
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d01a      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e8e:	d10a      	bne.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	3324      	adds	r3, #36	; 0x24
 8003e94:	2102      	movs	r1, #2
 8003e96:	4618      	mov	r0, r3
 8003e98:	f000 fcfc 	bl	8004894 <RCCEx_PLL3_Config>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003ea6:	4b8b      	ldr	r3, [pc, #556]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eaa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003eb4:	4987      	ldr	r1, [pc, #540]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0310 	and.w	r3, r3, #16
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d01a      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ecc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ed0:	d10a      	bne.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	3324      	adds	r3, #36	; 0x24
 8003ed6:	2102      	movs	r1, #2
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f000 fcdb 	bl	8004894 <RCCEx_PLL3_Config>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d001      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ee8:	4b7a      	ldr	r3, [pc, #488]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ef6:	4977      	ldr	r1, [pc, #476]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d034      	beq.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003f0e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f12:	d01d      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8003f14:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f18:	d817      	bhi.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d003      	beq.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8003f1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f22:	d009      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8003f24:	e011      	b.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f000 fbff 	bl	8004730 <RCCEx_PLL2_Config>
 8003f32:	4603      	mov	r3, r0
 8003f34:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003f36:	e00c      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	3324      	adds	r3, #36	; 0x24
 8003f3c:	2102      	movs	r1, #2
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f000 fca8 	bl	8004894 <RCCEx_PLL3_Config>
 8003f44:	4603      	mov	r3, r0
 8003f46:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003f48:	e003      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	75fb      	strb	r3, [r7, #23]
      break;
 8003f4e:	e000      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8003f50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f52:	7dfb      	ldrb	r3, [r7, #23]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d10a      	bne.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f58:	4b5e      	ldr	r3, [pc, #376]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f5c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003f66:	495b      	ldr	r1, [pc, #364]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	658b      	str	r3, [r1, #88]	; 0x58
 8003f6c:	e001      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f6e:	7dfb      	ldrb	r3, [r7, #23]
 8003f70:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d033      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f84:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003f88:	d01c      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8003f8a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003f8e:	d816      	bhi.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8003f90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f94:	d003      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8003f96:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003f9a:	d007      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8003f9c:	e00f      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f9e:	4b4d      	ldr	r3, [pc, #308]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa2:	4a4c      	ldr	r2, [pc, #304]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003fa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fa8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8003faa:	e00c      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3324      	adds	r3, #36	; 0x24
 8003fb0:	2101      	movs	r1, #1
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f000 fc6e 	bl	8004894 <RCCEx_PLL3_Config>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003fbc:	e003      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	75fb      	strb	r3, [r7, #23]
      break;
 8003fc2:	e000      	b.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8003fc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fc6:	7dfb      	ldrb	r3, [r7, #23]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d10a      	bne.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003fcc:	4b41      	ldr	r3, [pc, #260]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fd0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fda:	493e      	ldr	r1, [pc, #248]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	654b      	str	r3, [r1, #84]	; 0x54
 8003fe0:	e001      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fe2:	7dfb      	ldrb	r3, [r7, #23]
 8003fe4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d029      	beq.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d003      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8003ffa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ffe:	d007      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8004000:	e00f      	b.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004002:	4b34      	ldr	r3, [pc, #208]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004006:	4a33      	ldr	r2, [pc, #204]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004008:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800400c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800400e:	e00b      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	3304      	adds	r3, #4
 8004014:	2102      	movs	r1, #2
 8004016:	4618      	mov	r0, r3
 8004018:	f000 fb8a 	bl	8004730 <RCCEx_PLL2_Config>
 800401c:	4603      	mov	r3, r0
 800401e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004020:	e002      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	75fb      	strb	r3, [r7, #23]
      break;
 8004026:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004028:	7dfb      	ldrb	r3, [r7, #23]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d109      	bne.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800402e:	4b29      	ldr	r3, [pc, #164]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8004030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004032:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800403a:	4926      	ldr	r1, [pc, #152]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800403c:	4313      	orrs	r3, r2
 800403e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004040:	e001      	b.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004042:	7dfb      	ldrb	r3, [r7, #23]
 8004044:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00a      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	3324      	adds	r3, #36	; 0x24
 8004056:	2102      	movs	r1, #2
 8004058:	4618      	mov	r0, r3
 800405a:	f000 fc1b 	bl	8004894 <RCCEx_PLL3_Config>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d001      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d033      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004078:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800407c:	d017      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800407e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004082:	d811      	bhi.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8004084:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004088:	d013      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800408a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800408e:	d80b      	bhi.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8004090:	2b00      	cmp	r3, #0
 8004092:	d010      	beq.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8004094:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004098:	d106      	bne.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800409a:	4b0e      	ldr	r3, [pc, #56]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800409c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409e:	4a0d      	ldr	r2, [pc, #52]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80040a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040a4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80040a6:	e007      	b.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	75fb      	strb	r3, [r7, #23]
      break;
 80040ac:	e004      	b.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80040ae:	bf00      	nop
 80040b0:	e002      	b.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80040b2:	bf00      	nop
 80040b4:	e000      	b.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80040b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040b8:	7dfb      	ldrb	r3, [r7, #23]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d10c      	bne.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80040be:	4b05      	ldr	r3, [pc, #20]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80040c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040ca:	4902      	ldr	r1, [pc, #8]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	654b      	str	r3, [r1, #84]	; 0x54
 80040d0:	e004      	b.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 80040d2:	bf00      	nop
 80040d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040d8:	7dfb      	ldrb	r3, [r7, #23]
 80040da:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d008      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80040e8:	4b31      	ldr	r3, [pc, #196]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80040ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040ec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f4:	492e      	ldr	r1, [pc, #184]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d009      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004106:	4b2a      	ldr	r3, [pc, #168]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004108:	691b      	ldr	r3, [r3, #16]
 800410a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004114:	4926      	ldr	r1, [pc, #152]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004116:	4313      	orrs	r3, r2
 8004118:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d008      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004126:	4b22      	ldr	r3, [pc, #136]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004128:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800412a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004132:	491f      	ldr	r1, [pc, #124]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004134:	4313      	orrs	r3, r2
 8004136:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d00d      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004144:	4b1a      	ldr	r3, [pc, #104]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004146:	691b      	ldr	r3, [r3, #16]
 8004148:	4a19      	ldr	r2, [pc, #100]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800414a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800414e:	6113      	str	r3, [r2, #16]
 8004150:	4b17      	ldr	r3, [pc, #92]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004152:	691a      	ldr	r2, [r3, #16]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800415a:	4915      	ldr	r1, [pc, #84]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800415c:	4313      	orrs	r3, r2
 800415e:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2b00      	cmp	r3, #0
 8004166:	da08      	bge.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004168:	4b11      	ldr	r3, [pc, #68]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800416a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800416c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004174:	490e      	ldr	r1, [pc, #56]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004176:	4313      	orrs	r3, r2
 8004178:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d009      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004186:	4b0a      	ldr	r3, [pc, #40]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800418a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004194:	4906      	ldr	r1, [pc, #24]	; (80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8004196:	4313      	orrs	r3, r2
 8004198:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800419a:	7dbb      	ldrb	r3, [r7, #22]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d101      	bne.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 80041a0:	2300      	movs	r3, #0
 80041a2:	e000      	b.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3718      	adds	r7, #24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	58024400 	.word	0x58024400

080041b4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80041b8:	f7ff f85a 	bl	8003270 <HAL_RCC_GetHCLKFreq>
 80041bc:	4602      	mov	r2, r0
 80041be:	4b06      	ldr	r3, [pc, #24]	; (80041d8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	091b      	lsrs	r3, r3, #4
 80041c4:	f003 0307 	and.w	r3, r3, #7
 80041c8:	4904      	ldr	r1, [pc, #16]	; (80041dc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80041ca:	5ccb      	ldrb	r3, [r1, r3]
 80041cc:	f003 031f 	and.w	r3, r3, #31
 80041d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	58024400 	.word	0x58024400
 80041dc:	0800615c 	.word	0x0800615c

080041e0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b089      	sub	sp, #36	; 0x24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80041e8:	4ba1      	ldr	r3, [pc, #644]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ec:	f003 0303 	and.w	r3, r3, #3
 80041f0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80041f2:	4b9f      	ldr	r3, [pc, #636]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f6:	0b1b      	lsrs	r3, r3, #12
 80041f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041fc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80041fe:	4b9c      	ldr	r3, [pc, #624]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004202:	091b      	lsrs	r3, r3, #4
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800420a:	4b99      	ldr	r3, [pc, #612]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800420c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800420e:	08db      	lsrs	r3, r3, #3
 8004210:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004214:	693a      	ldr	r2, [r7, #16]
 8004216:	fb02 f303 	mul.w	r3, r2, r3
 800421a:	ee07 3a90 	vmov	s15, r3
 800421e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004222:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	2b00      	cmp	r3, #0
 800422a:	f000 8111 	beq.w	8004450 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	2b02      	cmp	r3, #2
 8004232:	f000 8083 	beq.w	800433c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	2b02      	cmp	r3, #2
 800423a:	f200 80a1 	bhi.w	8004380 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d003      	beq.n	800424c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d056      	beq.n	80042f8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800424a:	e099      	b.n	8004380 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800424c:	4b88      	ldr	r3, [pc, #544]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0320 	and.w	r3, r3, #32
 8004254:	2b00      	cmp	r3, #0
 8004256:	d02d      	beq.n	80042b4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004258:	4b85      	ldr	r3, [pc, #532]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	08db      	lsrs	r3, r3, #3
 800425e:	f003 0303 	and.w	r3, r3, #3
 8004262:	4a84      	ldr	r2, [pc, #528]	; (8004474 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004264:	fa22 f303 	lsr.w	r3, r2, r3
 8004268:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	ee07 3a90 	vmov	s15, r3
 8004270:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	ee07 3a90 	vmov	s15, r3
 800427a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800427e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004282:	4b7b      	ldr	r3, [pc, #492]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004286:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800428a:	ee07 3a90 	vmov	s15, r3
 800428e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004292:	ed97 6a03 	vldr	s12, [r7, #12]
 8004296:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004478 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800429a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800429e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80042a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042ae:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80042b2:	e087      	b.n	80043c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	ee07 3a90 	vmov	s15, r3
 80042ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042be:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800447c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80042c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042c6:	4b6a      	ldr	r3, [pc, #424]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ce:	ee07 3a90 	vmov	s15, r3
 80042d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80042da:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004478 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80042de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80042ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042f2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80042f6:	e065      	b.n	80043c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	ee07 3a90 	vmov	s15, r3
 80042fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004302:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004480 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004306:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800430a:	4b59      	ldr	r3, [pc, #356]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800430c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800430e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004312:	ee07 3a90 	vmov	s15, r3
 8004316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800431a:	ed97 6a03 	vldr	s12, [r7, #12]
 800431e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004478 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800432a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800432e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004336:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800433a:	e043      	b.n	80043c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	ee07 3a90 	vmov	s15, r3
 8004342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004346:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004484 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800434a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800434e:	4b48      	ldr	r3, [pc, #288]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004356:	ee07 3a90 	vmov	s15, r3
 800435a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800435e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004362:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004478 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004366:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800436a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800436e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004372:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800437a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800437e:	e021      	b.n	80043c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	ee07 3a90 	vmov	s15, r3
 8004386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800438a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004480 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800438e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004392:	4b37      	ldr	r3, [pc, #220]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800439a:	ee07 3a90 	vmov	s15, r3
 800439e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80043a6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004478 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80043aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043be:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80043c2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80043c4:	4b2a      	ldr	r3, [pc, #168]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80043c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043c8:	0a5b      	lsrs	r3, r3, #9
 80043ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043ce:	ee07 3a90 	vmov	s15, r3
 80043d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80043da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80043de:	edd7 6a07 	vldr	s13, [r7, #28]
 80043e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043ea:	ee17 2a90 	vmov	r2, s15
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80043f2:	4b1f      	ldr	r3, [pc, #124]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80043f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f6:	0c1b      	lsrs	r3, r3, #16
 80043f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043fc:	ee07 3a90 	vmov	s15, r3
 8004400:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004404:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004408:	ee37 7a87 	vadd.f32	s14, s15, s14
 800440c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004410:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004414:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004418:	ee17 2a90 	vmov	r2, s15
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004420:	4b13      	ldr	r3, [pc, #76]	; (8004470 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004424:	0e1b      	lsrs	r3, r3, #24
 8004426:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800442a:	ee07 3a90 	vmov	s15, r3
 800442e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004432:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004436:	ee37 7a87 	vadd.f32	s14, s15, s14
 800443a:	edd7 6a07 	vldr	s13, [r7, #28]
 800443e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004442:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004446:	ee17 2a90 	vmov	r2, s15
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800444e:	e008      	b.n	8004462 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	609a      	str	r2, [r3, #8]
}
 8004462:	bf00      	nop
 8004464:	3724      	adds	r7, #36	; 0x24
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	58024400 	.word	0x58024400
 8004474:	03d09000 	.word	0x03d09000
 8004478:	46000000 	.word	0x46000000
 800447c:	4c742400 	.word	0x4c742400
 8004480:	4a742400 	.word	0x4a742400
 8004484:	4af42400 	.word	0x4af42400

08004488 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8004488:	b480      	push	{r7}
 800448a:	b089      	sub	sp, #36	; 0x24
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004490:	4ba1      	ldr	r3, [pc, #644]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004494:	f003 0303 	and.w	r3, r3, #3
 8004498:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800449a:	4b9f      	ldr	r3, [pc, #636]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800449c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800449e:	0d1b      	lsrs	r3, r3, #20
 80044a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044a4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80044a6:	4b9c      	ldr	r3, [pc, #624]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044aa:	0a1b      	lsrs	r3, r3, #8
 80044ac:	f003 0301 	and.w	r3, r3, #1
 80044b0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80044b2:	4b99      	ldr	r3, [pc, #612]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b6:	08db      	lsrs	r3, r3, #3
 80044b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	fb02 f303 	mul.w	r3, r2, r3
 80044c2:	ee07 3a90 	vmov	s15, r3
 80044c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044ca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f000 8111 	beq.w	80046f8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	2b02      	cmp	r3, #2
 80044da:	f000 8083 	beq.w	80045e4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	f200 80a1 	bhi.w	8004628 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d003      	beq.n	80044f4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80044ec:	69bb      	ldr	r3, [r7, #24]
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d056      	beq.n	80045a0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80044f2:	e099      	b.n	8004628 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044f4:	4b88      	ldr	r3, [pc, #544]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0320 	and.w	r3, r3, #32
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d02d      	beq.n	800455c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004500:	4b85      	ldr	r3, [pc, #532]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	08db      	lsrs	r3, r3, #3
 8004506:	f003 0303 	and.w	r3, r3, #3
 800450a:	4a84      	ldr	r2, [pc, #528]	; (800471c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800450c:	fa22 f303 	lsr.w	r3, r2, r3
 8004510:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	ee07 3a90 	vmov	s15, r3
 8004518:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	ee07 3a90 	vmov	s15, r3
 8004522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004526:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800452a:	4b7b      	ldr	r3, [pc, #492]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800452c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004532:	ee07 3a90 	vmov	s15, r3
 8004536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800453a:	ed97 6a03 	vldr	s12, [r7, #12]
 800453e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004720 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004542:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004546:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800454a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800454e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004552:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004556:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800455a:	e087      	b.n	800466c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	ee07 3a90 	vmov	s15, r3
 8004562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004566:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004724 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800456a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800456e:	4b6a      	ldr	r3, [pc, #424]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004572:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004576:	ee07 3a90 	vmov	s15, r3
 800457a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800457e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004582:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004720 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004586:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800458a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800458e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004592:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800459a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800459e:	e065      	b.n	800466c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	ee07 3a90 	vmov	s15, r3
 80045a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045aa:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004728 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80045ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045b2:	4b59      	ldr	r3, [pc, #356]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ba:	ee07 3a90 	vmov	s15, r3
 80045be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80045c6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004720 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80045ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80045d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045de:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80045e2:	e043      	b.n	800466c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	ee07 3a90 	vmov	s15, r3
 80045ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ee:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800472c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80045f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045f6:	4b48      	ldr	r3, [pc, #288]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045fe:	ee07 3a90 	vmov	s15, r3
 8004602:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004606:	ed97 6a03 	vldr	s12, [r7, #12]
 800460a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004720 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800460e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004612:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004616:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800461a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800461e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004622:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004626:	e021      	b.n	800466c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	ee07 3a90 	vmov	s15, r3
 800462e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004632:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004728 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004636:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800463a:	4b37      	ldr	r3, [pc, #220]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800463c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004642:	ee07 3a90 	vmov	s15, r3
 8004646:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800464a:	ed97 6a03 	vldr	s12, [r7, #12]
 800464e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004720 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004652:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004656:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800465a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800465e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004662:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004666:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800466a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800466c:	4b2a      	ldr	r3, [pc, #168]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800466e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004670:	0a5b      	lsrs	r3, r3, #9
 8004672:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004676:	ee07 3a90 	vmov	s15, r3
 800467a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800467e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004682:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004686:	edd7 6a07 	vldr	s13, [r7, #28]
 800468a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800468e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004692:	ee17 2a90 	vmov	r2, s15
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800469a:	4b1f      	ldr	r3, [pc, #124]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800469c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469e:	0c1b      	lsrs	r3, r3, #16
 80046a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046a4:	ee07 3a90 	vmov	s15, r3
 80046a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80046b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80046b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80046b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046c0:	ee17 2a90 	vmov	r2, s15
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80046c8:	4b13      	ldr	r3, [pc, #76]	; (8004718 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80046ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046cc:	0e1b      	lsrs	r3, r3, #24
 80046ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046d2:	ee07 3a90 	vmov	s15, r3
 80046d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80046de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80046e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80046e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046ee:	ee17 2a90 	vmov	r2, s15
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80046f6:	e008      	b.n	800470a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	609a      	str	r2, [r3, #8]
}
 800470a:	bf00      	nop
 800470c:	3724      	adds	r7, #36	; 0x24
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	58024400 	.word	0x58024400
 800471c:	03d09000 	.word	0x03d09000
 8004720:	46000000 	.word	0x46000000
 8004724:	4c742400 	.word	0x4c742400
 8004728:	4a742400 	.word	0x4a742400
 800472c:	4af42400 	.word	0x4af42400

08004730 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800473a:	2300      	movs	r3, #0
 800473c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800473e:	4b53      	ldr	r3, [pc, #332]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004742:	f003 0303 	and.w	r3, r3, #3
 8004746:	2b03      	cmp	r3, #3
 8004748:	d101      	bne.n	800474e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e099      	b.n	8004882 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800474e:	4b4f      	ldr	r3, [pc, #316]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a4e      	ldr	r2, [pc, #312]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004754:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004758:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800475a:	f7fc fced 	bl	8001138 <HAL_GetTick>
 800475e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004760:	e008      	b.n	8004774 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004762:	f7fc fce9 	bl	8001138 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	2b02      	cmp	r3, #2
 800476e:	d901      	bls.n	8004774 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e086      	b.n	8004882 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004774:	4b45      	ldr	r3, [pc, #276]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1f0      	bne.n	8004762 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004780:	4b42      	ldr	r3, [pc, #264]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004784:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	031b      	lsls	r3, r3, #12
 800478e:	493f      	ldr	r1, [pc, #252]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004790:	4313      	orrs	r3, r2
 8004792:	628b      	str	r3, [r1, #40]	; 0x28
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	3b01      	subs	r3, #1
 800479a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	3b01      	subs	r3, #1
 80047a4:	025b      	lsls	r3, r3, #9
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	431a      	orrs	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	3b01      	subs	r3, #1
 80047b0:	041b      	lsls	r3, r3, #16
 80047b2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80047b6:	431a      	orrs	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	3b01      	subs	r3, #1
 80047be:	061b      	lsls	r3, r3, #24
 80047c0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80047c4:	4931      	ldr	r1, [pc, #196]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80047ca:	4b30      	ldr	r3, [pc, #192]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 80047cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ce:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	695b      	ldr	r3, [r3, #20]
 80047d6:	492d      	ldr	r1, [pc, #180]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80047dc:	4b2b      	ldr	r3, [pc, #172]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 80047de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e0:	f023 0220 	bic.w	r2, r3, #32
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	4928      	ldr	r1, [pc, #160]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80047ee:	4b27      	ldr	r3, [pc, #156]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 80047f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f2:	4a26      	ldr	r2, [pc, #152]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 80047f4:	f023 0310 	bic.w	r3, r3, #16
 80047f8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80047fa:	4b24      	ldr	r3, [pc, #144]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 80047fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047fe:	4b24      	ldr	r3, [pc, #144]	; (8004890 <RCCEx_PLL2_Config+0x160>)
 8004800:	4013      	ands	r3, r2
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	69d2      	ldr	r2, [r2, #28]
 8004806:	00d2      	lsls	r2, r2, #3
 8004808:	4920      	ldr	r1, [pc, #128]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 800480a:	4313      	orrs	r3, r2
 800480c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800480e:	4b1f      	ldr	r3, [pc, #124]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004812:	4a1e      	ldr	r2, [pc, #120]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004814:	f043 0310 	orr.w	r3, r3, #16
 8004818:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d106      	bne.n	800482e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004820:	4b1a      	ldr	r3, [pc, #104]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004824:	4a19      	ldr	r2, [pc, #100]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004826:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800482a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800482c:	e00f      	b.n	800484e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	2b01      	cmp	r3, #1
 8004832:	d106      	bne.n	8004842 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004834:	4b15      	ldr	r3, [pc, #84]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004838:	4a14      	ldr	r2, [pc, #80]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 800483a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800483e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004840:	e005      	b.n	800484e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004842:	4b12      	ldr	r3, [pc, #72]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004846:	4a11      	ldr	r2, [pc, #68]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004848:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800484c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800484e:	4b0f      	ldr	r3, [pc, #60]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a0e      	ldr	r2, [pc, #56]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004854:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004858:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800485a:	f7fc fc6d 	bl	8001138 <HAL_GetTick>
 800485e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004860:	e008      	b.n	8004874 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004862:	f7fc fc69 	bl	8001138 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b02      	cmp	r3, #2
 800486e:	d901      	bls.n	8004874 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e006      	b.n	8004882 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004874:	4b05      	ldr	r3, [pc, #20]	; (800488c <RCCEx_PLL2_Config+0x15c>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d0f0      	beq.n	8004862 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004880:	7bfb      	ldrb	r3, [r7, #15]
}
 8004882:	4618      	mov	r0, r3
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	58024400 	.word	0x58024400
 8004890:	ffff0007 	.word	0xffff0007

08004894 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800489e:	2300      	movs	r3, #0
 80048a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80048a2:	4b53      	ldr	r3, [pc, #332]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 80048a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a6:	f003 0303 	and.w	r3, r3, #3
 80048aa:	2b03      	cmp	r3, #3
 80048ac:	d101      	bne.n	80048b2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e099      	b.n	80049e6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80048b2:	4b4f      	ldr	r3, [pc, #316]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a4e      	ldr	r2, [pc, #312]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 80048b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048be:	f7fc fc3b 	bl	8001138 <HAL_GetTick>
 80048c2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80048c4:	e008      	b.n	80048d8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80048c6:	f7fc fc37 	bl	8001138 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d901      	bls.n	80048d8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e086      	b.n	80049e6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80048d8:	4b45      	ldr	r3, [pc, #276]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d1f0      	bne.n	80048c6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80048e4:	4b42      	ldr	r3, [pc, #264]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 80048e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	051b      	lsls	r3, r3, #20
 80048f2:	493f      	ldr	r1, [pc, #252]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	628b      	str	r3, [r1, #40]	; 0x28
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	3b01      	subs	r3, #1
 80048fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	3b01      	subs	r3, #1
 8004908:	025b      	lsls	r3, r3, #9
 800490a:	b29b      	uxth	r3, r3
 800490c:	431a      	orrs	r2, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	3b01      	subs	r3, #1
 8004914:	041b      	lsls	r3, r3, #16
 8004916:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800491a:	431a      	orrs	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	691b      	ldr	r3, [r3, #16]
 8004920:	3b01      	subs	r3, #1
 8004922:	061b      	lsls	r3, r3, #24
 8004924:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004928:	4931      	ldr	r1, [pc, #196]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 800492a:	4313      	orrs	r3, r2
 800492c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800492e:	4b30      	ldr	r3, [pc, #192]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 8004930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004932:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	492d      	ldr	r1, [pc, #180]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 800493c:	4313      	orrs	r3, r2
 800493e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004940:	4b2b      	ldr	r3, [pc, #172]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 8004942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004944:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	699b      	ldr	r3, [r3, #24]
 800494c:	4928      	ldr	r1, [pc, #160]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 800494e:	4313      	orrs	r3, r2
 8004950:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004952:	4b27      	ldr	r3, [pc, #156]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 8004954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004956:	4a26      	ldr	r2, [pc, #152]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 8004958:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800495c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800495e:	4b24      	ldr	r3, [pc, #144]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 8004960:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004962:	4b24      	ldr	r3, [pc, #144]	; (80049f4 <RCCEx_PLL3_Config+0x160>)
 8004964:	4013      	ands	r3, r2
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	69d2      	ldr	r2, [r2, #28]
 800496a:	00d2      	lsls	r2, r2, #3
 800496c:	4920      	ldr	r1, [pc, #128]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 800496e:	4313      	orrs	r3, r2
 8004970:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004972:	4b1f      	ldr	r3, [pc, #124]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 8004974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004976:	4a1e      	ldr	r2, [pc, #120]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 8004978:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800497c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d106      	bne.n	8004992 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004984:	4b1a      	ldr	r3, [pc, #104]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 8004986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004988:	4a19      	ldr	r2, [pc, #100]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 800498a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800498e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004990:	e00f      	b.n	80049b2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d106      	bne.n	80049a6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004998:	4b15      	ldr	r3, [pc, #84]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 800499a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800499c:	4a14      	ldr	r2, [pc, #80]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 800499e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80049a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80049a4:	e005      	b.n	80049b2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80049a6:	4b12      	ldr	r3, [pc, #72]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 80049a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049aa:	4a11      	ldr	r2, [pc, #68]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 80049ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049b0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80049b2:	4b0f      	ldr	r3, [pc, #60]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a0e      	ldr	r2, [pc, #56]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 80049b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049be:	f7fc fbbb 	bl	8001138 <HAL_GetTick>
 80049c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80049c4:	e008      	b.n	80049d8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80049c6:	f7fc fbb7 	bl	8001138 <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d901      	bls.n	80049d8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e006      	b.n	80049e6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80049d8:	4b05      	ldr	r3, [pc, #20]	; (80049f0 <RCCEx_PLL3_Config+0x15c>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d0f0      	beq.n	80049c6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80049e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	58024400 	.word	0x58024400
 80049f4:	ffff0007 	.word	0xffff0007

080049f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d101      	bne.n	8004a0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e042      	b.n	8004a90 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d106      	bne.n	8004a22 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f7fc f9c3 	bl	8000da8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2224      	movs	r2, #36	; 0x24
 8004a26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 0201 	bic.w	r2, r2, #1
 8004a38:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f82c 	bl	8004a98 <UART_SetConfig>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d101      	bne.n	8004a4a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e022      	b.n	8004a90 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d002      	beq.n	8004a58 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 fd88 	bl	8005568 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	685a      	ldr	r2, [r3, #4]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	689a      	ldr	r2, [r3, #8]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f042 0201 	orr.w	r2, r2, #1
 8004a86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f000 fe0f 	bl	80056ac <UART_CheckIdleState>
 8004a8e:	4603      	mov	r3, r0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3708      	adds	r7, #8
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a9c:	b092      	sub	sp, #72	; 0x48
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	689a      	ldr	r2, [r3, #8]
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	691b      	ldr	r3, [r3, #16]
 8004ab0:	431a      	orrs	r2, r3
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	431a      	orrs	r2, r3
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	69db      	ldr	r3, [r3, #28]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	4bbe      	ldr	r3, [pc, #760]	; (8004dc0 <UART_SetConfig+0x328>)
 8004ac8:	4013      	ands	r3, r2
 8004aca:	697a      	ldr	r2, [r7, #20]
 8004acc:	6812      	ldr	r2, [r2, #0]
 8004ace:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004ad0:	430b      	orrs	r3, r1
 8004ad2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	68da      	ldr	r2, [r3, #12]
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4ab3      	ldr	r2, [pc, #716]	; (8004dc4 <UART_SetConfig+0x32c>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d004      	beq.n	8004b04 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b00:	4313      	orrs	r3, r2
 8004b02:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689a      	ldr	r2, [r3, #8]
 8004b0a:	4baf      	ldr	r3, [pc, #700]	; (8004dc8 <UART_SetConfig+0x330>)
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	6812      	ldr	r2, [r2, #0]
 8004b12:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004b14:	430b      	orrs	r3, r1
 8004b16:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b1e:	f023 010f 	bic.w	r1, r3, #15
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4aa6      	ldr	r2, [pc, #664]	; (8004dcc <UART_SetConfig+0x334>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d177      	bne.n	8004c28 <UART_SetConfig+0x190>
 8004b38:	4ba5      	ldr	r3, [pc, #660]	; (8004dd0 <UART_SetConfig+0x338>)
 8004b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b3c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b40:	2b28      	cmp	r3, #40	; 0x28
 8004b42:	d86d      	bhi.n	8004c20 <UART_SetConfig+0x188>
 8004b44:	a201      	add	r2, pc, #4	; (adr r2, 8004b4c <UART_SetConfig+0xb4>)
 8004b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b4a:	bf00      	nop
 8004b4c:	08004bf1 	.word	0x08004bf1
 8004b50:	08004c21 	.word	0x08004c21
 8004b54:	08004c21 	.word	0x08004c21
 8004b58:	08004c21 	.word	0x08004c21
 8004b5c:	08004c21 	.word	0x08004c21
 8004b60:	08004c21 	.word	0x08004c21
 8004b64:	08004c21 	.word	0x08004c21
 8004b68:	08004c21 	.word	0x08004c21
 8004b6c:	08004bf9 	.word	0x08004bf9
 8004b70:	08004c21 	.word	0x08004c21
 8004b74:	08004c21 	.word	0x08004c21
 8004b78:	08004c21 	.word	0x08004c21
 8004b7c:	08004c21 	.word	0x08004c21
 8004b80:	08004c21 	.word	0x08004c21
 8004b84:	08004c21 	.word	0x08004c21
 8004b88:	08004c21 	.word	0x08004c21
 8004b8c:	08004c01 	.word	0x08004c01
 8004b90:	08004c21 	.word	0x08004c21
 8004b94:	08004c21 	.word	0x08004c21
 8004b98:	08004c21 	.word	0x08004c21
 8004b9c:	08004c21 	.word	0x08004c21
 8004ba0:	08004c21 	.word	0x08004c21
 8004ba4:	08004c21 	.word	0x08004c21
 8004ba8:	08004c21 	.word	0x08004c21
 8004bac:	08004c09 	.word	0x08004c09
 8004bb0:	08004c21 	.word	0x08004c21
 8004bb4:	08004c21 	.word	0x08004c21
 8004bb8:	08004c21 	.word	0x08004c21
 8004bbc:	08004c21 	.word	0x08004c21
 8004bc0:	08004c21 	.word	0x08004c21
 8004bc4:	08004c21 	.word	0x08004c21
 8004bc8:	08004c21 	.word	0x08004c21
 8004bcc:	08004c11 	.word	0x08004c11
 8004bd0:	08004c21 	.word	0x08004c21
 8004bd4:	08004c21 	.word	0x08004c21
 8004bd8:	08004c21 	.word	0x08004c21
 8004bdc:	08004c21 	.word	0x08004c21
 8004be0:	08004c21 	.word	0x08004c21
 8004be4:	08004c21 	.word	0x08004c21
 8004be8:	08004c21 	.word	0x08004c21
 8004bec:	08004c19 	.word	0x08004c19
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bf6:	e222      	b.n	800503e <UART_SetConfig+0x5a6>
 8004bf8:	2304      	movs	r3, #4
 8004bfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bfe:	e21e      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c00:	2308      	movs	r3, #8
 8004c02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c06:	e21a      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c08:	2310      	movs	r3, #16
 8004c0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c0e:	e216      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c10:	2320      	movs	r3, #32
 8004c12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c16:	e212      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c18:	2340      	movs	r3, #64	; 0x40
 8004c1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c1e:	e20e      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c20:	2380      	movs	r3, #128	; 0x80
 8004c22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c26:	e20a      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a69      	ldr	r2, [pc, #420]	; (8004dd4 <UART_SetConfig+0x33c>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d130      	bne.n	8004c94 <UART_SetConfig+0x1fc>
 8004c32:	4b67      	ldr	r3, [pc, #412]	; (8004dd0 <UART_SetConfig+0x338>)
 8004c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c36:	f003 0307 	and.w	r3, r3, #7
 8004c3a:	2b05      	cmp	r3, #5
 8004c3c:	d826      	bhi.n	8004c8c <UART_SetConfig+0x1f4>
 8004c3e:	a201      	add	r2, pc, #4	; (adr r2, 8004c44 <UART_SetConfig+0x1ac>)
 8004c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c44:	08004c5d 	.word	0x08004c5d
 8004c48:	08004c65 	.word	0x08004c65
 8004c4c:	08004c6d 	.word	0x08004c6d
 8004c50:	08004c75 	.word	0x08004c75
 8004c54:	08004c7d 	.word	0x08004c7d
 8004c58:	08004c85 	.word	0x08004c85
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c62:	e1ec      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c64:	2304      	movs	r3, #4
 8004c66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c6a:	e1e8      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c6c:	2308      	movs	r3, #8
 8004c6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c72:	e1e4      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c74:	2310      	movs	r3, #16
 8004c76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c7a:	e1e0      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c7c:	2320      	movs	r3, #32
 8004c7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c82:	e1dc      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c84:	2340      	movs	r3, #64	; 0x40
 8004c86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c8a:	e1d8      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c8c:	2380      	movs	r3, #128	; 0x80
 8004c8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004c92:	e1d4      	b.n	800503e <UART_SetConfig+0x5a6>
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a4f      	ldr	r2, [pc, #316]	; (8004dd8 <UART_SetConfig+0x340>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d130      	bne.n	8004d00 <UART_SetConfig+0x268>
 8004c9e:	4b4c      	ldr	r3, [pc, #304]	; (8004dd0 <UART_SetConfig+0x338>)
 8004ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca2:	f003 0307 	and.w	r3, r3, #7
 8004ca6:	2b05      	cmp	r3, #5
 8004ca8:	d826      	bhi.n	8004cf8 <UART_SetConfig+0x260>
 8004caa:	a201      	add	r2, pc, #4	; (adr r2, 8004cb0 <UART_SetConfig+0x218>)
 8004cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb0:	08004cc9 	.word	0x08004cc9
 8004cb4:	08004cd1 	.word	0x08004cd1
 8004cb8:	08004cd9 	.word	0x08004cd9
 8004cbc:	08004ce1 	.word	0x08004ce1
 8004cc0:	08004ce9 	.word	0x08004ce9
 8004cc4:	08004cf1 	.word	0x08004cf1
 8004cc8:	2300      	movs	r3, #0
 8004cca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cce:	e1b6      	b.n	800503e <UART_SetConfig+0x5a6>
 8004cd0:	2304      	movs	r3, #4
 8004cd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cd6:	e1b2      	b.n	800503e <UART_SetConfig+0x5a6>
 8004cd8:	2308      	movs	r3, #8
 8004cda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cde:	e1ae      	b.n	800503e <UART_SetConfig+0x5a6>
 8004ce0:	2310      	movs	r3, #16
 8004ce2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ce6:	e1aa      	b.n	800503e <UART_SetConfig+0x5a6>
 8004ce8:	2320      	movs	r3, #32
 8004cea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cee:	e1a6      	b.n	800503e <UART_SetConfig+0x5a6>
 8004cf0:	2340      	movs	r3, #64	; 0x40
 8004cf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cf6:	e1a2      	b.n	800503e <UART_SetConfig+0x5a6>
 8004cf8:	2380      	movs	r3, #128	; 0x80
 8004cfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cfe:	e19e      	b.n	800503e <UART_SetConfig+0x5a6>
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a35      	ldr	r2, [pc, #212]	; (8004ddc <UART_SetConfig+0x344>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d130      	bne.n	8004d6c <UART_SetConfig+0x2d4>
 8004d0a:	4b31      	ldr	r3, [pc, #196]	; (8004dd0 <UART_SetConfig+0x338>)
 8004d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d0e:	f003 0307 	and.w	r3, r3, #7
 8004d12:	2b05      	cmp	r3, #5
 8004d14:	d826      	bhi.n	8004d64 <UART_SetConfig+0x2cc>
 8004d16:	a201      	add	r2, pc, #4	; (adr r2, 8004d1c <UART_SetConfig+0x284>)
 8004d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d1c:	08004d35 	.word	0x08004d35
 8004d20:	08004d3d 	.word	0x08004d3d
 8004d24:	08004d45 	.word	0x08004d45
 8004d28:	08004d4d 	.word	0x08004d4d
 8004d2c:	08004d55 	.word	0x08004d55
 8004d30:	08004d5d 	.word	0x08004d5d
 8004d34:	2300      	movs	r3, #0
 8004d36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d3a:	e180      	b.n	800503e <UART_SetConfig+0x5a6>
 8004d3c:	2304      	movs	r3, #4
 8004d3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d42:	e17c      	b.n	800503e <UART_SetConfig+0x5a6>
 8004d44:	2308      	movs	r3, #8
 8004d46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d4a:	e178      	b.n	800503e <UART_SetConfig+0x5a6>
 8004d4c:	2310      	movs	r3, #16
 8004d4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d52:	e174      	b.n	800503e <UART_SetConfig+0x5a6>
 8004d54:	2320      	movs	r3, #32
 8004d56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d5a:	e170      	b.n	800503e <UART_SetConfig+0x5a6>
 8004d5c:	2340      	movs	r3, #64	; 0x40
 8004d5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d62:	e16c      	b.n	800503e <UART_SetConfig+0x5a6>
 8004d64:	2380      	movs	r3, #128	; 0x80
 8004d66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d6a:	e168      	b.n	800503e <UART_SetConfig+0x5a6>
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a1b      	ldr	r2, [pc, #108]	; (8004de0 <UART_SetConfig+0x348>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d142      	bne.n	8004dfc <UART_SetConfig+0x364>
 8004d76:	4b16      	ldr	r3, [pc, #88]	; (8004dd0 <UART_SetConfig+0x338>)
 8004d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d7a:	f003 0307 	and.w	r3, r3, #7
 8004d7e:	2b05      	cmp	r3, #5
 8004d80:	d838      	bhi.n	8004df4 <UART_SetConfig+0x35c>
 8004d82:	a201      	add	r2, pc, #4	; (adr r2, 8004d88 <UART_SetConfig+0x2f0>)
 8004d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d88:	08004da1 	.word	0x08004da1
 8004d8c:	08004da9 	.word	0x08004da9
 8004d90:	08004db1 	.word	0x08004db1
 8004d94:	08004db9 	.word	0x08004db9
 8004d98:	08004de5 	.word	0x08004de5
 8004d9c:	08004ded 	.word	0x08004ded
 8004da0:	2300      	movs	r3, #0
 8004da2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004da6:	e14a      	b.n	800503e <UART_SetConfig+0x5a6>
 8004da8:	2304      	movs	r3, #4
 8004daa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dae:	e146      	b.n	800503e <UART_SetConfig+0x5a6>
 8004db0:	2308      	movs	r3, #8
 8004db2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004db6:	e142      	b.n	800503e <UART_SetConfig+0x5a6>
 8004db8:	2310      	movs	r3, #16
 8004dba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dbe:	e13e      	b.n	800503e <UART_SetConfig+0x5a6>
 8004dc0:	cfff69f3 	.word	0xcfff69f3
 8004dc4:	58000c00 	.word	0x58000c00
 8004dc8:	11fff4ff 	.word	0x11fff4ff
 8004dcc:	40011000 	.word	0x40011000
 8004dd0:	58024400 	.word	0x58024400
 8004dd4:	40004400 	.word	0x40004400
 8004dd8:	40004800 	.word	0x40004800
 8004ddc:	40004c00 	.word	0x40004c00
 8004de0:	40005000 	.word	0x40005000
 8004de4:	2320      	movs	r3, #32
 8004de6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dea:	e128      	b.n	800503e <UART_SetConfig+0x5a6>
 8004dec:	2340      	movs	r3, #64	; 0x40
 8004dee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004df2:	e124      	b.n	800503e <UART_SetConfig+0x5a6>
 8004df4:	2380      	movs	r3, #128	; 0x80
 8004df6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dfa:	e120      	b.n	800503e <UART_SetConfig+0x5a6>
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4acb      	ldr	r2, [pc, #812]	; (8005130 <UART_SetConfig+0x698>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d176      	bne.n	8004ef4 <UART_SetConfig+0x45c>
 8004e06:	4bcb      	ldr	r3, [pc, #812]	; (8005134 <UART_SetConfig+0x69c>)
 8004e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e0e:	2b28      	cmp	r3, #40	; 0x28
 8004e10:	d86c      	bhi.n	8004eec <UART_SetConfig+0x454>
 8004e12:	a201      	add	r2, pc, #4	; (adr r2, 8004e18 <UART_SetConfig+0x380>)
 8004e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e18:	08004ebd 	.word	0x08004ebd
 8004e1c:	08004eed 	.word	0x08004eed
 8004e20:	08004eed 	.word	0x08004eed
 8004e24:	08004eed 	.word	0x08004eed
 8004e28:	08004eed 	.word	0x08004eed
 8004e2c:	08004eed 	.word	0x08004eed
 8004e30:	08004eed 	.word	0x08004eed
 8004e34:	08004eed 	.word	0x08004eed
 8004e38:	08004ec5 	.word	0x08004ec5
 8004e3c:	08004eed 	.word	0x08004eed
 8004e40:	08004eed 	.word	0x08004eed
 8004e44:	08004eed 	.word	0x08004eed
 8004e48:	08004eed 	.word	0x08004eed
 8004e4c:	08004eed 	.word	0x08004eed
 8004e50:	08004eed 	.word	0x08004eed
 8004e54:	08004eed 	.word	0x08004eed
 8004e58:	08004ecd 	.word	0x08004ecd
 8004e5c:	08004eed 	.word	0x08004eed
 8004e60:	08004eed 	.word	0x08004eed
 8004e64:	08004eed 	.word	0x08004eed
 8004e68:	08004eed 	.word	0x08004eed
 8004e6c:	08004eed 	.word	0x08004eed
 8004e70:	08004eed 	.word	0x08004eed
 8004e74:	08004eed 	.word	0x08004eed
 8004e78:	08004ed5 	.word	0x08004ed5
 8004e7c:	08004eed 	.word	0x08004eed
 8004e80:	08004eed 	.word	0x08004eed
 8004e84:	08004eed 	.word	0x08004eed
 8004e88:	08004eed 	.word	0x08004eed
 8004e8c:	08004eed 	.word	0x08004eed
 8004e90:	08004eed 	.word	0x08004eed
 8004e94:	08004eed 	.word	0x08004eed
 8004e98:	08004edd 	.word	0x08004edd
 8004e9c:	08004eed 	.word	0x08004eed
 8004ea0:	08004eed 	.word	0x08004eed
 8004ea4:	08004eed 	.word	0x08004eed
 8004ea8:	08004eed 	.word	0x08004eed
 8004eac:	08004eed 	.word	0x08004eed
 8004eb0:	08004eed 	.word	0x08004eed
 8004eb4:	08004eed 	.word	0x08004eed
 8004eb8:	08004ee5 	.word	0x08004ee5
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ec2:	e0bc      	b.n	800503e <UART_SetConfig+0x5a6>
 8004ec4:	2304      	movs	r3, #4
 8004ec6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004eca:	e0b8      	b.n	800503e <UART_SetConfig+0x5a6>
 8004ecc:	2308      	movs	r3, #8
 8004ece:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ed2:	e0b4      	b.n	800503e <UART_SetConfig+0x5a6>
 8004ed4:	2310      	movs	r3, #16
 8004ed6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004eda:	e0b0      	b.n	800503e <UART_SetConfig+0x5a6>
 8004edc:	2320      	movs	r3, #32
 8004ede:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ee2:	e0ac      	b.n	800503e <UART_SetConfig+0x5a6>
 8004ee4:	2340      	movs	r3, #64	; 0x40
 8004ee6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004eea:	e0a8      	b.n	800503e <UART_SetConfig+0x5a6>
 8004eec:	2380      	movs	r3, #128	; 0x80
 8004eee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ef2:	e0a4      	b.n	800503e <UART_SetConfig+0x5a6>
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a8f      	ldr	r2, [pc, #572]	; (8005138 <UART_SetConfig+0x6a0>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d130      	bne.n	8004f60 <UART_SetConfig+0x4c8>
 8004efe:	4b8d      	ldr	r3, [pc, #564]	; (8005134 <UART_SetConfig+0x69c>)
 8004f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f02:	f003 0307 	and.w	r3, r3, #7
 8004f06:	2b05      	cmp	r3, #5
 8004f08:	d826      	bhi.n	8004f58 <UART_SetConfig+0x4c0>
 8004f0a:	a201      	add	r2, pc, #4	; (adr r2, 8004f10 <UART_SetConfig+0x478>)
 8004f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f10:	08004f29 	.word	0x08004f29
 8004f14:	08004f31 	.word	0x08004f31
 8004f18:	08004f39 	.word	0x08004f39
 8004f1c:	08004f41 	.word	0x08004f41
 8004f20:	08004f49 	.word	0x08004f49
 8004f24:	08004f51 	.word	0x08004f51
 8004f28:	2300      	movs	r3, #0
 8004f2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f2e:	e086      	b.n	800503e <UART_SetConfig+0x5a6>
 8004f30:	2304      	movs	r3, #4
 8004f32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f36:	e082      	b.n	800503e <UART_SetConfig+0x5a6>
 8004f38:	2308      	movs	r3, #8
 8004f3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f3e:	e07e      	b.n	800503e <UART_SetConfig+0x5a6>
 8004f40:	2310      	movs	r3, #16
 8004f42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f46:	e07a      	b.n	800503e <UART_SetConfig+0x5a6>
 8004f48:	2320      	movs	r3, #32
 8004f4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f4e:	e076      	b.n	800503e <UART_SetConfig+0x5a6>
 8004f50:	2340      	movs	r3, #64	; 0x40
 8004f52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f56:	e072      	b.n	800503e <UART_SetConfig+0x5a6>
 8004f58:	2380      	movs	r3, #128	; 0x80
 8004f5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f5e:	e06e      	b.n	800503e <UART_SetConfig+0x5a6>
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a75      	ldr	r2, [pc, #468]	; (800513c <UART_SetConfig+0x6a4>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d130      	bne.n	8004fcc <UART_SetConfig+0x534>
 8004f6a:	4b72      	ldr	r3, [pc, #456]	; (8005134 <UART_SetConfig+0x69c>)
 8004f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f6e:	f003 0307 	and.w	r3, r3, #7
 8004f72:	2b05      	cmp	r3, #5
 8004f74:	d826      	bhi.n	8004fc4 <UART_SetConfig+0x52c>
 8004f76:	a201      	add	r2, pc, #4	; (adr r2, 8004f7c <UART_SetConfig+0x4e4>)
 8004f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f7c:	08004f95 	.word	0x08004f95
 8004f80:	08004f9d 	.word	0x08004f9d
 8004f84:	08004fa5 	.word	0x08004fa5
 8004f88:	08004fad 	.word	0x08004fad
 8004f8c:	08004fb5 	.word	0x08004fb5
 8004f90:	08004fbd 	.word	0x08004fbd
 8004f94:	2300      	movs	r3, #0
 8004f96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004f9a:	e050      	b.n	800503e <UART_SetConfig+0x5a6>
 8004f9c:	2304      	movs	r3, #4
 8004f9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004fa2:	e04c      	b.n	800503e <UART_SetConfig+0x5a6>
 8004fa4:	2308      	movs	r3, #8
 8004fa6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004faa:	e048      	b.n	800503e <UART_SetConfig+0x5a6>
 8004fac:	2310      	movs	r3, #16
 8004fae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004fb2:	e044      	b.n	800503e <UART_SetConfig+0x5a6>
 8004fb4:	2320      	movs	r3, #32
 8004fb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004fba:	e040      	b.n	800503e <UART_SetConfig+0x5a6>
 8004fbc:	2340      	movs	r3, #64	; 0x40
 8004fbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004fc2:	e03c      	b.n	800503e <UART_SetConfig+0x5a6>
 8004fc4:	2380      	movs	r3, #128	; 0x80
 8004fc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004fca:	e038      	b.n	800503e <UART_SetConfig+0x5a6>
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a5b      	ldr	r2, [pc, #364]	; (8005140 <UART_SetConfig+0x6a8>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d130      	bne.n	8005038 <UART_SetConfig+0x5a0>
 8004fd6:	4b57      	ldr	r3, [pc, #348]	; (8005134 <UART_SetConfig+0x69c>)
 8004fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fda:	f003 0307 	and.w	r3, r3, #7
 8004fde:	2b05      	cmp	r3, #5
 8004fe0:	d826      	bhi.n	8005030 <UART_SetConfig+0x598>
 8004fe2:	a201      	add	r2, pc, #4	; (adr r2, 8004fe8 <UART_SetConfig+0x550>)
 8004fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe8:	08005001 	.word	0x08005001
 8004fec:	08005009 	.word	0x08005009
 8004ff0:	08005011 	.word	0x08005011
 8004ff4:	08005019 	.word	0x08005019
 8004ff8:	08005021 	.word	0x08005021
 8004ffc:	08005029 	.word	0x08005029
 8005000:	2302      	movs	r3, #2
 8005002:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005006:	e01a      	b.n	800503e <UART_SetConfig+0x5a6>
 8005008:	2304      	movs	r3, #4
 800500a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800500e:	e016      	b.n	800503e <UART_SetConfig+0x5a6>
 8005010:	2308      	movs	r3, #8
 8005012:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005016:	e012      	b.n	800503e <UART_SetConfig+0x5a6>
 8005018:	2310      	movs	r3, #16
 800501a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800501e:	e00e      	b.n	800503e <UART_SetConfig+0x5a6>
 8005020:	2320      	movs	r3, #32
 8005022:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005026:	e00a      	b.n	800503e <UART_SetConfig+0x5a6>
 8005028:	2340      	movs	r3, #64	; 0x40
 800502a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800502e:	e006      	b.n	800503e <UART_SetConfig+0x5a6>
 8005030:	2380      	movs	r3, #128	; 0x80
 8005032:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005036:	e002      	b.n	800503e <UART_SetConfig+0x5a6>
 8005038:	2380      	movs	r3, #128	; 0x80
 800503a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a3f      	ldr	r2, [pc, #252]	; (8005140 <UART_SetConfig+0x6a8>)
 8005044:	4293      	cmp	r3, r2
 8005046:	f040 80f8 	bne.w	800523a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800504a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800504e:	2b20      	cmp	r3, #32
 8005050:	dc46      	bgt.n	80050e0 <UART_SetConfig+0x648>
 8005052:	2b02      	cmp	r3, #2
 8005054:	f2c0 8082 	blt.w	800515c <UART_SetConfig+0x6c4>
 8005058:	3b02      	subs	r3, #2
 800505a:	2b1e      	cmp	r3, #30
 800505c:	d87e      	bhi.n	800515c <UART_SetConfig+0x6c4>
 800505e:	a201      	add	r2, pc, #4	; (adr r2, 8005064 <UART_SetConfig+0x5cc>)
 8005060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005064:	080050e7 	.word	0x080050e7
 8005068:	0800515d 	.word	0x0800515d
 800506c:	080050ef 	.word	0x080050ef
 8005070:	0800515d 	.word	0x0800515d
 8005074:	0800515d 	.word	0x0800515d
 8005078:	0800515d 	.word	0x0800515d
 800507c:	080050ff 	.word	0x080050ff
 8005080:	0800515d 	.word	0x0800515d
 8005084:	0800515d 	.word	0x0800515d
 8005088:	0800515d 	.word	0x0800515d
 800508c:	0800515d 	.word	0x0800515d
 8005090:	0800515d 	.word	0x0800515d
 8005094:	0800515d 	.word	0x0800515d
 8005098:	0800515d 	.word	0x0800515d
 800509c:	0800510f 	.word	0x0800510f
 80050a0:	0800515d 	.word	0x0800515d
 80050a4:	0800515d 	.word	0x0800515d
 80050a8:	0800515d 	.word	0x0800515d
 80050ac:	0800515d 	.word	0x0800515d
 80050b0:	0800515d 	.word	0x0800515d
 80050b4:	0800515d 	.word	0x0800515d
 80050b8:	0800515d 	.word	0x0800515d
 80050bc:	0800515d 	.word	0x0800515d
 80050c0:	0800515d 	.word	0x0800515d
 80050c4:	0800515d 	.word	0x0800515d
 80050c8:	0800515d 	.word	0x0800515d
 80050cc:	0800515d 	.word	0x0800515d
 80050d0:	0800515d 	.word	0x0800515d
 80050d4:	0800515d 	.word	0x0800515d
 80050d8:	0800515d 	.word	0x0800515d
 80050dc:	0800514f 	.word	0x0800514f
 80050e0:	2b40      	cmp	r3, #64	; 0x40
 80050e2:	d037      	beq.n	8005154 <UART_SetConfig+0x6bc>
 80050e4:	e03a      	b.n	800515c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80050e6:	f7ff f865 	bl	80041b4 <HAL_RCCEx_GetD3PCLK1Freq>
 80050ea:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80050ec:	e03c      	b.n	8005168 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80050ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050f2:	4618      	mov	r0, r3
 80050f4:	f7ff f874 	bl	80041e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80050f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80050fc:	e034      	b.n	8005168 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80050fe:	f107 0318 	add.w	r3, r7, #24
 8005102:	4618      	mov	r0, r3
 8005104:	f7ff f9c0 	bl	8004488 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800510c:	e02c      	b.n	8005168 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800510e:	4b09      	ldr	r3, [pc, #36]	; (8005134 <UART_SetConfig+0x69c>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0320 	and.w	r3, r3, #32
 8005116:	2b00      	cmp	r3, #0
 8005118:	d016      	beq.n	8005148 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800511a:	4b06      	ldr	r3, [pc, #24]	; (8005134 <UART_SetConfig+0x69c>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	08db      	lsrs	r3, r3, #3
 8005120:	f003 0303 	and.w	r3, r3, #3
 8005124:	4a07      	ldr	r2, [pc, #28]	; (8005144 <UART_SetConfig+0x6ac>)
 8005126:	fa22 f303 	lsr.w	r3, r2, r3
 800512a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800512c:	e01c      	b.n	8005168 <UART_SetConfig+0x6d0>
 800512e:	bf00      	nop
 8005130:	40011400 	.word	0x40011400
 8005134:	58024400 	.word	0x58024400
 8005138:	40007800 	.word	0x40007800
 800513c:	40007c00 	.word	0x40007c00
 8005140:	58000c00 	.word	0x58000c00
 8005144:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005148:	4b9d      	ldr	r3, [pc, #628]	; (80053c0 <UART_SetConfig+0x928>)
 800514a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800514c:	e00c      	b.n	8005168 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800514e:	4b9d      	ldr	r3, [pc, #628]	; (80053c4 <UART_SetConfig+0x92c>)
 8005150:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005152:	e009      	b.n	8005168 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005154:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005158:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800515a:	e005      	b.n	8005168 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800515c:	2300      	movs	r3, #0
 800515e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005166:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005168:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800516a:	2b00      	cmp	r3, #0
 800516c:	f000 81de 	beq.w	800552c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005174:	4a94      	ldr	r2, [pc, #592]	; (80053c8 <UART_SetConfig+0x930>)
 8005176:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800517a:	461a      	mov	r2, r3
 800517c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800517e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005182:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	685a      	ldr	r2, [r3, #4]
 8005188:	4613      	mov	r3, r2
 800518a:	005b      	lsls	r3, r3, #1
 800518c:	4413      	add	r3, r2
 800518e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005190:	429a      	cmp	r2, r3
 8005192:	d305      	bcc.n	80051a0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800519a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800519c:	429a      	cmp	r2, r3
 800519e:	d903      	bls.n	80051a8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80051a6:	e1c1      	b.n	800552c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051aa:	2200      	movs	r2, #0
 80051ac:	60bb      	str	r3, [r7, #8]
 80051ae:	60fa      	str	r2, [r7, #12]
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b4:	4a84      	ldr	r2, [pc, #528]	; (80053c8 <UART_SetConfig+0x930>)
 80051b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	2200      	movs	r2, #0
 80051be:	603b      	str	r3, [r7, #0]
 80051c0:	607a      	str	r2, [r7, #4]
 80051c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80051ca:	f7fb f885 	bl	80002d8 <__aeabi_uldivmod>
 80051ce:	4602      	mov	r2, r0
 80051d0:	460b      	mov	r3, r1
 80051d2:	4610      	mov	r0, r2
 80051d4:	4619      	mov	r1, r3
 80051d6:	f04f 0200 	mov.w	r2, #0
 80051da:	f04f 0300 	mov.w	r3, #0
 80051de:	020b      	lsls	r3, r1, #8
 80051e0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80051e4:	0202      	lsls	r2, r0, #8
 80051e6:	6979      	ldr	r1, [r7, #20]
 80051e8:	6849      	ldr	r1, [r1, #4]
 80051ea:	0849      	lsrs	r1, r1, #1
 80051ec:	2000      	movs	r0, #0
 80051ee:	460c      	mov	r4, r1
 80051f0:	4605      	mov	r5, r0
 80051f2:	eb12 0804 	adds.w	r8, r2, r4
 80051f6:	eb43 0905 	adc.w	r9, r3, r5
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	469a      	mov	sl, r3
 8005202:	4693      	mov	fp, r2
 8005204:	4652      	mov	r2, sl
 8005206:	465b      	mov	r3, fp
 8005208:	4640      	mov	r0, r8
 800520a:	4649      	mov	r1, r9
 800520c:	f7fb f864 	bl	80002d8 <__aeabi_uldivmod>
 8005210:	4602      	mov	r2, r0
 8005212:	460b      	mov	r3, r1
 8005214:	4613      	mov	r3, r2
 8005216:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800521a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800521e:	d308      	bcc.n	8005232 <UART_SetConfig+0x79a>
 8005220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005222:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005226:	d204      	bcs.n	8005232 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800522e:	60da      	str	r2, [r3, #12]
 8005230:	e17c      	b.n	800552c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8005238:	e178      	b.n	800552c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	69db      	ldr	r3, [r3, #28]
 800523e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005242:	f040 80c5 	bne.w	80053d0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005246:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800524a:	2b20      	cmp	r3, #32
 800524c:	dc48      	bgt.n	80052e0 <UART_SetConfig+0x848>
 800524e:	2b00      	cmp	r3, #0
 8005250:	db7b      	blt.n	800534a <UART_SetConfig+0x8b2>
 8005252:	2b20      	cmp	r3, #32
 8005254:	d879      	bhi.n	800534a <UART_SetConfig+0x8b2>
 8005256:	a201      	add	r2, pc, #4	; (adr r2, 800525c <UART_SetConfig+0x7c4>)
 8005258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800525c:	080052e7 	.word	0x080052e7
 8005260:	080052ef 	.word	0x080052ef
 8005264:	0800534b 	.word	0x0800534b
 8005268:	0800534b 	.word	0x0800534b
 800526c:	080052f7 	.word	0x080052f7
 8005270:	0800534b 	.word	0x0800534b
 8005274:	0800534b 	.word	0x0800534b
 8005278:	0800534b 	.word	0x0800534b
 800527c:	08005307 	.word	0x08005307
 8005280:	0800534b 	.word	0x0800534b
 8005284:	0800534b 	.word	0x0800534b
 8005288:	0800534b 	.word	0x0800534b
 800528c:	0800534b 	.word	0x0800534b
 8005290:	0800534b 	.word	0x0800534b
 8005294:	0800534b 	.word	0x0800534b
 8005298:	0800534b 	.word	0x0800534b
 800529c:	08005317 	.word	0x08005317
 80052a0:	0800534b 	.word	0x0800534b
 80052a4:	0800534b 	.word	0x0800534b
 80052a8:	0800534b 	.word	0x0800534b
 80052ac:	0800534b 	.word	0x0800534b
 80052b0:	0800534b 	.word	0x0800534b
 80052b4:	0800534b 	.word	0x0800534b
 80052b8:	0800534b 	.word	0x0800534b
 80052bc:	0800534b 	.word	0x0800534b
 80052c0:	0800534b 	.word	0x0800534b
 80052c4:	0800534b 	.word	0x0800534b
 80052c8:	0800534b 	.word	0x0800534b
 80052cc:	0800534b 	.word	0x0800534b
 80052d0:	0800534b 	.word	0x0800534b
 80052d4:	0800534b 	.word	0x0800534b
 80052d8:	0800534b 	.word	0x0800534b
 80052dc:	0800533d 	.word	0x0800533d
 80052e0:	2b40      	cmp	r3, #64	; 0x40
 80052e2:	d02e      	beq.n	8005342 <UART_SetConfig+0x8aa>
 80052e4:	e031      	b.n	800534a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052e6:	f7fd fff3 	bl	80032d0 <HAL_RCC_GetPCLK1Freq>
 80052ea:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80052ec:	e033      	b.n	8005356 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052ee:	f7fe f805 	bl	80032fc <HAL_RCC_GetPCLK2Freq>
 80052f2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80052f4:	e02f      	b.n	8005356 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80052f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80052fa:	4618      	mov	r0, r3
 80052fc:	f7fe ff70 	bl	80041e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005302:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005304:	e027      	b.n	8005356 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005306:	f107 0318 	add.w	r3, r7, #24
 800530a:	4618      	mov	r0, r3
 800530c:	f7ff f8bc 	bl	8004488 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005314:	e01f      	b.n	8005356 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005316:	4b2d      	ldr	r3, [pc, #180]	; (80053cc <UART_SetConfig+0x934>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0320 	and.w	r3, r3, #32
 800531e:	2b00      	cmp	r3, #0
 8005320:	d009      	beq.n	8005336 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005322:	4b2a      	ldr	r3, [pc, #168]	; (80053cc <UART_SetConfig+0x934>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	08db      	lsrs	r3, r3, #3
 8005328:	f003 0303 	and.w	r3, r3, #3
 800532c:	4a24      	ldr	r2, [pc, #144]	; (80053c0 <UART_SetConfig+0x928>)
 800532e:	fa22 f303 	lsr.w	r3, r2, r3
 8005332:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005334:	e00f      	b.n	8005356 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005336:	4b22      	ldr	r3, [pc, #136]	; (80053c0 <UART_SetConfig+0x928>)
 8005338:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800533a:	e00c      	b.n	8005356 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800533c:	4b21      	ldr	r3, [pc, #132]	; (80053c4 <UART_SetConfig+0x92c>)
 800533e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005340:	e009      	b.n	8005356 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005342:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005346:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005348:	e005      	b.n	8005356 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800534a:	2300      	movs	r3, #0
 800534c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005354:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005356:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 80e7 	beq.w	800552c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005362:	4a19      	ldr	r2, [pc, #100]	; (80053c8 <UART_SetConfig+0x930>)
 8005364:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005368:	461a      	mov	r2, r3
 800536a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800536c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005370:	005a      	lsls	r2, r3, #1
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	085b      	lsrs	r3, r3, #1
 8005378:	441a      	add	r2, r3
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005382:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005386:	2b0f      	cmp	r3, #15
 8005388:	d916      	bls.n	80053b8 <UART_SetConfig+0x920>
 800538a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800538c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005390:	d212      	bcs.n	80053b8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005394:	b29b      	uxth	r3, r3
 8005396:	f023 030f 	bic.w	r3, r3, #15
 800539a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800539c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800539e:	085b      	lsrs	r3, r3, #1
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	f003 0307 	and.w	r3, r3, #7
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80053aa:	4313      	orrs	r3, r2
 80053ac:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80053b4:	60da      	str	r2, [r3, #12]
 80053b6:	e0b9      	b.n	800552c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80053be:	e0b5      	b.n	800552c <UART_SetConfig+0xa94>
 80053c0:	03d09000 	.word	0x03d09000
 80053c4:	003d0900 	.word	0x003d0900
 80053c8:	0800616c 	.word	0x0800616c
 80053cc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80053d0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80053d4:	2b20      	cmp	r3, #32
 80053d6:	dc49      	bgt.n	800546c <UART_SetConfig+0x9d4>
 80053d8:	2b00      	cmp	r3, #0
 80053da:	db7c      	blt.n	80054d6 <UART_SetConfig+0xa3e>
 80053dc:	2b20      	cmp	r3, #32
 80053de:	d87a      	bhi.n	80054d6 <UART_SetConfig+0xa3e>
 80053e0:	a201      	add	r2, pc, #4	; (adr r2, 80053e8 <UART_SetConfig+0x950>)
 80053e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e6:	bf00      	nop
 80053e8:	08005473 	.word	0x08005473
 80053ec:	0800547b 	.word	0x0800547b
 80053f0:	080054d7 	.word	0x080054d7
 80053f4:	080054d7 	.word	0x080054d7
 80053f8:	08005483 	.word	0x08005483
 80053fc:	080054d7 	.word	0x080054d7
 8005400:	080054d7 	.word	0x080054d7
 8005404:	080054d7 	.word	0x080054d7
 8005408:	08005493 	.word	0x08005493
 800540c:	080054d7 	.word	0x080054d7
 8005410:	080054d7 	.word	0x080054d7
 8005414:	080054d7 	.word	0x080054d7
 8005418:	080054d7 	.word	0x080054d7
 800541c:	080054d7 	.word	0x080054d7
 8005420:	080054d7 	.word	0x080054d7
 8005424:	080054d7 	.word	0x080054d7
 8005428:	080054a3 	.word	0x080054a3
 800542c:	080054d7 	.word	0x080054d7
 8005430:	080054d7 	.word	0x080054d7
 8005434:	080054d7 	.word	0x080054d7
 8005438:	080054d7 	.word	0x080054d7
 800543c:	080054d7 	.word	0x080054d7
 8005440:	080054d7 	.word	0x080054d7
 8005444:	080054d7 	.word	0x080054d7
 8005448:	080054d7 	.word	0x080054d7
 800544c:	080054d7 	.word	0x080054d7
 8005450:	080054d7 	.word	0x080054d7
 8005454:	080054d7 	.word	0x080054d7
 8005458:	080054d7 	.word	0x080054d7
 800545c:	080054d7 	.word	0x080054d7
 8005460:	080054d7 	.word	0x080054d7
 8005464:	080054d7 	.word	0x080054d7
 8005468:	080054c9 	.word	0x080054c9
 800546c:	2b40      	cmp	r3, #64	; 0x40
 800546e:	d02e      	beq.n	80054ce <UART_SetConfig+0xa36>
 8005470:	e031      	b.n	80054d6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005472:	f7fd ff2d 	bl	80032d0 <HAL_RCC_GetPCLK1Freq>
 8005476:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005478:	e033      	b.n	80054e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800547a:	f7fd ff3f 	bl	80032fc <HAL_RCC_GetPCLK2Freq>
 800547e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005480:	e02f      	b.n	80054e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005486:	4618      	mov	r0, r3
 8005488:	f7fe feaa 	bl	80041e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800548c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800548e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005490:	e027      	b.n	80054e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005492:	f107 0318 	add.w	r3, r7, #24
 8005496:	4618      	mov	r0, r3
 8005498:	f7fe fff6 	bl	8004488 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80054a0:	e01f      	b.n	80054e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054a2:	4b2d      	ldr	r3, [pc, #180]	; (8005558 <UART_SetConfig+0xac0>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0320 	and.w	r3, r3, #32
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d009      	beq.n	80054c2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80054ae:	4b2a      	ldr	r3, [pc, #168]	; (8005558 <UART_SetConfig+0xac0>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	08db      	lsrs	r3, r3, #3
 80054b4:	f003 0303 	and.w	r3, r3, #3
 80054b8:	4a28      	ldr	r2, [pc, #160]	; (800555c <UART_SetConfig+0xac4>)
 80054ba:	fa22 f303 	lsr.w	r3, r2, r3
 80054be:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80054c0:	e00f      	b.n	80054e2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80054c2:	4b26      	ldr	r3, [pc, #152]	; (800555c <UART_SetConfig+0xac4>)
 80054c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80054c6:	e00c      	b.n	80054e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80054c8:	4b25      	ldr	r3, [pc, #148]	; (8005560 <UART_SetConfig+0xac8>)
 80054ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80054cc:	e009      	b.n	80054e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80054d4:	e005      	b.n	80054e2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80054d6:	2300      	movs	r3, #0
 80054d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80054e0:	bf00      	nop
    }

    if (pclk != 0U)
 80054e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d021      	beq.n	800552c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ec:	4a1d      	ldr	r2, [pc, #116]	; (8005564 <UART_SetConfig+0xacc>)
 80054ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054f2:	461a      	mov	r2, r3
 80054f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	085b      	lsrs	r3, r3, #1
 8005500:	441a      	add	r2, r3
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	fbb2 f3f3 	udiv	r3, r2, r3
 800550a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800550c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800550e:	2b0f      	cmp	r3, #15
 8005510:	d909      	bls.n	8005526 <UART_SetConfig+0xa8e>
 8005512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005518:	d205      	bcs.n	8005526 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800551a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800551c:	b29a      	uxth	r2, r3
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	60da      	str	r2, [r3, #12]
 8005524:	e002      	b.n	800552c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	2201      	movs	r2, #1
 8005530:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	2201      	movs	r2, #1
 8005538:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	2200      	movs	r2, #0
 8005540:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	2200      	movs	r2, #0
 8005546:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005548:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800554c:	4618      	mov	r0, r3
 800554e:	3748      	adds	r7, #72	; 0x48
 8005550:	46bd      	mov	sp, r7
 8005552:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005556:	bf00      	nop
 8005558:	58024400 	.word	0x58024400
 800555c:	03d09000 	.word	0x03d09000
 8005560:	003d0900 	.word	0x003d0900
 8005564:	0800616c 	.word	0x0800616c

08005568 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005574:	f003 0301 	and.w	r3, r3, #1
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00a      	beq.n	8005592 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	430a      	orrs	r2, r1
 8005590:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005596:	f003 0302 	and.w	r3, r3, #2
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00a      	beq.n	80055b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	430a      	orrs	r2, r1
 80055b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b8:	f003 0304 	and.w	r3, r3, #4
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00a      	beq.n	80055d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	430a      	orrs	r2, r1
 80055d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055da:	f003 0308 	and.w	r3, r3, #8
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00a      	beq.n	80055f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055fc:	f003 0310 	and.w	r3, r3, #16
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00a      	beq.n	800561a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	430a      	orrs	r2, r1
 8005618:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800561e:	f003 0320 	and.w	r3, r3, #32
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00a      	beq.n	800563c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	430a      	orrs	r2, r1
 800563a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005644:	2b00      	cmp	r3, #0
 8005646:	d01a      	beq.n	800567e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	430a      	orrs	r2, r1
 800565c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005662:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005666:	d10a      	bne.n	800567e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	430a      	orrs	r2, r1
 800567c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005682:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00a      	beq.n	80056a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	430a      	orrs	r2, r1
 800569e:	605a      	str	r2, [r3, #4]
  }
}
 80056a0:	bf00      	nop
 80056a2:	370c      	adds	r7, #12
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr

080056ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b086      	sub	sp, #24
 80056b0:	af02      	add	r7, sp, #8
 80056b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80056bc:	f7fb fd3c 	bl	8001138 <HAL_GetTick>
 80056c0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0308 	and.w	r3, r3, #8
 80056cc:	2b08      	cmp	r3, #8
 80056ce:	d10e      	bne.n	80056ee <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80056d4:	9300      	str	r3, [sp, #0]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	2200      	movs	r2, #0
 80056da:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f82f 	bl	8005742 <UART_WaitOnFlagUntilTimeout>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d001      	beq.n	80056ee <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e025      	b.n	800573a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0304 	and.w	r3, r3, #4
 80056f8:	2b04      	cmp	r3, #4
 80056fa:	d10e      	bne.n	800571a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005700:	9300      	str	r3, [sp, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2200      	movs	r2, #0
 8005706:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 f819 	bl	8005742 <UART_WaitOnFlagUntilTimeout>
 8005710:	4603      	mov	r3, r0
 8005712:	2b00      	cmp	r3, #0
 8005714:	d001      	beq.n	800571a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	e00f      	b.n	800573a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2220      	movs	r2, #32
 800571e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2220      	movs	r2, #32
 8005726:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3710      	adds	r7, #16
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}

08005742 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b09c      	sub	sp, #112	; 0x70
 8005746:	af00      	add	r7, sp, #0
 8005748:	60f8      	str	r0, [r7, #12]
 800574a:	60b9      	str	r1, [r7, #8]
 800574c:	603b      	str	r3, [r7, #0]
 800574e:	4613      	mov	r3, r2
 8005750:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005752:	e0a9      	b.n	80058a8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005754:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800575a:	f000 80a5 	beq.w	80058a8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800575e:	f7fb fceb 	bl	8001138 <HAL_GetTick>
 8005762:	4602      	mov	r2, r0
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	1ad3      	subs	r3, r2, r3
 8005768:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800576a:	429a      	cmp	r2, r3
 800576c:	d302      	bcc.n	8005774 <UART_WaitOnFlagUntilTimeout+0x32>
 800576e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005770:	2b00      	cmp	r3, #0
 8005772:	d140      	bne.n	80057f6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800577c:	e853 3f00 	ldrex	r3, [r3]
 8005780:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005782:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005784:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005788:	667b      	str	r3, [r7, #100]	; 0x64
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	461a      	mov	r2, r3
 8005790:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005792:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005794:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005796:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005798:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800579a:	e841 2300 	strex	r3, r2, [r1]
 800579e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80057a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1e6      	bne.n	8005774 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	3308      	adds	r3, #8
 80057ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057b0:	e853 3f00 	ldrex	r3, [r3]
 80057b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80057b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057b8:	f023 0301 	bic.w	r3, r3, #1
 80057bc:	663b      	str	r3, [r7, #96]	; 0x60
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	3308      	adds	r3, #8
 80057c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80057c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80057c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80057cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80057ce:	e841 2300 	strex	r3, r2, [r1]
 80057d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80057d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1e5      	bne.n	80057a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2220      	movs	r2, #32
 80057de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2220      	movs	r2, #32
 80057e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e069      	b.n	80058ca <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0304 	and.w	r3, r3, #4
 8005800:	2b00      	cmp	r3, #0
 8005802:	d051      	beq.n	80058a8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	69db      	ldr	r3, [r3, #28]
 800580a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800580e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005812:	d149      	bne.n	80058a8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800581c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005826:	e853 3f00 	ldrex	r3, [r3]
 800582a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800582c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800582e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005832:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	461a      	mov	r2, r3
 800583a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800583c:	637b      	str	r3, [r7, #52]	; 0x34
 800583e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005840:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005842:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005844:	e841 2300 	strex	r3, r2, [r1]
 8005848:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800584a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800584c:	2b00      	cmp	r3, #0
 800584e:	d1e6      	bne.n	800581e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	3308      	adds	r3, #8
 8005856:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	e853 3f00 	ldrex	r3, [r3]
 800585e:	613b      	str	r3, [r7, #16]
   return(result);
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	f023 0301 	bic.w	r3, r3, #1
 8005866:	66bb      	str	r3, [r7, #104]	; 0x68
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	3308      	adds	r3, #8
 800586e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005870:	623a      	str	r2, [r7, #32]
 8005872:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005874:	69f9      	ldr	r1, [r7, #28]
 8005876:	6a3a      	ldr	r2, [r7, #32]
 8005878:	e841 2300 	strex	r3, r2, [r1]
 800587c:	61bb      	str	r3, [r7, #24]
   return(result);
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1e5      	bne.n	8005850 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2220      	movs	r2, #32
 8005888:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2220      	movs	r2, #32
 8005890:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2220      	movs	r2, #32
 8005898:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e010      	b.n	80058ca <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	69da      	ldr	r2, [r3, #28]
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	4013      	ands	r3, r2
 80058b2:	68ba      	ldr	r2, [r7, #8]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	bf0c      	ite	eq
 80058b8:	2301      	moveq	r3, #1
 80058ba:	2300      	movne	r3, #0
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	461a      	mov	r2, r3
 80058c0:	79fb      	ldrb	r3, [r7, #7]
 80058c2:	429a      	cmp	r2, r3
 80058c4:	f43f af46 	beq.w	8005754 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058c8:	2300      	movs	r3, #0
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3770      	adds	r7, #112	; 0x70
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}

080058d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80058d2:	b480      	push	{r7}
 80058d4:	b085      	sub	sp, #20
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d101      	bne.n	80058e8 <HAL_UARTEx_DisableFifoMode+0x16>
 80058e4:	2302      	movs	r3, #2
 80058e6:	e027      	b.n	8005938 <HAL_UARTEx_DisableFifoMode+0x66>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2224      	movs	r2, #36	; 0x24
 80058f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 0201 	bic.w	r2, r2, #1
 800590e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005916:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2200      	movs	r2, #0
 800591c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2220      	movs	r2, #32
 800592a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005936:	2300      	movs	r3, #0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3714      	adds	r7, #20
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005954:	2b01      	cmp	r3, #1
 8005956:	d101      	bne.n	800595c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005958:	2302      	movs	r3, #2
 800595a:	e02d      	b.n	80059b8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2224      	movs	r2, #36	; 0x24
 8005968:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f022 0201 	bic.w	r2, r2, #1
 8005982:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	683a      	ldr	r2, [r7, #0]
 8005994:	430a      	orrs	r2, r1
 8005996:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 f84f 	bl	8005a3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	68fa      	ldr	r2, [r7, #12]
 80059a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2220      	movs	r2, #32
 80059aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80059b6:	2300      	movs	r3, #0
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3710      	adds	r7, #16
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}

080059c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b084      	sub	sp, #16
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d101      	bne.n	80059d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80059d4:	2302      	movs	r3, #2
 80059d6:	e02d      	b.n	8005a34 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2224      	movs	r2, #36	; 0x24
 80059e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f022 0201 	bic.w	r2, r2, #1
 80059fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	683a      	ldr	r2, [r7, #0]
 8005a10:	430a      	orrs	r2, r1
 8005a12:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f000 f811 	bl	8005a3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2220      	movs	r2, #32
 8005a26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005a32:	2300      	movs	r3, #0
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3710      	adds	r7, #16
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b085      	sub	sp, #20
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d108      	bne.n	8005a5e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005a5c:	e031      	b.n	8005ac2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005a5e:	2310      	movs	r3, #16
 8005a60:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005a62:	2310      	movs	r3, #16
 8005a64:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	0e5b      	lsrs	r3, r3, #25
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	f003 0307 	and.w	r3, r3, #7
 8005a74:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	0f5b      	lsrs	r3, r3, #29
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	f003 0307 	and.w	r3, r3, #7
 8005a84:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005a86:	7bbb      	ldrb	r3, [r7, #14]
 8005a88:	7b3a      	ldrb	r2, [r7, #12]
 8005a8a:	4911      	ldr	r1, [pc, #68]	; (8005ad0 <UARTEx_SetNbDataToProcess+0x94>)
 8005a8c:	5c8a      	ldrb	r2, [r1, r2]
 8005a8e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005a92:	7b3a      	ldrb	r2, [r7, #12]
 8005a94:	490f      	ldr	r1, [pc, #60]	; (8005ad4 <UARTEx_SetNbDataToProcess+0x98>)
 8005a96:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005a98:	fb93 f3f2 	sdiv	r3, r3, r2
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005aa4:	7bfb      	ldrb	r3, [r7, #15]
 8005aa6:	7b7a      	ldrb	r2, [r7, #13]
 8005aa8:	4909      	ldr	r1, [pc, #36]	; (8005ad0 <UARTEx_SetNbDataToProcess+0x94>)
 8005aaa:	5c8a      	ldrb	r2, [r1, r2]
 8005aac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005ab0:	7b7a      	ldrb	r2, [r7, #13]
 8005ab2:	4908      	ldr	r1, [pc, #32]	; (8005ad4 <UARTEx_SetNbDataToProcess+0x98>)
 8005ab4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005ab6:	fb93 f3f2 	sdiv	r3, r3, r2
 8005aba:	b29a      	uxth	r2, r3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005ac2:	bf00      	nop
 8005ac4:	3714      	adds	r7, #20
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	08006184 	.word	0x08006184
 8005ad4:	0800618c 	.word	0x0800618c

08005ad8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005ad8:	b084      	sub	sp, #16
 8005ada:	b580      	push	{r7, lr}
 8005adc:	b084      	sub	sp, #16
 8005ade:	af00      	add	r7, sp, #0
 8005ae0:	6078      	str	r0, [r7, #4]
 8005ae2:	f107 001c 	add.w	r0, r7, #28
 8005ae6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d120      	bne.n	8005b32 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	68da      	ldr	r2, [r3, #12]
 8005b00:	4b2a      	ldr	r3, [pc, #168]	; (8005bac <USB_CoreInit+0xd4>)
 8005b02:	4013      	ands	r3, r2
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005b14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d105      	bne.n	8005b26 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 faac 	bl	8006084 <USB_CoreReset>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	73fb      	strb	r3, [r7, #15]
 8005b30:	e01a      	b.n	8005b68 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 faa0 	bl	8006084 <USB_CoreReset>
 8005b44:	4603      	mov	r3, r0
 8005b46:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005b48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d106      	bne.n	8005b5c <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b52:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	639a      	str	r2, [r3, #56]	; 0x38
 8005b5a:	e005      	b.n	8005b68 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b60:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d116      	bne.n	8005b9c <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005b7c:	4b0c      	ldr	r3, [pc, #48]	; (8005bb0 <USB_CoreInit+0xd8>)
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	f043 0206 	orr.w	r2, r3, #6
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	f043 0220 	orr.w	r2, r3, #32
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3710      	adds	r7, #16
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ba8:	b004      	add	sp, #16
 8005baa:	4770      	bx	lr
 8005bac:	ffbdffbf 	.word	0xffbdffbf
 8005bb0:	03ee0000 	.word	0x03ee0000

08005bb4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f023 0201 	bic.w	r2, r3, #1
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	370c      	adds	r7, #12
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr

08005bd6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005bd6:	b580      	push	{r7, lr}
 8005bd8:	b084      	sub	sp, #16
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
 8005bde:	460b      	mov	r3, r1
 8005be0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005be2:	2300      	movs	r3, #0
 8005be4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005bf2:	78fb      	ldrb	r3, [r7, #3]
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d115      	bne.n	8005c24 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005c04:	2001      	movs	r0, #1
 8005c06:	f7fb faa3 	bl	8001150 <HAL_Delay>
      ms++;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 fa29 	bl	8006068 <USB_GetMode>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d01e      	beq.n	8005c5a <USB_SetCurrentMode+0x84>
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2b31      	cmp	r3, #49	; 0x31
 8005c20:	d9f0      	bls.n	8005c04 <USB_SetCurrentMode+0x2e>
 8005c22:	e01a      	b.n	8005c5a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005c24:	78fb      	ldrb	r3, [r7, #3]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d115      	bne.n	8005c56 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005c36:	2001      	movs	r0, #1
 8005c38:	f7fb fa8a 	bl	8001150 <HAL_Delay>
      ms++;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	3301      	adds	r3, #1
 8005c40:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f000 fa10 	bl	8006068 <USB_GetMode>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d005      	beq.n	8005c5a <USB_SetCurrentMode+0x84>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2b31      	cmp	r3, #49	; 0x31
 8005c52:	d9f0      	bls.n	8005c36 <USB_SetCurrentMode+0x60>
 8005c54:	e001      	b.n	8005c5a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e005      	b.n	8005c66 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2b32      	cmp	r3, #50	; 0x32
 8005c5e:	d101      	bne.n	8005c64 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e000      	b.n	8005c66 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3710      	adds	r7, #16
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
	...

08005c70 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005c70:	b084      	sub	sp, #16
 8005c72:	b580      	push	{r7, lr}
 8005c74:	b086      	sub	sp, #24
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
 8005c7a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005c7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005c82:	2300      	movs	r3, #0
 8005c84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	613b      	str	r3, [r7, #16]
 8005c8e:	e009      	b.n	8005ca4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	3340      	adds	r3, #64	; 0x40
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	4413      	add	r3, r2
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	3301      	adds	r3, #1
 8005ca2:	613b      	str	r3, [r7, #16]
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	2b0e      	cmp	r3, #14
 8005ca8:	d9f2      	bls.n	8005c90 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005caa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d11c      	bne.n	8005cea <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cbe:	f043 0302 	orr.w	r3, r3, #2
 8005cc2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	601a      	str	r2, [r3, #0]
 8005ce8:	e005      	b.n	8005cf6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	2300      	movs	r3, #0
 8005d00:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d08:	4619      	mov	r1, r3
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d10:	461a      	mov	r2, r3
 8005d12:	680b      	ldr	r3, [r1, #0]
 8005d14:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d10c      	bne.n	8005d36 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d104      	bne.n	8005d2c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005d22:	2100      	movs	r1, #0
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f000 f965 	bl	8005ff4 <USB_SetDevSpeed>
 8005d2a:	e008      	b.n	8005d3e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005d2c:	2101      	movs	r1, #1
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f960 	bl	8005ff4 <USB_SetDevSpeed>
 8005d34:	e003      	b.n	8005d3e <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005d36:	2103      	movs	r1, #3
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f000 f95b 	bl	8005ff4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005d3e:	2110      	movs	r1, #16
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f000 f8f3 	bl	8005f2c <USB_FlushTxFifo>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d001      	beq.n	8005d50 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 f91f 	bl	8005f94 <USB_FlushRxFifo>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d001      	beq.n	8005d60 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d66:	461a      	mov	r2, r3
 8005d68:	2300      	movs	r3, #0
 8005d6a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d72:	461a      	mov	r2, r3
 8005d74:	2300      	movs	r3, #0
 8005d76:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d7e:	461a      	mov	r2, r3
 8005d80:	2300      	movs	r3, #0
 8005d82:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d84:	2300      	movs	r3, #0
 8005d86:	613b      	str	r3, [r7, #16]
 8005d88:	e043      	b.n	8005e12 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	015a      	lsls	r2, r3, #5
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	4413      	add	r3, r2
 8005d92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d9c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005da0:	d118      	bne.n	8005dd4 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10a      	bne.n	8005dbe <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	015a      	lsls	r2, r3, #5
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	4413      	add	r3, r2
 8005db0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005db4:	461a      	mov	r2, r3
 8005db6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005dba:	6013      	str	r3, [r2, #0]
 8005dbc:	e013      	b.n	8005de6 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	015a      	lsls	r2, r3, #5
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	4413      	add	r3, r2
 8005dc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dca:	461a      	mov	r2, r3
 8005dcc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005dd0:	6013      	str	r3, [r2, #0]
 8005dd2:	e008      	b.n	8005de6 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	015a      	lsls	r2, r3, #5
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	4413      	add	r3, r2
 8005ddc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005de0:	461a      	mov	r2, r3
 8005de2:	2300      	movs	r3, #0
 8005de4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	015a      	lsls	r2, r3, #5
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	4413      	add	r3, r2
 8005dee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005df2:	461a      	mov	r2, r3
 8005df4:	2300      	movs	r3, #0
 8005df6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	015a      	lsls	r2, r3, #5
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	4413      	add	r3, r2
 8005e00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e04:	461a      	mov	r2, r3
 8005e06:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005e0a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	3301      	adds	r3, #1
 8005e10:	613b      	str	r3, [r7, #16]
 8005e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d3b7      	bcc.n	8005d8a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	613b      	str	r3, [r7, #16]
 8005e1e:	e043      	b.n	8005ea8 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	015a      	lsls	r2, r3, #5
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	4413      	add	r3, r2
 8005e28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e36:	d118      	bne.n	8005e6a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d10a      	bne.n	8005e54 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	015a      	lsls	r2, r3, #5
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	4413      	add	r3, r2
 8005e46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005e50:	6013      	str	r3, [r2, #0]
 8005e52:	e013      	b.n	8005e7c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	015a      	lsls	r2, r3, #5
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	4413      	add	r3, r2
 8005e5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e60:	461a      	mov	r2, r3
 8005e62:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005e66:	6013      	str	r3, [r2, #0]
 8005e68:	e008      	b.n	8005e7c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	015a      	lsls	r2, r3, #5
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	4413      	add	r3, r2
 8005e72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e76:	461a      	mov	r2, r3
 8005e78:	2300      	movs	r3, #0
 8005e7a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	015a      	lsls	r2, r3, #5
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	4413      	add	r3, r2
 8005e84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e88:	461a      	mov	r2, r3
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	015a      	lsls	r2, r3, #5
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	4413      	add	r3, r2
 8005e96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005ea0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	3301      	adds	r3, #1
 8005ea6:	613b      	str	r3, [r7, #16]
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eaa:	693a      	ldr	r2, [r7, #16]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d3b7      	bcc.n	8005e20 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ebe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ec2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005ed0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d105      	bne.n	8005ee4 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	699b      	ldr	r3, [r3, #24]
 8005edc:	f043 0210 	orr.w	r2, r3, #16
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	699a      	ldr	r2, [r3, #24]
 8005ee8:	4b0e      	ldr	r3, [pc, #56]	; (8005f24 <USB_DevInit+0x2b4>)
 8005eea:	4313      	orrs	r3, r2
 8005eec:	687a      	ldr	r2, [r7, #4]
 8005eee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005ef0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d005      	beq.n	8005f02 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	699b      	ldr	r3, [r3, #24]
 8005efa:	f043 0208 	orr.w	r2, r3, #8
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005f02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d105      	bne.n	8005f14 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	699a      	ldr	r2, [r3, #24]
 8005f0c:	4b06      	ldr	r3, [pc, #24]	; (8005f28 <USB_DevInit+0x2b8>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005f14:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3718      	adds	r7, #24
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f20:	b004      	add	sp, #16
 8005f22:	4770      	bx	lr
 8005f24:	803c3800 	.word	0x803c3800
 8005f28:	40000004 	.word	0x40000004

08005f2c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b085      	sub	sp, #20
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005f36:	2300      	movs	r3, #0
 8005f38:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	4a13      	ldr	r2, [pc, #76]	; (8005f90 <USB_FlushTxFifo+0x64>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d901      	bls.n	8005f4c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005f48:	2303      	movs	r3, #3
 8005f4a:	e01b      	b.n	8005f84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	daf2      	bge.n	8005f3a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005f54:	2300      	movs	r3, #0
 8005f56:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	019b      	lsls	r3, r3, #6
 8005f5c:	f043 0220 	orr.w	r2, r3, #32
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	3301      	adds	r3, #1
 8005f68:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	4a08      	ldr	r2, [pc, #32]	; (8005f90 <USB_FlushTxFifo+0x64>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d901      	bls.n	8005f76 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	e006      	b.n	8005f84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	691b      	ldr	r3, [r3, #16]
 8005f7a:	f003 0320 	and.w	r3, r3, #32
 8005f7e:	2b20      	cmp	r3, #32
 8005f80:	d0f0      	beq.n	8005f64 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005f82:	2300      	movs	r3, #0
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3714      	adds	r7, #20
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr
 8005f90:	00030d40 	.word	0x00030d40

08005f94 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	4a11      	ldr	r2, [pc, #68]	; (8005ff0 <USB_FlushRxFifo+0x5c>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d901      	bls.n	8005fb2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005fae:	2303      	movs	r3, #3
 8005fb0:	e018      	b.n	8005fe4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	daf2      	bge.n	8005fa0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2210      	movs	r2, #16
 8005fc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	4a08      	ldr	r2, [pc, #32]	; (8005ff0 <USB_FlushRxFifo+0x5c>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d901      	bls.n	8005fd6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	e006      	b.n	8005fe4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	f003 0310 	and.w	r3, r3, #16
 8005fde:	2b10      	cmp	r3, #16
 8005fe0:	d0f0      	beq.n	8005fc4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3714      	adds	r7, #20
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr
 8005ff0:	00030d40 	.word	0x00030d40

08005ff4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	78fb      	ldrb	r3, [r7, #3]
 800600e:	68f9      	ldr	r1, [r7, #12]
 8006010:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006014:	4313      	orrs	r3, r2
 8006016:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006018:	2300      	movs	r3, #0
}
 800601a:	4618      	mov	r0, r3
 800601c:	3714      	adds	r7, #20
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr

08006026 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006026:	b480      	push	{r7}
 8006028:	b085      	sub	sp, #20
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68fa      	ldr	r2, [r7, #12]
 800603c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006040:	f023 0303 	bic.w	r3, r3, #3
 8006044:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	68fa      	ldr	r2, [r7, #12]
 8006050:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006054:	f043 0302 	orr.w	r3, r3, #2
 8006058:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	3714      	adds	r7, #20
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr

08006068 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006068:	b480      	push	{r7}
 800606a:	b083      	sub	sp, #12
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	695b      	ldr	r3, [r3, #20]
 8006074:	f003 0301 	and.w	r3, r3, #1
}
 8006078:	4618      	mov	r0, r3
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006084:	b480      	push	{r7}
 8006086:	b085      	sub	sp, #20
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800608c:	2300      	movs	r3, #0
 800608e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	3301      	adds	r3, #1
 8006094:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	4a13      	ldr	r2, [pc, #76]	; (80060e8 <USB_CoreReset+0x64>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d901      	bls.n	80060a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800609e:	2303      	movs	r3, #3
 80060a0:	e01b      	b.n	80060da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	daf2      	bge.n	8006090 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80060aa:	2300      	movs	r3, #0
 80060ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	f043 0201 	orr.w	r2, r3, #1
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	3301      	adds	r3, #1
 80060be:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	4a09      	ldr	r2, [pc, #36]	; (80060e8 <USB_CoreReset+0x64>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d901      	bls.n	80060cc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80060c8:	2303      	movs	r3, #3
 80060ca:	e006      	b.n	80060da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	f003 0301 	and.w	r3, r3, #1
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d0f0      	beq.n	80060ba <USB_CoreReset+0x36>

  return HAL_OK;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3714      	adds	r7, #20
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop
 80060e8:	00030d40 	.word	0x00030d40

080060ec <__libc_init_array>:
 80060ec:	b570      	push	{r4, r5, r6, lr}
 80060ee:	4d0d      	ldr	r5, [pc, #52]	; (8006124 <__libc_init_array+0x38>)
 80060f0:	4c0d      	ldr	r4, [pc, #52]	; (8006128 <__libc_init_array+0x3c>)
 80060f2:	1b64      	subs	r4, r4, r5
 80060f4:	10a4      	asrs	r4, r4, #2
 80060f6:	2600      	movs	r6, #0
 80060f8:	42a6      	cmp	r6, r4
 80060fa:	d109      	bne.n	8006110 <__libc_init_array+0x24>
 80060fc:	4d0b      	ldr	r5, [pc, #44]	; (800612c <__libc_init_array+0x40>)
 80060fe:	4c0c      	ldr	r4, [pc, #48]	; (8006130 <__libc_init_array+0x44>)
 8006100:	f000 f820 	bl	8006144 <_init>
 8006104:	1b64      	subs	r4, r4, r5
 8006106:	10a4      	asrs	r4, r4, #2
 8006108:	2600      	movs	r6, #0
 800610a:	42a6      	cmp	r6, r4
 800610c:	d105      	bne.n	800611a <__libc_init_array+0x2e>
 800610e:	bd70      	pop	{r4, r5, r6, pc}
 8006110:	f855 3b04 	ldr.w	r3, [r5], #4
 8006114:	4798      	blx	r3
 8006116:	3601      	adds	r6, #1
 8006118:	e7ee      	b.n	80060f8 <__libc_init_array+0xc>
 800611a:	f855 3b04 	ldr.w	r3, [r5], #4
 800611e:	4798      	blx	r3
 8006120:	3601      	adds	r6, #1
 8006122:	e7f2      	b.n	800610a <__libc_init_array+0x1e>
 8006124:	0800619c 	.word	0x0800619c
 8006128:	0800619c 	.word	0x0800619c
 800612c:	0800619c 	.word	0x0800619c
 8006130:	080061a0 	.word	0x080061a0

08006134 <memset>:
 8006134:	4402      	add	r2, r0
 8006136:	4603      	mov	r3, r0
 8006138:	4293      	cmp	r3, r2
 800613a:	d100      	bne.n	800613e <memset+0xa>
 800613c:	4770      	bx	lr
 800613e:	f803 1b01 	strb.w	r1, [r3], #1
 8006142:	e7f9      	b.n	8006138 <memset+0x4>

08006144 <_init>:
 8006144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006146:	bf00      	nop
 8006148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800614a:	bc08      	pop	{r3}
 800614c:	469e      	mov	lr, r3
 800614e:	4770      	bx	lr

08006150 <_fini>:
 8006150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006152:	bf00      	nop
 8006154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006156:	bc08      	pop	{r3}
 8006158:	469e      	mov	lr, r3
 800615a:	4770      	bx	lr
