// Copyright 2026 The percore Authors.
// This project is dual-licensed under Apache 2.0 and MIT terms.
// See LICENSE-APACHE and LICENSE-MIT for details.

//! Common code for AArch64 QEMU examples.

use aarch64_paging::{
    descriptor::El1Attributes,
    mair::{Mair, MairAttribute, NormalMemory},
};
use aarch64_rt::{
    ExceptionHandlers, InitialPagetable, Stack, exception_handlers, initial_pagetable,
};
use arm_pl011_uart::{PL011Registers, Uart, UniqueMmioPointer};
use core::{fmt::Write, panic::PanicInfo, ptr::NonNull};
use smccc::{Hvc, psci::system_off};
use spin::{LazyLock, mutex::SpinMutex};

/// Base address of the first PL011 UART.
const PL011_BASE_ADDRESS: *mut PL011Registers = 0x900_0000 as _;

/// Number of pages of memory to reserve for the secondary core's stack.
const SECONDARY_STACK_PAGE_COUNT: usize = 4;

/// Stack to use for the secondary core.
pub static SECONDARY_STACK: SpinMutex<Stack<SECONDARY_STACK_PAGE_COUNT>> =
    SpinMutex::new(Stack::new());

/// Attributes to use for device memory in the initial identity map.
const DEVICE_ATTRIBUTES: El1Attributes = El1Attributes::VALID
    .union(El1Attributes::ATTRIBUTE_INDEX_0)
    .union(El1Attributes::ACCESSED)
    .union(El1Attributes::UXN);

/// Attributes to use for normal memory in the initial identity map.
const MEMORY_ATTRIBUTES: El1Attributes = El1Attributes::VALID
    .union(El1Attributes::ATTRIBUTE_INDEX_1)
    .union(El1Attributes::INNER_SHAREABLE)
    .union(El1Attributes::ACCESSED)
    .union(El1Attributes::NON_GLOBAL);

/// Indirect memory attributes to use.
///
/// These are used for `ATTRIBUTE_INDEX_0` and `ATTRIBUTE_INDEX_1` in `DEVICE_ATTRIBUTES` and
/// `MEMORY_ATTRIBUTES` respectively.
const MAIR: Mair = Mair::EMPTY
    .with_attribute(0, MairAttribute::DEVICE_NGNRE)
    .with_attribute(
        1,
        MairAttribute::normal(
            NormalMemory::WriteBackNonTransientReadWriteAllocate,
            NormalMemory::WriteBackNonTransientReadWriteAllocate,
        ),
    );

initial_pagetable!(
    {
        let mut idmap = [0; 512];
        // 1 GiB of device memory.
        idmap[0] = DEVICE_ATTRIBUTES.bits();
        // 1 GiB of normal memory.
        idmap[1] = MEMORY_ATTRIBUTES.bits() | 0x40000000;
        // Another 1 GiB of device memory starting at 256 GiB.
        idmap[256] = DEVICE_ATTRIBUTES.bits() | 0x4000000000;
        InitialPagetable(idmap)
    },
    MAIR.0
);

exception_handlers!(Exceptions);

struct Exceptions;

impl ExceptionHandlers for Exceptions {}

// SAFETY: The PL011 base address is mapped by the initial identity mapping, and this is the
// only place we create something referring to it.
pub static UART: LazyLock<SpinMutex<Uart<'static>>> = LazyLock::new(|| {
    SpinMutex::new(Uart::new(unsafe {
        UniqueMmioPointer::new(NonNull::new(PL011_BASE_ADDRESS).unwrap())
    }))
});

#[panic_handler]
fn panic(info: &PanicInfo) -> ! {
    if let Some(mut uart) = UART.try_lock() {
        _ = writeln!(uart, "{info}");
    }
    _ = system_off::<Hvc>();
    #[allow(clippy::empty_loop)]
    loop {}
}
