
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/wrf_1228B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000001 cycles: 3904471 heartbeat IPC: 2.56117 cumulative IPC: 2.56117 (Simulation time: 0 hr 0 min 59 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3904471 (Simulation time: 0 hr 0 min 59 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 12270238 heartbeat IPC: 1.19535 cumulative IPC: 1.19535 (Simulation time: 0 hr 2 min 15 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 24531140 heartbeat IPC: 0.815601 cumulative IPC: 0.969618 (Simulation time: 0 hr 3 min 54 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 37710980 heartbeat IPC: 0.758735 cumulative IPC: 0.887403 (Simulation time: 0 hr 5 min 44 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 46678786 heartbeat IPC: 1.1151 cumulative IPC: 0.935141 (Simulation time: 0 hr 7 min 4 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 56937198 heartbeat IPC: 0.97481 cumulative IPC: 0.942814 (Simulation time: 0 hr 8 min 34 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 68222655 heartbeat IPC: 0.886096 cumulative IPC: 0.932862 (Simulation time: 0 hr 9 min 59 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 77932648 heartbeat IPC: 1.02987 cumulative IPC: 0.945586 (Simulation time: 0 hr 11 min 5 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 87617643 heartbeat IPC: 1.03252 cumulative IPC: 0.955644 (Simulation time: 0 hr 12 min 10 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 97295983 heartbeat IPC: 1.03324 cumulative IPC: 0.963685 (Simulation time: 0 hr 13 min 17 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 106966146 heartbeat IPC: 1.03411 cumulative IPC: 0.970293 (Simulation time: 0 hr 14 min 24 sec) 
Finished CPU 0 instructions: 100000004 cycles: 103061676 cumulative IPC: 0.970293 (Simulation time: 0 hr 14 min 24 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.970293 instructions: 100000004 cycles: 103061676
cpu0_DTLB TOTAL     ACCESS:   19667023  HIT:   19570786  MISS:      96237
cpu0_DTLB LOAD      ACCESS:   17655879  HIT:   17573950  MISS:      81929
cpu0_DTLB RFO       ACCESS:    2011144  HIT:    1996836  MISS:      14308
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.0538 cycles
cpu0_ITLB TOTAL     ACCESS:    4204408  HIT:    4204396  MISS:         12
cpu0_ITLB LOAD      ACCESS:    4204408  HIT:    4204396  MISS:         12
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 220.583 cycles
cpu0_L1I TOTAL     ACCESS:    6672378  HIT:    6671630  MISS:        748
cpu0_L1I LOAD      ACCESS:    6672378  HIT:    6671630  MISS:        748
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 340.374 cycles
cpu0_STLB TOTAL     ACCESS:      96249  HIT:      86694  MISS:       9555
cpu0_STLB LOAD      ACCESS:      81941  HIT:      75032  MISS:       6909
cpu0_STLB RFO       ACCESS:      14308  HIT:      11662  MISS:       2646
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 111.579 cycles
cpu0_L1D TOTAL     ACCESS:   18881811  HIT:   17523414  MISS:    1358397
cpu0_L1D LOAD      ACCESS:   14830527  HIT:   13731491  MISS:    1099036
cpu0_L1D RFO       ACCESS:    4041739  HIT:    3783165  MISS:     258574
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       9545  HIT:       8758  MISS:        787
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 213.867 cycles
cpu0_L2C TOTAL     ACCESS:    1836341  HIT:     802907  MISS:    1033434
cpu0_L2C LOAD      ACCESS:    1099766  HIT:     287143  MISS:     812623
cpu0_L2C RFO       ACCESS:     258573  HIT:      39555  MISS:     219018
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     477215  HIT:     475536  MISS:       1679
cpu0_L2C TRANSLATION ACCESS:        787  HIT:        673  MISS:        114
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 266.875 cycles
LLC TOTAL     ACCESS:    1463799  HIT:     391581  MISS:    1072218
LLC LOAD      ACCESS:     812623  HIT:     149411  MISS:     663212
LLC RFO       ACCESS:     219018  HIT:      45317  MISS:     173701
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     432044  HIT:     196810  MISS:     235234
LLC TRANSLATION ACCESS:        114  HIT:         43  MISS:         71
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 237.012 cycles
OPTgen accesses: 20220
OPTgen hits: 5852
OPTgen hit rate: 28.9416



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      91114  ROW_BUFFER_MISS:     745600
 DBUS AVG_CONGESTED_CYCLE:    3.92981
 WQ ROW_BUFFER_HIT:      31403  ROW_BUFFER_MISS:     287736  FULL:       1687


CPU 0 Branch Prediction Accuracy: 97.4481% MPKI: 2.04611 Average ROB Occupancy at Mispredict: 260.628
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00028
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.0456
BRANCH_DIRECT_CALL: 0.00011
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00012

