INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/satyam/Desktop/Udemy/project_IP_Blockdesign/project_IP_Blockdesign.ip_user_files/bd/design_1/ipshared/ba08/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/satyam/Desktop/Udemy/project_IP_Blockdesign/project_IP_Blockdesign.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/satyam/Desktop/Udemy/project_IP_Blockdesign/project_IP_Blockdesign.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/satyam/Desktop/Udemy/project_IP_Blockdesign/project_IP_Blockdesign.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/satyam/Desktop/Udemy/project_IP_Blockdesign/project_IP_Blockdesign.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/satyam/Desktop/Udemy/project_IP_Blockdesign/project_IP_Blockdesign.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
