/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire [19:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [16:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  reg [35:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  reg [15:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  reg [22:0] celloutsig_1_1z;
  reg [18:0] celloutsig_1_7z;
  reg [6:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = celloutsig_0_15z ? celloutsig_0_26z[0] : celloutsig_0_18z[0];
  assign celloutsig_1_0z = in_data[148] ? in_data[178] : in_data[186];
  assign celloutsig_0_7z = celloutsig_0_4z[1] ? celloutsig_0_6z : celloutsig_0_2z[6];
  assign celloutsig_0_23z = in_data[65] ? celloutsig_0_11z : celloutsig_0_12z[2];
  assign celloutsig_0_24z = celloutsig_0_14z ? celloutsig_0_18z[4] : celloutsig_0_10z[7];
  assign celloutsig_1_17z = ~(celloutsig_1_10z[3] | in_data[133]);
  assign celloutsig_0_16z = ~(celloutsig_0_9z | in_data[72]);
  assign celloutsig_0_0z = ~in_data[25];
  assign celloutsig_0_52z = ~(celloutsig_0_15z ^ celloutsig_0_32z);
  assign celloutsig_0_12z = { celloutsig_0_10z[6:3], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_3z } + { celloutsig_0_2z[5:1], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_18z = { celloutsig_1_8z[3:2], celloutsig_1_15z } / { 1'h1, celloutsig_1_0z, celloutsig_1_17z };
  assign celloutsig_0_8z = { in_data[32:26], celloutsig_0_0z } >= { celloutsig_0_1z[8:2], celloutsig_0_7z };
  assign celloutsig_0_9z = in_data[73:63] >= in_data[12:2];
  assign celloutsig_0_15z = { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_7z } >= { celloutsig_0_13z[15:4], celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_3z[5:4], celloutsig_0_15z } && celloutsig_0_5z[10:8];
  assign celloutsig_0_14z = { celloutsig_0_10z[3], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z } || celloutsig_0_13z[16:13];
  assign celloutsig_0_26z = celloutsig_0_4z % { 1'h1, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_0_4z = celloutsig_0_2z[4:1] % { 1'h1, celloutsig_0_3z[2:0] };
  assign celloutsig_0_18z = { celloutsig_0_13z[16:13], celloutsig_0_17z } % { 1'h1, celloutsig_0_4z[2:1], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_1z = in_data[64:48] | { in_data[81:67], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_15z = & celloutsig_1_8z[6:2];
  assign celloutsig_0_32z = celloutsig_0_24z & celloutsig_0_3z[4];
  assign celloutsig_0_38z = celloutsig_0_21z[7] & celloutsig_0_6z;
  assign celloutsig_0_47z = celloutsig_0_23z & celloutsig_0_13z[8];
  assign celloutsig_0_11z = celloutsig_0_7z & celloutsig_0_8z;
  assign celloutsig_0_6z = ^ { celloutsig_0_5z[8:6], celloutsig_0_4z };
  assign celloutsig_1_11z = ^ { celloutsig_1_1z[16:9], celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_7z[12:8], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_11z } >> celloutsig_1_1z[8:1];
  assign celloutsig_0_2z = celloutsig_0_1z[10:0] >> in_data[68:58];
  assign celloutsig_0_10z = in_data[20:13] >> celloutsig_0_1z[15:8];
  assign celloutsig_0_21z = in_data[48:37] >> in_data[46:35];
  assign celloutsig_0_3z = celloutsig_0_2z[9:4] >> celloutsig_0_2z[5:0];
  assign celloutsig_0_13z = { celloutsig_0_12z[16], celloutsig_0_12z, celloutsig_0_11z } - { celloutsig_0_3z[5:3], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z };
  always_latch
    if (clkin_data[64]) celloutsig_0_5z = 16'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_5z = { celloutsig_0_1z[13:2], celloutsig_0_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_53z = 36'h000000000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_53z = { celloutsig_0_5z[12:3], celloutsig_0_38z, celloutsig_0_47z, celloutsig_0_52z, celloutsig_0_52z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_16z };
  always_latch
    if (clkin_data[96]) celloutsig_1_1z = 23'h000000;
    else if (clkin_data[0]) celloutsig_1_1z = in_data[121:99];
  always_latch
    if (clkin_data[96]) celloutsig_1_7z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_1_7z = in_data[139:121];
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_8z = in_data[147:141];
  assign celloutsig_1_10z[6:1] = in_data[180:175] ^ { celloutsig_1_8z[3:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z[0] = 1'h0;
  assign { out_data[130:128], out_data[103:96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z[35:4], celloutsig_0_54z };
endmodule
