

================================================================
== Synthesis Summary Report of 'loop_imperfect'
================================================================
+ General Information: 
    * Date:           Tue Feb 14 07:31:14 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        ImperfectLoop
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k70t-fbg676-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |              Modules              | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |           |          |     |
    |              & Loops              | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT   | URAM|
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |+ loop_imperfect                   |     -|  0.07|       42|  168.000|         -|       43|     -|        no|     -|  4 (1%)|  289 (~0%)|  702 (1%)|    -|
    | + loop_imperfect_Pipeline_LOOP_I  |     -|  0.88|       22|   88.000|         -|       22|     -|        no|     -|       -|    7 (~0%)|  55 (~0%)|    -|
    |  o LOOP_I                         |     -|  2.92|       20|   80.000|         1|        1|    20|       yes|     -|       -|          -|         -|    -|
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 5        |
| A_address1 | 5        |
| A_q0       | 5        |
| A_q1       | 5        |
| B_address0 | 5        |
| B_d0       | 6        |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| A        | in        | ap_int<5>* |
| B        | out       | ap_int<6>* |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_we0        | port    |          |
| B        | B_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+--------------+-----+--------+---------+
| + loop_imperfect                  | 4   |        |              |     |        |         |
|   sub_ln886_fu_366_p2             | -   |        | sub_ln886    | sub | fabric | 0       |
|   sub_ln886_1_fu_421_p2           | -   |        | sub_ln886_1  | sub | fabric | 0       |
|   sub_ln886_2_fu_443_p2           | -   |        | sub_ln886_2  | sub | fabric | 0       |
|   mac_muladd_5s_4ns_11s_11_4_1_U4 | 1   |        | mul_ln886    | mul | dsp48  | 3       |
|   sub_ln886_3_fu_340_p2           | -   |        | sub_ln886_3  | sub | fabric | 0       |
|   mac_muladd_5s_4ns_10s_11_4_1_U3 | 1   |        | mul_ln886_1  | mul | dsp48  | 3       |
|   sub_ln886_4_fu_597_p2           | -   |        | sub_ln886_4  | sub | fabric | 0       |
|   sub_ln886_5_fu_619_p2           | -   |        | sub_ln886_5  | sub | fabric | 0       |
|   mac_muladd_5s_5ns_5s_10_4_1_U5  | 1   |        | mul_ln886_2  | mul | dsp48  | 3       |
|   add_ln886_fu_698_p2             | -   |        | add_ln886    | add | fabric | 0       |
|   add_ln886_1_fu_749_p2           | -   |        | add_ln886_1  | add | fabric | 0       |
|   add_ln886_2_fu_453_p2           | -   |        | add_ln886_2  | add | fabric | 0       |
|   add_ln886_3_fu_463_p2           | -   |        | add_ln886_3  | add | fabric | 0       |
|   add_ln886_4_fu_762_p2           | -   |        | add_ln886_4  | add | fabric | 0       |
|   add_ln886_7_fu_522_p2           | -   |        | add_ln886_7  | add | fabric | 0       |
|   add_ln886_8_fu_550_p2           | -   |        | add_ln886_8  | add | fabric | 0       |
|   add_ln886_9_fu_560_p2           | -   |        | add_ln886_9  | add | fabric | 0       |
|   mac_muladd_5s_4ns_10s_11_4_1_U3 | 1   |        | add_ln886_11 | add | dsp48  | 3       |
|   mac_muladd_5s_4ns_11s_11_4_1_U4 | 1   |        | add_ln886_12 | add | dsp48  | 3       |
|   mac_muladd_5s_5ns_5s_10_4_1_U5  | 1   |        | add_ln886_16 | add | dsp48  | 3       |
|   add_ln886_18_fu_629_p2          | -   |        | add_ln886_18 | add | fabric | 0       |
|   add_ln886_19_fu_639_p2          | -   |        | add_ln886_19 | add | fabric | 0       |
|   mul_mul_12s_13ns_26_4_1_U6      | 1   |        | mul_ln1559   | mul | dsp48  | 3       |
|   sub_ln1559_fu_829_p2            | -   |        | sub_ln1559   | sub | fabric | 0       |
|   sub_ln1559_1_fu_850_p2          | -   |        | sub_ln1559_1 | sub | fabric | 0       |
|  + loop_imperfect_Pipeline_LOOP_I | 0   |        |              |     |        |         |
|    add_ln24_fu_77_p2              | -   |        | add_ln24     | add | fabric | 0       |
+-----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

