Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Apr 20 12:53:40 2025
| Host         : DESKTOP-3T9PBIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.043        0.000                      0                 5814        0.055        0.000                      0                 5814        3.500        0.000                       0                  3716  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.043        0.000                      0                 5814        0.055        0.000                      0                 5814        3.500        0.000                       0                  3716  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 rB_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[435]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.024ns  (logic 5.453ns (67.958%)  route 2.571ns (32.042%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.545ns = ( 13.545 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.723     5.797    iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  rB_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.419     6.216 f  rB_reg[133]/Q
                         net (fo=2, routed)           0.731     6.947    MP_ADDER_INST/Q[133]
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.296     7.243 r  MP_ADDER_INST/regB_Q[135]_i_5/O
                         net (fo=1, routed)           0.000     7.243    MP_ADDER_INST/regB_Q[135]_i_5_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.793 r  MP_ADDER_INST/regB_Q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    MP_ADDER_INST/regB_Q_reg[135]_i_2_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  MP_ADDER_INST/regB_Q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.907    MP_ADDER_INST/regB_Q_reg[139]_i_2_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  MP_ADDER_INST/regB_Q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    MP_ADDER_INST/regB_Q_reg[143]_i_2_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  MP_ADDER_INST/regB_Q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.135    MP_ADDER_INST/regB_Q_reg[147]_i_2_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  MP_ADDER_INST/regB_Q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.249    MP_ADDER_INST/regB_Q_reg[151]_i_2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  MP_ADDER_INST/regB_Q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    MP_ADDER_INST/regB_Q_reg[155]_i_2_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.477 r  MP_ADDER_INST/regB_Q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.477    MP_ADDER_INST/regB_Q_reg[159]_i_2_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.591 r  MP_ADDER_INST/regB_Q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    MP_ADDER_INST/regB_Q_reg[163]_i_2_n_0
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.705 r  MP_ADDER_INST/regB_Q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    MP_ADDER_INST/regB_Q_reg[167]_i_2_n_0
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.819 r  MP_ADDER_INST/regB_Q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    MP_ADDER_INST/regB_Q_reg[171]_i_2_n_0
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.933 r  MP_ADDER_INST/regB_Q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    MP_ADDER_INST/regB_Q_reg[175]_i_2_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  MP_ADDER_INST/regB_Q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    MP_ADDER_INST/regB_Q_reg[179]_i_2_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  MP_ADDER_INST/regB_Q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.161    MP_ADDER_INST/regB_Q_reg[183]_i_2_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  MP_ADDER_INST/regB_Q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.275    MP_ADDER_INST/regB_Q_reg[187]_i_2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  MP_ADDER_INST/regB_Q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    MP_ADDER_INST/regB_Q_reg[191]_i_2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  MP_ADDER_INST/regB_Q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    MP_ADDER_INST/regB_Q_reg[195]_i_2_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  MP_ADDER_INST/regB_Q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.617    MP_ADDER_INST/regB_Q_reg[199]_i_2_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.731 r  MP_ADDER_INST/regB_Q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    MP_ADDER_INST/regB_Q_reg[203]_i_2_n_0
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  MP_ADDER_INST/regB_Q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.845    MP_ADDER_INST/regB_Q_reg[207]_i_2_n_0
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  MP_ADDER_INST/regB_Q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    MP_ADDER_INST/regB_Q_reg[211]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  MP_ADDER_INST/regB_Q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    MP_ADDER_INST/regB_Q_reg[215]_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  MP_ADDER_INST/regB_Q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    MP_ADDER_INST/regB_Q_reg[219]_i_2_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  MP_ADDER_INST/regB_Q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    MP_ADDER_INST/regB_Q_reg[223]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  MP_ADDER_INST/regB_Q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    MP_ADDER_INST/regB_Q_reg[227]_i_2_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  MP_ADDER_INST/regB_Q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.538    MP_ADDER_INST/regB_Q_reg[231]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  MP_ADDER_INST/regB_Q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.652    MP_ADDER_INST/regB_Q_reg[235]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.766 r  MP_ADDER_INST/regB_Q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    MP_ADDER_INST/regB_Q_reg[239]_i_2_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.880 r  MP_ADDER_INST/regB_Q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    MP_ADDER_INST/regB_Q_reg[243]_i_2_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  MP_ADDER_INST/regB_Q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.994    MP_ADDER_INST/regB_Q_reg[247]_i_2_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  MP_ADDER_INST/regB_Q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.108    MP_ADDER_INST/regB_Q_reg[251]_i_2_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.493 r  MP_ADDER_INST/regB_Q_reg[511]_i_7/CO[0]
                         net (fo=2, routed)           0.881    12.374    MP_ADDER_INST/regB_Q_reg[511]_i_7_n_3
    SLICE_X91Y137        LUT3 (Prop_lut3_I1_O)        0.373    12.747 r  MP_ADDER_INST/regB_Q[479]_i_3/O
                         net (fo=96, routed)          0.950    13.697    MP_ADDER_INST/regB_Q[479]_i_3_n_0
    SLICE_X95Y139        LUT6 (Prop_lut6_I2_O)        0.124    13.821 r  MP_ADDER_INST/regB_Q[435]_i_1/O
                         net (fo=1, routed)           0.000    13.821    MP_ADDER_INST/regB_Q[435]_i_1_n_0
    SLICE_X95Y139        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[435]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.780    13.545    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X95Y139        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[435]/C
                         clock pessimism              0.323    13.868    
                         clock uncertainty           -0.035    13.832    
    SLICE_X95Y139        FDRE (Setup_fdre_C_D)        0.031    13.863    MP_ADDER_INST/regB_Q_reg[435]
  -------------------------------------------------------------------
                         required time                         13.863    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 rB_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[310]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 5.453ns (68.697%)  route 2.485ns (31.302%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.530ns = ( 13.530 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.723     5.797    iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  rB_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.419     6.216 f  rB_reg[133]/Q
                         net (fo=2, routed)           0.731     6.947    MP_ADDER_INST/Q[133]
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.296     7.243 r  MP_ADDER_INST/regB_Q[135]_i_5/O
                         net (fo=1, routed)           0.000     7.243    MP_ADDER_INST/regB_Q[135]_i_5_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.793 r  MP_ADDER_INST/regB_Q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    MP_ADDER_INST/regB_Q_reg[135]_i_2_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  MP_ADDER_INST/regB_Q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.907    MP_ADDER_INST/regB_Q_reg[139]_i_2_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  MP_ADDER_INST/regB_Q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    MP_ADDER_INST/regB_Q_reg[143]_i_2_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  MP_ADDER_INST/regB_Q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.135    MP_ADDER_INST/regB_Q_reg[147]_i_2_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  MP_ADDER_INST/regB_Q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.249    MP_ADDER_INST/regB_Q_reg[151]_i_2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  MP_ADDER_INST/regB_Q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    MP_ADDER_INST/regB_Q_reg[155]_i_2_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.477 r  MP_ADDER_INST/regB_Q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.477    MP_ADDER_INST/regB_Q_reg[159]_i_2_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.591 r  MP_ADDER_INST/regB_Q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    MP_ADDER_INST/regB_Q_reg[163]_i_2_n_0
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.705 r  MP_ADDER_INST/regB_Q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    MP_ADDER_INST/regB_Q_reg[167]_i_2_n_0
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.819 r  MP_ADDER_INST/regB_Q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    MP_ADDER_INST/regB_Q_reg[171]_i_2_n_0
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.933 r  MP_ADDER_INST/regB_Q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    MP_ADDER_INST/regB_Q_reg[175]_i_2_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  MP_ADDER_INST/regB_Q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    MP_ADDER_INST/regB_Q_reg[179]_i_2_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  MP_ADDER_INST/regB_Q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.161    MP_ADDER_INST/regB_Q_reg[183]_i_2_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  MP_ADDER_INST/regB_Q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.275    MP_ADDER_INST/regB_Q_reg[187]_i_2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  MP_ADDER_INST/regB_Q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    MP_ADDER_INST/regB_Q_reg[191]_i_2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  MP_ADDER_INST/regB_Q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    MP_ADDER_INST/regB_Q_reg[195]_i_2_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  MP_ADDER_INST/regB_Q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.617    MP_ADDER_INST/regB_Q_reg[199]_i_2_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.731 r  MP_ADDER_INST/regB_Q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    MP_ADDER_INST/regB_Q_reg[203]_i_2_n_0
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  MP_ADDER_INST/regB_Q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.845    MP_ADDER_INST/regB_Q_reg[207]_i_2_n_0
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  MP_ADDER_INST/regB_Q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    MP_ADDER_INST/regB_Q_reg[211]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  MP_ADDER_INST/regB_Q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    MP_ADDER_INST/regB_Q_reg[215]_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  MP_ADDER_INST/regB_Q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    MP_ADDER_INST/regB_Q_reg[219]_i_2_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  MP_ADDER_INST/regB_Q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    MP_ADDER_INST/regB_Q_reg[223]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  MP_ADDER_INST/regB_Q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    MP_ADDER_INST/regB_Q_reg[227]_i_2_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  MP_ADDER_INST/regB_Q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.538    MP_ADDER_INST/regB_Q_reg[231]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  MP_ADDER_INST/regB_Q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.652    MP_ADDER_INST/regB_Q_reg[235]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.766 r  MP_ADDER_INST/regB_Q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    MP_ADDER_INST/regB_Q_reg[239]_i_2_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.880 r  MP_ADDER_INST/regB_Q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    MP_ADDER_INST/regB_Q_reg[243]_i_2_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  MP_ADDER_INST/regB_Q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.994    MP_ADDER_INST/regB_Q_reg[247]_i_2_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  MP_ADDER_INST/regB_Q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.108    MP_ADDER_INST/regB_Q_reg[251]_i_2_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.493 r  MP_ADDER_INST/regB_Q_reg[511]_i_7/CO[0]
                         net (fo=2, routed)           0.542    12.035    MP_ADDER_INST/regB_Q_reg[511]_i_7_n_3
    SLICE_X91Y129        LUT2 (Prop_lut2_I1_O)        0.373    12.408 r  MP_ADDER_INST/regB_Q[511]_i_2/O
                         net (fo=160, routed)         1.203    13.610    MP_ADDER_INST/regB_Q[511]_i_2_n_0
    SLICE_X95Y124        LUT6 (Prop_lut6_I2_O)        0.124    13.734 r  MP_ADDER_INST/regB_Q[310]_i_1/O
                         net (fo=1, routed)           0.000    13.734    MP_ADDER_INST/regB_Q[310]_i_1_n_0
    SLICE_X95Y124        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[310]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.765    13.530    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X95Y124        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[310]/C
                         clock pessimism              0.323    13.853    
                         clock uncertainty           -0.035    13.817    
    SLICE_X95Y124        FDRE (Setup_fdre_C_D)        0.029    13.846    MP_ADDER_INST/regB_Q_reg[310]
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 rB_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 5.453ns (68.753%)  route 2.478ns (31.247%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 13.543 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.723     5.797    iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  rB_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.419     6.216 f  rB_reg[133]/Q
                         net (fo=2, routed)           0.731     6.947    MP_ADDER_INST/Q[133]
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.296     7.243 r  MP_ADDER_INST/regB_Q[135]_i_5/O
                         net (fo=1, routed)           0.000     7.243    MP_ADDER_INST/regB_Q[135]_i_5_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.793 r  MP_ADDER_INST/regB_Q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    MP_ADDER_INST/regB_Q_reg[135]_i_2_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  MP_ADDER_INST/regB_Q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.907    MP_ADDER_INST/regB_Q_reg[139]_i_2_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  MP_ADDER_INST/regB_Q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    MP_ADDER_INST/regB_Q_reg[143]_i_2_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  MP_ADDER_INST/regB_Q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.135    MP_ADDER_INST/regB_Q_reg[147]_i_2_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  MP_ADDER_INST/regB_Q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.249    MP_ADDER_INST/regB_Q_reg[151]_i_2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  MP_ADDER_INST/regB_Q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    MP_ADDER_INST/regB_Q_reg[155]_i_2_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.477 r  MP_ADDER_INST/regB_Q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.477    MP_ADDER_INST/regB_Q_reg[159]_i_2_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.591 r  MP_ADDER_INST/regB_Q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    MP_ADDER_INST/regB_Q_reg[163]_i_2_n_0
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.705 r  MP_ADDER_INST/regB_Q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    MP_ADDER_INST/regB_Q_reg[167]_i_2_n_0
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.819 r  MP_ADDER_INST/regB_Q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    MP_ADDER_INST/regB_Q_reg[171]_i_2_n_0
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.933 r  MP_ADDER_INST/regB_Q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    MP_ADDER_INST/regB_Q_reg[175]_i_2_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  MP_ADDER_INST/regB_Q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    MP_ADDER_INST/regB_Q_reg[179]_i_2_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  MP_ADDER_INST/regB_Q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.161    MP_ADDER_INST/regB_Q_reg[183]_i_2_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  MP_ADDER_INST/regB_Q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.275    MP_ADDER_INST/regB_Q_reg[187]_i_2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  MP_ADDER_INST/regB_Q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    MP_ADDER_INST/regB_Q_reg[191]_i_2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  MP_ADDER_INST/regB_Q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    MP_ADDER_INST/regB_Q_reg[195]_i_2_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  MP_ADDER_INST/regB_Q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.617    MP_ADDER_INST/regB_Q_reg[199]_i_2_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.731 r  MP_ADDER_INST/regB_Q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    MP_ADDER_INST/regB_Q_reg[203]_i_2_n_0
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  MP_ADDER_INST/regB_Q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.845    MP_ADDER_INST/regB_Q_reg[207]_i_2_n_0
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  MP_ADDER_INST/regB_Q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    MP_ADDER_INST/regB_Q_reg[211]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  MP_ADDER_INST/regB_Q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    MP_ADDER_INST/regB_Q_reg[215]_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  MP_ADDER_INST/regB_Q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    MP_ADDER_INST/regB_Q_reg[219]_i_2_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  MP_ADDER_INST/regB_Q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    MP_ADDER_INST/regB_Q_reg[223]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  MP_ADDER_INST/regB_Q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    MP_ADDER_INST/regB_Q_reg[227]_i_2_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  MP_ADDER_INST/regB_Q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.538    MP_ADDER_INST/regB_Q_reg[231]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  MP_ADDER_INST/regB_Q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.652    MP_ADDER_INST/regB_Q_reg[235]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.766 r  MP_ADDER_INST/regB_Q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    MP_ADDER_INST/regB_Q_reg[239]_i_2_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.880 r  MP_ADDER_INST/regB_Q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    MP_ADDER_INST/regB_Q_reg[243]_i_2_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  MP_ADDER_INST/regB_Q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.994    MP_ADDER_INST/regB_Q_reg[247]_i_2_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  MP_ADDER_INST/regB_Q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.108    MP_ADDER_INST/regB_Q_reg[251]_i_2_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.493 r  MP_ADDER_INST/regB_Q_reg[511]_i_7/CO[0]
                         net (fo=2, routed)           0.881    12.374    MP_ADDER_INST/regB_Q_reg[511]_i_7_n_3
    SLICE_X91Y137        LUT3 (Prop_lut3_I1_O)        0.373    12.747 r  MP_ADDER_INST/regB_Q[479]_i_3/O
                         net (fo=96, routed)          0.857    13.604    MP_ADDER_INST/regB_Q[479]_i_3_n_0
    SLICE_X91Y141        LUT6 (Prop_lut6_I2_O)        0.124    13.728 r  MP_ADDER_INST/regB_Q[442]_i_1/O
                         net (fo=1, routed)           0.000    13.728    MP_ADDER_INST/regB_Q[442]_i_1_n_0
    SLICE_X91Y141        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.778    13.543    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X91Y141        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[442]/C
                         clock pessimism              0.323    13.866    
                         clock uncertainty           -0.035    13.830    
    SLICE_X91Y141        FDRE (Setup_fdre_C_D)        0.029    13.859    MP_ADDER_INST/regB_Q_reg[442]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -13.728    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 rB_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 5.453ns (68.779%)  route 2.475ns (31.221%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.543ns = ( 13.543 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.723     5.797    iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  rB_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.419     6.216 f  rB_reg[133]/Q
                         net (fo=2, routed)           0.731     6.947    MP_ADDER_INST/Q[133]
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.296     7.243 r  MP_ADDER_INST/regB_Q[135]_i_5/O
                         net (fo=1, routed)           0.000     7.243    MP_ADDER_INST/regB_Q[135]_i_5_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.793 r  MP_ADDER_INST/regB_Q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    MP_ADDER_INST/regB_Q_reg[135]_i_2_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  MP_ADDER_INST/regB_Q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.907    MP_ADDER_INST/regB_Q_reg[139]_i_2_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  MP_ADDER_INST/regB_Q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    MP_ADDER_INST/regB_Q_reg[143]_i_2_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  MP_ADDER_INST/regB_Q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.135    MP_ADDER_INST/regB_Q_reg[147]_i_2_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  MP_ADDER_INST/regB_Q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.249    MP_ADDER_INST/regB_Q_reg[151]_i_2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  MP_ADDER_INST/regB_Q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    MP_ADDER_INST/regB_Q_reg[155]_i_2_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.477 r  MP_ADDER_INST/regB_Q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.477    MP_ADDER_INST/regB_Q_reg[159]_i_2_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.591 r  MP_ADDER_INST/regB_Q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    MP_ADDER_INST/regB_Q_reg[163]_i_2_n_0
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.705 r  MP_ADDER_INST/regB_Q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    MP_ADDER_INST/regB_Q_reg[167]_i_2_n_0
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.819 r  MP_ADDER_INST/regB_Q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    MP_ADDER_INST/regB_Q_reg[171]_i_2_n_0
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.933 r  MP_ADDER_INST/regB_Q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    MP_ADDER_INST/regB_Q_reg[175]_i_2_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  MP_ADDER_INST/regB_Q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    MP_ADDER_INST/regB_Q_reg[179]_i_2_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  MP_ADDER_INST/regB_Q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.161    MP_ADDER_INST/regB_Q_reg[183]_i_2_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  MP_ADDER_INST/regB_Q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.275    MP_ADDER_INST/regB_Q_reg[187]_i_2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  MP_ADDER_INST/regB_Q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    MP_ADDER_INST/regB_Q_reg[191]_i_2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  MP_ADDER_INST/regB_Q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    MP_ADDER_INST/regB_Q_reg[195]_i_2_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  MP_ADDER_INST/regB_Q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.617    MP_ADDER_INST/regB_Q_reg[199]_i_2_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.731 r  MP_ADDER_INST/regB_Q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    MP_ADDER_INST/regB_Q_reg[203]_i_2_n_0
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  MP_ADDER_INST/regB_Q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.845    MP_ADDER_INST/regB_Q_reg[207]_i_2_n_0
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  MP_ADDER_INST/regB_Q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    MP_ADDER_INST/regB_Q_reg[211]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  MP_ADDER_INST/regB_Q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    MP_ADDER_INST/regB_Q_reg[215]_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  MP_ADDER_INST/regB_Q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    MP_ADDER_INST/regB_Q_reg[219]_i_2_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  MP_ADDER_INST/regB_Q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    MP_ADDER_INST/regB_Q_reg[223]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  MP_ADDER_INST/regB_Q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    MP_ADDER_INST/regB_Q_reg[227]_i_2_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  MP_ADDER_INST/regB_Q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.538    MP_ADDER_INST/regB_Q_reg[231]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  MP_ADDER_INST/regB_Q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.652    MP_ADDER_INST/regB_Q_reg[235]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.766 r  MP_ADDER_INST/regB_Q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    MP_ADDER_INST/regB_Q_reg[239]_i_2_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.880 r  MP_ADDER_INST/regB_Q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    MP_ADDER_INST/regB_Q_reg[243]_i_2_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  MP_ADDER_INST/regB_Q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.994    MP_ADDER_INST/regB_Q_reg[247]_i_2_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  MP_ADDER_INST/regB_Q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.108    MP_ADDER_INST/regB_Q_reg[251]_i_2_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.493 r  MP_ADDER_INST/regB_Q_reg[511]_i_7/CO[0]
                         net (fo=2, routed)           0.881    12.374    MP_ADDER_INST/regB_Q_reg[511]_i_7_n_3
    SLICE_X91Y137        LUT3 (Prop_lut3_I1_O)        0.373    12.747 r  MP_ADDER_INST/regB_Q[479]_i_3/O
                         net (fo=96, routed)          0.854    13.601    MP_ADDER_INST/regB_Q[479]_i_3_n_0
    SLICE_X91Y141        LUT6 (Prop_lut6_I2_O)        0.124    13.725 r  MP_ADDER_INST/regB_Q[444]_i_1/O
                         net (fo=1, routed)           0.000    13.725    MP_ADDER_INST/regB_Q[444]_i_1_n_0
    SLICE_X91Y141        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.778    13.543    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X91Y141        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[444]/C
                         clock pessimism              0.323    13.866    
                         clock uncertainty           -0.035    13.830    
    SLICE_X91Y141        FDRE (Setup_fdre_C_D)        0.031    13.861    MP_ADDER_INST/regB_Q_reg[444]
  -------------------------------------------------------------------
                         required time                         13.861    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 rB_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[408]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 5.453ns (69.323%)  route 2.413ns (30.677%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns = ( 13.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.723     5.797    iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  rB_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.419     6.216 f  rB_reg[133]/Q
                         net (fo=2, routed)           0.731     6.947    MP_ADDER_INST/Q[133]
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.296     7.243 r  MP_ADDER_INST/regB_Q[135]_i_5/O
                         net (fo=1, routed)           0.000     7.243    MP_ADDER_INST/regB_Q[135]_i_5_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.793 r  MP_ADDER_INST/regB_Q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    MP_ADDER_INST/regB_Q_reg[135]_i_2_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  MP_ADDER_INST/regB_Q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.907    MP_ADDER_INST/regB_Q_reg[139]_i_2_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  MP_ADDER_INST/regB_Q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    MP_ADDER_INST/regB_Q_reg[143]_i_2_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  MP_ADDER_INST/regB_Q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.135    MP_ADDER_INST/regB_Q_reg[147]_i_2_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  MP_ADDER_INST/regB_Q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.249    MP_ADDER_INST/regB_Q_reg[151]_i_2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  MP_ADDER_INST/regB_Q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    MP_ADDER_INST/regB_Q_reg[155]_i_2_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.477 r  MP_ADDER_INST/regB_Q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.477    MP_ADDER_INST/regB_Q_reg[159]_i_2_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.591 r  MP_ADDER_INST/regB_Q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    MP_ADDER_INST/regB_Q_reg[163]_i_2_n_0
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.705 r  MP_ADDER_INST/regB_Q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    MP_ADDER_INST/regB_Q_reg[167]_i_2_n_0
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.819 r  MP_ADDER_INST/regB_Q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    MP_ADDER_INST/regB_Q_reg[171]_i_2_n_0
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.933 r  MP_ADDER_INST/regB_Q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    MP_ADDER_INST/regB_Q_reg[175]_i_2_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  MP_ADDER_INST/regB_Q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    MP_ADDER_INST/regB_Q_reg[179]_i_2_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  MP_ADDER_INST/regB_Q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.161    MP_ADDER_INST/regB_Q_reg[183]_i_2_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  MP_ADDER_INST/regB_Q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.275    MP_ADDER_INST/regB_Q_reg[187]_i_2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  MP_ADDER_INST/regB_Q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    MP_ADDER_INST/regB_Q_reg[191]_i_2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  MP_ADDER_INST/regB_Q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    MP_ADDER_INST/regB_Q_reg[195]_i_2_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  MP_ADDER_INST/regB_Q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.617    MP_ADDER_INST/regB_Q_reg[199]_i_2_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.731 r  MP_ADDER_INST/regB_Q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    MP_ADDER_INST/regB_Q_reg[203]_i_2_n_0
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  MP_ADDER_INST/regB_Q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.845    MP_ADDER_INST/regB_Q_reg[207]_i_2_n_0
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  MP_ADDER_INST/regB_Q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    MP_ADDER_INST/regB_Q_reg[211]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  MP_ADDER_INST/regB_Q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    MP_ADDER_INST/regB_Q_reg[215]_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  MP_ADDER_INST/regB_Q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    MP_ADDER_INST/regB_Q_reg[219]_i_2_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  MP_ADDER_INST/regB_Q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    MP_ADDER_INST/regB_Q_reg[223]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  MP_ADDER_INST/regB_Q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    MP_ADDER_INST/regB_Q_reg[227]_i_2_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  MP_ADDER_INST/regB_Q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.538    MP_ADDER_INST/regB_Q_reg[231]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  MP_ADDER_INST/regB_Q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.652    MP_ADDER_INST/regB_Q_reg[235]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.766 r  MP_ADDER_INST/regB_Q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    MP_ADDER_INST/regB_Q_reg[239]_i_2_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.880 r  MP_ADDER_INST/regB_Q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    MP_ADDER_INST/regB_Q_reg[243]_i_2_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  MP_ADDER_INST/regB_Q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.994    MP_ADDER_INST/regB_Q_reg[247]_i_2_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  MP_ADDER_INST/regB_Q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.108    MP_ADDER_INST/regB_Q_reg[251]_i_2_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.493 r  MP_ADDER_INST/regB_Q_reg[511]_i_7/CO[0]
                         net (fo=2, routed)           0.881    12.374    MP_ADDER_INST/regB_Q_reg[511]_i_7_n_3
    SLICE_X91Y137        LUT3 (Prop_lut3_I1_O)        0.373    12.747 r  MP_ADDER_INST/regB_Q[479]_i_3/O
                         net (fo=96, routed)          0.792    13.539    MP_ADDER_INST/regB_Q[479]_i_3_n_0
    SLICE_X88Y138        LUT6 (Prop_lut6_I2_O)        0.124    13.663 r  MP_ADDER_INST/regB_Q[408]_i_1/O
                         net (fo=1, routed)           0.000    13.663    MP_ADDER_INST/regB_Q[408]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[408]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.717    13.482    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X88Y138        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[408]/C
                         clock pessimism              0.323    13.805    
                         clock uncertainty           -0.035    13.769    
    SLICE_X88Y138        FDRE (Setup_fdre_C_D)        0.032    13.801    MP_ADDER_INST/regB_Q_reg[408]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 rB_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[427]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 5.453ns (69.385%)  route 2.406ns (30.615%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 13.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.723     5.797    iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  rB_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.419     6.216 f  rB_reg[133]/Q
                         net (fo=2, routed)           0.731     6.947    MP_ADDER_INST/Q[133]
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.296     7.243 r  MP_ADDER_INST/regB_Q[135]_i_5/O
                         net (fo=1, routed)           0.000     7.243    MP_ADDER_INST/regB_Q[135]_i_5_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.793 r  MP_ADDER_INST/regB_Q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    MP_ADDER_INST/regB_Q_reg[135]_i_2_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  MP_ADDER_INST/regB_Q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.907    MP_ADDER_INST/regB_Q_reg[139]_i_2_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  MP_ADDER_INST/regB_Q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    MP_ADDER_INST/regB_Q_reg[143]_i_2_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  MP_ADDER_INST/regB_Q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.135    MP_ADDER_INST/regB_Q_reg[147]_i_2_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  MP_ADDER_INST/regB_Q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.249    MP_ADDER_INST/regB_Q_reg[151]_i_2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  MP_ADDER_INST/regB_Q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    MP_ADDER_INST/regB_Q_reg[155]_i_2_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.477 r  MP_ADDER_INST/regB_Q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.477    MP_ADDER_INST/regB_Q_reg[159]_i_2_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.591 r  MP_ADDER_INST/regB_Q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    MP_ADDER_INST/regB_Q_reg[163]_i_2_n_0
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.705 r  MP_ADDER_INST/regB_Q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    MP_ADDER_INST/regB_Q_reg[167]_i_2_n_0
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.819 r  MP_ADDER_INST/regB_Q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    MP_ADDER_INST/regB_Q_reg[171]_i_2_n_0
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.933 r  MP_ADDER_INST/regB_Q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    MP_ADDER_INST/regB_Q_reg[175]_i_2_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  MP_ADDER_INST/regB_Q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    MP_ADDER_INST/regB_Q_reg[179]_i_2_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  MP_ADDER_INST/regB_Q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.161    MP_ADDER_INST/regB_Q_reg[183]_i_2_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  MP_ADDER_INST/regB_Q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.275    MP_ADDER_INST/regB_Q_reg[187]_i_2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  MP_ADDER_INST/regB_Q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    MP_ADDER_INST/regB_Q_reg[191]_i_2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  MP_ADDER_INST/regB_Q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    MP_ADDER_INST/regB_Q_reg[195]_i_2_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  MP_ADDER_INST/regB_Q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.617    MP_ADDER_INST/regB_Q_reg[199]_i_2_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.731 r  MP_ADDER_INST/regB_Q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    MP_ADDER_INST/regB_Q_reg[203]_i_2_n_0
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  MP_ADDER_INST/regB_Q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.845    MP_ADDER_INST/regB_Q_reg[207]_i_2_n_0
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  MP_ADDER_INST/regB_Q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    MP_ADDER_INST/regB_Q_reg[211]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  MP_ADDER_INST/regB_Q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    MP_ADDER_INST/regB_Q_reg[215]_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  MP_ADDER_INST/regB_Q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    MP_ADDER_INST/regB_Q_reg[219]_i_2_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  MP_ADDER_INST/regB_Q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    MP_ADDER_INST/regB_Q_reg[223]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  MP_ADDER_INST/regB_Q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    MP_ADDER_INST/regB_Q_reg[227]_i_2_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  MP_ADDER_INST/regB_Q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.538    MP_ADDER_INST/regB_Q_reg[231]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  MP_ADDER_INST/regB_Q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.652    MP_ADDER_INST/regB_Q_reg[235]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.766 r  MP_ADDER_INST/regB_Q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    MP_ADDER_INST/regB_Q_reg[239]_i_2_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.880 r  MP_ADDER_INST/regB_Q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    MP_ADDER_INST/regB_Q_reg[243]_i_2_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  MP_ADDER_INST/regB_Q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.994    MP_ADDER_INST/regB_Q_reg[247]_i_2_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  MP_ADDER_INST/regB_Q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.108    MP_ADDER_INST/regB_Q_reg[251]_i_2_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.493 r  MP_ADDER_INST/regB_Q_reg[511]_i_7/CO[0]
                         net (fo=2, routed)           0.881    12.374    MP_ADDER_INST/regB_Q_reg[511]_i_7_n_3
    SLICE_X91Y137        LUT3 (Prop_lut3_I1_O)        0.373    12.747 r  MP_ADDER_INST/regB_Q[479]_i_3/O
                         net (fo=96, routed)          0.785    13.532    MP_ADDER_INST/regB_Q[479]_i_3_n_0
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.124    13.656 r  MP_ADDER_INST/regB_Q[427]_i_1/O
                         net (fo=1, routed)           0.000    13.656    MP_ADDER_INST/regB_Q[427]_i_1_n_0
    SLICE_X89Y137        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[427]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.716    13.481    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X89Y137        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[427]/C
                         clock pessimism              0.323    13.804    
                         clock uncertainty           -0.035    13.768    
    SLICE_X89Y137        FDRE (Setup_fdre_C_D)        0.029    13.797    MP_ADDER_INST/regB_Q_reg[427]
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 rB_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[459]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 5.453ns (68.427%)  route 2.516ns (31.572%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 13.544 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.723     5.797    iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  rB_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.419     6.216 f  rB_reg[133]/Q
                         net (fo=2, routed)           0.731     6.947    MP_ADDER_INST/Q[133]
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.296     7.243 r  MP_ADDER_INST/regB_Q[135]_i_5/O
                         net (fo=1, routed)           0.000     7.243    MP_ADDER_INST/regB_Q[135]_i_5_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.793 r  MP_ADDER_INST/regB_Q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    MP_ADDER_INST/regB_Q_reg[135]_i_2_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  MP_ADDER_INST/regB_Q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.907    MP_ADDER_INST/regB_Q_reg[139]_i_2_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  MP_ADDER_INST/regB_Q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    MP_ADDER_INST/regB_Q_reg[143]_i_2_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  MP_ADDER_INST/regB_Q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.135    MP_ADDER_INST/regB_Q_reg[147]_i_2_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  MP_ADDER_INST/regB_Q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.249    MP_ADDER_INST/regB_Q_reg[151]_i_2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  MP_ADDER_INST/regB_Q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    MP_ADDER_INST/regB_Q_reg[155]_i_2_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.477 r  MP_ADDER_INST/regB_Q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.477    MP_ADDER_INST/regB_Q_reg[159]_i_2_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.591 r  MP_ADDER_INST/regB_Q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    MP_ADDER_INST/regB_Q_reg[163]_i_2_n_0
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.705 r  MP_ADDER_INST/regB_Q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    MP_ADDER_INST/regB_Q_reg[167]_i_2_n_0
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.819 r  MP_ADDER_INST/regB_Q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    MP_ADDER_INST/regB_Q_reg[171]_i_2_n_0
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.933 r  MP_ADDER_INST/regB_Q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    MP_ADDER_INST/regB_Q_reg[175]_i_2_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  MP_ADDER_INST/regB_Q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    MP_ADDER_INST/regB_Q_reg[179]_i_2_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  MP_ADDER_INST/regB_Q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.161    MP_ADDER_INST/regB_Q_reg[183]_i_2_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  MP_ADDER_INST/regB_Q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.275    MP_ADDER_INST/regB_Q_reg[187]_i_2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  MP_ADDER_INST/regB_Q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    MP_ADDER_INST/regB_Q_reg[191]_i_2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  MP_ADDER_INST/regB_Q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    MP_ADDER_INST/regB_Q_reg[195]_i_2_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  MP_ADDER_INST/regB_Q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.617    MP_ADDER_INST/regB_Q_reg[199]_i_2_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.731 r  MP_ADDER_INST/regB_Q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    MP_ADDER_INST/regB_Q_reg[203]_i_2_n_0
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  MP_ADDER_INST/regB_Q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.845    MP_ADDER_INST/regB_Q_reg[207]_i_2_n_0
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  MP_ADDER_INST/regB_Q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    MP_ADDER_INST/regB_Q_reg[211]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  MP_ADDER_INST/regB_Q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    MP_ADDER_INST/regB_Q_reg[215]_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  MP_ADDER_INST/regB_Q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    MP_ADDER_INST/regB_Q_reg[219]_i_2_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  MP_ADDER_INST/regB_Q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    MP_ADDER_INST/regB_Q_reg[223]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  MP_ADDER_INST/regB_Q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    MP_ADDER_INST/regB_Q_reg[227]_i_2_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  MP_ADDER_INST/regB_Q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.538    MP_ADDER_INST/regB_Q_reg[231]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  MP_ADDER_INST/regB_Q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.652    MP_ADDER_INST/regB_Q_reg[235]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.766 r  MP_ADDER_INST/regB_Q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    MP_ADDER_INST/regB_Q_reg[239]_i_2_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.880 r  MP_ADDER_INST/regB_Q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    MP_ADDER_INST/regB_Q_reg[243]_i_2_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  MP_ADDER_INST/regB_Q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.994    MP_ADDER_INST/regB_Q_reg[247]_i_2_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  MP_ADDER_INST/regB_Q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.108    MP_ADDER_INST/regB_Q_reg[251]_i_2_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.493 r  MP_ADDER_INST/regB_Q_reg[511]_i_7/CO[0]
                         net (fo=2, routed)           0.881    12.374    MP_ADDER_INST/regB_Q_reg[511]_i_7_n_3
    SLICE_X91Y137        LUT3 (Prop_lut3_I1_O)        0.373    12.747 r  MP_ADDER_INST/regB_Q[479]_i_3/O
                         net (fo=96, routed)          0.895    13.642    MP_ADDER_INST/regB_Q[479]_i_3_n_0
    SLICE_X90Y144        LUT6 (Prop_lut6_I2_O)        0.124    13.766 r  MP_ADDER_INST/regB_Q[459]_i_1/O
                         net (fo=1, routed)           0.000    13.766    MP_ADDER_INST/regB_Q[459]_i_1_n_0
    SLICE_X90Y144        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[459]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.779    13.544    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X90Y144        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[459]/C
                         clock pessimism              0.323    13.867    
                         clock uncertainty           -0.035    13.831    
    SLICE_X90Y144        FDRE (Setup_fdre_C_D)        0.077    13.908    MP_ADDER_INST/regB_Q_reg[459]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 rB_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[388]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.916ns  (logic 5.453ns (68.890%)  route 2.463ns (31.110%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.538ns = ( 13.538 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.723     5.797    iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  rB_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.419     6.216 f  rB_reg[133]/Q
                         net (fo=2, routed)           0.731     6.947    MP_ADDER_INST/Q[133]
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.296     7.243 r  MP_ADDER_INST/regB_Q[135]_i_5/O
                         net (fo=1, routed)           0.000     7.243    MP_ADDER_INST/regB_Q[135]_i_5_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.793 r  MP_ADDER_INST/regB_Q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    MP_ADDER_INST/regB_Q_reg[135]_i_2_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  MP_ADDER_INST/regB_Q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.907    MP_ADDER_INST/regB_Q_reg[139]_i_2_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  MP_ADDER_INST/regB_Q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    MP_ADDER_INST/regB_Q_reg[143]_i_2_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  MP_ADDER_INST/regB_Q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.135    MP_ADDER_INST/regB_Q_reg[147]_i_2_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  MP_ADDER_INST/regB_Q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.249    MP_ADDER_INST/regB_Q_reg[151]_i_2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  MP_ADDER_INST/regB_Q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    MP_ADDER_INST/regB_Q_reg[155]_i_2_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.477 r  MP_ADDER_INST/regB_Q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.477    MP_ADDER_INST/regB_Q_reg[159]_i_2_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.591 r  MP_ADDER_INST/regB_Q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    MP_ADDER_INST/regB_Q_reg[163]_i_2_n_0
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.705 r  MP_ADDER_INST/regB_Q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    MP_ADDER_INST/regB_Q_reg[167]_i_2_n_0
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.819 r  MP_ADDER_INST/regB_Q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    MP_ADDER_INST/regB_Q_reg[171]_i_2_n_0
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.933 r  MP_ADDER_INST/regB_Q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    MP_ADDER_INST/regB_Q_reg[175]_i_2_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  MP_ADDER_INST/regB_Q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    MP_ADDER_INST/regB_Q_reg[179]_i_2_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  MP_ADDER_INST/regB_Q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.161    MP_ADDER_INST/regB_Q_reg[183]_i_2_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  MP_ADDER_INST/regB_Q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.275    MP_ADDER_INST/regB_Q_reg[187]_i_2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  MP_ADDER_INST/regB_Q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    MP_ADDER_INST/regB_Q_reg[191]_i_2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  MP_ADDER_INST/regB_Q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    MP_ADDER_INST/regB_Q_reg[195]_i_2_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  MP_ADDER_INST/regB_Q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.617    MP_ADDER_INST/regB_Q_reg[199]_i_2_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.731 r  MP_ADDER_INST/regB_Q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    MP_ADDER_INST/regB_Q_reg[203]_i_2_n_0
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  MP_ADDER_INST/regB_Q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.845    MP_ADDER_INST/regB_Q_reg[207]_i_2_n_0
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  MP_ADDER_INST/regB_Q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    MP_ADDER_INST/regB_Q_reg[211]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  MP_ADDER_INST/regB_Q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    MP_ADDER_INST/regB_Q_reg[215]_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  MP_ADDER_INST/regB_Q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    MP_ADDER_INST/regB_Q_reg[219]_i_2_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  MP_ADDER_INST/regB_Q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    MP_ADDER_INST/regB_Q_reg[223]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  MP_ADDER_INST/regB_Q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    MP_ADDER_INST/regB_Q_reg[227]_i_2_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  MP_ADDER_INST/regB_Q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.538    MP_ADDER_INST/regB_Q_reg[231]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  MP_ADDER_INST/regB_Q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.652    MP_ADDER_INST/regB_Q_reg[235]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.766 r  MP_ADDER_INST/regB_Q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    MP_ADDER_INST/regB_Q_reg[239]_i_2_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.880 r  MP_ADDER_INST/regB_Q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    MP_ADDER_INST/regB_Q_reg[243]_i_2_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  MP_ADDER_INST/regB_Q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.994    MP_ADDER_INST/regB_Q_reg[247]_i_2_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  MP_ADDER_INST/regB_Q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.108    MP_ADDER_INST/regB_Q_reg[251]_i_2_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.493 r  MP_ADDER_INST/regB_Q_reg[511]_i_7/CO[0]
                         net (fo=2, routed)           0.881    12.374    MP_ADDER_INST/regB_Q_reg[511]_i_7_n_3
    SLICE_X91Y137        LUT3 (Prop_lut3_I1_O)        0.373    12.747 r  MP_ADDER_INST/regB_Q[479]_i_3/O
                         net (fo=96, routed)          0.841    13.588    MP_ADDER_INST/regB_Q[479]_i_3_n_0
    SLICE_X91Y134        LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  MP_ADDER_INST/regB_Q[388]_i_1/O
                         net (fo=1, routed)           0.000    13.712    MP_ADDER_INST/regB_Q[388]_i_1_n_0
    SLICE_X91Y134        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[388]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.773    13.538    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X91Y134        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[388]/C
                         clock pessimism              0.323    13.861    
                         clock uncertainty           -0.035    13.825    
    SLICE_X91Y134        FDRE (Setup_fdre_C_D)        0.031    13.856    MP_ADDER_INST/regB_Q_reg[388]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                         -13.712    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 rB_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[449]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 5.453ns (69.388%)  route 2.406ns (30.612%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns = ( 13.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.723     5.797    iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  rB_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.419     6.216 f  rB_reg[133]/Q
                         net (fo=2, routed)           0.731     6.947    MP_ADDER_INST/Q[133]
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.296     7.243 r  MP_ADDER_INST/regB_Q[135]_i_5/O
                         net (fo=1, routed)           0.000     7.243    MP_ADDER_INST/regB_Q[135]_i_5_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.793 r  MP_ADDER_INST/regB_Q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    MP_ADDER_INST/regB_Q_reg[135]_i_2_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  MP_ADDER_INST/regB_Q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.907    MP_ADDER_INST/regB_Q_reg[139]_i_2_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  MP_ADDER_INST/regB_Q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    MP_ADDER_INST/regB_Q_reg[143]_i_2_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  MP_ADDER_INST/regB_Q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.135    MP_ADDER_INST/regB_Q_reg[147]_i_2_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  MP_ADDER_INST/regB_Q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.249    MP_ADDER_INST/regB_Q_reg[151]_i_2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  MP_ADDER_INST/regB_Q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    MP_ADDER_INST/regB_Q_reg[155]_i_2_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.477 r  MP_ADDER_INST/regB_Q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.477    MP_ADDER_INST/regB_Q_reg[159]_i_2_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.591 r  MP_ADDER_INST/regB_Q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    MP_ADDER_INST/regB_Q_reg[163]_i_2_n_0
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.705 r  MP_ADDER_INST/regB_Q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    MP_ADDER_INST/regB_Q_reg[167]_i_2_n_0
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.819 r  MP_ADDER_INST/regB_Q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    MP_ADDER_INST/regB_Q_reg[171]_i_2_n_0
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.933 r  MP_ADDER_INST/regB_Q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    MP_ADDER_INST/regB_Q_reg[175]_i_2_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  MP_ADDER_INST/regB_Q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    MP_ADDER_INST/regB_Q_reg[179]_i_2_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  MP_ADDER_INST/regB_Q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.161    MP_ADDER_INST/regB_Q_reg[183]_i_2_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  MP_ADDER_INST/regB_Q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.275    MP_ADDER_INST/regB_Q_reg[187]_i_2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  MP_ADDER_INST/regB_Q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    MP_ADDER_INST/regB_Q_reg[191]_i_2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  MP_ADDER_INST/regB_Q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    MP_ADDER_INST/regB_Q_reg[195]_i_2_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  MP_ADDER_INST/regB_Q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.617    MP_ADDER_INST/regB_Q_reg[199]_i_2_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.731 r  MP_ADDER_INST/regB_Q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    MP_ADDER_INST/regB_Q_reg[203]_i_2_n_0
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  MP_ADDER_INST/regB_Q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.845    MP_ADDER_INST/regB_Q_reg[207]_i_2_n_0
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  MP_ADDER_INST/regB_Q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    MP_ADDER_INST/regB_Q_reg[211]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  MP_ADDER_INST/regB_Q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    MP_ADDER_INST/regB_Q_reg[215]_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  MP_ADDER_INST/regB_Q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    MP_ADDER_INST/regB_Q_reg[219]_i_2_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  MP_ADDER_INST/regB_Q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    MP_ADDER_INST/regB_Q_reg[223]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  MP_ADDER_INST/regB_Q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    MP_ADDER_INST/regB_Q_reg[227]_i_2_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  MP_ADDER_INST/regB_Q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.538    MP_ADDER_INST/regB_Q_reg[231]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  MP_ADDER_INST/regB_Q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.652    MP_ADDER_INST/regB_Q_reg[235]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.766 r  MP_ADDER_INST/regB_Q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    MP_ADDER_INST/regB_Q_reg[239]_i_2_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.880 r  MP_ADDER_INST/regB_Q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    MP_ADDER_INST/regB_Q_reg[243]_i_2_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  MP_ADDER_INST/regB_Q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.994    MP_ADDER_INST/regB_Q_reg[247]_i_2_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  MP_ADDER_INST/regB_Q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.108    MP_ADDER_INST/regB_Q_reg[251]_i_2_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.493 r  MP_ADDER_INST/regB_Q_reg[511]_i_7/CO[0]
                         net (fo=2, routed)           0.881    12.374    MP_ADDER_INST/regB_Q_reg[511]_i_7_n_3
    SLICE_X91Y137        LUT3 (Prop_lut3_I1_O)        0.373    12.747 r  MP_ADDER_INST/regB_Q[479]_i_3/O
                         net (fo=96, routed)          0.784    13.531    MP_ADDER_INST/regB_Q[479]_i_3_n_0
    SLICE_X89Y138        LUT6 (Prop_lut6_I2_O)        0.124    13.655 r  MP_ADDER_INST/regB_Q[449]_i_1/O
                         net (fo=1, routed)           0.000    13.655    MP_ADDER_INST/regB_Q[449]_i_1_n_0
    SLICE_X89Y138        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[449]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.717    13.482    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X89Y138        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[449]/C
                         clock pessimism              0.323    13.805    
                         clock uncertainty           -0.035    13.769    
    SLICE_X89Y138        FDRE (Setup_fdre_C_D)        0.032    13.801    MP_ADDER_INST/regB_Q_reg[449]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 rB_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[466]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 5.453ns (69.411%)  route 2.403ns (30.589%))
  Logic Levels:           35  (CARRY4=32 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 13.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.723     5.797    iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  rB_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.419     6.216 f  rB_reg[133]/Q
                         net (fo=2, routed)           0.731     6.947    MP_ADDER_INST/Q[133]
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.296     7.243 r  MP_ADDER_INST/regB_Q[135]_i_5/O
                         net (fo=1, routed)           0.000     7.243    MP_ADDER_INST/regB_Q[135]_i_5_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.793 r  MP_ADDER_INST/regB_Q_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    MP_ADDER_INST/regB_Q_reg[135]_i_2_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.907 r  MP_ADDER_INST/regB_Q_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.907    MP_ADDER_INST/regB_Q_reg[139]_i_2_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.021 r  MP_ADDER_INST/regB_Q_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.021    MP_ADDER_INST/regB_Q_reg[143]_i_2_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.135 r  MP_ADDER_INST/regB_Q_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.135    MP_ADDER_INST/regB_Q_reg[147]_i_2_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.249 r  MP_ADDER_INST/regB_Q_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.249    MP_ADDER_INST/regB_Q_reg[151]_i_2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  MP_ADDER_INST/regB_Q_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    MP_ADDER_INST/regB_Q_reg[155]_i_2_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.477 r  MP_ADDER_INST/regB_Q_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.477    MP_ADDER_INST/regB_Q_reg[159]_i_2_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.591 r  MP_ADDER_INST/regB_Q_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    MP_ADDER_INST/regB_Q_reg[163]_i_2_n_0
    SLICE_X88Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.705 r  MP_ADDER_INST/regB_Q_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    MP_ADDER_INST/regB_Q_reg[167]_i_2_n_0
    SLICE_X88Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.819 r  MP_ADDER_INST/regB_Q_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.819    MP_ADDER_INST/regB_Q_reg[171]_i_2_n_0
    SLICE_X88Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.933 r  MP_ADDER_INST/regB_Q_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    MP_ADDER_INST/regB_Q_reg[175]_i_2_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  MP_ADDER_INST/regB_Q_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.047    MP_ADDER_INST/regB_Q_reg[179]_i_2_n_0
    SLICE_X88Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  MP_ADDER_INST/regB_Q_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.161    MP_ADDER_INST/regB_Q_reg[183]_i_2_n_0
    SLICE_X88Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  MP_ADDER_INST/regB_Q_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.275    MP_ADDER_INST/regB_Q_reg[187]_i_2_n_0
    SLICE_X88Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  MP_ADDER_INST/regB_Q_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.389    MP_ADDER_INST/regB_Q_reg[191]_i_2_n_0
    SLICE_X88Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  MP_ADDER_INST/regB_Q_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    MP_ADDER_INST/regB_Q_reg[195]_i_2_n_0
    SLICE_X88Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  MP_ADDER_INST/regB_Q_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.617    MP_ADDER_INST/regB_Q_reg[199]_i_2_n_0
    SLICE_X88Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.731 r  MP_ADDER_INST/regB_Q_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    MP_ADDER_INST/regB_Q_reg[203]_i_2_n_0
    SLICE_X88Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  MP_ADDER_INST/regB_Q_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.845    MP_ADDER_INST/regB_Q_reg[207]_i_2_n_0
    SLICE_X88Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  MP_ADDER_INST/regB_Q_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.959    MP_ADDER_INST/regB_Q_reg[211]_i_2_n_0
    SLICE_X88Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  MP_ADDER_INST/regB_Q_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.073    MP_ADDER_INST/regB_Q_reg[215]_i_2_n_0
    SLICE_X88Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  MP_ADDER_INST/regB_Q_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.187    MP_ADDER_INST/regB_Q_reg[219]_i_2_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  MP_ADDER_INST/regB_Q_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.301    MP_ADDER_INST/regB_Q_reg[223]_i_2_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  MP_ADDER_INST/regB_Q_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.415    MP_ADDER_INST/regB_Q_reg[227]_i_2_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  MP_ADDER_INST/regB_Q_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.538    MP_ADDER_INST/regB_Q_reg[231]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.652 r  MP_ADDER_INST/regB_Q_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.652    MP_ADDER_INST/regB_Q_reg[235]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.766 r  MP_ADDER_INST/regB_Q_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    MP_ADDER_INST/regB_Q_reg[239]_i_2_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.880 r  MP_ADDER_INST/regB_Q_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.880    MP_ADDER_INST/regB_Q_reg[243]_i_2_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.994 r  MP_ADDER_INST/regB_Q_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.994    MP_ADDER_INST/regB_Q_reg[247]_i_2_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.108 r  MP_ADDER_INST/regB_Q_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.108    MP_ADDER_INST/regB_Q_reg[251]_i_2_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  MP_ADDER_INST/regB_Q_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    MP_ADDER_INST/regB_Q_reg[255]_i_3_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.493 r  MP_ADDER_INST/regB_Q_reg[511]_i_7/CO[0]
                         net (fo=2, routed)           0.881    12.374    MP_ADDER_INST/regB_Q_reg[511]_i_7_n_3
    SLICE_X91Y137        LUT3 (Prop_lut3_I1_O)        0.373    12.747 r  MP_ADDER_INST/regB_Q[479]_i_3/O
                         net (fo=96, routed)          0.782    13.529    MP_ADDER_INST/regB_Q[479]_i_3_n_0
    SLICE_X89Y137        LUT6 (Prop_lut6_I2_O)        0.124    13.653 r  MP_ADDER_INST/regB_Q[466]_i_1/O
                         net (fo=1, routed)           0.000    13.653    MP_ADDER_INST/regB_Q[466]_i_1_n_0
    SLICE_X89Y137        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        1.716    13.481    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X89Y137        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[466]/C
                         clock pessimism              0.323    13.804    
                         clock uncertainty           -0.035    13.768    
    SLICE_X89Y137        FDRE (Setup_fdre_C_D)        0.031    13.799    MP_ADDER_INST/regB_Q_reg[466]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                         -13.653    
  -------------------------------------------------------------------
                         slack                                  0.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rFinal_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rFinal_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.603%)  route 0.148ns (41.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.666     1.753    iClk_IBUF_BUFG
    SLICE_X82Y100        FDRE                                         r  rFinal_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.164     1.917 r  rFinal_reg[193]/Q
                         net (fo=1, routed)           0.148     2.064    MP_ADDER_INST/rFinal_reg[512][193]
    SLICE_X82Y99         LUT5 (Prop_lut5_I0_O)        0.045     2.109 r  MP_ADDER_INST/rFinal[201]_i_1/O
                         net (fo=1, routed)           0.000     2.109    MP_ADDER_INST_n_313
    SLICE_X82Y99         FDRE                                         r  rFinal_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.853     2.195    iClk_IBUF_BUFG
    SLICE_X82Y99         FDRE                                         r  rFinal_reg[201]/C
                         clock pessimism             -0.261     1.934    
    SLICE_X82Y99         FDRE (Hold_fdre_C_D)         0.120     2.054    rFinal_reg[201]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[321]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[289]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.555%)  route 0.190ns (57.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.666     1.753    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X85Y100        FDRE                                         r  MP_ADDER_INST/regResult_reg[321]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  MP_ADDER_INST/regResult_reg[321]/Q
                         net (fo=2, routed)           0.190     2.084    MP_ADDER_INST/regResult[321]
    SLICE_X87Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[289]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.854     2.196    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[289]/C
                         clock pessimism             -0.261     1.935    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.070     2.005    MP_ADDER_INST/regResult_reg[289]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[313]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rFinal_reg[313]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.046%)  route 0.178ns (48.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.666     1.753    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X85Y100        FDRE                                         r  MP_ADDER_INST/regResult_reg[313]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  MP_ADDER_INST/regResult_reg[313]/Q
                         net (fo=2, routed)           0.178     2.072    MP_ADDER_INST/regResult[313]
    SLICE_X85Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.117 r  MP_ADDER_INST/rFinal[313]_i_1/O
                         net (fo=1, routed)           0.000     2.117    MP_ADDER_INST_n_201
    SLICE_X85Y99         FDRE                                         r  rFinal_reg[313]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.853     2.195    iClk_IBUF_BUFG
    SLICE_X85Y99         FDRE                                         r  rFinal_reg[313]/C
                         clock pessimism             -0.261     1.934    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.092     2.026    rFinal_reg[313]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rFinal_reg[517]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rTxByte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.246ns (45.608%)  route 0.293ns (54.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.608     1.694    iClk_IBUF_BUFG
    SLICE_X96Y99         FDRE                                         r  rFinal_reg[517]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.148     1.842 r  rFinal_reg[517]/Q
                         net (fo=1, routed)           0.293     2.136    UART_TX_INST/Q[5]
    SLICE_X103Y101       LUT2 (Prop_lut2_I0_O)        0.098     2.234 r  UART_TX_INST/rTxByte[5]_i_1/O
                         net (fo=1, routed)           0.000     2.234    UART_TX_INST_n_2
    SLICE_X103Y101       FDRE                                         r  rTxByte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.965     2.307    iClk_IBUF_BUFG
    SLICE_X103Y101       FDRE                                         r  rTxByte_reg[5]/C
                         clock pessimism             -0.261     2.046    
    SLICE_X103Y101       FDRE (Hold_fdre_C_D)         0.092     2.138    rTxByte_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rFinal_reg[457]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rFinal_reg[465]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.731%)  route 0.239ns (56.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.666     1.753    iClk_IBUF_BUFG
    SLICE_X89Y100        FDRE                                         r  rFinal_reg[457]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  rFinal_reg[457]/Q
                         net (fo=1, routed)           0.239     2.133    MP_ADDER_INST/rFinal_reg[512][457]
    SLICE_X90Y99         LUT5 (Prop_lut5_I0_O)        0.045     2.178 r  MP_ADDER_INST/rFinal[465]_i_1/O
                         net (fo=1, routed)           0.000     2.178    MP_ADDER_INST_n_49
    SLICE_X90Y99         FDRE                                         r  rFinal_reg[465]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.877     2.219    iClk_IBUF_BUFG
    SLICE_X90Y99         FDRE                                         r  rFinal_reg[465]/C
                         clock pessimism             -0.261     1.958    
    SLICE_X90Y99         FDRE (Hold_fdre_C_D)         0.121     2.079    rFinal_reg[465]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rFinal_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.665     1.752    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X83Y106        FDRE                                         r  MP_ADDER_INST/regResult_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.141     1.893 r  MP_ADDER_INST/regResult_reg[14]/Q
                         net (fo=1, routed)           0.054     1.947    MP_ADDER_INST/regResult[14]
    SLICE_X82Y106        LUT5 (Prop_lut5_I2_O)        0.045     1.992 r  MP_ADDER_INST/rFinal[14]_i_1/O
                         net (fo=1, routed)           0.000     1.992    MP_ADDER_INST_n_500
    SLICE_X82Y106        FDRE                                         r  rFinal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.938     2.280    iClk_IBUF_BUFG
    SLICE_X82Y106        FDRE                                         r  rFinal_reg[14]/C
                         clock pessimism             -0.516     1.765    
    SLICE_X82Y106        FDRE (Hold_fdre_C_D)         0.121     1.886    rFinal_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[305]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regResult_reg[273]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.286%)  route 0.227ns (61.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.666     1.753    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X85Y100        FDRE                                         r  MP_ADDER_INST/regResult_reg[305]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  MP_ADDER_INST/regResult_reg[305]/Q
                         net (fo=2, routed)           0.227     2.121    MP_ADDER_INST/regResult[305]
    SLICE_X83Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[273]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.853     2.195    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X83Y99         FDRE                                         r  MP_ADDER_INST/regResult_reg[273]/C
                         clock pessimism             -0.261     1.934    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.076     2.010    MP_ADDER_INST/regResult_reg[273]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rB_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.586%)  route 0.368ns (66.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.584     1.670    iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  rB_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  rB_reg[128]/Q
                         net (fo=2, routed)           0.368     2.179    MP_ADDER_INST/Q[128]
    SLICE_X87Y108        LUT6 (Prop_lut6_I3_O)        0.045     2.224 r  MP_ADDER_INST/regB_Q[128]_i_1/O
                         net (fo=1, routed)           0.000     2.224    MP_ADDER_INST/regB_Q[128]_i_1_n_0
    SLICE_X87Y108        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.938     2.280    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X87Y108        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[128]/C
                         clock pessimism             -0.261     2.019    
    SLICE_X87Y108        FDRE (Hold_fdre_C_D)         0.091     2.110    MP_ADDER_INST/regB_Q_reg[128]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rB_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MP_ADDER_INST/regB_Q_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.387%)  route 0.371ns (66.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.584     1.670    iClk_IBUF_BUFG
    SLICE_X89Y99         FDRE                                         r  rB_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  rB_reg[132]/Q
                         net (fo=2, routed)           0.371     2.182    MP_ADDER_INST/Q[132]
    SLICE_X89Y108        LUT6 (Prop_lut6_I3_O)        0.045     2.227 r  MP_ADDER_INST/regB_Q[132]_i_1/O
                         net (fo=1, routed)           0.000     2.227    MP_ADDER_INST/regB_Q[132]_i_1_n_0
    SLICE_X89Y108        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.938     2.280    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X89Y108        FDRE                                         r  MP_ADDER_INST/regB_Q_reg[132]/C
                         clock pessimism             -0.261     2.019    
    SLICE_X89Y108        FDRE (Hold_fdre_C_D)         0.092     2.111    MP_ADDER_INST/regB_Q_reg[132]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MP_ADDER_INST/regResult_reg[373]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rFinal_reg[373]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.584     1.670    MP_ADDER_INST/iClk_IBUF_BUFG
    SLICE_X87Y98         FDRE                                         r  MP_ADDER_INST/regResult_reg[373]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  MP_ADDER_INST/regResult_reg[373]/Q
                         net (fo=2, routed)           0.064     1.875    MP_ADDER_INST/regResult[373]
    SLICE_X86Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.920 r  MP_ADDER_INST/rFinal[373]_i_1/O
                         net (fo=1, routed)           0.000     1.920    MP_ADDER_INST_n_141
    SLICE_X86Y98         FDRE                                         r  rFinal_reg[373]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3715, routed)        0.854     2.196    iClk_IBUF_BUFG
    SLICE_X86Y98         FDRE                                         r  rFinal_reg[373]/C
                         clock pessimism             -0.513     1.683    
    SLICE_X86Y98         FDRE (Hold_fdre_C_D)         0.121     1.804    rFinal_reg[373]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X102Y109  FSM_onehot_rFSM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y109  FSM_onehot_rFSM_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X100Y117  FSM_onehot_rFSM_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X101Y119  FSM_onehot_rFSM_reg[2]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X100Y119  FSM_onehot_rFSM_reg[2]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X100Y119  FSM_onehot_rFSM_reg[2]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X100Y119  FSM_onehot_rFSM_reg[2]_rep__2/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X100Y119  FSM_onehot_rFSM_reg[2]_rep__3/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X85Y117   FSM_onehot_rFSM_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y112   rA_reg[142]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y112   rA_reg[175]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y137   MP_ADDER_INST/regB_Q_reg[387]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y137   MP_ADDER_INST/regB_Q_reg[419]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y137   MP_ADDER_INST/regB_Q_reg[440]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y112   rA_reg[112]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y112   rA_reg[113]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y112   rA_reg[131]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y109  FSM_onehot_rFSM_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y109  FSM_onehot_rFSM_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y109  FSM_onehot_rFSM_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y109  FSM_onehot_rFSM_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y117  FSM_onehot_rFSM_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X101Y119  FSM_onehot_rFSM_reg[2]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X101Y119  FSM_onehot_rFSM_reg[2]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  FSM_onehot_rFSM_reg[2]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  FSM_onehot_rFSM_reg[2]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  FSM_onehot_rFSM_reg[2]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  FSM_onehot_rFSM_reg[2]_rep__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X100Y119  FSM_onehot_rFSM_reg[2]_rep__2/C



