// Seed: 1068294672
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3
);
  assign id_5 = 1;
  wire id_6;
  wire id_7 = id_7;
  assign module_1.type_7 = 0;
  wire id_8;
  logic [7:0] id_9;
  assign id_9[1'b0] = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output wand id_2,
    output wor id_3,
    input wire id_4,
    output uwire id_5,
    input supply0 id_6,
    input wire id_7,
    output logic id_8,
    input wor id_9
);
  always @(posedge id_1) begin : LABEL_0
    id_8 <= $display(id_9);
  end
  module_0 modCall_1 (
      id_7,
      id_6,
      id_1,
      id_9
  );
endmodule
