\hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase}{}\doxysection{SMARTCARD\+\_\+\+Clock\+\_\+\+Phase}
\label{group___s_m_a_r_t_c_a_r_d___clock___phase}\index{SMARTCARD\_Clock\_Phase@{SMARTCARD\_Clock\_Phase}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}{SMARTCARD\+\_\+\+PHASE\+\_\+1\+EDGE}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}{SMARTCARD\+\_\+\+PHASE\+\_\+2\+EDGE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}})
\item 
\#define \mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase_gad4f2566348232722026dc4861ed76125}{IS\+\_\+\+SMARTCARD\+\_\+\+PHASE}}(CPHA)~(((CPHA) == \mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}{SMARTCARD\+\_\+\+PHASE\+\_\+1\+EDGE}}) $\vert$$\vert$ ((CPHA) == \mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}{SMARTCARD\+\_\+\+PHASE\+\_\+2\+EDGE}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_gad4f2566348232722026dc4861ed76125}\label{group___s_m_a_r_t_c_a_r_d___clock___phase_gad4f2566348232722026dc4861ed76125}} 
\index{SMARTCARD\_Clock\_Phase@{SMARTCARD\_Clock\_Phase}!IS\_SMARTCARD\_PHASE@{IS\_SMARTCARD\_PHASE}}
\index{IS\_SMARTCARD\_PHASE@{IS\_SMARTCARD\_PHASE}!SMARTCARD\_Clock\_Phase@{SMARTCARD\_Clock\_Phase}}
\doxysubsubsection{\texorpdfstring{IS\_SMARTCARD\_PHASE}{IS\_SMARTCARD\_PHASE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+SMARTCARD\+\_\+\+PHASE(\begin{DoxyParamCaption}\item[{}]{CPHA }\end{DoxyParamCaption})~(((CPHA) == \mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}{SMARTCARD\+\_\+\+PHASE\+\_\+1\+EDGE}}) $\vert$$\vert$ ((CPHA) == \mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}{SMARTCARD\+\_\+\+PHASE\+\_\+2\+EDGE}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00234}{234}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}\label{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}} 
\index{SMARTCARD\_Clock\_Phase@{SMARTCARD\_Clock\_Phase}!SMARTCARD\_PHASE\_1EDGE@{SMARTCARD\_PHASE\_1EDGE}}
\index{SMARTCARD\_PHASE\_1EDGE@{SMARTCARD\_PHASE\_1EDGE}!SMARTCARD\_Clock\_Phase@{SMARTCARD\_Clock\_Phase}}
\doxysubsubsection{\texorpdfstring{SMARTCARD\_PHASE\_1EDGE}{SMARTCARD\_PHASE\_1EDGE}}
{\footnotesize\ttfamily \#define SMARTCARD\+\_\+\+PHASE\+\_\+1\+EDGE~((uint32\+\_\+t)0x00000000)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00232}{232}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}\label{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}} 
\index{SMARTCARD\_Clock\_Phase@{SMARTCARD\_Clock\_Phase}!SMARTCARD\_PHASE\_2EDGE@{SMARTCARD\_PHASE\_2EDGE}}
\index{SMARTCARD\_PHASE\_2EDGE@{SMARTCARD\_PHASE\_2EDGE}!SMARTCARD\_Clock\_Phase@{SMARTCARD\_Clock\_Phase}}
\doxysubsubsection{\texorpdfstring{SMARTCARD\_PHASE\_2EDGE}{SMARTCARD\_PHASE\_2EDGE}}
{\footnotesize\ttfamily \#define SMARTCARD\+\_\+\+PHASE\+\_\+2\+EDGE~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00233}{233}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

