# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 27
attribute \hdlname "sync_ram_tdp"
attribute \dynports 1
attribute \src "dut.sv:211.5-227.7"
module $paramod\sync_ram_tdp\DATA_WIDTH=s32'00000000000000000000000000001000\ADDRESS_WIDTH=s32'00000000000000000000000000001010\WORD=s32'00000000000000000000000000000111\DEPTH=s32'00000000000000000000001111111111
  parameter \DATA_WIDTH 8
  parameter \ADDRESS_WIDTH 10
  parameter \WORD 7
  parameter \DEPTH 1023
  attribute \src "dut.sv:160.38-160.44"
  wire width 10 input 9 \addr_a
  attribute \src "dut.sv:160.46-160.52"
  wire width 10 input 10 \addr_b
  attribute \src "dut.sv:156.38-156.43"
  wire input 1 \clk_a
  attribute \src "dut.sv:156.45-156.50"
  wire input 2 \clk_b
  wire width 8 \memrd_mem_DATA
  wire width 8 \memrd_mem_DATA_1
  attribute \src "dut.sv:161.38-161.49"
  wire width 8 output 11 \read_data_a
  attribute \src "dut.sv:161.51-161.62"
  wire width 8 output 12 \read_data_b
  attribute \src "dut.sv:158.38-158.51"
  wire input 5 \read_enable_a
  attribute \src "dut.sv:158.53-158.66"
  wire input 6 \read_enable_b
  attribute \src "dut.sv:159.38-159.50"
  wire width 8 input 7 \write_data_a
  attribute \src "dut.sv:159.52-159.64"
  wire width 8 input 8 \write_data_b
  attribute \src "dut.sv:157.38-157.52"
  wire input 3 \write_enable_a
  attribute \src "dut.sv:157.54-157.68"
  wire input 4 \write_enable_b
  attribute \src "dut.sv:166.16-166.19"
  memory width 8 size 1024 \mem
  attribute \always_ff 1
  attribute \src "dut.sv:175.3-180.6"
  cell $dffe $auto$ff.cc:266:slice$25
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 8
    connect \CLK \clk_b
    connect \D \memrd_mem_DATA_1
    connect \EN \write_enable_b
    connect \Q \read_data_b
  end
  attribute \always_ff 1
  attribute \src "dut.sv:168.3-173.6"
  cell $dffe $auto$ff.cc:266:slice$26
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 8
    connect \CLK \clk_a
    connect \D \memrd_mem_DATA
    connect \EN \write_enable_a
    connect \Q \read_data_a
  end
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$23
    parameter \ABITS 10
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\mem"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 8
    connect \ADDR \addr_b
    connect \CLK \clk_b
    connect \DATA \write_data_b
    connect \EN { \write_enable_b \write_enable_b \write_enable_b \write_enable_b \write_enable_b \write_enable_b \write_enable_b \write_enable_b }
  end
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$24
    parameter \ABITS 10
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\mem"
    parameter \PORTID 1
    parameter \PRIORITY_MASK 1'0
    parameter \WIDTH 8
    connect \ADDR \addr_a
    connect \CLK \clk_a
    connect \DATA \write_data_a
    connect \EN { \write_enable_a \write_enable_a \write_enable_a \write_enable_a \write_enable_a \write_enable_a \write_enable_a \write_enable_a }
  end
  attribute \src "dut.sv:172.26-172.32"
  cell $memrd \memrd_mem
    parameter \ABITS 10
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr_a
    connect \CLK 1'x
    connect \DATA \memrd_mem_DATA
    connect \EN 1'1
  end
  attribute \src "dut.sv:179.26-179.32"
  cell $memrd \memrd_mem_1
    parameter \ABITS 10
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr_b
    connect \CLK 1'x
    connect \DATA \memrd_mem_DATA_1
    connect \EN 1'1
  end
end
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:184.1-247.10"
module \double_sync_ram_tdp
  parameter \DATA_WIDTH 8
  parameter \ADDRESS_WIDTH 10
  attribute \src "dut.sv:189.41-189.49"
  wire width 10 input 5 \addr_a_0
  attribute \src "dut.sv:195.41-195.49"
  wire width 10 input 11 \addr_a_1
  attribute \src "dut.sv:201.41-201.49"
  wire width 10 input 17 \addr_b_0
  attribute \src "dut.sv:207.41-207.49"
  wire width 10 input 23 \addr_b_1
  attribute \src "dut.sv:186.41-186.48"
  wire input 1 \clk_a_0
  attribute \src "dut.sv:192.41-192.48"
  wire input 7 \clk_a_1
  attribute \src "dut.sv:198.41-198.48"
  wire input 13 \clk_b_0
  attribute \src "dut.sv:204.41-204.48"
  wire input 19 \clk_b_1
  attribute \src "dut.sv:190.41-190.54"
  wire width 8 output 6 \read_data_a_0
  attribute \src "dut.sv:196.41-196.54"
  wire width 8 output 12 \read_data_a_1
  attribute \src "dut.sv:202.41-202.54"
  wire width 8 output 18 \read_data_b_0
  attribute \src "dut.sv:208.41-208.54"
  wire width 8 output 24 \read_data_b_1
  attribute \src "dut.sv:187.59-187.74"
  wire input 3 \read_enable_a_0
  attribute \src "dut.sv:193.59-193.74"
  wire input 9 \read_enable_a_1
  attribute \src "dut.sv:199.59-199.74"
  wire input 15 \read_enable_b_0
  attribute \src "dut.sv:205.59-205.74"
  wire input 21 \read_enable_b_1
  attribute \src "dut.sv:188.41-188.55"
  wire width 8 input 4 \write_data_a_0
  attribute \src "dut.sv:194.41-194.55"
  wire width 8 input 10 \write_data_a_1
  attribute \src "dut.sv:200.41-200.55"
  wire width 8 input 16 \write_data_b_0
  attribute \src "dut.sv:206.41-206.55"
  wire width 8 input 22 \write_data_b_1
  attribute \src "dut.sv:187.41-187.57"
  wire input 2 \write_enable_a_0
  attribute \src "dut.sv:193.41-193.57"
  wire input 8 \write_enable_a_1
  attribute \src "dut.sv:199.41-199.57"
  wire input 14 \write_enable_b_0
  attribute \src "dut.sv:205.41-205.57"
  wire input 20 \write_enable_b_1
  cell $paramod\sync_ram_tdp\DATA_WIDTH=s32'00000000000000000000000000001000\ADDRESS_WIDTH=s32'00000000000000000000000000001010\WORD=s32'00000000000000000000000000000111\DEPTH=s32'00000000000000000000001111111111 \ram_0
    connect \addr_a \addr_a_0
    connect \addr_b \addr_b_0
    connect \clk_a \clk_a_0
    connect \clk_b \clk_b_0
    connect \read_data_a \read_data_a_0
    connect \read_data_b \read_data_b_0
    connect \read_enable_a \read_enable_a_0
    connect \read_enable_b \read_enable_b_0
    connect \write_data_a \write_data_a_0
    connect \write_data_b \write_data_b_0
    connect \write_enable_a \write_enable_a_0
    connect \write_enable_b \write_enable_b_0
  end
  cell $paramod\sync_ram_tdp\DATA_WIDTH=s32'00000000000000000000000000001000\ADDRESS_WIDTH=s32'00000000000000000000000000001010\WORD=s32'00000000000000000000000000000111\DEPTH=s32'00000000000000000000001111111111 \ram_1
    connect \addr_a \addr_a_1
    connect \addr_b \addr_b_1
    connect \clk_a \clk_a_1
    connect \clk_b \clk_b_1
    connect \read_data_a \read_data_a_1
    connect \read_data_b \read_data_b_1
    connect \read_enable_a \read_enable_a_1
    connect \read_enable_b \read_enable_b_1
    connect \write_data_a \write_data_a_1
    connect \write_data_b \write_data_b_1
    connect \write_enable_a \write_enable_a_1
    connect \write_enable_b \write_enable_b_1
  end
end
