Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 22 17:00:04 2021
| Host         : DESKTOP-VV69JL5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    46 |
| Unused register locations in slices containing registers |   183 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           37 |
| No           | No                    | Yes                    |             175 |           70 |
| No           | Yes                   | No                     |              84 |           26 |
| Yes          | No                    | No                     |              31 |           17 |
| Yes          | No                    | Yes                    |             136 |           53 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------+--------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                  Enable Signal                 |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------+--------------------------------------------+------------------+----------------+
|  gamectrl_inst/O_pos_d_reg[2]_LDC_i_1_n_0       |                                                | gamectrl_inst/O_pos_e[3]_i_3_n_0           |                1 |              1 |
|  gamectrl_inst/O_pos_e[3]_i_3_n_0               |                                                | gamectrl_inst/O_pos_d_reg[2]_LDC_i_1_n_0   |                1 |              1 |
|  I_clk_100M_IBUF_BUFG                           |                                                | sc_inst/seg_en[1]_i_1_n_0                  |                1 |              1 |
|  clk_25m/inst/clk_out1                          | ass_down/t2                                    | gamectrl_inst/rand_mv_inst/O_mv_down_reg_0 |                1 |              1 |
|  clk_25m/inst/clk_out1                          | ass_left/t2                                    | gamectrl_inst/rand_mv_inst/O_mv_down_reg_0 |                1 |              1 |
|  clk_25m/inst/clk_out1                          | ass_right/t2                                   | gamectrl_inst/rand_mv_inst/O_mv_down_reg_0 |                1 |              1 |
|  clk_25m/inst/clk_out1                          | ass_up/t2                                      | gamectrl_inst/rand_mv_inst/O_mv_down_reg_0 |                1 |              1 |
|  clk_25m/inst/clk_out1                          | rx_inst/tickgen/OversamplingTick               |                                            |                1 |              1 |
|  sc_inst/clk_1ms                                |                                                | ml_top_inst/counter/cnt_first_reg[0]_0     |                1 |              2 |
|  clk_25m/inst/clk_out1                          |                                                | gamectrl_inst/O_pos_d_reg[2]_LDC_i_1_n_0   |                3 |              3 |
|  clk_25m/inst/clk_out1                          |                                                | gamectrl_inst/O_pos_e[3]_i_3_n_0           |                3 |              3 |
|  sc_inst/clk_1ms                                | sc_inst/cen                                    | ml_top_inst/counter/cnt_first_reg[0]_0     |                1 |              4 |
|  sc_inst/clk_1ms                                | sc_inst/ms10                                   | ml_top_inst/counter/cnt_first_reg[0]_0     |                1 |              4 |
|  sc_inst/clk_1ms                                | sc_inst/ms100                                  | ml_top_inst/counter/cnt_first_reg[0]_0     |                1 |              4 |
|  sc_inst/clk_1ms                                | sc_inst/s1                                     | ml_top_inst/counter/cnt_first_reg[0]_0     |                1 |              4 |
|  sc_inst/clk_1ms                                | sc_inst/s3                                     | ml_top_inst/counter/cnt_first_reg[0]_0     |                2 |              4 |
|  sc_inst/clk_1ms                                | sc_inst/s2                                     | ml_top_inst/counter/cnt_first_reg[0]_0     |                1 |              4 |
|  sc_inst/clk_1ms                                | sc_inst/s4                                     | ml_top_inst/counter/cnt_first_reg[0]_0     |                2 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/O_pos_i[3]_i_1_n_0               | gamectrl_inst/O_pos_e[3]_i_3_n_0           |                2 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/O_pos_f[3]_i_1_n_0               | gamectrl_inst/O_pos_e[3]_i_3_n_0           |                2 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/O_pos_e[3]_i_1_n_0               | gamectrl_inst/O_pos_e[3]_i_3_n_0           |                2 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/O_pos_h[3]_i_1_n_0               | gamectrl_inst/O_pos_e[3]_i_3_n_0           |                2 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/O_pos_g[3]_i_1_n_0               | gamectrl_inst/O_pos_e[3]_i_3_n_0           |                4 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/rand_mv_inst/O_pos_a_reg[0]_0[0] | gamectrl_inst/rand_mv_inst/O_mv_down_reg_0 |                3 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/rand_mv_inst/E[0]                | gamectrl_inst/rand_mv_inst/O_mv_down_reg_0 |                3 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/rand_mv_inst/O_pos_c_reg[0][0]   | gamectrl_inst/rand_mv_inst/O_mv_down_reg_0 |                3 |              4 |
|  clk_25m/inst/clk_out1                          | rx_inst/__0/i__n_0                             |                                            |                1 |              4 |
|  clk_25m/inst/clk_out1                          | rx_inst/tickgen/GapCnt_reg[0][0]               | rx_inst/GapCnt[5]_i_1_n_0                  |                1 |              6 |
|  I_clk_100M_IBUF_BUFG                           | sc_inst/num0                                   |                                            |                5 |              7 |
|  clk_25m/inst/clk_out1                          | rx_inst/tickgen/E[0]                           |                                            |                3 |              8 |
|  I_clk_100M_IBUF_BUFG                           | ml_top_inst/l/melody_reg[0]                    | ml_top_inst/l/melody_reg[4]                |                4 |              8 |
|  gamectrl_inst/perm_inst/O_pos_a_reg[1]_i_1_n_0 |                                                |                                            |                2 |              8 |
|  clk_25m/inst/clk_out1                          | vga_inst/R_v_cnt[9]_i_1_n_0                    | gamectrl_inst/rand_mv_inst/O_mv_down_reg_0 |                4 |             10 |
|  I_clk_100M_IBUF_BUFG                           | ml_top_inst/l/melody_reg[0]                    |                                            |                7 |             11 |
|  clk_25m/inst/clk_out1                          |                                                | ml_top_inst/counter/cnt_first_reg[0]_0     |                5 |             12 |
|  I_clk_100M_IBUF_BUFG                           | ml_top_inst/counter/cnt_second[13]_i_1_n_0     | ml_top_inst/counter/cnt_first_reg[0]_0     |                4 |             14 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/rand_mv_inst/cnt2[13]_i_1_n_0    | gamectrl_inst/rand_mv_inst/O_mv_down_reg_0 |                3 |             14 |
|  I_clk_100M_IBUF_BUFG                           | ml_top_inst/counter/E[0]                       | ml_top_inst/counter/cnt_first_reg[0]_0     |                5 |             16 |
|  I_clk_100M_IBUF_BUFG                           |                                                | sc_inst/fenpin[17]_i_1_n_0                 |                5 |             17 |
|  clk_25m/inst/clk_out1                          | rx_inst/E[0]                                   | ml_top_inst/counter/cnt_first_reg[0]_0     |                3 |             18 |
|  I_clk_100M_IBUF_BUFG                           |                                                | ml_top_inst/counter/cnt_first_reg[0]_0     |                7 |             20 |
|  I_clk_100M_IBUF_BUFG                           |                                                | ml_top_inst/m/index[31]_i_1_n_0            |               10 |             32 |
|  I_clk_100M_IBUF_BUFG                           |                                                | ml_top_inst/m/clear                        |                8 |             32 |
|  clk_25m/inst/clk_out1                          |                                                |                                            |               17 |             40 |
|  I_clk_100M_IBUF_BUFG                           |                                                |                                            |               20 |             59 |
|  clk_25m/inst/clk_out1                          |                                                | gamectrl_inst/rand_mv_inst/O_mv_down_reg_0 |               51 |            135 |
+-------------------------------------------------+------------------------------------------------+--------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     1 |
| 3      |                     2 |
| 4      |                    16 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     3 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                     1 |
| 14     |                     2 |
| 16+    |                     9 |
+--------+-----------------------+


