// Seed: 1490759330
module module_0 (
    output wand  id_0,
    output tri0  id_1,
    output uwire id_2,
    output tri0  id_3,
    output wire  id_4,
    input  uwire id_5,
    output tri0  id_6,
    input  wand  id_7
);
endmodule
module module_1 #(
    parameter id_2 = 32'd28
) (
    input  uwire id_0,
    input  wor   id_1,
    input  wire  _id_2,
    input  uwire id_3,
    output wand  id_4
    , id_7,
    output logic id_5
);
  always_comb @(-1'b0) begin : LABEL_0
    if (1) id_5 = 1;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_0
  );
  logic [1 : id_2] id_8;
  wire id_9;
  ;
endmodule
