===============================================================================
Version:    v++ v2019.2 (64-bit)
Build:      SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
Copyright:  Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
Created:    Thu Apr 30 20:06:18 2020
===============================================================================

-------------------------------------------------------------------------------
Design Name:             monte_sim_dev
Target Device:           xilinx:aws-vu9p-f1:shell-v04261818:201920.1
Target Clock:            250.000000MHz
Total number of kernels: 1
-------------------------------------------------------------------------------

Kernel Summary
Kernel Name    Type  Target              OpenCL Library  Compute Units
-------------  ----  ------------------  --------------  -------------
monte_sim_dev  c     fpga0:OCL_REGION_0  monte_sim_dev   1


-------------------------------------------------------------------------------
OpenCL Binary:     monte_sim_dev
Kernels mapped to: clc_region

Timing Information (MHz)
Compute Unit     Kernel Name    Module Name          Target Frequency  Estimated Frequency
---------------  -------------  -------------------  ----------------  -------------------
monte_sim_dev_1  monte_sim_dev  log_67_17_s          250               347.82608
monte_sim_dev_1  monte_sim_dev  exp_core_32_16_50_s  250               347.342834
monte_sim_dev_1  monte_sim_dev  pow_32_16_s          250               342.583099
monte_sim_dev_1  monte_sim_dev  sqrt_fixed_32_16_s   250               342.70047
monte_sim_dev_1  monte_sim_dev  monte_sim_dev        250               342.465759

Latency Information
Compute Unit     Kernel Name    Module Name          Start Interval  Best (cycles)  Avg (cycles)  Worst (cycles)  Best (absolute)  Avg (absolute)  Worst (absolute)
---------------  -------------  -------------------  --------------  -------------  ------------  --------------  ---------------  --------------  ----------------
monte_sim_dev_1  monte_sim_dev  log_67_17_s          1               31             31            31              0.124 us         0.124 us        0.124 us
monte_sim_dev_1  monte_sim_dev  exp_core_32_16_50_s  1               15             15            15              60.000 ns        60.000 ns       60.000 ns
monte_sim_dev_1  monte_sim_dev  pow_32_16_s          1               54             54            54              0.216 us         0.216 us        0.216 us
monte_sim_dev_1  monte_sim_dev  sqrt_fixed_32_16_s   1               12             12            12              48.000 ns        48.000 ns       48.000 ns
monte_sim_dev_1  monte_sim_dev  monte_sim_dev        13370           13369          13369         13369           53.476 us        53.476 us       53.476 us

Area Information
Compute Unit     Kernel Name    Module Name          FF      LUT    DSP  BRAM  URAM
---------------  -------------  -------------------  ------  -----  ---  ----  ----
monte_sim_dev_1  monte_sim_dev  log_67_17_s          6634    4011   38   22    0
monte_sim_dev_1  monte_sim_dev  exp_core_32_16_50_s  2109    1338   23   11    0
monte_sim_dev_1  monte_sim_dev  pow_32_16_s          13317   6204   70   33    0
monte_sim_dev_1  monte_sim_dev  sqrt_fixed_32_16_s   1545    5419   0    0     0
monte_sim_dev_1  monte_sim_dev  monte_sim_dev        100357  52619  526  243   0
-------------------------------------------------------------------------------
