

================================================================
== Vivado HLS Report for 'getNeuron3'
================================================================
* Date:           Sat Nov 10 15:42:24 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        neuron_hls
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      4.64|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         2|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|     14|     11|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     30|
|Register         |        -|      -|     12|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     26|     41|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+----+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+----+----+------------+------------+
    |i_V_fu_86_p2  |     +    |      0|  14|   9|           3|           1|
    |tmp_fu_80_p2  |   icmp   |      0|   0|   2|           3|           4|
    +--------------+----------+-------+----+----+------------+------------+
    |Total         |          |      0|  14|  11|           6|           5|
    +--------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  21|          4|    1|          4|
    |p_012_0_i_i_reg_69  |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  30|          6|    4|         10|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  3|   0|    3|          0|
    |i_V_reg_100         |  3|   0|    3|          0|
    |p_012_0_i_i_reg_69  |  3|   0|    3|          0|
    |tmp_1_reg_105       |  3|   0|   32|         29|
    +--------------------+---+----+-----+-----------+
    |Total               | 12|   0|   41|         29|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |       getNeuron3      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |       getNeuron3      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |       getNeuron3      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |       getNeuron3      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |       getNeuron3      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |       getNeuron3      | return value |
|agg_result_weights_V_address0  | out |    2|  ap_memory |  agg_result_weights_V |     array    |
|agg_result_weights_V_ce0       | out |    1|  ap_memory |  agg_result_weights_V |     array    |
|agg_result_weights_V_we0       | out |    1|  ap_memory |  agg_result_weights_V |     array    |
|agg_result_weights_V_d0        | out |   64|  ap_memory |  agg_result_weights_V |     array    |
|agg_result_activation          | out |    1|   ap_vld   | agg_result_activation |    pointer   |
|agg_result_activation_ap_vld   | out |    1|   ap_vld   | agg_result_activation |    pointer   |
|weights_V_address0             | out |    2|  ap_memory |       weights_V       |     array    |
|weights_V_ce0                  | out |    1|  ap_memory |       weights_V       |     array    |
|weights_V_q0                   |  in |   64|  ap_memory |       weights_V       |     array    |
|activation                     |  in |    1|   ap_none  |       activation      |    scalar    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

