Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 30 12:35:43 2023
| Host         : LAPTOP-FR92BU44 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_Programmable_control_sets_placed.rpt
| Design       : OTTER_Wrapper_Programmable
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             266 |          113 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            8 |
| Yes          | No                    | No                     |             259 |          106 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              81 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |            Enable Signal            |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  SSG_DISP/CathMod/s_clk_500 |                                     | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0 |                2 |              2 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                     | SSG_DISP/CathMod/r_disp_digit[0]         |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG              |                                     |                                          |                2 |              2 |         1.00 |
|  sclk_BUFG                  | DB_R/s_db_count[7]_i_1_n_0          |                                          |                3 |              8 |         2.67 |
|  SSG_DISP/CathMod/s_clk_500 |                                     |                                          |                7 |              9 |         1.29 |
|  sclk_BUFG                  | MCU/E[0]                            |                                          |                3 |             16 |         5.33 |
|  sclk_BUFG                  | MCU/memory/E[0]                     |                                          |                6 |             16 |         2.67 |
|  sclk_BUFG                  | MCU/memory/E[0]                     | MCU/memory/ioIn_buffer[15]_i_1_n_0       |                7 |             16 |         2.29 |
|  sclk_BUFG                  | MCU/ex_mem_aluRes_reg[19]_0[0]      |                                          |                9 |             16 |         1.78 |
|  CLK_IBUF_BUFG              |                                     | SSG_DISP/CathMod/clear                   |                5 |             20 |         4.00 |
|  sclk_BUFG                  | MCU/memory/de_ex_inst_reg[memRead2] | MCU/memory/de_ex_inst_reg[memRead2]_0    |               16 |             32 |         2.00 |
|  sclk_BUFG                  | RF_reg_r1_0_31_0_5_i_107_n_0        |                                          |               26 |             32 |         1.23 |
|  sclk_BUFG                  | MCU/memory/de_ex_inst_reg[memRead2] | DB_R/s_reset                             |               15 |             33 |         2.20 |
| ~sclk_BUFG                  | MCU/RF/p_0_in                       |                                          |               11 |             88 |         8.00 |
|  sclk_BUFG                  | MCU/memory/de_ex_inst_reg[memRead2] |                                          |               59 |            171 |         2.90 |
|  sclk_BUFG                  |                                     |                                          |              104 |            255 |         2.45 |
+-----------------------------+-------------------------------------+------------------------------------------+------------------+----------------+--------------+


