// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlation_accel_v3_frontEnd (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        NUMBER_OF_DAYS,
        NUMBER_OF_INDICES,
        in_indices_TDATA,
        in_indices_TVALID,
        in_indices_TREADY,
        in_indices_TKEEP,
        in_indices_TSTRB,
        in_indices_TUSER,
        in_indices_TLAST,
        in_indices_TID,
        in_indices_TDEST,
        sum_weight_out_V_din,
        sum_weight_out_V_full_n,
        sum_weight_out_V_write,
        sum_return_out_V_din,
        sum_return_out_V_full_n,
        sum_return_out_V_write,
        sum_weight_returnSquare_out_V_din,
        sum_weight_returnSquare_out_V_full_n,
        sum_weight_returnSquare_out_V_write,
        sum_weight_return_out_V_din,
        sum_weight_return_out_V_full_n,
        sum_weight_return_out_V_write,
        sum_weight_returnA_returnB_out_din,
        sum_weight_returnA_returnB_out_full_n,
        sum_weight_returnA_returnB_out_write,
        sum_returnA_out_V_din,
        sum_returnA_out_V_full_n,
        sum_returnA_out_V_write,
        sum_weight_returnSquareA_out_V_din,
        sum_weight_returnSquareA_out_V_full_n,
        sum_weight_returnSquareA_out_V_write,
        sum_weight_returnA_out_V_din,
        sum_weight_returnA_out_V_full_n,
        sum_weight_returnA_out_V_write,
        NUMBER_OF_DAYS_out_din,
        NUMBER_OF_DAYS_out_full_n,
        NUMBER_OF_DAYS_out_write,
        NUMBER_OF_INDICES_out_din,
        NUMBER_OF_INDICES_out_full_n,
        NUMBER_OF_INDICES_out_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 48'b1;
parameter    ap_ST_st2_fsm_1 = 48'b10;
parameter    ap_ST_st3_fsm_2 = 48'b100;
parameter    ap_ST_st4_fsm_3 = 48'b1000;
parameter    ap_ST_st5_fsm_4 = 48'b10000;
parameter    ap_ST_st6_fsm_5 = 48'b100000;
parameter    ap_ST_st7_fsm_6 = 48'b1000000;
parameter    ap_ST_st8_fsm_7 = 48'b10000000;
parameter    ap_ST_st9_fsm_8 = 48'b100000000;
parameter    ap_ST_st10_fsm_9 = 48'b1000000000;
parameter    ap_ST_st11_fsm_10 = 48'b10000000000;
parameter    ap_ST_st12_fsm_11 = 48'b100000000000;
parameter    ap_ST_st13_fsm_12 = 48'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 48'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 48'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 48'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 48'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 48'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 48'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 48'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 48'b100000000000000000000;
parameter    ap_ST_pp0_stg0_fsm_21 = 48'b1000000000000000000000;
parameter    ap_ST_pp0_stg1_fsm_22 = 48'b10000000000000000000000;
parameter    ap_ST_pp1_stg0_fsm_23 = 48'b100000000000000000000000;
parameter    ap_ST_pp1_stg1_fsm_24 = 48'b1000000000000000000000000;
parameter    ap_ST_pp1_stg2_fsm_25 = 48'b10000000000000000000000000;
parameter    ap_ST_pp1_stg3_fsm_26 = 48'b100000000000000000000000000;
parameter    ap_ST_pp1_stg4_fsm_27 = 48'b1000000000000000000000000000;
parameter    ap_ST_pp1_stg5_fsm_28 = 48'b10000000000000000000000000000;
parameter    ap_ST_pp1_stg6_fsm_29 = 48'b100000000000000000000000000000;
parameter    ap_ST_pp1_stg7_fsm_30 = 48'b1000000000000000000000000000000;
parameter    ap_ST_pp1_stg8_fsm_31 = 48'b10000000000000000000000000000000;
parameter    ap_ST_st104_fsm_32 = 48'b100000000000000000000000000000000;
parameter    ap_ST_st105_fsm_33 = 48'b1000000000000000000000000000000000;
parameter    ap_ST_st106_fsm_34 = 48'b10000000000000000000000000000000000;
parameter    ap_ST_st107_fsm_35 = 48'b100000000000000000000000000000000000;
parameter    ap_ST_pp2_stg0_fsm_36 = 48'b1000000000000000000000000000000000000;
parameter    ap_ST_pp2_stg1_fsm_37 = 48'b10000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg0_fsm_38 = 48'b100000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg1_fsm_39 = 48'b1000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg2_fsm_40 = 48'b10000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg3_fsm_41 = 48'b100000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg4_fsm_42 = 48'b1000000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg5_fsm_43 = 48'b10000000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg6_fsm_44 = 48'b100000000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg7_fsm_45 = 48'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_pp3_stg8_fsm_46 = 48'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st192_fsm_47 = 48'b100000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv31_2 = 31'b10;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_3F70A3D7 = 32'b111111011100001010001111010111;
parameter    ap_const_lv8_FC = 8'b11111100;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv31_7FFFFFFF = 31'b1111111111111111111111111111111;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] NUMBER_OF_DAYS;
input  [31:0] NUMBER_OF_INDICES;
input  [31:0] in_indices_TDATA;
input   in_indices_TVALID;
output   in_indices_TREADY;
input  [3:0] in_indices_TKEEP;
input  [3:0] in_indices_TSTRB;
input  [0:0] in_indices_TUSER;
input  [0:0] in_indices_TLAST;
input  [0:0] in_indices_TID;
input  [0:0] in_indices_TDEST;
output  [31:0] sum_weight_out_V_din;
input   sum_weight_out_V_full_n;
output   sum_weight_out_V_write;
output  [31:0] sum_return_out_V_din;
input   sum_return_out_V_full_n;
output   sum_return_out_V_write;
output  [31:0] sum_weight_returnSquare_out_V_din;
input   sum_weight_returnSquare_out_V_full_n;
output   sum_weight_returnSquare_out_V_write;
output  [31:0] sum_weight_return_out_V_din;
input   sum_weight_return_out_V_full_n;
output   sum_weight_return_out_V_write;
output  [31:0] sum_weight_returnA_returnB_out_din;
input   sum_weight_returnA_returnB_out_full_n;
output   sum_weight_returnA_returnB_out_write;
output  [31:0] sum_returnA_out_V_din;
input   sum_returnA_out_V_full_n;
output   sum_returnA_out_V_write;
output  [31:0] sum_weight_returnSquareA_out_V_din;
input   sum_weight_returnSquareA_out_V_full_n;
output   sum_weight_returnSquareA_out_V_write;
output  [31:0] sum_weight_returnA_out_V_din;
input   sum_weight_returnA_out_V_full_n;
output   sum_weight_returnA_out_V_write;
output  [31:0] NUMBER_OF_DAYS_out_din;
input   NUMBER_OF_DAYS_out_full_n;
output   NUMBER_OF_DAYS_out_write;
output  [31:0] NUMBER_OF_INDICES_out_din;
input   NUMBER_OF_INDICES_out_full_n;
output   NUMBER_OF_INDICES_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_indices_TREADY;
reg sum_weight_out_V_write;
reg sum_return_out_V_write;
reg sum_weight_returnSquare_out_V_write;
reg sum_weight_return_out_V_write;
reg sum_weight_returnA_returnB_out_write;
reg sum_returnA_out_V_write;
reg sum_weight_returnSquareA_out_V_write;
reg sum_weight_returnA_out_V_write;
reg NUMBER_OF_DAYS_out_write;
reg NUMBER_OF_INDICES_out_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [47:0] ap_CS_fsm = 48'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_67;
reg   [7:0] weight_rom_address0;
reg    weight_rom_ce0;
reg    weight_rom_we0;
reg   [31:0] weight_rom_d0;
wire   [31:0] weight_rom_q0;
reg   [7:0] weight_rom_address1;
reg    weight_rom_ce1;
reg    weight_rom_we1;
reg   [31:0] weight_rom_d1;
wire   [31:0] weight_rom_q1;
reg   [7:0] lnReturnA_address0;
reg    lnReturnA_ce0;
reg    lnReturnA_we0;
wire   [31:0] lnReturnA_d0;
wire   [31:0] lnReturnA_q0;
reg   [31:0] tmp_4_i_reg_766;
reg   [31:0] tmp_5_i_reg_778;
reg   [31:0] i1_i_reg_787;
reg   [31:0] ap_reg_ppstg_i1_i_reg_787_pp0_it1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_21;
reg    ap_sig_bdd_162;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg   [31:0] ap_reg_ppstg_i1_i_reg_787_pp0_it2;
reg   [31:0] ap_reg_ppstg_i1_i_reg_787_pp0_it3;
reg   [31:0] ap_reg_ppstg_i1_i_reg_787_pp0_it4;
reg   [31:0] ap_reg_ppstg_i1_i_reg_787_pp0_it5;
reg   [31:0] tmp_9_reg_799;
reg   [31:0] tmp_1_reg_812;
reg   [31:0] tmp_2_reg_825;
reg   [2:0] i2_i_reg_838;
reg   [31:0] tmp_30_i_reg_861;
reg   [31:0] i4_i_reg_870;
reg   [31:0] ap_reg_ppstg_i4_i_reg_870_pp2_it1;
reg    ap_sig_cseq_ST_pp2_stg0_fsm_36;
reg    ap_sig_bdd_273;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
reg    ap_reg_ppiten_pp2_it3 = 1'b0;
reg    ap_reg_ppiten_pp2_it4 = 1'b0;
reg    ap_reg_ppiten_pp2_it5 = 1'b0;
reg    ap_reg_ppiten_pp2_it6 = 1'b0;
reg    ap_reg_ppiten_pp2_it7 = 1'b0;
reg    ap_reg_ppiten_pp2_it8 = 1'b0;
reg    ap_reg_ppiten_pp2_it9 = 1'b0;
reg    ap_reg_ppiten_pp2_it10 = 1'b0;
reg    ap_reg_ppiten_pp2_it11 = 1'b0;
reg    ap_reg_ppiten_pp2_it12 = 1'b0;
reg    ap_reg_ppiten_pp2_it13 = 1'b0;
reg    ap_reg_ppiten_pp2_it14 = 1'b0;
reg    ap_reg_ppiten_pp2_it15 = 1'b0;
reg    ap_reg_ppiten_pp2_it16 = 1'b0;
reg    ap_reg_ppiten_pp2_it17 = 1'b0;
reg    ap_reg_ppiten_pp2_it18 = 1'b0;
reg    ap_reg_ppiten_pp2_it19 = 1'b0;
reg    ap_reg_ppiten_pp2_it20 = 1'b0;
reg    ap_reg_ppiten_pp2_it21 = 1'b0;
reg    ap_reg_ppiten_pp2_it22 = 1'b0;
reg    ap_reg_ppiten_pp2_it23 = 1'b0;
reg    ap_reg_ppiten_pp2_it24 = 1'b0;
reg    ap_reg_ppiten_pp2_it25 = 1'b0;
reg    ap_reg_ppiten_pp2_it26 = 1'b0;
reg    ap_reg_ppiten_pp2_it27 = 1'b0;
reg    ap_reg_ppiten_pp2_it28 = 1'b0;
reg    ap_reg_ppiten_pp2_it29 = 1'b0;
reg    ap_reg_ppiten_pp2_it30 = 1'b0;
reg    ap_reg_ppiten_pp2_it31 = 1'b0;
reg    ap_reg_ppiten_pp2_it32 = 1'b0;
reg    ap_reg_ppiten_pp2_it33 = 1'b0;
reg    ap_reg_ppiten_pp2_it34 = 1'b0;
reg   [31:0] ap_reg_ppstg_i4_i_reg_870_pp2_it2;
reg   [31:0] ap_reg_ppstg_i4_i_reg_870_pp2_it3;
reg   [31:0] ap_reg_ppstg_i4_i_reg_870_pp2_it4;
reg   [31:0] ap_reg_ppstg_i4_i_reg_870_pp2_it5;
reg   [31:0] tmp_8_reg_882;
reg   [31:0] tmp_7_reg_895;
reg   [31:0] tmp_5_reg_908;
reg   [31:0] tmp_3_reg_921;
reg   [2:0] i8_i_reg_934;
wire   [31:0] grp_fu_961_p2;
reg   [31:0] reg_1014;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_383;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_22;
reg    ap_sig_bdd_392;
reg   [0:0] tmp_6_i_reg_1522;
reg    ap_sig_bdd_399;
reg    ap_sig_cseq_ST_pp2_stg1_fsm_37;
reg    ap_sig_bdd_410;
reg   [0:0] tmp_31_i_reg_1646;
reg    ap_sig_bdd_415;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26;
reg   [31:0] reg_1021;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_434;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_441;
reg   [31:0] reg_1028;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it7;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it8;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it9;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it10;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it11;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it12;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it13;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it14;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it15;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it16;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it17;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it18;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it19;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it20;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it21;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it22;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it23;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it24;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it25;
reg   [31:0] ap_reg_ppstg_reg_1028_pp0_it26;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it7;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it8;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it9;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it10;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it11;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it12;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it13;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it14;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it15;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it16;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it17;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it18;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it19;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it20;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it21;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it22;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it23;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it24;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it25;
reg   [31:0] ap_reg_ppstg_reg_1028_pp2_it26;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it5;
wire   [31:0] grp_fu_946_p2;
reg   [31:0] reg_1036;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_505;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it30;
wire   [31:0] grp_fu_975_p2;
reg   [31:0] reg_1045;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it14;
wire   [31:0] grp_fu_979_p2;
reg   [31:0] reg_1050;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it23;
wire   [31:0] acc_return_q1;
reg   [31:0] reg_1060;
wire   [31:0] acc_return_q0;
reg    ap_sig_cseq_ST_pp1_stg1_fsm_24;
reg    ap_sig_bdd_584;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg   [0:0] exitcond2_i_reg_1571;
reg    ap_sig_cseq_ST_pp3_stg1_fsm_39;
reg    ap_sig_bdd_599;
reg    ap_reg_ppiten_pp3_it0 = 1'b0;
reg    ap_reg_ppiten_pp3_it1 = 1'b0;
reg   [0:0] exitcond_i_reg_1720;
wire   [31:0] grp_fu_967_p2;
reg   [31:0] reg_1067;
wire   [31:0] acc_weight_return_q0;
reg   [31:0] reg_1072;
reg    ap_sig_cseq_ST_pp1_stg2_fsm_25;
reg    ap_sig_bdd_634;
wire   [31:0] acc_weight_return_q1;
reg    ap_sig_cseq_ST_pp3_stg3_fsm_41;
reg    ap_sig_bdd_648;
reg   [31:0] reg_1079;
wire   [31:0] acc_weight_returnSquare_q1;
reg   [31:0] reg_1084;
wire   [31:0] acc_weight_returnSquare_q0;
reg    ap_sig_cseq_ST_pp3_stg2_fsm_40;
reg    ap_sig_bdd_683;
wire   [31:0] grp_fu_950_p2;
reg   [31:0] reg_1091;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it33;
reg   [31:0] reg_1098;
reg   [0:0] ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1;
reg   [31:0] reg_1104;
reg   [31:0] reg_1110;
reg    ap_sig_cseq_ST_pp1_stg3_fsm_26;
reg    ap_sig_bdd_720;
wire   [31:0] acc_weight_returnA_returnB_q0;
reg   [31:0] reg_1116;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it29;
reg    ap_sig_bdd_748;
wire   [7:0] i_fu_1133_p2;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_760;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_769;
wire   [0:0] tmp_69_i_i_fu_1143_p2;
wire   [30:0] i_1_fu_1153_p2;
reg   [30:0] i_1_reg_1416;
wire   [2:0] acc_return_addr_gep_fu_381_p3;
reg   [2:0] acc_return_addr_reg_1421;
wire   [2:0] acc_weight_returnSquare_addr_gep_fu_394_p3;
reg   [2:0] acc_weight_returnSquare_addr_reg_1426;
wire   [2:0] acc_weight_return_addr_gep_fu_407_p3;
reg   [2:0] acc_weight_return_addr_reg_1431;
wire   [2:0] acc_return_addr_1_gep_fu_420_p3;
reg   [2:0] acc_return_addr_1_reg_1436;
wire   [2:0] acc_weight_returnSquare_addr_1_gep_fu_432_p3;
reg   [2:0] acc_weight_returnSquare_addr_1_reg_1441;
wire   [2:0] acc_weight_return_addr_1_gep_fu_444_p3;
reg   [2:0] acc_weight_return_addr_1_reg_1446;
wire   [2:0] acc_return_addr_2_gep_fu_457_p3;
reg   [2:0] acc_return_addr_2_reg_1451;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_797;
wire   [2:0] acc_weight_returnSquare_addr_2_gep_fu_465_p3;
reg   [2:0] acc_weight_returnSquare_addr_2_reg_1456;
wire   [2:0] acc_weight_return_addr_2_gep_fu_473_p3;
reg   [2:0] acc_weight_return_addr_2_reg_1461;
wire   [2:0] acc_return_addr_3_gep_fu_481_p3;
reg   [2:0] acc_return_addr_3_reg_1466;
wire   [2:0] acc_weight_returnSquare_addr_3_gep_fu_489_p3;
reg   [2:0] acc_weight_returnSquare_addr_3_reg_1471;
wire   [2:0] acc_weight_return_addr_3_gep_fu_497_p3;
reg   [2:0] acc_weight_return_addr_3_reg_1476;
wire   [2:0] acc_return_addr_4_gep_fu_505_p3;
reg   [2:0] acc_return_addr_4_reg_1481;
wire   [2:0] acc_weight_returnSquare_addr_4_gep_fu_513_p3;
reg   [2:0] acc_weight_returnSquare_addr_4_reg_1486;
wire   [2:0] acc_weight_return_addr_4_gep_fu_521_p3;
reg   [2:0] acc_weight_return_addr_4_reg_1491;
wire   [2:0] acc_return_addr_5_gep_fu_529_p3;
reg   [2:0] acc_return_addr_5_reg_1496;
wire   [2:0] acc_weight_returnSquare_addr_5_gep_fu_537_p3;
reg   [2:0] acc_weight_returnSquare_addr_5_reg_1501;
wire   [2:0] acc_weight_return_addr_5_gep_fu_545_p3;
reg   [2:0] acc_weight_return_addr_5_reg_1506;
wire   [31:0] tmp_i_fu_1159_p1;
wire   [31:0] tmp_1_i_fu_1163_p2;
reg   [31:0] tmp_1_i_reg_1516;
wire   [0:0] tmp_6_i_fu_1168_p2;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it32;
wire   [31:0] tmp_5_i_tmp_4_i_fu_1179_p3;
reg   [31:0] tmp_5_i_tmp_4_i_reg_1526;
wire   [31:0] tmp_14_i_fu_1187_p1;
reg   [31:0] tmp_14_i_reg_1532;
wire   [31:0] i_3_fu_1192_p2;
reg   [31:0] i_3_reg_1538;
wire   [30:0] tmp_fu_1198_p1;
reg   [30:0] tmp_reg_1543;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it6;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it7;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it8;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it9;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it10;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it11;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it12;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it13;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it14;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it15;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it16;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it17;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it18;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it19;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it20;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it21;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it22;
reg   [30:0] ap_reg_ppstg_tmp_reg_1543_pp0_it23;
reg   [2:0] acc_return_addr_7_reg_1553;
reg   [2:0] ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it24;
reg   [2:0] ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it25;
reg   [2:0] ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it26;
reg   [2:0] ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it27;
reg   [2:0] ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it28;
reg   [2:0] acc_weight_returnSquare_addr_7_reg_1559;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it24;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it25;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it26;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it27;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it28;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it29;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it30;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it31;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it32;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it33;
reg   [2:0] acc_weight_return_addr_7_reg_1565;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it24;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it25;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it26;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it27;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it28;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it29;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it30;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it31;
wire   [0:0] exitcond2_i_fu_1230_p2;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_23;
reg    ap_sig_bdd_959;
wire   [2:0] i_2_fu_1236_p2;
reg   [2:0] i_2_reg_1575;
wire   [63:0] tmp_11_i_fu_1242_p1;
reg   [63:0] tmp_11_i_reg_1580;
wire   [2:0] acc_weight_returnA_returnB_add_gep_fu_612_p3;
reg   [2:0] acc_weight_returnA_returnB_add_reg_1608;
reg    ap_sig_cseq_ST_st104_fsm_32;
reg    ap_sig_bdd_982;
wire   [2:0] acc_weight_returnA_returnB_add_1_gep_fu_619_p3;
reg   [2:0] acc_weight_returnA_returnB_add_1_reg_1613;
wire   [2:0] acc_weight_returnA_returnB_add_2_gep_fu_626_p3;
reg   [2:0] acc_weight_returnA_returnB_add_2_reg_1618;
wire   [2:0] acc_weight_returnA_returnB_add_3_gep_fu_633_p3;
reg   [2:0] acc_weight_returnA_returnB_add_3_reg_1623;
wire   [2:0] acc_weight_returnA_returnB_add_4_gep_fu_640_p3;
reg   [2:0] acc_weight_returnA_returnB_add_4_reg_1628;
wire   [2:0] acc_weight_returnA_returnB_add_5_gep_fu_647_p3;
reg   [2:0] acc_weight_returnA_returnB_add_5_reg_1633;
wire   [31:0] tmp_28_i_fu_1261_p1;
reg    ap_sig_cseq_ST_st107_fsm_35;
reg    ap_sig_bdd_1001;
wire   [0:0] tmp_31_i_fu_1265_p2;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it1;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it2;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it3;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it4;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it6;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it7;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it8;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it9;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it10;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it11;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it12;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it13;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it15;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it16;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it17;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it18;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it19;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it20;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it21;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it22;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it27;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it31;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it32;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it34;
wire   [31:0] tmp_30_i_shift_reg_load_i_fu_1279_p3;
reg   [31:0] tmp_30_i_shift_reg_load_i_reg_1650;
wire   [31:0] tmp_54_i_fu_1287_p1;
wire   [31:0] i_5_fu_1292_p2;
reg   [31:0] i_5_reg_1661;
wire   [30:0] tmp_4_fu_1303_p1;
reg   [30:0] tmp_4_reg_1666;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it6;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it7;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it8;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it9;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it10;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it11;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it12;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it13;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it14;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it15;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it16;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it17;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it18;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it19;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it20;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it21;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1666_pp2_it22;
reg   [2:0] acc_return_addr_9_reg_1676;
reg   [2:0] ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it24;
reg   [2:0] ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it25;
reg   [2:0] ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it26;
reg   [2:0] ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it27;
reg   [2:0] ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it28;
reg   [2:0] acc_weight_returnSquare_addr_9_reg_1682;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it24;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it25;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it26;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it27;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it28;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it29;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it30;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it31;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it32;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it33;
reg   [2:0] acc_weight_return_addr_9_reg_1688;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it24;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it25;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it26;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it27;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it28;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it29;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it30;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it31;
reg   [2:0] acc_weight_returnA_returnB_add_6_reg_1694;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it24;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it25;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it26;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it27;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it28;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it29;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it30;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it31;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it32;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it33;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it34;
reg   [31:0] lnReturnA_load_reg_1705;
wire   [31:0] grp_fu_971_p2;
reg   [31:0] tmp_66_i_reg_1710;
reg   [31:0] tmp_67_i_reg_1715;
wire   [0:0] exitcond_i_fu_1336_p2;
reg    ap_sig_cseq_ST_pp3_stg0_fsm_38;
reg    ap_sig_bdd_1170;
wire   [2:0] i_4_fu_1342_p2;
reg   [2:0] i_4_reg_1724;
wire   [63:0] tmp_i_22_fu_1348_p1;
reg   [63:0] tmp_i_22_reg_1729;
reg    ap_sig_cseq_ST_pp3_stg4_fsm_42;
reg    ap_sig_bdd_1194;
wire   [30:0] column_index_fu_1353_p2;
reg    ap_sig_cseq_ST_st192_fsm_47;
reg    ap_sig_bdd_1205;
reg    ap_sig_bdd_1222;
reg    ap_sig_cseq_ST_pp1_stg8_fsm_31;
reg    ap_sig_bdd_1239;
reg    ap_sig_cseq_ST_pp3_stg8_fsm_46;
reg    ap_sig_bdd_1258;
reg   [2:0] acc_return_address0;
reg    acc_return_ce0;
reg    acc_return_we0;
reg   [31:0] acc_return_d0;
reg   [2:0] acc_return_address1;
reg    acc_return_ce1;
reg    acc_return_we1;
reg   [31:0] acc_return_d1;
reg   [2:0] acc_weight_returnSquare_address0;
reg    acc_weight_returnSquare_ce0;
reg    acc_weight_returnSquare_we0;
reg   [31:0] acc_weight_returnSquare_d0;
reg   [2:0] acc_weight_returnSquare_address1;
reg    acc_weight_returnSquare_ce1;
reg    acc_weight_returnSquare_we1;
reg   [31:0] acc_weight_returnSquare_d1;
reg   [2:0] acc_weight_return_address0;
reg    acc_weight_return_ce0;
reg    acc_weight_return_we0;
reg   [31:0] acc_weight_return_d0;
reg   [2:0] acc_weight_return_address1;
reg    acc_weight_return_ce1;
reg    acc_weight_return_we1;
reg   [31:0] acc_weight_return_d1;
reg   [2:0] acc_weight_returnA_returnB_address0;
reg    acc_weight_returnA_returnB_ce0;
reg    acc_weight_returnA_returnB_we0;
wire   [31:0] acc_weight_returnA_returnB_d0;
reg   [2:0] acc_weight_returnA_returnB_address1;
reg    acc_weight_returnA_returnB_ce1;
reg    acc_weight_returnA_returnB_we1;
reg   [31:0] acc_weight_returnA_returnB_d1;
reg   [31:0] tmp_i_i_reg_731;
reg   [7:0] i_i_i_reg_743;
reg   [30:0] i1_i_i_reg_755;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_1327;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_1335;
wire   [0:0] exitcond_i_i_fu_1122_p2;
reg   [31:0] tmp_4_i_phi_fu_770_p4;
reg   [31:0] tmp_5_i_phi_fu_781_p4;
reg   [31:0] i1_i_phi_fu_791_p4;
reg   [31:0] tmp_1_phi_fu_817_p4;
reg   [31:0] tmp_2_phi_fu_830_p4;
reg   [2:0] i2_i_phi_fu_842_p4;
reg   [30:0] column_index_i_reg_849;
reg   [31:0] tmp_30_i_phi_fu_864_p4;
reg   [31:0] i4_i_phi_fu_874_p4;
reg   [31:0] tmp_7_phi_fu_900_p4;
reg   [31:0] tmp_5_phi_fu_913_p4;
reg   [31:0] tmp_3_phi_fu_926_p4;
reg   [2:0] i8_i_phi_fu_938_p4;
wire   [63:0] tmp_70_i_i_fu_1128_p1;
wire   [63:0] tmp_71_i_i_fu_1148_p1;
wire   [63:0] tmp_16_i_fu_1202_p1;
wire   [63:0] tmp_17_i_fu_1213_p1;
wire   [63:0] tmp_25_i_fu_1225_p1;
wire   [63:0] tmp_56_i_fu_1307_p1;
wire   [63:0] tmp_57_i_fu_1318_p1;
wire   [63:0] tmp_65_i_fu_1331_p1;
reg   [31:0] shift_reg_load1_i_fu_224;
reg    ap_sig_cseq_ST_st105_fsm_33;
reg    ap_sig_bdd_1458;
wire   [0:0] tmp_26_i_fu_1256_p2;
reg    ap_sig_cseq_ST_st106_fsm_34;
reg    ap_sig_bdd_1471;
reg   [31:0] grp_fu_946_p0;
reg   [31:0] grp_fu_946_p1;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_1595;
reg    ap_sig_cseq_ST_pp1_stg4_fsm_27;
reg    ap_sig_bdd_1605;
reg    ap_sig_cseq_ST_pp3_stg5_fsm_43;
reg    ap_sig_bdd_1619;
reg   [31:0] grp_fu_950_p0;
reg   [31:0] grp_fu_950_p1;
reg   [31:0] grp_fu_961_p0;
reg   [31:0] grp_fu_961_p1;
reg   [31:0] grp_fu_967_p0;
reg   [31:0] grp_fu_967_p1;
wire   [31:0] grp_fu_971_p0;
wire   [31:0] grp_fu_971_p1;
reg   [31:0] grp_fu_975_p0;
reg   [31:0] grp_fu_975_p1;
wire   [31:0] grp_fu_979_p1;
wire   [31:0] i1_i_cast_i_fu_1139_p1;
wire   [0:0] tmp_7_i_fu_1173_p2;
wire   [31:0] grp_fu_1207_p0;
wire   [3:0] grp_fu_1207_p1;
wire   [31:0] grp_fu_1207_p2;
wire   [30:0] tmp_24_i_fu_1220_p2;
wire   [31:0] column_index_cast_i_fu_1252_p1;
wire   [0:0] tmp_32_i_fu_1273_p2;
wire   [31:0] grp_fu_1312_p0;
wire   [3:0] grp_fu_1312_p1;
wire   [31:0] grp_fu_1312_p2;
wire   [30:0] tmp_64_i_fu_1326_p2;
reg    grp_fu_946_ce;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_1755;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_1763;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_1771;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_1779;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_1787;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_1795;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_bdd_1803;
reg    ap_sig_cseq_ST_pp1_stg5_fsm_28;
reg    ap_sig_bdd_1822;
reg    ap_sig_cseq_ST_pp1_stg6_fsm_29;
reg    ap_sig_bdd_1831;
reg    ap_sig_cseq_ST_pp1_stg7_fsm_30;
reg    ap_sig_bdd_1840;
reg    ap_sig_cseq_ST_pp3_stg6_fsm_44;
reg    ap_sig_bdd_1867;
reg    ap_sig_cseq_ST_pp3_stg7_fsm_45;
reg    ap_sig_bdd_1876;
reg    grp_fu_950_ce;
reg    grp_fu_961_ce;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_1914;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_1922;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_1930;
reg    grp_fu_967_ce;
reg    grp_fu_971_ce;
reg    grp_fu_975_ce;
wire   [31:0] grp_fu_979_p0;
reg    grp_fu_979_ce;
reg    grp_fu_1207_ce;
reg    grp_fu_1312_ce;
reg   [47:0] ap_NS_fsm;


correlation_accel_v3_frontEnd_weight_rom #(
    .DataWidth( 32 ),
    .AddressRange( 252 ),
    .AddressWidth( 8 ))
weight_rom_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( weight_rom_address0 ),
    .ce0( weight_rom_ce0 ),
    .we0( weight_rom_we0 ),
    .d0( weight_rom_d0 ),
    .q0( weight_rom_q0 ),
    .address1( weight_rom_address1 ),
    .ce1( weight_rom_ce1 ),
    .we1( weight_rom_we1 ),
    .d1( weight_rom_d1 ),
    .q1( weight_rom_q1 )
);

correlation_accel_v3_frontEnd_lnReturnA #(
    .DataWidth( 32 ),
    .AddressRange( 252 ),
    .AddressWidth( 8 ))
lnReturnA_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lnReturnA_address0 ),
    .ce0( lnReturnA_ce0 ),
    .we0( lnReturnA_we0 ),
    .d0( lnReturnA_d0 ),
    .q0( lnReturnA_q0 )
);

correlation_accel_v3_frontEnd_acc_return #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_return_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_return_address0 ),
    .ce0( acc_return_ce0 ),
    .we0( acc_return_we0 ),
    .d0( acc_return_d0 ),
    .q0( acc_return_q0 ),
    .address1( acc_return_address1 ),
    .ce1( acc_return_ce1 ),
    .we1( acc_return_we1 ),
    .d1( acc_return_d1 ),
    .q1( acc_return_q1 )
);

correlation_accel_v3_frontEnd_acc_return #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_weight_returnSquare_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_weight_returnSquare_address0 ),
    .ce0( acc_weight_returnSquare_ce0 ),
    .we0( acc_weight_returnSquare_we0 ),
    .d0( acc_weight_returnSquare_d0 ),
    .q0( acc_weight_returnSquare_q0 ),
    .address1( acc_weight_returnSquare_address1 ),
    .ce1( acc_weight_returnSquare_ce1 ),
    .we1( acc_weight_returnSquare_we1 ),
    .d1( acc_weight_returnSquare_d1 ),
    .q1( acc_weight_returnSquare_q1 )
);

correlation_accel_v3_frontEnd_acc_return #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_weight_return_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_weight_return_address0 ),
    .ce0( acc_weight_return_ce0 ),
    .we0( acc_weight_return_we0 ),
    .d0( acc_weight_return_d0 ),
    .q0( acc_weight_return_q0 ),
    .address1( acc_weight_return_address1 ),
    .ce1( acc_weight_return_ce1 ),
    .we1( acc_weight_return_we1 ),
    .d1( acc_weight_return_d1 ),
    .q1( acc_weight_return_q1 )
);

correlation_accel_v3_frontEnd_acc_weight_returnA_returnB #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_weight_returnA_returnB_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_weight_returnA_returnB_address0 ),
    .ce0( acc_weight_returnA_returnB_ce0 ),
    .we0( acc_weight_returnA_returnB_we0 ),
    .d0( acc_weight_returnA_returnB_d0 ),
    .q0( acc_weight_returnA_returnB_q0 ),
    .address1( acc_weight_returnA_returnB_address1 ),
    .ce1( acc_weight_returnA_returnB_ce1 ),
    .we1( acc_weight_returnA_returnB_we1 ),
    .d1( acc_weight_returnA_returnB_d1 )
);

correlation_accel_v3_fadd_32ns_32ns_32_9_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fadd_32ns_32ns_32_9_full_dsp_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_946_p0 ),
    .din1( grp_fu_946_p1 ),
    .ce( grp_fu_946_ce ),
    .dout( grp_fu_946_p2 )
);

correlation_accel_v3_fadd_32ns_32ns_32_9_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fadd_32ns_32ns_32_9_full_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_950_p0 ),
    .din1( grp_fu_950_p1 ),
    .ce( grp_fu_950_ce ),
    .dout( grp_fu_950_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_5_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_5_max_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_961_p0 ),
    .din1( grp_fu_961_p1 ),
    .ce( grp_fu_961_ce ),
    .dout( grp_fu_961_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_5_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_5_max_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_967_p0 ),
    .din1( grp_fu_967_p1 ),
    .ce( grp_fu_967_ce ),
    .dout( grp_fu_967_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_5_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_5_max_dsp_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_971_p0 ),
    .din1( grp_fu_971_p1 ),
    .ce( grp_fu_971_ce ),
    .dout( grp_fu_971_p2 )
);

correlation_accel_v3_fdiv_32ns_32ns_32_30 #(
    .ID( 1 ),
    .NUM_STAGE( 30 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fdiv_32ns_32ns_32_30_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_975_p0 ),
    .din1( grp_fu_975_p1 ),
    .ce( grp_fu_975_ce ),
    .dout( grp_fu_975_p2 )
);

correlation_accel_v3_flog_32ns_32ns_32_18_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 18 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_flog_32ns_32ns_32_18_full_dsp_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_979_p0 ),
    .din1( grp_fu_979_p1 ),
    .ce( grp_fu_979_ce ),
    .dout( grp_fu_979_p2 )
);

correlation_accel_v3_urem_32ns_4ns_32_36 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_urem_32ns_4ns_32_36_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1207_p0 ),
    .din1( grp_fu_1207_p1 ),
    .ce( grp_fu_1207_ce ),
    .dout( grp_fu_1207_p2 )
);

correlation_accel_v3_urem_32ns_4ns_32_36 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_urem_32ns_4ns_32_36_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1312_p0 ),
    .din1( grp_fu_1312_p1 ),
    .ce( grp_fu_1312_ce ),
    .dout( grp_fu_1312_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) & (ap_const_lv1_0 == tmp_26_i_fu_1256_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & ~(ap_const_lv1_0 == tmp_6_i_fu_1168_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & (tmp_6_i_reg_1522 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & ~(tmp_6_i_reg_1522 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

/// ap_reg_ppiten_pp0_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

/// ap_reg_ppiten_pp0_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

/// ap_reg_ppiten_pp0_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & ~(ap_const_lv1_0 == exitcond2_i_fu_1230_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_6_i_fu_1168_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == exitcond2_i_reg_1571) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_31))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_6_i_fu_1168_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_31) & ~(ap_const_lv1_0 == exitcond2_i_reg_1571)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & ~(ap_const_lv1_0 == tmp_31_i_fu_1265_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if ((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp2_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & (ap_const_lv1_0 == tmp_31_i_reg_1646) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if (((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & ~(ap_const_lv1_0 == tmp_31_i_reg_1646)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it10 <= ap_reg_ppiten_pp2_it9;
        end
    end
end

/// ap_reg_ppiten_pp2_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it11 <= ap_reg_ppiten_pp2_it10;
        end
    end
end

/// ap_reg_ppiten_pp2_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it12 <= ap_reg_ppiten_pp2_it11;
        end
    end
end

/// ap_reg_ppiten_pp2_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it13 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it13 <= ap_reg_ppiten_pp2_it12;
        end
    end
end

/// ap_reg_ppiten_pp2_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it14 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it14 <= ap_reg_ppiten_pp2_it13;
        end
    end
end

/// ap_reg_ppiten_pp2_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it15 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it15 <= ap_reg_ppiten_pp2_it14;
        end
    end
end

/// ap_reg_ppiten_pp2_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it16 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it16 <= ap_reg_ppiten_pp2_it15;
        end
    end
end

/// ap_reg_ppiten_pp2_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it17 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it17 <= ap_reg_ppiten_pp2_it16;
        end
    end
end

/// ap_reg_ppiten_pp2_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it18 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it18 <= ap_reg_ppiten_pp2_it17;
        end
    end
end

/// ap_reg_ppiten_pp2_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it19 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it19 <= ap_reg_ppiten_pp2_it18;
        end
    end
end

/// ap_reg_ppiten_pp2_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end
    end
end

/// ap_reg_ppiten_pp2_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it20 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it20 <= ap_reg_ppiten_pp2_it19;
        end
    end
end

/// ap_reg_ppiten_pp2_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it21 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it21 <= ap_reg_ppiten_pp2_it20;
        end
    end
end

/// ap_reg_ppiten_pp2_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it22 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it22 <= ap_reg_ppiten_pp2_it21;
        end
    end
end

/// ap_reg_ppiten_pp2_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it23 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it23 <= ap_reg_ppiten_pp2_it22;
        end
    end
end

/// ap_reg_ppiten_pp2_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it24 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it24 <= ap_reg_ppiten_pp2_it23;
        end
    end
end

/// ap_reg_ppiten_pp2_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it25 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it25 <= ap_reg_ppiten_pp2_it24;
        end
    end
end

/// ap_reg_ppiten_pp2_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it26 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it26 <= ap_reg_ppiten_pp2_it25;
        end
    end
end

/// ap_reg_ppiten_pp2_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it27 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it27 <= ap_reg_ppiten_pp2_it26;
        end
    end
end

/// ap_reg_ppiten_pp2_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it28 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it28 <= ap_reg_ppiten_pp2_it27;
        end
    end
end

/// ap_reg_ppiten_pp2_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it29 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it29 <= ap_reg_ppiten_pp2_it28;
        end
    end
end

/// ap_reg_ppiten_pp2_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it3 <= ap_reg_ppiten_pp2_it2;
        end
    end
end

/// ap_reg_ppiten_pp2_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it30 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it30 <= ap_reg_ppiten_pp2_it29;
        end
    end
end

/// ap_reg_ppiten_pp2_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it31 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it31 <= ap_reg_ppiten_pp2_it30;
        end
    end
end

/// ap_reg_ppiten_pp2_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it32 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it32 <= ap_reg_ppiten_pp2_it31;
        end
    end
end

/// ap_reg_ppiten_pp2_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it33 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it33 <= ap_reg_ppiten_pp2_it32;
        end
    end
end

/// ap_reg_ppiten_pp2_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it34 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it34 <= ap_reg_ppiten_pp2_it33;
        end else if ((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35))) begin
            ap_reg_ppiten_pp2_it34 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it4 <= ap_reg_ppiten_pp2_it3;
        end
    end
end

/// ap_reg_ppiten_pp2_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it5 <= ap_reg_ppiten_pp2_it4;
        end
    end
end

/// ap_reg_ppiten_pp2_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it6 <= ap_reg_ppiten_pp2_it5;
        end
    end
end

/// ap_reg_ppiten_pp2_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it7 <= ap_reg_ppiten_pp2_it6;
        end
    end
end

/// ap_reg_ppiten_pp2_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it8 <= ap_reg_ppiten_pp2_it7;
        end
    end
end

/// ap_reg_ppiten_pp2_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
            ap_reg_ppiten_pp2_it9 <= ap_reg_ppiten_pp2_it8;
        end
    end
end

/// ap_reg_ppiten_pp3_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_38) & ~(ap_const_lv1_0 == exitcond_i_fu_1336_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_31_i_fu_1265_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp3_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == exitcond_i_reg_1720) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg8_fsm_46))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_31_i_fu_1265_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg8_fsm_46) & ~(ap_const_lv1_0 == exitcond_i_reg_1720)))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st104_fsm_32)) begin
        column_index_i_reg_849 <= ap_const_lv31_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st192_fsm_47) & ~ap_sig_bdd_1222)) begin
        column_index_i_reg_849 <= column_index_fu_1353_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond_i_i_fu_1122_p2))) begin
        i1_i_i_reg_755 <= ap_const_lv31_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        i1_i_i_reg_755 <= i_1_reg_1416;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_6_i_reg_1522 == ap_const_lv1_0))) begin
        i1_i_reg_787 <= i_3_reg_1538;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0))) begin
        i1_i_reg_787 <= ap_const_lv32_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_6_i_fu_1168_p2))) begin
        i2_i_reg_838 <= ap_const_lv3_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond2_i_reg_1571) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23))) begin
        i2_i_reg_838 <= i_2_reg_1575;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == tmp_31_i_reg_1646))) begin
        i4_i_reg_870 <= i_5_reg_1661;
    end else if ((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35))) begin
        i4_i_reg_870 <= ap_const_lv32_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_31_i_fu_1265_p2))) begin
        i8_i_reg_934 <= ap_const_lv3_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_i_reg_1720) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_38))) begin
        i8_i_reg_934 <= i_4_reg_1724;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        i_i_i_reg_743 <= i_fu_1133_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_748)) begin
        i_i_i_reg_743 <= ap_const_lv8_2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0))) begin
        reg_1021 <= weight_rom_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        reg_1021 <= weight_rom_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it5))) begin
        reg_1028 <= weight_rom_q1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it5)))) begin
        reg_1028 <= weight_rom_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it23)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_24) & (ap_const_lv1_0 == exitcond2_i_reg_1571)))) begin
        reg_1060 <= acc_return_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it23)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg1_fsm_39) & (ap_const_lv1_0 == exitcond_i_reg_1720)))) begin
        reg_1060 <= acc_return_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26)) | ((ap_const_lv1_0 == exitcond_i_reg_1720) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_41)))) begin
        reg_1072 <= acc_weight_return_q1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26)) | ((ap_const_lv1_0 == exitcond2_i_reg_1571) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_25)))) begin
        reg_1072 <= acc_weight_return_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_lv1_0 == exitcond2_i_reg_1571) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28)))) begin
        reg_1084 <= acc_weight_returnSquare_q0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28)) | ((ap_const_lv1_0 == exitcond_i_reg_1720) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_40)))) begin
        reg_1084 <= acc_weight_returnSquare_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & (ap_const_lv1_0 == tmp_31_i_reg_1646) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
        shift_reg_load1_i_fu_224 <= tmp_54_i_fu_1287_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st104_fsm_32)) begin
        shift_reg_load1_i_fu_224 <= tmp_4_i_reg_766;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_6_i_fu_1168_p2))) begin
        tmp_1_reg_812 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_26))) begin
        tmp_1_reg_812 <= reg_1104;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_6_i_fu_1168_p2))) begin
        tmp_2_reg_825 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_25) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1))) begin
        tmp_2_reg_825 <= reg_1098;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == tmp_31_i_reg_1646))) begin
        tmp_30_i_reg_861 <= tmp_30_i_shift_reg_load_i_reg_1650;
    end else if ((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35))) begin
        tmp_30_i_reg_861 <= tmp_28_i_fu_1261_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_31_i_fu_1265_p2))) begin
        tmp_3_reg_921 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_40) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1))) begin
        tmp_3_reg_921 <= reg_1098;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_6_i_reg_1522 == ap_const_lv1_0))) begin
        tmp_5_i_reg_778 <= tmp_5_i_tmp_4_i_reg_1526;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0))) begin
        tmp_5_i_reg_778 <= tmp_i_fu_1159_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_31_i_fu_1265_p2))) begin
        tmp_5_reg_908 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_41) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1))) begin
        tmp_5_reg_908 <= reg_1104;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_31_i_fu_1265_p2))) begin
        tmp_7_reg_895 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_42))) begin
        tmp_7_reg_895 <= reg_1110;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_31_i_fu_1265_p2))) begin
        tmp_8_reg_882 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_42))) begin
        tmp_8_reg_882 <= grp_fu_946_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_6_i_fu_1168_p2))) begin
        tmp_9_reg_799 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_26))) begin
        tmp_9_reg_799 <= grp_fu_946_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        tmp_i_i_reg_731 <= reg_1014;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_748)) begin
        tmp_i_i_reg_731 <= ap_const_lv32_3F800000;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it22))) begin
        acc_return_addr_7_reg_1553 <= tmp_17_i_fu_1213_p1;
        acc_weight_returnSquare_addr_7_reg_1559 <= tmp_17_i_fu_1213_p1;
        acc_weight_return_addr_7_reg_1565 <= tmp_17_i_fu_1213_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it22))) begin
        acc_return_addr_9_reg_1676 <= tmp_57_i_fu_1318_p1;
        acc_weight_returnA_returnB_add_6_reg_1694 <= tmp_57_i_fu_1318_p1;
        acc_weight_returnSquare_addr_9_reg_1682 <= tmp_57_i_fu_1318_p1;
        acc_weight_return_addr_9_reg_1688 <= tmp_57_i_fu_1318_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21)) begin
        ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it24 <= acc_return_addr_7_reg_1553;
        ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it25 <= ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it24;
        ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it26 <= ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it25;
        ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it27 <= ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it26;
        ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it28 <= ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it27;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it24 <= acc_weight_returnSquare_addr_7_reg_1559;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it25 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it24;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it26 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it25;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it27 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it26;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it28 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it27;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it29 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it28;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it30 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it29;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it31 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it30;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it32 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it31;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it33 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it32;
        ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it24 <= acc_weight_return_addr_7_reg_1565;
        ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it25 <= ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it24;
        ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it26 <= ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it25;
        ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it27 <= ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it26;
        ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it28 <= ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it27;
        ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it29 <= ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it28;
        ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it30 <= ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it29;
        ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it31 <= ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it30;
        ap_reg_ppstg_i1_i_reg_787_pp0_it1 <= i1_i_reg_787;
        ap_reg_ppstg_i1_i_reg_787_pp0_it2 <= ap_reg_ppstg_i1_i_reg_787_pp0_it1;
        ap_reg_ppstg_i1_i_reg_787_pp0_it3 <= ap_reg_ppstg_i1_i_reg_787_pp0_it2;
        ap_reg_ppstg_i1_i_reg_787_pp0_it4 <= ap_reg_ppstg_i1_i_reg_787_pp0_it3;
        ap_reg_ppstg_i1_i_reg_787_pp0_it5 <= ap_reg_ppstg_i1_i_reg_787_pp0_it4;
        ap_reg_ppstg_reg_1028_pp0_it10 <= ap_reg_ppstg_reg_1028_pp0_it9;
        ap_reg_ppstg_reg_1028_pp0_it11 <= ap_reg_ppstg_reg_1028_pp0_it10;
        ap_reg_ppstg_reg_1028_pp0_it12 <= ap_reg_ppstg_reg_1028_pp0_it11;
        ap_reg_ppstg_reg_1028_pp0_it13 <= ap_reg_ppstg_reg_1028_pp0_it12;
        ap_reg_ppstg_reg_1028_pp0_it14 <= ap_reg_ppstg_reg_1028_pp0_it13;
        ap_reg_ppstg_reg_1028_pp0_it15 <= ap_reg_ppstg_reg_1028_pp0_it14;
        ap_reg_ppstg_reg_1028_pp0_it16 <= ap_reg_ppstg_reg_1028_pp0_it15;
        ap_reg_ppstg_reg_1028_pp0_it17 <= ap_reg_ppstg_reg_1028_pp0_it16;
        ap_reg_ppstg_reg_1028_pp0_it18 <= ap_reg_ppstg_reg_1028_pp0_it17;
        ap_reg_ppstg_reg_1028_pp0_it19 <= ap_reg_ppstg_reg_1028_pp0_it18;
        ap_reg_ppstg_reg_1028_pp0_it20 <= ap_reg_ppstg_reg_1028_pp0_it19;
        ap_reg_ppstg_reg_1028_pp0_it21 <= ap_reg_ppstg_reg_1028_pp0_it20;
        ap_reg_ppstg_reg_1028_pp0_it22 <= ap_reg_ppstg_reg_1028_pp0_it21;
        ap_reg_ppstg_reg_1028_pp0_it23 <= ap_reg_ppstg_reg_1028_pp0_it22;
        ap_reg_ppstg_reg_1028_pp0_it24 <= ap_reg_ppstg_reg_1028_pp0_it23;
        ap_reg_ppstg_reg_1028_pp0_it25 <= ap_reg_ppstg_reg_1028_pp0_it24;
        ap_reg_ppstg_reg_1028_pp0_it26 <= ap_reg_ppstg_reg_1028_pp0_it25;
        ap_reg_ppstg_reg_1028_pp0_it7 <= reg_1028;
        ap_reg_ppstg_reg_1028_pp0_it8 <= ap_reg_ppstg_reg_1028_pp0_it7;
        ap_reg_ppstg_reg_1028_pp0_it9 <= ap_reg_ppstg_reg_1028_pp0_it8;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it1 <= tmp_6_i_reg_1522;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it10 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it9;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it11 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it10;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it12 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it11;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it13 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it12;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it14 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it13;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it15 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it14;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it16 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it15;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it17 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it16;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it18 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it17;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it19 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it18;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it2 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it1;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it20 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it19;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it21 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it20;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it22 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it21;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it23 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it22;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it23;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it25 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it25;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it27 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it27;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it29 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it3 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it2;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it30 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it29;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it31 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it30;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it32 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it31;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it33 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it32;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it4 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it3;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it5 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it4;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it6 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it5;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it7 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it6;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it8 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it7;
        ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it9 <= ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it8;
        tmp_6_i_reg_1522 <= tmp_6_i_fu_1168_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36)) begin
        ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it24 <= acc_return_addr_9_reg_1676;
        ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it25 <= ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it24;
        ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it26 <= ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it25;
        ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it27 <= ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it26;
        ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it28 <= ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it27;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it24 <= acc_weight_returnA_returnB_add_6_reg_1694;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it25 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it24;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it26 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it25;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it27 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it26;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it28 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it27;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it29 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it28;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it30 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it29;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it31 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it30;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it32 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it31;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it33 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it32;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it34 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it33;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it24 <= acc_weight_returnSquare_addr_9_reg_1682;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it25 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it24;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it26 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it25;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it27 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it26;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it28 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it27;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it29 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it28;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it30 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it29;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it31 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it30;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it32 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it31;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it33 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it32;
        ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it24 <= acc_weight_return_addr_9_reg_1688;
        ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it25 <= ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it24;
        ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it26 <= ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it25;
        ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it27 <= ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it26;
        ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it28 <= ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it27;
        ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it29 <= ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it28;
        ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it30 <= ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it29;
        ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it31 <= ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it30;
        ap_reg_ppstg_i4_i_reg_870_pp2_it1 <= i4_i_reg_870;
        ap_reg_ppstg_i4_i_reg_870_pp2_it2 <= ap_reg_ppstg_i4_i_reg_870_pp2_it1;
        ap_reg_ppstg_i4_i_reg_870_pp2_it3 <= ap_reg_ppstg_i4_i_reg_870_pp2_it2;
        ap_reg_ppstg_i4_i_reg_870_pp2_it4 <= ap_reg_ppstg_i4_i_reg_870_pp2_it3;
        ap_reg_ppstg_i4_i_reg_870_pp2_it5 <= ap_reg_ppstg_i4_i_reg_870_pp2_it4;
        ap_reg_ppstg_reg_1028_pp2_it10 <= ap_reg_ppstg_reg_1028_pp2_it9;
        ap_reg_ppstg_reg_1028_pp2_it11 <= ap_reg_ppstg_reg_1028_pp2_it10;
        ap_reg_ppstg_reg_1028_pp2_it12 <= ap_reg_ppstg_reg_1028_pp2_it11;
        ap_reg_ppstg_reg_1028_pp2_it13 <= ap_reg_ppstg_reg_1028_pp2_it12;
        ap_reg_ppstg_reg_1028_pp2_it14 <= ap_reg_ppstg_reg_1028_pp2_it13;
        ap_reg_ppstg_reg_1028_pp2_it15 <= ap_reg_ppstg_reg_1028_pp2_it14;
        ap_reg_ppstg_reg_1028_pp2_it16 <= ap_reg_ppstg_reg_1028_pp2_it15;
        ap_reg_ppstg_reg_1028_pp2_it17 <= ap_reg_ppstg_reg_1028_pp2_it16;
        ap_reg_ppstg_reg_1028_pp2_it18 <= ap_reg_ppstg_reg_1028_pp2_it17;
        ap_reg_ppstg_reg_1028_pp2_it19 <= ap_reg_ppstg_reg_1028_pp2_it18;
        ap_reg_ppstg_reg_1028_pp2_it20 <= ap_reg_ppstg_reg_1028_pp2_it19;
        ap_reg_ppstg_reg_1028_pp2_it21 <= ap_reg_ppstg_reg_1028_pp2_it20;
        ap_reg_ppstg_reg_1028_pp2_it22 <= ap_reg_ppstg_reg_1028_pp2_it21;
        ap_reg_ppstg_reg_1028_pp2_it23 <= ap_reg_ppstg_reg_1028_pp2_it22;
        ap_reg_ppstg_reg_1028_pp2_it24 <= ap_reg_ppstg_reg_1028_pp2_it23;
        ap_reg_ppstg_reg_1028_pp2_it25 <= ap_reg_ppstg_reg_1028_pp2_it24;
        ap_reg_ppstg_reg_1028_pp2_it26 <= ap_reg_ppstg_reg_1028_pp2_it25;
        ap_reg_ppstg_reg_1028_pp2_it7 <= reg_1028;
        ap_reg_ppstg_reg_1028_pp2_it8 <= ap_reg_ppstg_reg_1028_pp2_it7;
        ap_reg_ppstg_reg_1028_pp2_it9 <= ap_reg_ppstg_reg_1028_pp2_it8;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it1 <= tmp_31_i_reg_1646;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it10 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it9;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it11 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it10;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it12 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it11;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it13 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it12;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it14 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it13;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it15 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it14;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it16 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it15;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it17 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it16;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it18 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it17;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it19 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it18;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it2 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it1;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it20 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it19;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it21 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it20;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it22 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it21;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it23 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it22;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it23;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it27 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it27;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it29 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it3 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it2;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it30 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it29;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it31 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it30;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it32 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it31;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it33 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it32;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it34 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it33;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it4 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it3;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it5 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it4;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it6 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it5;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it7 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it6;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it8 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it7;
        ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it9 <= ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it8;
        tmp_31_i_reg_1646 <= tmp_31_i_fu_1265_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23)) begin
        ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1 <= exitcond2_i_reg_1571;
        exitcond2_i_reg_1571 <= exitcond2_i_fu_1230_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_38)) begin
        ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1 <= exitcond_i_reg_1720;
        exitcond_i_reg_1720 <= exitcond_i_fu_1336_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it10 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it9;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it11 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it10;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it12 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it11;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it13 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it12;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it14 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it13;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it15 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it14;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it16 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it15;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it17 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it16;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it18 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it17;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it19 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it18;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it20 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it19;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it21 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it20;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it22 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it21;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it6 <= tmp_4_reg_1666;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it7 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it6;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it8 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it7;
        ap_reg_ppstg_tmp_4_reg_1666_pp2_it9 <= ap_reg_ppstg_tmp_4_reg_1666_pp2_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
        ap_reg_ppstg_tmp_reg_1543_pp0_it10 <= ap_reg_ppstg_tmp_reg_1543_pp0_it9;
        ap_reg_ppstg_tmp_reg_1543_pp0_it11 <= ap_reg_ppstg_tmp_reg_1543_pp0_it10;
        ap_reg_ppstg_tmp_reg_1543_pp0_it12 <= ap_reg_ppstg_tmp_reg_1543_pp0_it11;
        ap_reg_ppstg_tmp_reg_1543_pp0_it13 <= ap_reg_ppstg_tmp_reg_1543_pp0_it12;
        ap_reg_ppstg_tmp_reg_1543_pp0_it14 <= ap_reg_ppstg_tmp_reg_1543_pp0_it13;
        ap_reg_ppstg_tmp_reg_1543_pp0_it15 <= ap_reg_ppstg_tmp_reg_1543_pp0_it14;
        ap_reg_ppstg_tmp_reg_1543_pp0_it16 <= ap_reg_ppstg_tmp_reg_1543_pp0_it15;
        ap_reg_ppstg_tmp_reg_1543_pp0_it17 <= ap_reg_ppstg_tmp_reg_1543_pp0_it16;
        ap_reg_ppstg_tmp_reg_1543_pp0_it18 <= ap_reg_ppstg_tmp_reg_1543_pp0_it17;
        ap_reg_ppstg_tmp_reg_1543_pp0_it19 <= ap_reg_ppstg_tmp_reg_1543_pp0_it18;
        ap_reg_ppstg_tmp_reg_1543_pp0_it20 <= ap_reg_ppstg_tmp_reg_1543_pp0_it19;
        ap_reg_ppstg_tmp_reg_1543_pp0_it21 <= ap_reg_ppstg_tmp_reg_1543_pp0_it20;
        ap_reg_ppstg_tmp_reg_1543_pp0_it22 <= ap_reg_ppstg_tmp_reg_1543_pp0_it21;
        ap_reg_ppstg_tmp_reg_1543_pp0_it23 <= ap_reg_ppstg_tmp_reg_1543_pp0_it22;
        ap_reg_ppstg_tmp_reg_1543_pp0_it6 <= tmp_reg_1543;
        ap_reg_ppstg_tmp_reg_1543_pp0_it7 <= ap_reg_ppstg_tmp_reg_1543_pp0_it6;
        ap_reg_ppstg_tmp_reg_1543_pp0_it8 <= ap_reg_ppstg_tmp_reg_1543_pp0_it7;
        ap_reg_ppstg_tmp_reg_1543_pp0_it9 <= ap_reg_ppstg_tmp_reg_1543_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & ~(ap_const_lv1_0 == tmp_69_i_i_fu_1143_p2))) begin
        i_1_reg_1416 <= i_1_fu_1153_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23))) begin
        i_2_reg_1575 <= i_2_fu_1236_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & (tmp_6_i_reg_1522 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399))) begin
        i_3_reg_1538 <= i_3_fu_1192_p2;
        tmp_14_i_reg_1532 <= tmp_14_i_fu_1187_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_38))) begin
        i_4_reg_1724 <= i_4_fu_1342_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & (ap_const_lv1_0 == tmp_31_i_reg_1646) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415))) begin
        i_5_reg_1661 <= i_5_fu_1292_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it23))) begin
        lnReturnA_load_reg_1705 <= lnReturnA_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26)))) begin
        reg_1014 <= grp_fu_961_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it30)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it30)))) begin
        reg_1036 <= grp_fu_946_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it14)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it14)))) begin
        reg_1045 <= grp_fu_975_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it23)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it23)))) begin
        reg_1050 <= grp_fu_979_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26)))) begin
        reg_1067 <= grp_fu_967_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28)))) begin
        reg_1079 <= grp_fu_961_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it33)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it33)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it33)))) begin
        reg_1091 <= grp_fu_950_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_24) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg1_fsm_39) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1)))) begin
        reg_1098 <= grp_fu_946_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_25) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_40) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1)))) begin
        reg_1104 <= grp_fu_946_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_41) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1)))) begin
        reg_1110 <= grp_fu_946_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_lv1_0 == exitcond_i_reg_1720) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_41)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it29)))) begin
        reg_1116 <= acc_weight_returnA_returnB_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond2_i_fu_1230_p2))) begin
        tmp_11_i_reg_1580[0] <= tmp_11_i_fu_1242_p1[0];
tmp_11_i_reg_1580[1] <= tmp_11_i_fu_1242_p1[1];
tmp_11_i_reg_1580[2] <= tmp_11_i_fu_1242_p1[2];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0))) begin
        tmp_1_i_reg_1516 <= tmp_1_i_fu_1163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_lv1_0 == tmp_31_i_fu_1265_p2))) begin
        tmp_30_i_shift_reg_load_i_reg_1650 <= tmp_30_i_shift_reg_load_i_fu_1279_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_6_i_reg_1522 == ap_const_lv1_0))) begin
        tmp_4_i_reg_766 <= tmp_14_i_reg_1532;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it5))) begin
        tmp_4_reg_1666 <= tmp_4_fu_1303_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == tmp_6_i_fu_1168_p2))) begin
        tmp_5_i_tmp_4_i_reg_1526 <= tmp_5_i_tmp_4_i_fu_1179_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26))) begin
        tmp_66_i_reg_1710 <= grp_fu_971_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28))) begin
        tmp_67_i_reg_1715 <= grp_fu_967_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_38) & (ap_const_lv1_0 == exitcond_i_fu_1336_p2))) begin
        tmp_i_22_reg_1729[0] <= tmp_i_22_fu_1348_p1[0];
tmp_i_22_reg_1729[1] <= tmp_i_22_fu_1348_p1[1];
tmp_i_22_reg_1729[2] <= tmp_i_22_fu_1348_p1[2];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it5))) begin
        tmp_reg_1543 <= tmp_fu_1198_p1;
    end
end

/// NUMBER_OF_DAYS_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_748)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_748)) begin
        NUMBER_OF_DAYS_out_write = ap_const_logic_1;
    end else begin
        NUMBER_OF_DAYS_out_write = ap_const_logic_0;
    end
end

/// NUMBER_OF_INDICES_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_748)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_748)) begin
        NUMBER_OF_INDICES_out_write = ap_const_logic_1;
    end else begin
        NUMBER_OF_INDICES_out_write = ap_const_logic_0;
    end
end

/// acc_return_address0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp2_it23 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_cseq_ST_st21_fsm_20 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st8_fsm_7 or acc_return_addr_1_reg_1436 or ap_sig_cseq_ST_st20_fsm_19 or acc_return_addr_3_reg_1466 or acc_return_addr_5_reg_1496 or ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it28 or ap_sig_cseq_ST_pp1_stg0_fsm_23 or tmp_11_i_fu_1242_p1 or ap_sig_cseq_ST_st107_fsm_35 or acc_return_addr_9_reg_1676 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) begin
        acc_return_address0 = acc_return_addr_5_reg_1496;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34)) begin
        acc_return_address0 = acc_return_addr_3_reg_1466;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33)) begin
        acc_return_address0 = acc_return_addr_1_reg_1436;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it29))) begin
        acc_return_address0 = ap_reg_ppstg_acc_return_addr_7_reg_1553_pp0_it28;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        acc_return_address0 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        acc_return_address0 = ap_const_lv64_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        acc_return_address0 = ap_const_lv64_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it23) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37))) begin
        acc_return_address0 = acc_return_addr_9_reg_1676;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23))) begin
        acc_return_address0 = tmp_11_i_fu_1242_p1;
    end else begin
        acc_return_address0 = 'bx;
    end
end

/// acc_return_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it23 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it29 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_st21_fsm_20 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_st8_fsm_7 or acc_return_addr_reg_1421 or acc_return_addr_2_reg_1451 or ap_sig_cseq_ST_st20_fsm_19 or acc_return_addr_4_reg_1481 or acc_return_addr_7_reg_1553 or ap_sig_cseq_ST_st107_fsm_35 or ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it28 or ap_sig_cseq_ST_pp3_stg0_fsm_38 or tmp_i_22_fu_1348_p1 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it29))) begin
        acc_return_address1 = ap_reg_ppstg_acc_return_addr_9_reg_1676_pp2_it28;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) begin
        acc_return_address1 = acc_return_addr_4_reg_1481;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34)) begin
        acc_return_address1 = acc_return_addr_2_reg_1451;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33)) begin
        acc_return_address1 = acc_return_addr_reg_1421;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        acc_return_address1 = ap_const_lv64_5;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        acc_return_address1 = ap_const_lv64_3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        acc_return_address1 = ap_const_lv64_1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_38))) begin
        acc_return_address1 = tmp_i_22_fu_1348_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22))) begin
        acc_return_address1 = acc_return_addr_7_reg_1553;
    end else begin
        acc_return_address1 = 'bx;
    end
end

/// acc_return_ce0 assign process. ///
always @ (in_indices_TVALID or ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it23 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_sig_cseq_ST_st21_fsm_20 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_pp1_stg0_fsm_23 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23)) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it29)) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it23) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415)))) begin
        acc_return_ce0 = ap_const_logic_1;
    end else begin
        acc_return_ce0 = ap_const_logic_0;
    end
end

/// acc_return_ce1 assign process. ///
always @ (in_indices_TVALID or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it23 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it29 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_sig_cseq_ST_st21_fsm_20 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_pp3_stg0_fsm_38 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_38)) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it29)))) begin
        acc_return_ce1 = ap_const_logic_1;
    end else begin
        acc_return_ce1 = ap_const_logic_0;
    end
end

/// acc_return_d0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it29 or ap_sig_cseq_ST_st21_fsm_20 or reg_1036 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it29))) begin
        acc_return_d0 = reg_1036;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34))) begin
        acc_return_d0 = ap_const_lv32_0;
    end else begin
        acc_return_d0 = 'bx;
    end
end

/// acc_return_d1 assign process. ///
always @ (ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it29 or ap_sig_cseq_ST_st21_fsm_20 or reg_1036 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it29))) begin
        acc_return_d1 = reg_1036;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34))) begin
        acc_return_d1 = ap_const_lv32_0;
    end else begin
        acc_return_d1 = 'bx;
    end
end

/// acc_return_we0 assign process. ///
always @ (in_indices_TVALID or ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it29 or ap_sig_cseq_ST_st21_fsm_20 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28 or ap_sig_cseq_ST_st8_fsm_7 or tmp_69_i_i_fu_1143_p2 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or tmp_26_i_fu_1256_p2 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_lv1_0 == tmp_69_i_i_fu_1143_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) & ~(ap_const_lv1_0 == tmp_26_i_fu_1256_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34))) begin
        acc_return_we0 = ap_const_logic_1;
    end else begin
        acc_return_we0 = ap_const_logic_0;
    end
end

/// acc_return_we1 assign process. ///
always @ (in_indices_TVALID or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it29 or ap_sig_cseq_ST_st21_fsm_20 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28 or ap_sig_cseq_ST_st8_fsm_7 or tmp_69_i_i_fu_1143_p2 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or tmp_26_i_fu_1256_p2 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_lv1_0 == tmp_69_i_i_fu_1143_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) & ~(ap_const_lv1_0 == tmp_26_i_fu_1256_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it29) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28)))) begin
        acc_return_we1 = ap_const_logic_1;
    end else begin
        acc_return_we1 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_returnB_address0 assign process. ///
always @ (ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it29 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_pp3_stg2_fsm_40 or acc_weight_returnA_returnB_add_reg_1608 or acc_weight_returnA_returnB_add_2_reg_1618 or acc_weight_returnA_returnB_add_4_reg_1628 or ap_sig_cseq_ST_st107_fsm_35 or ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it28 or tmp_i_22_reg_1729 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) begin
        acc_weight_returnA_returnB_address0 = acc_weight_returnA_returnB_add_4_reg_1628;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34)) begin
        acc_weight_returnA_returnB_address0 = acc_weight_returnA_returnB_add_2_reg_1618;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33)) begin
        acc_weight_returnA_returnB_address0 = acc_weight_returnA_returnB_add_reg_1608;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_40))) begin
        acc_weight_returnA_returnB_address0 = tmp_i_22_reg_1729;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it29))) begin
        acc_weight_returnA_returnB_address0 = ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it28;
    end else begin
        acc_weight_returnA_returnB_address0 = 'bx;
    end
end

/// acc_weight_returnA_returnB_address1 assign process. ///
always @ (ap_reg_ppiten_pp2_it34 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or acc_weight_returnA_returnB_add_1_reg_1613 or acc_weight_returnA_returnB_add_3_reg_1623 or acc_weight_returnA_returnB_add_5_reg_1633 or ap_sig_cseq_ST_st107_fsm_35 or ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it34 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it34) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37))) begin
        acc_weight_returnA_returnB_address1 = ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1694_pp2_it34;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) begin
        acc_weight_returnA_returnB_address1 = acc_weight_returnA_returnB_add_5_reg_1633;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34)) begin
        acc_weight_returnA_returnB_address1 = acc_weight_returnA_returnB_add_3_reg_1623;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33)) begin
        acc_weight_returnA_returnB_address1 = acc_weight_returnA_returnB_add_1_reg_1613;
    end else begin
        acc_weight_returnA_returnB_address1 = 'bx;
    end
end

/// acc_weight_returnA_returnB_ce0 assign process. ///
always @ (in_indices_TVALID or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it29 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_pp3_stg2_fsm_40 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_40)) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it29)))) begin
        acc_weight_returnA_returnB_ce0 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_returnB_ce0 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_returnB_ce1 assign process. ///
always @ (in_indices_TVALID or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it34 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it34) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415)))) begin
        acc_weight_returnA_returnB_ce1 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_returnB_ce1 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_returnB_d1 assign process. ///
always @ (ap_reg_ppiten_pp2_it34 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or reg_1091 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it34) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37))) begin
        acc_weight_returnA_returnB_d1 = reg_1091;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34))) begin
        acc_weight_returnA_returnB_d1 = ap_const_lv32_0;
    end else begin
        acc_weight_returnA_returnB_d1 = 'bx;
    end
end

/// acc_weight_returnA_returnB_we0 assign process. ///
always @ (in_indices_TVALID or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or tmp_26_i_fu_1256_p2 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) & ~(ap_const_lv1_0 == tmp_26_i_fu_1256_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34))) begin
        acc_weight_returnA_returnB_we0 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_returnB_we0 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_returnB_we1 assign process. ///
always @ (in_indices_TVALID or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it34 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_sig_cseq_ST_st107_fsm_35 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it34 or ap_sig_cseq_ST_st105_fsm_33 or tmp_26_i_fu_1256_p2 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) & ~(ap_const_lv1_0 == tmp_26_i_fu_1256_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it34) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it34)))) begin
        acc_weight_returnA_returnB_we1 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_returnB_we1 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquare_address0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp2_it28 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_pp1_stg1_fsm_24 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st8_fsm_7 or acc_weight_returnSquare_addr_1_reg_1441 or ap_sig_cseq_ST_st20_fsm_19 or acc_weight_returnSquare_addr_3_reg_1471 or acc_weight_returnSquare_addr_5_reg_1501 or ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it33 or tmp_11_i_reg_1580 or ap_sig_cseq_ST_st107_fsm_35 or ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it28 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) begin
        acc_weight_returnSquare_address0 = acc_weight_returnSquare_addr_5_reg_1501;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34)) begin
        acc_weight_returnSquare_address0 = acc_weight_returnSquare_addr_3_reg_1471;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33)) begin
        acc_weight_returnSquare_address0 = acc_weight_returnSquare_addr_1_reg_1441;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it34))) begin
        acc_weight_returnSquare_address0 = ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it33;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        acc_weight_returnSquare_address0 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        acc_weight_returnSquare_address0 = ap_const_lv64_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        acc_weight_returnSquare_address0 = ap_const_lv64_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it28) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37))) begin
        acc_weight_returnSquare_address0 = ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it28;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_24) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        acc_weight_returnSquare_address0 = tmp_11_i_reg_1580;
    end else begin
        acc_weight_returnSquare_address0 = 'bx;
    end
end

/// acc_weight_returnSquare_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it28 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it34 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_pp3_stg1_fsm_39 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_st8_fsm_7 or acc_weight_returnSquare_addr_reg_1426 or ap_sig_cseq_ST_st20_fsm_19 or acc_weight_returnSquare_addr_2_reg_1456 or acc_weight_returnSquare_addr_4_reg_1486 or ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it28 or ap_sig_cseq_ST_st107_fsm_35 or ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it33 or tmp_i_22_reg_1729 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it34))) begin
        acc_weight_returnSquare_address1 = ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1682_pp2_it33;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) begin
        acc_weight_returnSquare_address1 = acc_weight_returnSquare_addr_4_reg_1486;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34)) begin
        acc_weight_returnSquare_address1 = acc_weight_returnSquare_addr_2_reg_1456;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33)) begin
        acc_weight_returnSquare_address1 = acc_weight_returnSquare_addr_reg_1426;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        acc_weight_returnSquare_address1 = ap_const_lv64_5;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        acc_weight_returnSquare_address1 = ap_const_lv64_3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        acc_weight_returnSquare_address1 = ap_const_lv64_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg1_fsm_39) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
        acc_weight_returnSquare_address1 = tmp_i_22_reg_1729;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it28) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22))) begin
        acc_weight_returnSquare_address1 = ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1559_pp0_it28;
    end else begin
        acc_weight_returnSquare_address1 = 'bx;
    end
end

/// acc_weight_returnSquare_ce0 assign process. ///
always @ (in_indices_TVALID or ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it28 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_pp1_stg1_fsm_24 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_24) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it34)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it28) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415)))) begin
        acc_weight_returnSquare_ce0 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquare_ce0 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquare_ce1 assign process. ///
always @ (in_indices_TVALID or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it28 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it34 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_pp3_stg1_fsm_39 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg1_fsm_39) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it28) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it34)))) begin
        acc_weight_returnSquare_ce1 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquare_ce1 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquare_d0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it34 or ap_sig_cseq_ST_st21_fsm_20 or reg_1091 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it34))) begin
        acc_weight_returnSquare_d0 = reg_1091;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34))) begin
        acc_weight_returnSquare_d0 = ap_const_lv32_0;
    end else begin
        acc_weight_returnSquare_d0 = 'bx;
    end
end

/// acc_weight_returnSquare_d1 assign process. ///
always @ (ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it34 or ap_sig_cseq_ST_st21_fsm_20 or reg_1091 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it34))) begin
        acc_weight_returnSquare_d1 = reg_1091;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34))) begin
        acc_weight_returnSquare_d1 = ap_const_lv32_0;
    end else begin
        acc_weight_returnSquare_d1 = 'bx;
    end
end

/// acc_weight_returnSquare_we0 assign process. ///
always @ (in_indices_TVALID or ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it34 or ap_sig_cseq_ST_st21_fsm_20 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it33 or ap_sig_cseq_ST_st8_fsm_7 or tmp_69_i_i_fu_1143_p2 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or tmp_26_i_fu_1256_p2 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_lv1_0 == tmp_69_i_i_fu_1143_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) & ~(ap_const_lv1_0 == tmp_26_i_fu_1256_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it33)))) begin
        acc_weight_returnSquare_we0 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquare_we0 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquare_we1 assign process. ///
always @ (in_indices_TVALID or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it34 or ap_sig_cseq_ST_st21_fsm_20 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it33 or ap_sig_cseq_ST_st8_fsm_7 or tmp_69_i_i_fu_1143_p2 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or tmp_26_i_fu_1256_p2 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_lv1_0 == tmp_69_i_i_fu_1143_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) & ~(ap_const_lv1_0 == tmp_26_i_fu_1256_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it34) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it33)))) begin
        acc_weight_returnSquare_we1 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquare_we1 = ap_const_logic_0;
    end
end

/// acc_weight_return_address0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it26 or ap_reg_ppiten_pp2_it31 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_pp1_stg1_fsm_24 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st8_fsm_7 or acc_weight_return_addr_1_reg_1446 or ap_sig_cseq_ST_st20_fsm_19 or acc_weight_return_addr_3_reg_1476 or acc_weight_return_addr_5_reg_1506 or ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it25 or tmp_11_i_reg_1580 or ap_sig_cseq_ST_st107_fsm_35 or ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it31 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it31) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37))) begin
        acc_weight_return_address0 = ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it31;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) begin
        acc_weight_return_address0 = acc_weight_return_addr_5_reg_1506;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34)) begin
        acc_weight_return_address0 = acc_weight_return_addr_3_reg_1476;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33)) begin
        acc_weight_return_address0 = acc_weight_return_addr_1_reg_1446;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        acc_weight_return_address0 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        acc_weight_return_address0 = ap_const_lv64_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        acc_weight_return_address0 = ap_const_lv64_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_24) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        acc_weight_return_address0 = tmp_11_i_reg_1580;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it26))) begin
        acc_weight_return_address0 = ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it25;
    end else begin
        acc_weight_return_address0 = 'bx;
    end
end

/// acc_weight_return_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it31 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it26 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_st21_fsm_20 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_pp3_stg2_fsm_40 or ap_sig_cseq_ST_st8_fsm_7 or acc_weight_return_addr_reg_1431 or ap_sig_cseq_ST_st20_fsm_19 or acc_weight_return_addr_2_reg_1461 or acc_weight_return_addr_4_reg_1491 or ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it31 or ap_sig_cseq_ST_st107_fsm_35 or ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it25 or tmp_i_22_reg_1729 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) begin
        acc_weight_return_address1 = acc_weight_return_addr_4_reg_1491;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34)) begin
        acc_weight_return_address1 = acc_weight_return_addr_2_reg_1461;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33)) begin
        acc_weight_return_address1 = acc_weight_return_addr_reg_1431;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22))) begin
        acc_weight_return_address1 = ap_reg_ppstg_acc_weight_return_addr_7_reg_1565_pp0_it31;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        acc_weight_return_address1 = ap_const_lv64_5;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        acc_weight_return_address1 = ap_const_lv64_3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        acc_weight_return_address1 = ap_const_lv64_1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_40))) begin
        acc_weight_return_address1 = tmp_i_22_reg_1729;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it26))) begin
        acc_weight_return_address1 = ap_reg_ppstg_acc_weight_return_addr_9_reg_1688_pp2_it25;
    end else begin
        acc_weight_return_address1 = 'bx;
    end
end

/// acc_weight_return_ce0 assign process. ///
always @ (in_indices_TVALID or ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it26 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it31 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_pp1_stg1_fsm_24 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_24) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it31) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415)))) begin
        acc_weight_return_ce0 = ap_const_logic_1;
    end else begin
        acc_weight_return_ce0 = ap_const_logic_0;
    end
end

/// acc_weight_return_ce1 assign process. ///
always @ (in_indices_TVALID or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it31 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it26 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_sig_cseq_ST_st21_fsm_20 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_pp3_stg2_fsm_40 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_40)) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it26)))) begin
        acc_weight_return_ce1 = ap_const_logic_1;
    end else begin
        acc_weight_return_ce1 = ap_const_logic_0;
    end
end

/// acc_weight_return_d0 assign process. ///
always @ (ap_reg_ppiten_pp2_it31 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_cseq_ST_st21_fsm_20 or reg_1036 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it31) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37))) begin
        acc_weight_return_d0 = reg_1036;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34))) begin
        acc_weight_return_d0 = ap_const_lv32_0;
    end else begin
        acc_weight_return_d0 = 'bx;
    end
end

/// acc_weight_return_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it31 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_st21_fsm_20 or reg_1036 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22))) begin
        acc_weight_return_d1 = reg_1036;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35) | (ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34))) begin
        acc_weight_return_d1 = ap_const_lv32_0;
    end else begin
        acc_weight_return_d1 = 'bx;
    end
end

/// acc_weight_return_we0 assign process. ///
always @ (in_indices_TVALID or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it31 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st8_fsm_7 or tmp_69_i_i_fu_1143_p2 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st107_fsm_35 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it31 or ap_sig_cseq_ST_st105_fsm_33 or tmp_26_i_fu_1256_p2 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_lv1_0 == tmp_69_i_i_fu_1143_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) & ~(ap_const_lv1_0 == tmp_26_i_fu_1256_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it31) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it31)))) begin
        acc_weight_return_we0 = ap_const_logic_1;
    end else begin
        acc_weight_return_we0 = ap_const_logic_0;
    end
end

/// acc_weight_return_we1 assign process. ///
always @ (in_indices_TVALID or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it31 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st8_fsm_7 or tmp_69_i_i_fu_1143_p2 or ap_sig_cseq_ST_st20_fsm_19 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it31 or ap_sig_cseq_ST_st107_fsm_35 or ap_sig_cseq_ST_st105_fsm_33 or tmp_26_i_fu_1256_p2 or ap_sig_cseq_ST_st106_fsm_34)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) & (ap_const_lv1_0 == tmp_69_i_i_fu_1143_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) & ~(ap_const_lv1_0 == tmp_26_i_fu_1256_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st106_fsm_34) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it31)))) begin
        acc_weight_return_we1 = ap_const_logic_1;
    end else begin
        acc_weight_return_we1 = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st105_fsm_33 or tmp_26_i_fu_1256_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) & (ap_const_lv1_0 == tmp_26_i_fu_1256_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st105_fsm_33 or tmp_26_i_fu_1256_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st105_fsm_33) & (ap_const_lv1_0 == tmp_26_i_fu_1256_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_21 assign process. ///
always @ (ap_sig_bdd_162)
begin
    if (ap_sig_bdd_162) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_21 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg1_fsm_22 assign process. ///
always @ (ap_sig_bdd_392)
begin
    if (ap_sig_bdd_392) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_22 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg0_fsm_23 assign process. ///
always @ (ap_sig_bdd_959)
begin
    if (ap_sig_bdd_959) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_23 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg1_fsm_24 assign process. ///
always @ (ap_sig_bdd_584)
begin
    if (ap_sig_bdd_584) begin
        ap_sig_cseq_ST_pp1_stg1_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg1_fsm_24 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg2_fsm_25 assign process. ///
always @ (ap_sig_bdd_634)
begin
    if (ap_sig_bdd_634) begin
        ap_sig_cseq_ST_pp1_stg2_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg2_fsm_25 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg3_fsm_26 assign process. ///
always @ (ap_sig_bdd_720)
begin
    if (ap_sig_bdd_720) begin
        ap_sig_cseq_ST_pp1_stg3_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg3_fsm_26 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg4_fsm_27 assign process. ///
always @ (ap_sig_bdd_1605)
begin
    if (ap_sig_bdd_1605) begin
        ap_sig_cseq_ST_pp1_stg4_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg4_fsm_27 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg5_fsm_28 assign process. ///
always @ (ap_sig_bdd_1822)
begin
    if (ap_sig_bdd_1822) begin
        ap_sig_cseq_ST_pp1_stg5_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg5_fsm_28 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg6_fsm_29 assign process. ///
always @ (ap_sig_bdd_1831)
begin
    if (ap_sig_bdd_1831) begin
        ap_sig_cseq_ST_pp1_stg6_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg6_fsm_29 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg7_fsm_30 assign process. ///
always @ (ap_sig_bdd_1840)
begin
    if (ap_sig_bdd_1840) begin
        ap_sig_cseq_ST_pp1_stg7_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg7_fsm_30 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg8_fsm_31 assign process. ///
always @ (ap_sig_bdd_1239)
begin
    if (ap_sig_bdd_1239) begin
        ap_sig_cseq_ST_pp1_stg8_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg8_fsm_31 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp2_stg0_fsm_36 assign process. ///
always @ (ap_sig_bdd_273)
begin
    if (ap_sig_bdd_273) begin
        ap_sig_cseq_ST_pp2_stg0_fsm_36 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg0_fsm_36 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp2_stg1_fsm_37 assign process. ///
always @ (ap_sig_bdd_410)
begin
    if (ap_sig_bdd_410) begin
        ap_sig_cseq_ST_pp2_stg1_fsm_37 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg1_fsm_37 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg0_fsm_38 assign process. ///
always @ (ap_sig_bdd_1170)
begin
    if (ap_sig_bdd_1170) begin
        ap_sig_cseq_ST_pp3_stg0_fsm_38 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg0_fsm_38 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg1_fsm_39 assign process. ///
always @ (ap_sig_bdd_599)
begin
    if (ap_sig_bdd_599) begin
        ap_sig_cseq_ST_pp3_stg1_fsm_39 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg1_fsm_39 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg2_fsm_40 assign process. ///
always @ (ap_sig_bdd_683)
begin
    if (ap_sig_bdd_683) begin
        ap_sig_cseq_ST_pp3_stg2_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg2_fsm_40 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg3_fsm_41 assign process. ///
always @ (ap_sig_bdd_648)
begin
    if (ap_sig_bdd_648) begin
        ap_sig_cseq_ST_pp3_stg3_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg3_fsm_41 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg4_fsm_42 assign process. ///
always @ (ap_sig_bdd_1194)
begin
    if (ap_sig_bdd_1194) begin
        ap_sig_cseq_ST_pp3_stg4_fsm_42 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg4_fsm_42 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg5_fsm_43 assign process. ///
always @ (ap_sig_bdd_1619)
begin
    if (ap_sig_bdd_1619) begin
        ap_sig_cseq_ST_pp3_stg5_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg5_fsm_43 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg6_fsm_44 assign process. ///
always @ (ap_sig_bdd_1867)
begin
    if (ap_sig_bdd_1867) begin
        ap_sig_cseq_ST_pp3_stg6_fsm_44 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg6_fsm_44 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg7_fsm_45 assign process. ///
always @ (ap_sig_bdd_1876)
begin
    if (ap_sig_bdd_1876) begin
        ap_sig_cseq_ST_pp3_stg7_fsm_45 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg7_fsm_45 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg8_fsm_46 assign process. ///
always @ (ap_sig_bdd_1258)
begin
    if (ap_sig_bdd_1258) begin
        ap_sig_cseq_ST_pp3_stg8_fsm_46 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg8_fsm_46 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st104_fsm_32 assign process. ///
always @ (ap_sig_bdd_982)
begin
    if (ap_sig_bdd_982) begin
        ap_sig_cseq_ST_st104_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st104_fsm_32 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st105_fsm_33 assign process. ///
always @ (ap_sig_bdd_1458)
begin
    if (ap_sig_bdd_1458) begin
        ap_sig_cseq_ST_st105_fsm_33 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st105_fsm_33 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st106_fsm_34 assign process. ///
always @ (ap_sig_bdd_1471)
begin
    if (ap_sig_bdd_1471) begin
        ap_sig_cseq_ST_st106_fsm_34 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st106_fsm_34 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st107_fsm_35 assign process. ///
always @ (ap_sig_bdd_1001)
begin
    if (ap_sig_bdd_1001) begin
        ap_sig_cseq_ST_st107_fsm_35 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st107_fsm_35 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_1595)
begin
    if (ap_sig_bdd_1595) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_1755)
begin
    if (ap_sig_bdd_1755) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_11 assign process. ///
always @ (ap_sig_bdd_1763)
begin
    if (ap_sig_bdd_1763) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_12 assign process. ///
always @ (ap_sig_bdd_1771)
begin
    if (ap_sig_bdd_1771) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st14_fsm_13 assign process. ///
always @ (ap_sig_bdd_1779)
begin
    if (ap_sig_bdd_1779) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st15_fsm_14 assign process. ///
always @ (ap_sig_bdd_1787)
begin
    if (ap_sig_bdd_1787) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st16_fsm_15 assign process. ///
always @ (ap_sig_bdd_1795)
begin
    if (ap_sig_bdd_1795) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st17_fsm_16 assign process. ///
always @ (ap_sig_bdd_1803)
begin
    if (ap_sig_bdd_1803) begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st18_fsm_17 assign process. ///
always @ (ap_sig_bdd_505)
begin
    if (ap_sig_bdd_505) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st192_fsm_47 assign process. ///
always @ (ap_sig_bdd_1205)
begin
    if (ap_sig_bdd_1205) begin
        ap_sig_cseq_ST_st192_fsm_47 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st192_fsm_47 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st19_fsm_18 assign process. ///
always @ (ap_sig_bdd_1327)
begin
    if (ap_sig_bdd_1327) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_67)
begin
    if (ap_sig_bdd_67) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st20_fsm_19 assign process. ///
always @ (ap_sig_bdd_797)
begin
    if (ap_sig_bdd_797) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st21_fsm_20 assign process. ///
always @ (ap_sig_bdd_441)
begin
    if (ap_sig_bdd_441) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_1335)
begin
    if (ap_sig_bdd_1335) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_1914)
begin
    if (ap_sig_bdd_1914) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_1922)
begin
    if (ap_sig_bdd_1922) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_1930)
begin
    if (ap_sig_bdd_1930) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_383)
begin
    if (ap_sig_bdd_383) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_760)
begin
    if (ap_sig_bdd_760) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_769)
begin
    if (ap_sig_bdd_769) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_434)
begin
    if (ap_sig_bdd_434) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// grp_fu_1207_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it5 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it14 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it6 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it7 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it8 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it9 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it10 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it11 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it12 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it13 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it15 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it16 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it17 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it18 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it19 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it20 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it21 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it22)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it13) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it21))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it13) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it21))))) begin
        grp_fu_1207_ce = ap_const_logic_1;
    end else begin
        grp_fu_1207_ce = ap_const_logic_0;
    end
end

/// grp_fu_1312_ce assign process. ///
always @ (ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it5 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it14 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it6 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it7 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it8 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it9 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it10 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it11 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it12 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it13 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it15 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it16 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it17 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it18 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it19 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it20 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it21 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it22)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it13) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it21))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it13) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it21))))) begin
        grp_fu_1312_ce = ap_const_logic_1;
    end else begin
        grp_fu_1312_ce = ap_const_logic_0;
    end
end

/// grp_fu_946_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26 or ap_sig_cseq_ST_st18_fsm_17 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it30 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it30 or ap_sig_cseq_ST_pp1_stg1_fsm_24 or exitcond2_i_reg_1571 or ap_sig_cseq_ST_pp3_stg1_fsm_39 or exitcond_i_reg_1720 or ap_sig_cseq_ST_pp1_stg2_fsm_25 or ap_sig_cseq_ST_pp3_stg3_fsm_41 or ap_sig_cseq_ST_pp3_stg2_fsm_40 or ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1 or ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1 or ap_sig_cseq_ST_pp1_stg3_fsm_26 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it29 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it25 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it27 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it29 or ap_sig_cseq_ST_pp1_stg0_fsm_23 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it27 or ap_sig_cseq_ST_pp3_stg0_fsm_38 or ap_sig_cseq_ST_pp3_stg4_fsm_42 or ap_sig_cseq_ST_pp1_stg8_fsm_31 or ap_sig_cseq_ST_pp3_stg8_fsm_46 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_pp1_stg4_fsm_27 or ap_sig_cseq_ST_pp3_stg5_fsm_43 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st14_fsm_13 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st17_fsm_16 or ap_sig_cseq_ST_pp1_stg5_fsm_28 or ap_sig_cseq_ST_pp1_stg6_fsm_29 or ap_sig_cseq_ST_pp1_stg7_fsm_30 or ap_sig_cseq_ST_pp3_stg6_fsm_44 or ap_sig_cseq_ST_pp3_stg7_fsm_45)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st17_fsm_16) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it27) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it29))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it27) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it29))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_25) & ((ap_const_lv1_0 == exitcond2_i_reg_1571) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_26) & ((ap_const_lv1_0 == exitcond2_i_reg_1571) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_27) & (ap_const_lv1_0 == exitcond2_i_reg_1571)) | ((ap_const_lv1_0 == exitcond2_i_reg_1571) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg5_fsm_28)) | ((ap_const_lv1_0 == exitcond2_i_reg_1571) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg6_fsm_29)) | ((ap_const_lv1_0 == exitcond2_i_reg_1571) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg7_fsm_30)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg8_fsm_31) & (ap_const_lv1_0 == exitcond2_i_reg_1571)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23) & (ap_const_lv1_0 == exitcond2_i_reg_1571)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_24) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it27))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it27))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_40) & ((ap_const_lv1_0 == exitcond_i_reg_1720) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_41) & ((ap_const_lv1_0 == exitcond_i_reg_1720) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_42) & ((ap_const_lv1_0 == exitcond_i_reg_1720) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg5_fsm_43) & (ap_const_lv1_0 == exitcond_i_reg_1720)) | ((ap_const_lv1_0 == exitcond_i_reg_1720) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg6_fsm_44)) | ((ap_const_lv1_0 == exitcond_i_reg_1720) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg7_fsm_45)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg8_fsm_46) & (ap_const_lv1_0 == exitcond_i_reg_1720)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_38) & (ap_const_lv1_0 == exitcond_i_reg_1720)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg1_fsm_39) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1)))) begin
        grp_fu_946_ce = ap_const_logic_1;
    end else begin
        grp_fu_946_ce = ap_const_logic_0;
    end
end

/// grp_fu_946_p0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it27 or tmp_9_reg_799 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it24 or ap_reg_ppiten_pp2_it27 or tmp_8_reg_882 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or reg_1028 or reg_1060 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp3_it0 or reg_1072 or ap_sig_cseq_ST_pp1_stg2_fsm_25 or ap_sig_cseq_ST_pp3_stg3_fsm_41 or ap_sig_cseq_ST_pp3_stg2_fsm_40 or ap_sig_cseq_ST_pp1_stg3_fsm_26 or ap_sig_cseq_ST_pp3_stg4_fsm_42 or tmp_1_phi_fu_817_p4 or tmp_2_phi_fu_830_p4 or tmp_7_phi_fu_900_p4 or tmp_5_phi_fu_913_p4 or tmp_3_phi_fu_926_p4 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_pp1_stg4_fsm_27 or ap_sig_cseq_ST_pp3_stg5_fsm_43)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg5_fsm_43))) begin
        grp_fu_946_p0 = tmp_8_reg_882;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_42))) begin
        grp_fu_946_p0 = tmp_7_phi_fu_900_p4;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_41))) begin
        grp_fu_946_p0 = tmp_5_phi_fu_913_p4;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_40))) begin
        grp_fu_946_p0 = tmp_3_phi_fu_926_p4;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_27))) begin
        grp_fu_946_p0 = tmp_9_reg_799;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_26))) begin
        grp_fu_946_p0 = tmp_1_phi_fu_817_p4;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_25))) begin
        grp_fu_946_p0 = tmp_2_phi_fu_830_p4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it27)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it27)))) begin
        grp_fu_946_p0 = reg_1072;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37)))) begin
        grp_fu_946_p0 = reg_1060;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_fu_946_p0 = reg_1028;
    end else begin
        grp_fu_946_p0 = 'bx;
    end
end

/// grp_fu_946_p1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it27 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it24 or ap_reg_ppiten_pp2_it27 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or reg_1021 or reg_1050 or reg_1060 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp3_it0 or reg_1067 or reg_1072 or ap_sig_cseq_ST_pp1_stg2_fsm_25 or ap_sig_cseq_ST_pp3_stg3_fsm_41 or reg_1084 or ap_sig_cseq_ST_pp3_stg2_fsm_40 or ap_sig_cseq_ST_pp1_stg3_fsm_26 or reg_1116 or ap_sig_cseq_ST_pp3_stg4_fsm_42 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_pp1_stg4_fsm_27 or ap_sig_cseq_ST_pp3_stg5_fsm_43)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg5_fsm_43))) begin
        grp_fu_946_p1 = reg_1116;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_42)))) begin
        grp_fu_946_p1 = reg_1072;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_41)))) begin
        grp_fu_946_p1 = reg_1084;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_40)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_25)))) begin
        grp_fu_946_p1 = reg_1060;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it27)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it27)))) begin
        grp_fu_946_p1 = reg_1067;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37)))) begin
        grp_fu_946_p1 = reg_1050;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_fu_946_p1 = reg_1021;
    end else begin
        grp_fu_946_p1 = 'bx;
    end
end

/// grp_fu_950_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it30 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it30 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it33 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it33 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it29 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it29 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it31 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it32 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it31 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it32)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it32))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it32))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it32))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it32))))) begin
        grp_fu_950_ce = ap_const_logic_1;
    end else begin
        grp_fu_950_ce = ap_const_logic_0;
    end
end

/// grp_fu_950_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it29 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it29 or ap_reg_ppiten_pp2_it30 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or reg_1084 or reg_1116)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it30))) begin
        grp_fu_950_p0 = reg_1116;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it29) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37)))) begin
        grp_fu_950_p0 = reg_1084;
    end else begin
        grp_fu_950_p0 = 'bx;
    end
end

/// grp_fu_950_p1 assign process. ///
always @ (ap_reg_ppiten_pp0_it29 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it29 or ap_reg_ppiten_pp2_it30 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or reg_1079 or tmp_67_i_reg_1715)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it30))) begin
        grp_fu_950_p1 = tmp_67_i_reg_1715;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it29) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37)))) begin
        grp_fu_950_p1 = reg_1079;
    end else begin
        grp_fu_950_p1 = 'bx;
    end
end

/// grp_fu_961_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it25 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it27 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it27 or ap_sig_cseq_ST_st2_fsm_1 or exitcond_i_i_fu_1122_p2 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_i_i_fu_1122_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it27))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it27))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it27))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it27))))) begin
        grp_fu_961_ce = ap_const_logic_1;
    end else begin
        grp_fu_961_ce = ap_const_logic_0;
    end
end

/// grp_fu_961_p0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it27 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it24 or ap_reg_ppiten_pp2_it27 or reg_1014 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or reg_1050 or tmp_i_i_reg_731 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it27)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it27)))) begin
        grp_fu_961_p0 = reg_1014;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37)))) begin
        grp_fu_961_p0 = reg_1050;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_961_p0 = tmp_i_i_reg_731;
    end else begin
        grp_fu_961_p0 = 'bx;
    end
end

/// grp_fu_961_p1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it27 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it24 or ap_reg_ppiten_pp2_it27 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_reg_ppstg_reg_1028_pp0_it26 or ap_reg_ppstg_reg_1028_pp2_it26 or reg_1050 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it27))) begin
        grp_fu_961_p1 = ap_reg_ppstg_reg_1028_pp2_it26;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it27))) begin
        grp_fu_961_p1 = ap_reg_ppstg_reg_1028_pp0_it26;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37)))) begin
        grp_fu_961_p1 = reg_1050;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_961_p1 = ap_const_lv32_3F70A3D7;
    end else begin
        grp_fu_961_p1 = 'bx;
    end
end

/// grp_fu_967_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it25 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it27)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it27))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it27))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it25))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it25))))) begin
        grp_fu_967_ce = ap_const_logic_1;
    end else begin
        grp_fu_967_ce = ap_const_logic_0;
    end
end

/// grp_fu_967_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it24 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it24 or ap_reg_ppiten_pp2_it27 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or reg_1050 or tmp_66_i_reg_1710)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it27))) begin
        grp_fu_967_p0 = tmp_66_i_reg_1710;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37)))) begin
        grp_fu_967_p0 = reg_1050;
    end else begin
        grp_fu_967_p0 = 'bx;
    end
end

/// grp_fu_967_p1 assign process. ///
always @ (ap_reg_ppiten_pp0_it24 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it24 or ap_reg_ppiten_pp2_it27 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_reg_ppstg_reg_1028_pp0_it24 or ap_reg_ppstg_reg_1028_pp2_it24 or ap_reg_ppstg_reg_1028_pp2_it26)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it27))) begin
        grp_fu_967_p1 = ap_reg_ppstg_reg_1028_pp2_it26;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37))) begin
        grp_fu_967_p1 = ap_reg_ppstg_reg_1028_pp2_it24;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22))) begin
        grp_fu_967_p1 = ap_reg_ppstg_reg_1028_pp0_it24;
    end else begin
        grp_fu_967_p1 = 'bx;
    end
end

/// grp_fu_971_ce assign process. ///
always @ (ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it25))))) begin
        grp_fu_971_ce = ap_const_logic_1;
    end else begin
        grp_fu_971_ce = ap_const_logic_0;
    end
end

/// grp_fu_975_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or tmp_6_i_reg_1522 or ap_sig_bdd_399 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or tmp_31_i_reg_1646 or ap_sig_bdd_415 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it5 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it5 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it14 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it14 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it1 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it2 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it3 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it4 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it6 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it7 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it8 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it9 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it10 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it11 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it12 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it13 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it1 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it2 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it3 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it4 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it6 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it7 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it8 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it9 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it10 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it11 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it12 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it13)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & ((tmp_6_i_reg_1522 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it1) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it2) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it3) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it4) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it13))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & ((tmp_6_i_reg_1522 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it1) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it2) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it3) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it4) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it13))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & ((ap_const_lv1_0 == tmp_31_i_reg_1646) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it1) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it2) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it3) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it4) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it13))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & ((ap_const_lv1_0 == tmp_31_i_reg_1646) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it1) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it2) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it3) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it4) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it13))))) begin
        grp_fu_975_ce = ap_const_logic_1;
    end else begin
        grp_fu_975_ce = ap_const_logic_0;
    end
end

/// grp_fu_975_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or tmp_5_i_tmp_4_i_reg_1526 or tmp_30_i_shift_reg_load_i_reg_1650)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37))) begin
        grp_fu_975_p0 = tmp_30_i_shift_reg_load_i_reg_1650;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22))) begin
        grp_fu_975_p0 = tmp_5_i_tmp_4_i_reg_1526;
    end else begin
        grp_fu_975_p0 = 'bx;
    end
end

/// grp_fu_975_p1 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or tmp_14_i_fu_1187_p1 or tmp_54_i_fu_1287_p1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37))) begin
        grp_fu_975_p1 = tmp_54_i_fu_1287_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22))) begin
        grp_fu_975_p1 = tmp_14_i_fu_1187_p1;
    end else begin
        grp_fu_975_p1 = 'bx;
    end
end

/// grp_fu_979_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it23 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it23 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it15 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it16 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it17 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it18 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it19 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it20 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it21 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it22 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it15 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it16 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it17 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it18 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it19 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it20 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it21 or ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it22)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it23) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it21))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it23) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it21))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it23) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it21))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it23) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1646_pp2_it21))))) begin
        grp_fu_979_ce = ap_const_logic_1;
    end else begin
        grp_fu_979_ce = ap_const_logic_0;
    end
end

/// i1_i_phi_fu_791_p4 assign process. ///
always @ (i1_i_reg_787 or ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it1 or tmp_6_i_reg_1522 or i_3_reg_1538)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_6_i_reg_1522 == ap_const_lv1_0))) begin
        i1_i_phi_fu_791_p4 = i_3_reg_1538;
    end else begin
        i1_i_phi_fu_791_p4 = i1_i_reg_787;
    end
end

/// i2_i_phi_fu_842_p4 assign process. ///
always @ (i2_i_reg_838 or ap_reg_ppiten_pp1_it1 or exitcond2_i_reg_1571 or ap_sig_cseq_ST_pp1_stg0_fsm_23 or i_2_reg_1575)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond2_i_reg_1571) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_23))) begin
        i2_i_phi_fu_842_p4 = i_2_reg_1575;
    end else begin
        i2_i_phi_fu_842_p4 = i2_i_reg_838;
    end
end

/// i4_i_phi_fu_874_p4 assign process. ///
always @ (i4_i_reg_870 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it1 or tmp_31_i_reg_1646 or i_5_reg_1661)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == tmp_31_i_reg_1646))) begin
        i4_i_phi_fu_874_p4 = i_5_reg_1661;
    end else begin
        i4_i_phi_fu_874_p4 = i4_i_reg_870;
    end
end

/// i8_i_phi_fu_938_p4 assign process. ///
always @ (i8_i_reg_934 or ap_reg_ppiten_pp3_it1 or exitcond_i_reg_1720 or ap_sig_cseq_ST_pp3_stg0_fsm_38 or i_4_reg_1724)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_i_reg_1720) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_38))) begin
        i8_i_phi_fu_938_p4 = i_4_reg_1724;
    end else begin
        i8_i_phi_fu_938_p4 = i8_i_reg_934;
    end
end

/// in_indices_TREADY assign process. ///
always @ (in_indices_TVALID or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or tmp_6_i_reg_1522 or ap_sig_bdd_399 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or tmp_31_i_reg_1646 or ap_sig_bdd_415 or ap_sig_cseq_ST_st21_fsm_20 or ap_sig_cseq_ST_st107_fsm_35)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & (tmp_6_i_reg_1522 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399)) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st107_fsm_35)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & (ap_const_lv1_0 == tmp_31_i_reg_1646) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415)))) begin
        in_indices_TREADY = ap_const_logic_1;
    end else begin
        in_indices_TREADY = ap_const_logic_0;
    end
end

/// lnReturnA_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp2_it23 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or tmp_25_i_fu_1225_p1 or tmp_65_i_fu_1331_p1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22))) begin
        lnReturnA_address0 = tmp_25_i_fu_1225_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it23) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37))) begin
        lnReturnA_address0 = tmp_65_i_fu_1331_p1;
    end else begin
        lnReturnA_address0 = 'bx;
    end
end

/// lnReturnA_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it23 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it23) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399)))) begin
        lnReturnA_ce0 = ap_const_logic_1;
    end else begin
        lnReturnA_ce0 = ap_const_logic_0;
    end
end

/// lnReturnA_we0 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it24 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1522_pp0_it24))) begin
        lnReturnA_we0 = ap_const_logic_1;
    end else begin
        lnReturnA_we0 = ap_const_logic_0;
    end
end

/// sum_returnA_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st192_fsm_47 or ap_sig_bdd_1222)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st192_fsm_47) & ~ap_sig_bdd_1222)) begin
        sum_returnA_out_V_write = ap_const_logic_1;
    end else begin
        sum_returnA_out_V_write = ap_const_logic_0;
    end
end

/// sum_return_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st192_fsm_47 or ap_sig_bdd_1222)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st192_fsm_47) & ~ap_sig_bdd_1222)) begin
        sum_return_out_V_write = ap_const_logic_1;
    end else begin
        sum_return_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st192_fsm_47 or ap_sig_bdd_1222)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st192_fsm_47) & ~ap_sig_bdd_1222)) begin
        sum_weight_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_returnA_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st192_fsm_47 or ap_sig_bdd_1222)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st192_fsm_47) & ~ap_sig_bdd_1222)) begin
        sum_weight_returnA_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_returnA_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_returnA_returnB_out_write assign process. ///
always @ (ap_sig_cseq_ST_st192_fsm_47 or ap_sig_bdd_1222)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st192_fsm_47) & ~ap_sig_bdd_1222)) begin
        sum_weight_returnA_returnB_out_write = ap_const_logic_1;
    end else begin
        sum_weight_returnA_returnB_out_write = ap_const_logic_0;
    end
end

/// sum_weight_returnSquareA_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st192_fsm_47 or ap_sig_bdd_1222)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st192_fsm_47) & ~ap_sig_bdd_1222)) begin
        sum_weight_returnSquareA_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_returnSquareA_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_returnSquare_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st192_fsm_47 or ap_sig_bdd_1222)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st192_fsm_47) & ~ap_sig_bdd_1222)) begin
        sum_weight_returnSquare_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_returnSquare_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_return_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st192_fsm_47 or ap_sig_bdd_1222)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st192_fsm_47) & ~ap_sig_bdd_1222)) begin
        sum_weight_return_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_return_out_V_write = ap_const_logic_0;
    end
end

/// tmp_1_phi_fu_817_p4 assign process. ///
always @ (tmp_1_reg_812 or ap_reg_ppiten_pp1_it1 or ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1 or reg_1104 or ap_sig_cseq_ST_pp1_stg3_fsm_26)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_26))) begin
        tmp_1_phi_fu_817_p4 = reg_1104;
    end else begin
        tmp_1_phi_fu_817_p4 = tmp_1_reg_812;
    end
end

/// tmp_2_phi_fu_830_p4 assign process. ///
always @ (tmp_2_reg_825 or ap_reg_ppiten_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_25 or reg_1098 or ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_25) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1))) begin
        tmp_2_phi_fu_830_p4 = reg_1098;
    end else begin
        tmp_2_phi_fu_830_p4 = tmp_2_reg_825;
    end
end

/// tmp_30_i_phi_fu_864_p4 assign process. ///
always @ (tmp_30_i_reg_861 or ap_sig_cseq_ST_pp2_stg0_fsm_36 or ap_reg_ppiten_pp2_it1 or tmp_31_i_reg_1646 or tmp_30_i_shift_reg_load_i_reg_1650)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_36) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == tmp_31_i_reg_1646))) begin
        tmp_30_i_phi_fu_864_p4 = tmp_30_i_shift_reg_load_i_reg_1650;
    end else begin
        tmp_30_i_phi_fu_864_p4 = tmp_30_i_reg_861;
    end
end

/// tmp_3_phi_fu_926_p4 assign process. ///
always @ (tmp_3_reg_921 or ap_reg_ppiten_pp3_it1 or ap_sig_cseq_ST_pp3_stg2_fsm_40 or reg_1098 or ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_40) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1))) begin
        tmp_3_phi_fu_926_p4 = reg_1098;
    end else begin
        tmp_3_phi_fu_926_p4 = tmp_3_reg_921;
    end
end

/// tmp_4_i_phi_fu_770_p4 assign process. ///
always @ (tmp_4_i_reg_766 or ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it1 or tmp_6_i_reg_1522 or tmp_14_i_reg_1532)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_6_i_reg_1522 == ap_const_lv1_0))) begin
        tmp_4_i_phi_fu_770_p4 = tmp_14_i_reg_1532;
    end else begin
        tmp_4_i_phi_fu_770_p4 = tmp_4_i_reg_766;
    end
end

/// tmp_5_i_phi_fu_781_p4 assign process. ///
always @ (tmp_5_i_reg_778 or ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it1 or tmp_6_i_reg_1522 or tmp_5_i_tmp_4_i_reg_1526)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (tmp_6_i_reg_1522 == ap_const_lv1_0))) begin
        tmp_5_i_phi_fu_781_p4 = tmp_5_i_tmp_4_i_reg_1526;
    end else begin
        tmp_5_i_phi_fu_781_p4 = tmp_5_i_reg_778;
    end
end

/// tmp_5_phi_fu_913_p4 assign process. ///
always @ (tmp_5_reg_908 or ap_reg_ppiten_pp3_it1 or ap_sig_cseq_ST_pp3_stg3_fsm_41 or ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1 or reg_1104)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_41) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1))) begin
        tmp_5_phi_fu_913_p4 = reg_1104;
    end else begin
        tmp_5_phi_fu_913_p4 = tmp_5_reg_908;
    end
end

/// tmp_7_phi_fu_900_p4 assign process. ///
always @ (tmp_7_reg_895 or ap_reg_ppiten_pp3_it1 or ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1 or reg_1110 or ap_sig_cseq_ST_pp3_stg4_fsm_42)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_42))) begin
        tmp_7_phi_fu_900_p4 = reg_1110;
    end else begin
        tmp_7_phi_fu_900_p4 = tmp_7_reg_895;
    end
end

/// weight_rom_address0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_reg_ppiten_pp2_it5 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19 or tmp_70_i_i_fu_1128_p1 or tmp_56_i_fu_1307_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        weight_rom_address0 = tmp_70_i_i_fu_1128_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37))) begin
        weight_rom_address0 = tmp_56_i_fu_1307_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19))) begin
        weight_rom_address0 = ap_const_lv8_0;
    end else begin
        weight_rom_address0 = 'bx;
    end
end

/// weight_rom_address1 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st19_fsm_18 or tmp_71_i_i_fu_1148_p1 or tmp_16_i_fu_1202_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        weight_rom_address1 = ap_const_lv8_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        weight_rom_address1 = ap_const_lv8_1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22))) begin
        weight_rom_address1 = tmp_16_i_fu_1202_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        weight_rom_address1 = tmp_71_i_i_fu_1148_p1;
    end else begin
        weight_rom_address1 = 'bx;
    end
end

/// weight_rom_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it5 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_sig_bdd_748 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st20_fsm_19)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_748) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415)))) begin
        weight_rom_ce0 = ap_const_logic_1;
    end else begin
        weight_rom_ce0 = ap_const_logic_0;
    end
end

/// weight_rom_ce1 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it5 or ap_sig_cseq_ST_pp0_stg1_fsm_22 or ap_sig_bdd_399 or ap_sig_bdd_748 or ap_sig_cseq_ST_st8_fsm_7 or ap_sig_cseq_ST_st19_fsm_18)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_748) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_22) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399)))) begin
        weight_rom_ce1 = ap_const_logic_1;
    end else begin
        weight_rom_ce1 = ap_const_logic_0;
    end
end

/// weight_rom_d0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or reg_1014 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        weight_rom_d0 = reg_1014;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        weight_rom_d0 = ap_const_lv32_3F800000;
    end else begin
        weight_rom_d0 = 'bx;
    end
end

/// weight_rom_d1 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or reg_1036 or ap_sig_cseq_ST_st19_fsm_18)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        weight_rom_d1 = reg_1036;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        weight_rom_d1 = ap_const_lv32_3F800000;
    end else begin
        weight_rom_d1 = 'bx;
    end
end

/// weight_rom_we0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_748 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_748) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6))) begin
        weight_rom_we0 = ap_const_logic_1;
    end else begin
        weight_rom_we0 = ap_const_logic_0;
    end
end

/// weight_rom_we1 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_748 or ap_sig_cseq_ST_st19_fsm_18)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_748) | (ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18))) begin
        weight_rom_we1 = ap_const_logic_1;
    end else begin
        weight_rom_we1 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or in_indices_TVALID or ap_sig_cseq_ST_pp0_stg0_fsm_21 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it33 or ap_reg_ppiten_pp2_it34 or ap_sig_bdd_399 or ap_sig_cseq_ST_pp2_stg1_fsm_37 or ap_sig_bdd_415 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp3_it0 or ap_reg_ppiten_pp3_it1 or ap_sig_cseq_ST_pp1_stg3_fsm_26 or ap_sig_bdd_748 or tmp_69_i_i_fu_1143_p2 or tmp_6_i_fu_1168_p2 or exitcond2_i_fu_1230_p2 or tmp_31_i_fu_1265_p2 or exitcond_i_fu_1336_p2 or ap_sig_cseq_ST_pp3_stg4_fsm_42 or ap_sig_bdd_1222 or exitcond_i_i_fu_1122_p2 or tmp_26_i_fu_1256_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_748) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_i_i_fu_1122_p2)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st8_fsm_7 : 
        begin
            if ((ap_const_lv1_0 == tmp_69_i_i_fu_1143_p2)) begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            if (~(in_indices_TVALID == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_21;
            end else begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end
        end
        ap_ST_pp0_stg0_fsm_21 : 
        begin
            if ((~((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it33)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_6_i_fu_1168_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_22;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_6_i_fu_1168_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_23;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_23;
            end
        end
        ap_ST_pp0_stg1_fsm_22 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_399)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_21;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_22;
            end
        end
        ap_ST_pp1_stg0_fsm_23 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == exitcond2_i_fu_1230_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
                ap_NS_fsm = ap_ST_pp1_stg1_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_st104_fsm_32;
            end
        end
        ap_ST_pp1_stg1_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg2_fsm_25;
        end
        ap_ST_pp1_stg2_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg3_fsm_26;
        end
        ap_ST_pp1_stg3_fsm_26 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_26) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
                ap_NS_fsm = ap_ST_pp1_stg4_fsm_27;
            end else begin
                ap_NS_fsm = ap_ST_st104_fsm_32;
            end
        end
        ap_ST_pp1_stg4_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg5_fsm_28;
        end
        ap_ST_pp1_stg5_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg6_fsm_29;
        end
        ap_ST_pp1_stg6_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg7_fsm_30;
        end
        ap_ST_pp1_stg7_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg8_fsm_31;
        end
        ap_ST_pp1_stg8_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_23;
        end
        ap_ST_st104_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st105_fsm_33;
        end
        ap_ST_st105_fsm_33 : 
        begin
            if ((ap_const_lv1_0 == tmp_26_i_fu_1256_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st106_fsm_34;
            end
        end
        ap_ST_st106_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st107_fsm_35;
        end
        ap_ST_st107_fsm_35 : 
        begin
            if (~(in_indices_TVALID == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_36;
            end else begin
                ap_NS_fsm = ap_ST_st107_fsm_35;
            end
        end
        ap_ST_pp2_stg0_fsm_36 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_const_lv1_0 == tmp_31_i_fu_1265_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
                ap_NS_fsm = ap_ST_pp2_stg1_fsm_37;
            end else begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_38;
            end
        end
        ap_ST_pp2_stg1_fsm_37 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it34) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it33)))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_36;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it34) & (ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg1_fsm_37) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ap_sig_bdd_415) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it33))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_38;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg1_fsm_37;
            end
        end
        ap_ST_pp3_stg0_fsm_38 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_const_lv1_0 == exitcond_i_fu_1336_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
                ap_NS_fsm = ap_ST_pp3_stg1_fsm_39;
            end else begin
                ap_NS_fsm = ap_ST_st192_fsm_47;
            end
        end
        ap_ST_pp3_stg1_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg2_fsm_40;
        end
        ap_ST_pp3_stg2_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg3_fsm_41;
        end
        ap_ST_pp3_stg3_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg4_fsm_42;
        end
        ap_ST_pp3_stg4_fsm_42 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_42) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
                ap_NS_fsm = ap_ST_pp3_stg5_fsm_43;
            end else begin
                ap_NS_fsm = ap_ST_st192_fsm_47;
            end
        end
        ap_ST_pp3_stg5_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg6_fsm_44;
        end
        ap_ST_pp3_stg6_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg7_fsm_45;
        end
        ap_ST_pp3_stg7_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg8_fsm_46;
        end
        ap_ST_pp3_stg8_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg0_fsm_38;
        end
        ap_ST_st192_fsm_47 : 
        begin
            if (~ap_sig_bdd_1222) begin
                ap_NS_fsm = ap_ST_st105_fsm_33;
            end else begin
                ap_NS_fsm = ap_ST_st192_fsm_47;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign NUMBER_OF_DAYS_out_din = NUMBER_OF_DAYS;
assign NUMBER_OF_INDICES_out_din = NUMBER_OF_INDICES;
assign acc_return_addr_1_gep_fu_420_p3 = ap_const_lv64_1;
assign acc_return_addr_2_gep_fu_457_p3 = ap_const_lv64_2;
assign acc_return_addr_3_gep_fu_481_p3 = ap_const_lv64_3;
assign acc_return_addr_4_gep_fu_505_p3 = ap_const_lv64_4;
assign acc_return_addr_5_gep_fu_529_p3 = ap_const_lv64_5;
assign acc_return_addr_gep_fu_381_p3 = ap_const_lv64_0;
assign acc_weight_returnA_returnB_add_1_gep_fu_619_p3 = ap_const_lv64_1;
assign acc_weight_returnA_returnB_add_2_gep_fu_626_p3 = ap_const_lv64_2;
assign acc_weight_returnA_returnB_add_3_gep_fu_633_p3 = ap_const_lv64_3;
assign acc_weight_returnA_returnB_add_4_gep_fu_640_p3 = ap_const_lv64_4;
assign acc_weight_returnA_returnB_add_5_gep_fu_647_p3 = ap_const_lv64_5;
assign acc_weight_returnA_returnB_add_gep_fu_612_p3 = ap_const_lv64_0;
assign acc_weight_returnA_returnB_d0 = ap_const_lv32_0;
assign acc_weight_returnSquare_addr_1_gep_fu_432_p3 = ap_const_lv64_1;
assign acc_weight_returnSquare_addr_2_gep_fu_465_p3 = ap_const_lv64_2;
assign acc_weight_returnSquare_addr_3_gep_fu_489_p3 = ap_const_lv64_3;
assign acc_weight_returnSquare_addr_4_gep_fu_513_p3 = ap_const_lv64_4;
assign acc_weight_returnSquare_addr_5_gep_fu_537_p3 = ap_const_lv64_5;
assign acc_weight_returnSquare_addr_gep_fu_394_p3 = ap_const_lv64_0;
assign acc_weight_return_addr_1_gep_fu_444_p3 = ap_const_lv64_1;
assign acc_weight_return_addr_2_gep_fu_473_p3 = ap_const_lv64_2;
assign acc_weight_return_addr_3_gep_fu_497_p3 = ap_const_lv64_3;
assign acc_weight_return_addr_4_gep_fu_521_p3 = ap_const_lv64_4;
assign acc_weight_return_addr_5_gep_fu_545_p3 = ap_const_lv64_5;
assign acc_weight_return_addr_gep_fu_407_p3 = ap_const_lv64_0;

/// ap_sig_bdd_1001 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1001 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_23]);
end

/// ap_sig_bdd_1170 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1170 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_26]);
end

/// ap_sig_bdd_1194 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1194 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2A]);
end

/// ap_sig_bdd_1205 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1205 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2F]);
end

/// ap_sig_bdd_1222 assign process. ///
always @ (sum_weight_out_V_full_n or sum_return_out_V_full_n or sum_weight_returnSquare_out_V_full_n or sum_weight_return_out_V_full_n or sum_weight_returnA_returnB_out_full_n or sum_returnA_out_V_full_n or sum_weight_returnSquareA_out_V_full_n or sum_weight_returnA_out_V_full_n)
begin
    ap_sig_bdd_1222 = ((sum_weight_out_V_full_n == ap_const_logic_0) | (sum_return_out_V_full_n == ap_const_logic_0) | (sum_weight_returnSquare_out_V_full_n == ap_const_logic_0) | (sum_weight_return_out_V_full_n == ap_const_logic_0) | (sum_weight_returnA_returnB_out_full_n == ap_const_logic_0) | (sum_returnA_out_V_full_n == ap_const_logic_0) | (sum_weight_returnSquareA_out_V_full_n == ap_const_logic_0) | (sum_weight_returnA_out_V_full_n == ap_const_logic_0));
end

/// ap_sig_bdd_1239 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1239 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end

/// ap_sig_bdd_1258 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1258 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2E]);
end

/// ap_sig_bdd_1327 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1327 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_1335 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1335 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_1458 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1458 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_21]);
end

/// ap_sig_bdd_1471 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1471 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_22]);
end

/// ap_sig_bdd_1595 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1595 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_1605 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1605 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end

/// ap_sig_bdd_1619 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1619 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end

/// ap_sig_bdd_162 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_162 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end

/// ap_sig_bdd_1755 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1755 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_1763 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1763 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_1771 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1771 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_1779 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1779 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_1787 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1787 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_1795 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1795 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_1803 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1803 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_1822 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1822 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end

/// ap_sig_bdd_1831 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1831 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end

/// ap_sig_bdd_1840 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1840 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end

/// ap_sig_bdd_1867 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1867 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2C]);
end

/// ap_sig_bdd_1876 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1876 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2D]);
end

/// ap_sig_bdd_1914 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1914 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_1922 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1922 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_1930 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1930 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_273 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_273 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_24]);
end

/// ap_sig_bdd_383 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_383 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_392 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_392 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end

/// ap_sig_bdd_399 assign process. ///
always @ (in_indices_TVALID or tmp_6_i_reg_1522)
begin
    ap_sig_bdd_399 = ((in_indices_TVALID == ap_const_logic_0) & (tmp_6_i_reg_1522 == ap_const_lv1_0));
end

/// ap_sig_bdd_410 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_410 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_25]);
end

/// ap_sig_bdd_415 assign process. ///
always @ (in_indices_TVALID or tmp_31_i_reg_1646)
begin
    ap_sig_bdd_415 = ((in_indices_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == tmp_31_i_reg_1646));
end

/// ap_sig_bdd_434 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_434 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_441 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_441 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end

/// ap_sig_bdd_505 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_505 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_584 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_584 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end

/// ap_sig_bdd_599 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_599 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_27]);
end

/// ap_sig_bdd_634 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_634 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end

/// ap_sig_bdd_648 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_648 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end

/// ap_sig_bdd_67 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_67 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_683 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_683 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end

/// ap_sig_bdd_720 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_720 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end

/// ap_sig_bdd_748 assign process. ///
always @ (ap_start or ap_done_reg or NUMBER_OF_DAYS_out_full_n or NUMBER_OF_INDICES_out_full_n)
begin
    ap_sig_bdd_748 = ((NUMBER_OF_INDICES_out_full_n == ap_const_logic_0) | (NUMBER_OF_DAYS_out_full_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_760 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_760 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_769 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_769 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_797 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_797 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_959 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_959 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end

/// ap_sig_bdd_982 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_982 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end
assign column_index_cast_i_fu_1252_p1 = column_index_i_reg_849;
assign column_index_fu_1353_p2 = (column_index_i_reg_849 + ap_const_lv31_1);
assign exitcond2_i_fu_1230_p2 = (i2_i_phi_fu_842_p4 == ap_const_lv3_6? 1'b1: 1'b0);
assign exitcond_i_fu_1336_p2 = (i8_i_phi_fu_938_p4 == ap_const_lv3_6? 1'b1: 1'b0);
assign exitcond_i_i_fu_1122_p2 = (i_i_i_reg_743 == ap_const_lv8_FC? 1'b1: 1'b0);
assign grp_fu_1207_p0 = ap_reg_ppstg_i1_i_reg_787_pp0_it5;
assign grp_fu_1207_p1 = ap_const_lv32_6;
assign grp_fu_1312_p0 = ap_reg_ppstg_i4_i_reg_870_pp2_it5;
assign grp_fu_1312_p1 = ap_const_lv32_6;
assign grp_fu_971_p0 = lnReturnA_load_reg_1705;
assign grp_fu_971_p1 = reg_1050;
assign grp_fu_979_p0 = ap_const_lv32_0;
assign grp_fu_979_p1 = reg_1045;
assign i1_i_cast_i_fu_1139_p1 = i1_i_i_reg_755;
assign i_1_fu_1153_p2 = (i1_i_i_reg_755 + ap_const_lv31_1);
assign i_2_fu_1236_p2 = (i2_i_phi_fu_842_p4 + ap_const_lv3_1);
assign i_3_fu_1192_p2 = (i1_i_reg_787 + ap_const_lv32_1);
assign i_4_fu_1342_p2 = (i8_i_phi_fu_938_p4 + ap_const_lv3_1);
assign i_5_fu_1292_p2 = (i4_i_reg_870 + ap_const_lv32_1);
assign i_fu_1133_p2 = (i_i_i_reg_743 + ap_const_lv8_1);
assign lnReturnA_d0 = reg_1050;
assign sum_returnA_out_V_din = tmp_2_reg_825;
assign sum_return_out_V_din = tmp_3_reg_921;
assign sum_weight_out_V_din = reg_1021;
assign sum_weight_returnA_out_V_din = tmp_9_reg_799;
assign sum_weight_returnA_returnB_out_din = tmp_8_reg_882;
assign sum_weight_returnSquareA_out_V_din = tmp_1_reg_812;
assign sum_weight_returnSquare_out_V_din = tmp_5_reg_908;
assign sum_weight_return_out_V_din = tmp_7_reg_895;
assign tmp_11_i_fu_1242_p1 = i2_i_phi_fu_842_p4;
assign tmp_14_i_fu_1187_p1 = in_indices_TDATA;
assign tmp_16_i_fu_1202_p1 = ap_reg_ppstg_i1_i_reg_787_pp0_it5;
assign tmp_17_i_fu_1213_p1 = grp_fu_1207_p2;
assign tmp_1_i_fu_1163_p2 = ($signed(NUMBER_OF_DAYS) + $signed(ap_const_lv32_FFFFFFFF));
assign tmp_24_i_fu_1220_p2 = ($signed(ap_reg_ppstg_tmp_reg_1543_pp0_it23) + $signed(ap_const_lv31_7FFFFFFF));
assign tmp_25_i_fu_1225_p1 = tmp_24_i_fu_1220_p2;
assign tmp_26_i_fu_1256_p2 = ($signed(column_index_cast_i_fu_1252_p1) < $signed(NUMBER_OF_INDICES)? 1'b1: 1'b0);
assign tmp_28_i_fu_1261_p1 = in_indices_TDATA;
assign tmp_30_i_shift_reg_load_i_fu_1279_p3 = ((tmp_32_i_fu_1273_p2)? tmp_30_i_phi_fu_864_p4: shift_reg_load1_i_fu_224);
assign tmp_31_i_fu_1265_p2 = ($signed(i4_i_phi_fu_874_p4) > $signed(tmp_1_i_reg_1516)? 1'b1: 1'b0);
assign tmp_32_i_fu_1273_p2 = (i4_i_phi_fu_874_p4 == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_4_fu_1303_p1 = ap_reg_ppstg_i4_i_reg_870_pp2_it5[30:0];
assign tmp_54_i_fu_1287_p1 = in_indices_TDATA;
assign tmp_56_i_fu_1307_p1 = ap_reg_ppstg_i4_i_reg_870_pp2_it5;
assign tmp_57_i_fu_1318_p1 = grp_fu_1312_p2;
assign tmp_5_i_tmp_4_i_fu_1179_p3 = ((tmp_7_i_fu_1173_p2)? tmp_5_i_phi_fu_781_p4: tmp_4_i_phi_fu_770_p4);
assign tmp_64_i_fu_1326_p2 = ($signed(ap_reg_ppstg_tmp_4_reg_1666_pp2_it22) + $signed(ap_const_lv31_7FFFFFFF));
assign tmp_65_i_fu_1331_p1 = tmp_64_i_fu_1326_p2;
assign tmp_69_i_i_fu_1143_p2 = ($signed(i1_i_cast_i_fu_1139_p1) < $signed(NUMBER_OF_DAYS)? 1'b1: 1'b0);
assign tmp_6_i_fu_1168_p2 = ($signed(i1_i_phi_fu_791_p4) > $signed(tmp_1_i_reg_1516)? 1'b1: 1'b0);
assign tmp_70_i_i_fu_1128_p1 = i_i_i_reg_743;
assign tmp_71_i_i_fu_1148_p1 = i1_i_i_reg_755;
assign tmp_7_i_fu_1173_p2 = (i1_i_phi_fu_791_p4 == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_fu_1198_p1 = ap_reg_ppstg_i1_i_reg_787_pp0_it5[30:0];
assign tmp_i_22_fu_1348_p1 = i8_i_phi_fu_938_p4;
assign tmp_i_fu_1159_p1 = in_indices_TDATA;
always @ (posedge ap_clk)
begin
    acc_return_addr_reg_1421[2:0] <= 3'b000;
    acc_weight_returnSquare_addr_reg_1426[2:0] <= 3'b000;
    acc_weight_return_addr_reg_1431[2:0] <= 3'b000;
    acc_return_addr_1_reg_1436[2:0] <= 3'b001;
    acc_weight_returnSquare_addr_1_reg_1441[2:0] <= 3'b001;
    acc_weight_return_addr_1_reg_1446[2:0] <= 3'b001;
    acc_return_addr_2_reg_1451[2:0] <= 3'b010;
    acc_weight_returnSquare_addr_2_reg_1456[2:0] <= 3'b010;
    acc_weight_return_addr_2_reg_1461[2:0] <= 3'b010;
    acc_return_addr_3_reg_1466[2:0] <= 3'b011;
    acc_weight_returnSquare_addr_3_reg_1471[2:0] <= 3'b011;
    acc_weight_return_addr_3_reg_1476[2:0] <= 3'b011;
    acc_return_addr_4_reg_1481[2:0] <= 3'b100;
    acc_weight_returnSquare_addr_4_reg_1486[2:0] <= 3'b100;
    acc_weight_return_addr_4_reg_1491[2:0] <= 3'b100;
    acc_return_addr_5_reg_1496[2:0] <= 3'b101;
    acc_weight_returnSquare_addr_5_reg_1501[2:0] <= 3'b101;
    acc_weight_return_addr_5_reg_1506[2:0] <= 3'b101;
    tmp_11_i_reg_1580[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    acc_weight_returnA_returnB_add_reg_1608[2:0] <= 3'b000;
    acc_weight_returnA_returnB_add_1_reg_1613[2:0] <= 3'b001;
    acc_weight_returnA_returnB_add_2_reg_1618[2:0] <= 3'b010;
    acc_weight_returnA_returnB_add_3_reg_1623[2:0] <= 3'b011;
    acc_weight_returnA_returnB_add_4_reg_1628[2:0] <= 3'b100;
    acc_weight_returnA_returnB_add_5_reg_1633[2:0] <= 3'b101;
    tmp_i_22_reg_1729[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end



endmodule //correlation_accel_v3_frontEnd

