
fanke_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009190  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005990  08009320  08009320  00019320  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ecb0  0800ecb0  0002021c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ecb0  0800ecb0  0001ecb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ecb8  0800ecb8  0002021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ecb8  0800ecb8  0001ecb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ecbc  0800ecbc  0001ecbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  0800ecc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002021c  2**0
                  CONTENTS
 10 .bss          00000a6c  2000021c  2000021c  0002021c  2**2
                  ALLOC
 11 ._user_heap_stack 00001200  20000c88  20000c88  0002021c  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020246  2**0
                  CONTENTS, READONLY
 14 .debug_info   00011270  00000000  00000000  00020289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002a1c  00000000  00000000  000314f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001040  00000000  00000000  00033f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000c90  00000000  00000000  00034f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00022e90  00000000  00000000  00035be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00014451  00000000  00000000  00058a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cee27  00000000  00000000  0006cec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005848  00000000  00000000  0013bcf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  00141538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000021c 	.word	0x2000021c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009308 	.word	0x08009308

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000220 	.word	0x20000220
 80001cc:	08009308 	.word	0x08009308

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a8 	b.w	8000ff0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83e 	bl	8000d28 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	4605      	mov	r5, r0
 8000cbc:	460c      	mov	r4, r1
 8000cbe:	4628      	mov	r0, r5
 8000cc0:	4621      	mov	r1, r4
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	f7ff ff09 	bl	8000adc <__aeabi_dcmplt>
 8000cca:	b928      	cbnz	r0, 8000cd8 <__aeabi_d2lz+0x20>
 8000ccc:	4628      	mov	r0, r5
 8000cce:	4621      	mov	r1, r4
 8000cd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd4:	f000 b80a 	b.w	8000cec <__aeabi_d2ulz>
 8000cd8:	4628      	mov	r0, r5
 8000cda:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000cde:	f000 f805 	bl	8000cec <__aeabi_d2ulz>
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	bd38      	pop	{r3, r4, r5, pc}
 8000cea:	bf00      	nop

08000cec <__aeabi_d2ulz>:
 8000cec:	b5d0      	push	{r4, r6, r7, lr}
 8000cee:	4b0c      	ldr	r3, [pc, #48]	; (8000d20 <__aeabi_d2ulz+0x34>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	4606      	mov	r6, r0
 8000cf4:	460f      	mov	r7, r1
 8000cf6:	f7ff fc7f 	bl	80005f8 <__aeabi_dmul>
 8000cfa:	f7ff ff55 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfe:	4604      	mov	r4, r0
 8000d00:	f7ff fc00 	bl	8000504 <__aeabi_ui2d>
 8000d04:	4b07      	ldr	r3, [pc, #28]	; (8000d24 <__aeabi_d2ulz+0x38>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	f7ff fc76 	bl	80005f8 <__aeabi_dmul>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	460b      	mov	r3, r1
 8000d10:	4630      	mov	r0, r6
 8000d12:	4639      	mov	r1, r7
 8000d14:	f7ff fab8 	bl	8000288 <__aeabi_dsub>
 8000d18:	f7ff ff46 	bl	8000ba8 <__aeabi_d2uiz>
 8000d1c:	4621      	mov	r1, r4
 8000d1e:	bdd0      	pop	{r4, r6, r7, pc}
 8000d20:	3df00000 	.word	0x3df00000
 8000d24:	41f00000 	.word	0x41f00000

08000d28 <__udivmoddi4>:
 8000d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d2c:	9e08      	ldr	r6, [sp, #32]
 8000d2e:	460d      	mov	r5, r1
 8000d30:	4604      	mov	r4, r0
 8000d32:	460f      	mov	r7, r1
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d14a      	bne.n	8000dce <__udivmoddi4+0xa6>
 8000d38:	428a      	cmp	r2, r1
 8000d3a:	4694      	mov	ip, r2
 8000d3c:	d965      	bls.n	8000e0a <__udivmoddi4+0xe2>
 8000d3e:	fab2 f382 	clz	r3, r2
 8000d42:	b143      	cbz	r3, 8000d56 <__udivmoddi4+0x2e>
 8000d44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d48:	f1c3 0220 	rsb	r2, r3, #32
 8000d4c:	409f      	lsls	r7, r3
 8000d4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d52:	4317      	orrs	r7, r2
 8000d54:	409c      	lsls	r4, r3
 8000d56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d5a:	fa1f f58c 	uxth.w	r5, ip
 8000d5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d62:	0c22      	lsrs	r2, r4, #16
 8000d64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d6c:	fb01 f005 	mul.w	r0, r1, r5
 8000d70:	4290      	cmp	r0, r2
 8000d72:	d90a      	bls.n	8000d8a <__udivmoddi4+0x62>
 8000d74:	eb1c 0202 	adds.w	r2, ip, r2
 8000d78:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d7c:	f080 811b 	bcs.w	8000fb6 <__udivmoddi4+0x28e>
 8000d80:	4290      	cmp	r0, r2
 8000d82:	f240 8118 	bls.w	8000fb6 <__udivmoddi4+0x28e>
 8000d86:	3902      	subs	r1, #2
 8000d88:	4462      	add	r2, ip
 8000d8a:	1a12      	subs	r2, r2, r0
 8000d8c:	b2a4      	uxth	r4, r4
 8000d8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d9a:	fb00 f505 	mul.w	r5, r0, r5
 8000d9e:	42a5      	cmp	r5, r4
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x90>
 8000da2:	eb1c 0404 	adds.w	r4, ip, r4
 8000da6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000daa:	f080 8106 	bcs.w	8000fba <__udivmoddi4+0x292>
 8000dae:	42a5      	cmp	r5, r4
 8000db0:	f240 8103 	bls.w	8000fba <__udivmoddi4+0x292>
 8000db4:	4464      	add	r4, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dbc:	1b64      	subs	r4, r4, r5
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11e      	cbz	r6, 8000dca <__udivmoddi4+0xa2>
 8000dc2:	40dc      	lsrs	r4, r3
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0xbc>
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	f000 80ec 	beq.w	8000fb0 <__udivmoddi4+0x288>
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e9c6 0500 	strd	r0, r5, [r6]
 8000dde:	4608      	mov	r0, r1
 8000de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de4:	fab3 f183 	clz	r1, r3
 8000de8:	2900      	cmp	r1, #0
 8000dea:	d149      	bne.n	8000e80 <__udivmoddi4+0x158>
 8000dec:	42ab      	cmp	r3, r5
 8000dee:	d302      	bcc.n	8000df6 <__udivmoddi4+0xce>
 8000df0:	4282      	cmp	r2, r0
 8000df2:	f200 80f7 	bhi.w	8000fe4 <__udivmoddi4+0x2bc>
 8000df6:	1a84      	subs	r4, r0, r2
 8000df8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	4617      	mov	r7, r2
 8000e00:	2e00      	cmp	r6, #0
 8000e02:	d0e2      	beq.n	8000dca <__udivmoddi4+0xa2>
 8000e04:	e9c6 4700 	strd	r4, r7, [r6]
 8000e08:	e7df      	b.n	8000dca <__udivmoddi4+0xa2>
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xe6>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f382 	clz	r3, r2
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	f040 808f 	bne.w	8000f36 <__udivmoddi4+0x20e>
 8000e18:	1a8a      	subs	r2, r1, r2
 8000e1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1e:	fa1f fe8c 	uxth.w	lr, ip
 8000e22:	2101      	movs	r1, #1
 8000e24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e28:	fb07 2015 	mls	r0, r7, r5, r2
 8000e2c:	0c22      	lsrs	r2, r4, #16
 8000e2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e32:	fb0e f005 	mul.w	r0, lr, r5
 8000e36:	4290      	cmp	r0, r2
 8000e38:	d908      	bls.n	8000e4c <__udivmoddi4+0x124>
 8000e3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e42:	d202      	bcs.n	8000e4a <__udivmoddi4+0x122>
 8000e44:	4290      	cmp	r0, r2
 8000e46:	f200 80ca 	bhi.w	8000fde <__udivmoddi4+0x2b6>
 8000e4a:	4645      	mov	r5, r8
 8000e4c:	1a12      	subs	r2, r2, r0
 8000e4e:	b2a4      	uxth	r4, r4
 8000e50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e54:	fb07 2210 	mls	r2, r7, r0, r2
 8000e58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e60:	45a6      	cmp	lr, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x14e>
 8000e64:	eb1c 0404 	adds.w	r4, ip, r4
 8000e68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e6c:	d202      	bcs.n	8000e74 <__udivmoddi4+0x14c>
 8000e6e:	45a6      	cmp	lr, r4
 8000e70:	f200 80ba 	bhi.w	8000fe8 <__udivmoddi4+0x2c0>
 8000e74:	4610      	mov	r0, r2
 8000e76:	eba4 040e 	sub.w	r4, r4, lr
 8000e7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7e:	e79f      	b.n	8000dc0 <__udivmoddi4+0x98>
 8000e80:	f1c1 0720 	rsb	r7, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e92:	fa20 f307 	lsr.w	r3, r0, r7
 8000e96:	40fd      	lsrs	r5, r7
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fa00 f901 	lsl.w	r9, r0, r1
 8000e9e:	ea4f 401c 	mov.w	r0, ip, lsr #16
 8000ea2:	fa1f fe8c 	uxth.w	lr, ip
 8000ea6:	fbb5 f8f0 	udiv	r8, r5, r0
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb00 5518 	mls	r5, r0, r8, r5
 8000eb0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eb4:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb8:	42a5      	cmp	r5, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d90b      	bls.n	8000ed8 <__udivmoddi4+0x1b0>
 8000ec0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec8:	f080 8087 	bcs.w	8000fda <__udivmoddi4+0x2b2>
 8000ecc:	42a5      	cmp	r5, r4
 8000ece:	f240 8084 	bls.w	8000fda <__udivmoddi4+0x2b2>
 8000ed2:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed6:	4464      	add	r4, ip
 8000ed8:	1b64      	subs	r4, r4, r5
 8000eda:	b29d      	uxth	r5, r3
 8000edc:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee0:	fb00 4413 	mls	r4, r0, r3, r4
 8000ee4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000eec:	45a6      	cmp	lr, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1da>
 8000ef0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ef8:	d26b      	bcs.n	8000fd2 <__udivmoddi4+0x2aa>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	d969      	bls.n	8000fd2 <__udivmoddi4+0x2aa>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	4464      	add	r4, ip
 8000f02:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000f06:	fba0 8302 	umull	r8, r3, r0, r2
 8000f0a:	eba4 040e 	sub.w	r4, r4, lr
 8000f0e:	429c      	cmp	r4, r3
 8000f10:	46c6      	mov	lr, r8
 8000f12:	461d      	mov	r5, r3
 8000f14:	d355      	bcc.n	8000fc2 <__udivmoddi4+0x29a>
 8000f16:	d052      	beq.n	8000fbe <__udivmoddi4+0x296>
 8000f18:	b156      	cbz	r6, 8000f30 <__udivmoddi4+0x208>
 8000f1a:	ebb9 030e 	subs.w	r3, r9, lr
 8000f1e:	eb64 0405 	sbc.w	r4, r4, r5
 8000f22:	fa04 f707 	lsl.w	r7, r4, r7
 8000f26:	40cb      	lsrs	r3, r1
 8000f28:	40cc      	lsrs	r4, r1
 8000f2a:	431f      	orrs	r7, r3
 8000f2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f30:	2100      	movs	r1, #0
 8000f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f36:	f1c3 0120 	rsb	r1, r3, #32
 8000f3a:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3e:	fa20 f201 	lsr.w	r2, r0, r1
 8000f42:	fa25 f101 	lsr.w	r1, r5, r1
 8000f46:	409d      	lsls	r5, r3
 8000f48:	432a      	orrs	r2, r5
 8000f4a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4e:	fa1f fe8c 	uxth.w	lr, ip
 8000f52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f56:	fb07 1510 	mls	r5, r7, r0, r1
 8000f5a:	0c11      	lsrs	r1, r2, #16
 8000f5c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f60:	fb00 f50e 	mul.w	r5, r0, lr
 8000f64:	428d      	cmp	r5, r1
 8000f66:	fa04 f403 	lsl.w	r4, r4, r3
 8000f6a:	d908      	bls.n	8000f7e <__udivmoddi4+0x256>
 8000f6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f70:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f74:	d22f      	bcs.n	8000fd6 <__udivmoddi4+0x2ae>
 8000f76:	428d      	cmp	r5, r1
 8000f78:	d92d      	bls.n	8000fd6 <__udivmoddi4+0x2ae>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4461      	add	r1, ip
 8000f7e:	1b49      	subs	r1, r1, r5
 8000f80:	b292      	uxth	r2, r2
 8000f82:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f86:	fb07 1115 	mls	r1, r7, r5, r1
 8000f8a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8e:	fb05 f10e 	mul.w	r1, r5, lr
 8000f92:	4291      	cmp	r1, r2
 8000f94:	d908      	bls.n	8000fa8 <__udivmoddi4+0x280>
 8000f96:	eb1c 0202 	adds.w	r2, ip, r2
 8000f9a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9e:	d216      	bcs.n	8000fce <__udivmoddi4+0x2a6>
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d914      	bls.n	8000fce <__udivmoddi4+0x2a6>
 8000fa4:	3d02      	subs	r5, #2
 8000fa6:	4462      	add	r2, ip
 8000fa8:	1a52      	subs	r2, r2, r1
 8000faa:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fae:	e739      	b.n	8000e24 <__udivmoddi4+0xfc>
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	4630      	mov	r0, r6
 8000fb4:	e709      	b.n	8000dca <__udivmoddi4+0xa2>
 8000fb6:	4639      	mov	r1, r7
 8000fb8:	e6e7      	b.n	8000d8a <__udivmoddi4+0x62>
 8000fba:	4610      	mov	r0, r2
 8000fbc:	e6fc      	b.n	8000db8 <__udivmoddi4+0x90>
 8000fbe:	45c1      	cmp	r9, r8
 8000fc0:	d2aa      	bcs.n	8000f18 <__udivmoddi4+0x1f0>
 8000fc2:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fc6:	eb63 050c 	sbc.w	r5, r3, ip
 8000fca:	3801      	subs	r0, #1
 8000fcc:	e7a4      	b.n	8000f18 <__udivmoddi4+0x1f0>
 8000fce:	4645      	mov	r5, r8
 8000fd0:	e7ea      	b.n	8000fa8 <__udivmoddi4+0x280>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	e795      	b.n	8000f02 <__udivmoddi4+0x1da>
 8000fd6:	4640      	mov	r0, r8
 8000fd8:	e7d1      	b.n	8000f7e <__udivmoddi4+0x256>
 8000fda:	46d0      	mov	r8, sl
 8000fdc:	e77c      	b.n	8000ed8 <__udivmoddi4+0x1b0>
 8000fde:	3d02      	subs	r5, #2
 8000fe0:	4462      	add	r2, ip
 8000fe2:	e733      	b.n	8000e4c <__udivmoddi4+0x124>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70b      	b.n	8000e00 <__udivmoddi4+0xd8>
 8000fe8:	4464      	add	r4, ip
 8000fea:	3802      	subs	r0, #2
 8000fec:	e743      	b.n	8000e76 <__udivmoddi4+0x14e>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08a      	sub	sp, #40	; 0x28
 8000ff8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffa:	f107 0314 	add.w	r3, r7, #20
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]
 8001004:	609a      	str	r2, [r3, #8]
 8001006:	60da      	str	r2, [r3, #12]
 8001008:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	613b      	str	r3, [r7, #16]
 800100e:	4b36      	ldr	r3, [pc, #216]	; (80010e8 <MX_GPIO_Init+0xf4>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001012:	4a35      	ldr	r2, [pc, #212]	; (80010e8 <MX_GPIO_Init+0xf4>)
 8001014:	f043 0304 	orr.w	r3, r3, #4
 8001018:	6313      	str	r3, [r2, #48]	; 0x30
 800101a:	4b33      	ldr	r3, [pc, #204]	; (80010e8 <MX_GPIO_Init+0xf4>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101e:	f003 0304 	and.w	r3, r3, #4
 8001022:	613b      	str	r3, [r7, #16]
 8001024:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	4b2f      	ldr	r3, [pc, #188]	; (80010e8 <MX_GPIO_Init+0xf4>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102e:	4a2e      	ldr	r2, [pc, #184]	; (80010e8 <MX_GPIO_Init+0xf4>)
 8001030:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001034:	6313      	str	r3, [r2, #48]	; 0x30
 8001036:	4b2c      	ldr	r3, [pc, #176]	; (80010e8 <MX_GPIO_Init+0xf4>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	60bb      	str	r3, [r7, #8]
 8001046:	4b28      	ldr	r3, [pc, #160]	; (80010e8 <MX_GPIO_Init+0xf4>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	4a27      	ldr	r2, [pc, #156]	; (80010e8 <MX_GPIO_Init+0xf4>)
 800104c:	f043 0308 	orr.w	r3, r3, #8
 8001050:	6313      	str	r3, [r2, #48]	; 0x30
 8001052:	4b25      	ldr	r3, [pc, #148]	; (80010e8 <MX_GPIO_Init+0xf4>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	f003 0308 	and.w	r3, r3, #8
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	607b      	str	r3, [r7, #4]
 8001062:	4b21      	ldr	r3, [pc, #132]	; (80010e8 <MX_GPIO_Init+0xf4>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	4a20      	ldr	r2, [pc, #128]	; (80010e8 <MX_GPIO_Init+0xf4>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6313      	str	r3, [r2, #48]	; 0x30
 800106e:	4b1e      	ldr	r3, [pc, #120]	; (80010e8 <MX_GPIO_Init+0xf4>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	603b      	str	r3, [r7, #0]
 800107e:	4b1a      	ldr	r3, [pc, #104]	; (80010e8 <MX_GPIO_Init+0xf4>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	4a19      	ldr	r2, [pc, #100]	; (80010e8 <MX_GPIO_Init+0xf4>)
 8001084:	f043 0302 	orr.w	r3, r3, #2
 8001088:	6313      	str	r3, [r2, #48]	; 0x30
 800108a:	4b17      	ldr	r3, [pc, #92]	; (80010e8 <MX_GPIO_Init+0xf4>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	603b      	str	r3, [r7, #0]
 8001094:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_CS_Pin|LCD_DC_Pin|LCD_Backlight_Pin, GPIO_PIN_RESET);
 8001096:	2200      	movs	r2, #0
 8001098:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 800109c:	4813      	ldr	r0, [pc, #76]	; (80010ec <MX_GPIO_Init+0xf8>)
 800109e:	f000 ff1d 	bl	8001edc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_DC_Pin;
 80010a2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80010a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a8:	2301      	movs	r3, #1
 80010aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ac:	2300      	movs	r3, #0
 80010ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010b0:	2302      	movs	r3, #2
 80010b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	4619      	mov	r1, r3
 80010ba:	480c      	ldr	r0, [pc, #48]	; (80010ec <MX_GPIO_Init+0xf8>)
 80010bc:	f000 fd74 	bl	8001ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_Backlight_Pin;
 80010c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c6:	2301      	movs	r3, #1
 80010c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ce:	2300      	movs	r3, #0
 80010d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_Backlight_GPIO_Port, &GPIO_InitStruct);
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	4619      	mov	r1, r3
 80010d8:	4804      	ldr	r0, [pc, #16]	; (80010ec <MX_GPIO_Init+0xf8>)
 80010da:	f000 fd65 	bl	8001ba8 <HAL_GPIO_Init>

}
 80010de:	bf00      	nop
 80010e0:	3728      	adds	r7, #40	; 0x28
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40023800 	.word	0x40023800
 80010ec:	40020c00 	.word	0x40020c00

080010f0 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1 , 0xffff);
 80010f8:	1d39      	adds	r1, r7, #4
 80010fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010fe:	2201      	movs	r2, #1
 8001100:	4803      	ldr	r0, [pc, #12]	; (8001110 <__io_putchar+0x20>)
 8001102:	f001 ff48 	bl	8002f96 <HAL_UART_Transmit>
    return ch;
 8001106:	687b      	ldr	r3, [r7, #4]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	200002dc 	.word	0x200002dc

08001114 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001118:	f000 fb74 	bl	8001804 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800111c:	f000 f810 	bl	8001140 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001120:	f7ff ff68 	bl	8000ff4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001124:	f000 faca 	bl	80016bc <MX_USART1_UART_Init>
  MX_SPI3_Init();
 8001128:	f000 f88c 	bl	8001244 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  SPI_LCD_Init();
 800112c:	f002 ffe0 	bl	80040f0 <SPI_LCD_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("hello\r\n");
 8001130:	4802      	ldr	r0, [pc, #8]	; (800113c <main+0x28>)
 8001132:	f004 fc77 	bl	8005a24 <puts>
	  LCD_Test_Clear();
 8001136:	f003 fc79 	bl	8004a2c <LCD_Test_Clear>
	  printf("hello\r\n");
 800113a:	e7f9      	b.n	8001130 <main+0x1c>
 800113c:	08009320 	.word	0x08009320

08001140 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b094      	sub	sp, #80	; 0x50
 8001144:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001146:	f107 0320 	add.w	r3, r7, #32
 800114a:	2230      	movs	r2, #48	; 0x30
 800114c:	2100      	movs	r1, #0
 800114e:	4618      	mov	r0, r3
 8001150:	f004 fd68 	bl	8005c24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001164:	2300      	movs	r3, #0
 8001166:	60bb      	str	r3, [r7, #8]
 8001168:	4b28      	ldr	r3, [pc, #160]	; (800120c <SystemClock_Config+0xcc>)
 800116a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116c:	4a27      	ldr	r2, [pc, #156]	; (800120c <SystemClock_Config+0xcc>)
 800116e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001172:	6413      	str	r3, [r2, #64]	; 0x40
 8001174:	4b25      	ldr	r3, [pc, #148]	; (800120c <SystemClock_Config+0xcc>)
 8001176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800117c:	60bb      	str	r3, [r7, #8]
 800117e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001180:	2300      	movs	r3, #0
 8001182:	607b      	str	r3, [r7, #4]
 8001184:	4b22      	ldr	r3, [pc, #136]	; (8001210 <SystemClock_Config+0xd0>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a21      	ldr	r2, [pc, #132]	; (8001210 <SystemClock_Config+0xd0>)
 800118a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800118e:	6013      	str	r3, [r2, #0]
 8001190:	4b1f      	ldr	r3, [pc, #124]	; (8001210 <SystemClock_Config+0xd0>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001198:	607b      	str	r3, [r7, #4]
 800119a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800119c:	2301      	movs	r3, #1
 800119e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011a4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a6:	2302      	movs	r3, #2
 80011a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011b0:	2304      	movs	r3, #4
 80011b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011b4:	23a8      	movs	r3, #168	; 0xa8
 80011b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011b8:	2302      	movs	r3, #2
 80011ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011bc:	2304      	movs	r3, #4
 80011be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c0:	f107 0320 	add.w	r3, r7, #32
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 fea1 	bl	8001f0c <HAL_RCC_OscConfig>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011d0:	f000 f832 	bl	8001238 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d4:	230f      	movs	r3, #15
 80011d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011d8:	2302      	movs	r3, #2
 80011da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011dc:	2300      	movs	r3, #0
 80011de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011e0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80011e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011ec:	f107 030c 	add.w	r3, r7, #12
 80011f0:	2105      	movs	r1, #5
 80011f2:	4618      	mov	r0, r3
 80011f4:	f001 f902 	bl	80023fc <HAL_RCC_ClockConfig>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011fe:	f000 f81b 	bl	8001238 <Error_Handler>
  }
}
 8001202:	bf00      	nop
 8001204:	3750      	adds	r7, #80	; 0x50
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40023800 	.word	0x40023800
 8001210:	40007000 	.word	0x40007000

08001214 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a04      	ldr	r2, [pc, #16]	; (8001234 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d101      	bne.n	800122a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001226:	f000 fb0f 	bl	8001848 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800122a:	bf00      	nop
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40010000 	.word	0x40010000

08001238 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800123c:	b672      	cpsid	i
}
 800123e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001240:	e7fe      	b.n	8001240 <Error_Handler+0x8>
	...

08001244 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001248:	4b1f      	ldr	r3, [pc, #124]	; (80012c8 <MX_SPI3_Init+0x84>)
 800124a:	4a20      	ldr	r2, [pc, #128]	; (80012cc <MX_SPI3_Init+0x88>)
 800124c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800124e:	4b1e      	ldr	r3, [pc, #120]	; (80012c8 <MX_SPI3_Init+0x84>)
 8001250:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001254:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001256:	4b1c      	ldr	r3, [pc, #112]	; (80012c8 <MX_SPI3_Init+0x84>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800125c:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <MX_SPI3_Init+0x84>)
 800125e:	2200      	movs	r2, #0
 8001260:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001262:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <MX_SPI3_Init+0x84>)
 8001264:	2200      	movs	r2, #0
 8001266:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001268:	4b17      	ldr	r3, [pc, #92]	; (80012c8 <MX_SPI3_Init+0x84>)
 800126a:	2200      	movs	r2, #0
 800126c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800126e:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <MX_SPI3_Init+0x84>)
 8001270:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001274:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001276:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <MX_SPI3_Init+0x84>)
 8001278:	2200      	movs	r2, #0
 800127a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800127c:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <MX_SPI3_Init+0x84>)
 800127e:	2200      	movs	r2, #0
 8001280:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001282:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <MX_SPI3_Init+0x84>)
 8001284:	2200      	movs	r2, #0
 8001286:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001288:	4b0f      	ldr	r3, [pc, #60]	; (80012c8 <MX_SPI3_Init+0x84>)
 800128a:	2200      	movs	r2, #0
 800128c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800128e:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <MX_SPI3_Init+0x84>)
 8001290:	220a      	movs	r2, #10
 8001292:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001294:	480c      	ldr	r0, [pc, #48]	; (80012c8 <MX_SPI3_Init+0x84>)
 8001296:	f001 fb05 	bl	80028a4 <HAL_SPI_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80012a0:	f7ff ffca 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */
  __HAL_SPI_ENABLE(&hspi3);   // SPI
 80012a4:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <MX_SPI3_Init+0x84>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4b07      	ldr	r3, [pc, #28]	; (80012c8 <MX_SPI3_Init+0x84>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80012b2:	601a      	str	r2, [r3, #0]
   SPI_1LINE_TX(&hspi3);       // ??
 80012b4:	4b04      	ldr	r3, [pc, #16]	; (80012c8 <MX_SPI3_Init+0x84>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b03      	ldr	r3, [pc, #12]	; (80012c8 <MX_SPI3_Init+0x84>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80012c2:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI3_Init 2 */

}
 80012c4:	bf00      	nop
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000238 	.word	0x20000238
 80012cc:	40003c00 	.word	0x40003c00

080012d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08a      	sub	sp, #40	; 0x28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d8:	f107 0314 	add.w	r3, r7, #20
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a21      	ldr	r2, [pc, #132]	; (8001374 <HAL_SPI_MspInit+0xa4>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d13b      	bne.n	800136a <HAL_SPI_MspInit+0x9a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	613b      	str	r3, [r7, #16]
 80012f6:	4b20      	ldr	r3, [pc, #128]	; (8001378 <HAL_SPI_MspInit+0xa8>)
 80012f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fa:	4a1f      	ldr	r2, [pc, #124]	; (8001378 <HAL_SPI_MspInit+0xa8>)
 80012fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001300:	6413      	str	r3, [r2, #64]	; 0x40
 8001302:	4b1d      	ldr	r3, [pc, #116]	; (8001378 <HAL_SPI_MspInit+0xa8>)
 8001304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001306:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800130a:	613b      	str	r3, [r7, #16]
 800130c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	4b19      	ldr	r3, [pc, #100]	; (8001378 <HAL_SPI_MspInit+0xa8>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	4a18      	ldr	r2, [pc, #96]	; (8001378 <HAL_SPI_MspInit+0xa8>)
 8001318:	f043 0302 	orr.w	r3, r3, #2
 800131c:	6313      	str	r3, [r2, #48]	; 0x30
 800131e:	4b16      	ldr	r3, [pc, #88]	; (8001378 <HAL_SPI_MspInit+0xa8>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800132a:	2328      	movs	r3, #40	; 0x28
 800132c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132e:	2302      	movs	r3, #2
 8001330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001336:	2303      	movs	r3, #3
 8001338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800133a:	2306      	movs	r3, #6
 800133c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800133e:	f107 0314 	add.w	r3, r7, #20
 8001342:	4619      	mov	r1, r3
 8001344:	480d      	ldr	r0, [pc, #52]	; (800137c <HAL_SPI_MspInit+0xac>)
 8001346:	f000 fc2f 	bl	8001ba8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */
    LCD_DC_Data;			// DC??
 800134a:	2201      	movs	r2, #1
 800134c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001350:	480b      	ldr	r0, [pc, #44]	; (8001380 <HAL_SPI_MspInit+0xb0>)
 8001352:	f000 fdc3 	bl	8001edc <HAL_GPIO_WritePin>
    LCD_CS_H;				// ?
 8001356:	4b0a      	ldr	r3, [pc, #40]	; (8001380 <HAL_SPI_MspInit+0xb0>)
 8001358:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800135c:	619a      	str	r2, [r3, #24]
    LCD_Backlight_OFF;  	// 
 800135e:	2200      	movs	r2, #0
 8001360:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001364:	4806      	ldr	r0, [pc, #24]	; (8001380 <HAL_SPI_MspInit+0xb0>)
 8001366:	f000 fdb9 	bl	8001edc <HAL_GPIO_WritePin>
  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800136a:	bf00      	nop
 800136c:	3728      	adds	r7, #40	; 0x28
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40003c00 	.word	0x40003c00
 8001378:	40023800 	.word	0x40023800
 800137c:	40020400 	.word	0x40020400
 8001380:	40020c00 	.word	0x40020c00

08001384 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	607b      	str	r3, [r7, #4]
 800138e:	4b0f      	ldr	r3, [pc, #60]	; (80013cc <HAL_MspInit+0x48>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001392:	4a0e      	ldr	r2, [pc, #56]	; (80013cc <HAL_MspInit+0x48>)
 8001394:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001398:	6453      	str	r3, [r2, #68]	; 0x44
 800139a:	4b0c      	ldr	r3, [pc, #48]	; (80013cc <HAL_MspInit+0x48>)
 800139c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800139e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013a2:	607b      	str	r3, [r7, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	603b      	str	r3, [r7, #0]
 80013aa:	4b08      	ldr	r3, [pc, #32]	; (80013cc <HAL_MspInit+0x48>)
 80013ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ae:	4a07      	ldr	r2, [pc, #28]	; (80013cc <HAL_MspInit+0x48>)
 80013b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013b4:	6413      	str	r3, [r2, #64]	; 0x40
 80013b6:	4b05      	ldr	r3, [pc, #20]	; (80013cc <HAL_MspInit+0x48>)
 80013b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013be:	603b      	str	r3, [r7, #0]
 80013c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bc80      	pop	{r7}
 80013ca:	4770      	bx	lr
 80013cc:	40023800 	.word	0x40023800

080013d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08c      	sub	sp, #48	; 0x30
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80013d8:	2300      	movs	r3, #0
 80013da:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80013dc:	2300      	movs	r3, #0
 80013de:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80013e0:	2300      	movs	r3, #0
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	4b2f      	ldr	r3, [pc, #188]	; (80014a4 <HAL_InitTick+0xd4>)
 80013e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e8:	4a2e      	ldr	r2, [pc, #184]	; (80014a4 <HAL_InitTick+0xd4>)
 80013ea:	f043 0301 	orr.w	r3, r3, #1
 80013ee:	6453      	str	r3, [r2, #68]	; 0x44
 80013f0:	4b2c      	ldr	r3, [pc, #176]	; (80014a4 <HAL_InitTick+0xd4>)
 80013f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f4:	f003 0301 	and.w	r3, r3, #1
 80013f8:	60bb      	str	r3, [r7, #8]
 80013fa:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013fc:	f107 020c 	add.w	r2, r7, #12
 8001400:	f107 0310 	add.w	r3, r7, #16
 8001404:	4611      	mov	r1, r2
 8001406:	4618      	mov	r0, r3
 8001408:	f001 fa1c 	bl	8002844 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800140c:	f001 fa06 	bl	800281c <HAL_RCC_GetPCLK2Freq>
 8001410:	4603      	mov	r3, r0
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001418:	4a23      	ldr	r2, [pc, #140]	; (80014a8 <HAL_InitTick+0xd8>)
 800141a:	fba2 2303 	umull	r2, r3, r2, r3
 800141e:	0c9b      	lsrs	r3, r3, #18
 8001420:	3b01      	subs	r3, #1
 8001422:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001424:	4b21      	ldr	r3, [pc, #132]	; (80014ac <HAL_InitTick+0xdc>)
 8001426:	4a22      	ldr	r2, [pc, #136]	; (80014b0 <HAL_InitTick+0xe0>)
 8001428:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800142a:	4b20      	ldr	r3, [pc, #128]	; (80014ac <HAL_InitTick+0xdc>)
 800142c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001430:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001432:	4a1e      	ldr	r2, [pc, #120]	; (80014ac <HAL_InitTick+0xdc>)
 8001434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001436:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001438:	4b1c      	ldr	r3, [pc, #112]	; (80014ac <HAL_InitTick+0xdc>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800143e:	4b1b      	ldr	r3, [pc, #108]	; (80014ac <HAL_InitTick+0xdc>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001444:	4b19      	ldr	r3, [pc, #100]	; (80014ac <HAL_InitTick+0xdc>)
 8001446:	2200      	movs	r2, #0
 8001448:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800144a:	4818      	ldr	r0, [pc, #96]	; (80014ac <HAL_InitTick+0xdc>)
 800144c:	f001 fab3 	bl	80029b6 <HAL_TIM_Base_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001456:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800145a:	2b00      	cmp	r3, #0
 800145c:	d11b      	bne.n	8001496 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800145e:	4813      	ldr	r0, [pc, #76]	; (80014ac <HAL_InitTick+0xdc>)
 8001460:	f001 fb02 	bl	8002a68 <HAL_TIM_Base_Start_IT>
 8001464:	4603      	mov	r3, r0
 8001466:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800146a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800146e:	2b00      	cmp	r3, #0
 8001470:	d111      	bne.n	8001496 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001472:	2019      	movs	r0, #25
 8001474:	f000 faf9 	bl	8001a6a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2b0f      	cmp	r3, #15
 800147c:	d808      	bhi.n	8001490 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800147e:	2200      	movs	r2, #0
 8001480:	6879      	ldr	r1, [r7, #4]
 8001482:	2019      	movs	r0, #25
 8001484:	f000 fad5 	bl	8001a32 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001488:	4a0a      	ldr	r2, [pc, #40]	; (80014b4 <HAL_InitTick+0xe4>)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6013      	str	r3, [r2, #0]
 800148e:	e002      	b.n	8001496 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001496:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800149a:	4618      	mov	r0, r3
 800149c:	3730      	adds	r7, #48	; 0x30
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40023800 	.word	0x40023800
 80014a8:	431bde83 	.word	0x431bde83
 80014ac:	20000290 	.word	0x20000290
 80014b0:	40010000 	.word	0x40010000
 80014b4:	20000004 	.word	0x20000004

080014b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014bc:	e7fe      	b.n	80014bc <NMI_Handler+0x4>

080014be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014be:	b480      	push	{r7}
 80014c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014c2:	e7fe      	b.n	80014c2 <HardFault_Handler+0x4>

080014c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c8:	e7fe      	b.n	80014c8 <MemManage_Handler+0x4>

080014ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ce:	e7fe      	b.n	80014ce <BusFault_Handler+0x4>

080014d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d4:	e7fe      	b.n	80014d4 <UsageFault_Handler+0x4>

080014d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014da:	bf00      	nop
 80014dc:	46bd      	mov	sp, r7
 80014de:	bc80      	pop	{r7}
 80014e0:	4770      	bx	lr

080014e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bc80      	pop	{r7}
 80014ec:	4770      	bx	lr

080014ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr

080014fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014fa:	b480      	push	{r7}
 80014fc:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014fe:	bf00      	nop
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr
	...

08001508 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800150c:	4802      	ldr	r0, [pc, #8]	; (8001518 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800150e:	f001 fb19 	bl	8002b44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000290 	.word	0x20000290

0800151c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <USART1_IRQHandler+0x10>)
 8001522:	f001 fdcb 	bl	80030bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	200002dc 	.word	0x200002dc

08001530 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  return 1;
 8001534:	2301      	movs	r3, #1
}
 8001536:	4618      	mov	r0, r3
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr

0800153e <_kill>:

int _kill(int pid, int sig)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b082      	sub	sp, #8
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
 8001546:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001548:	f004 fbbe 	bl	8005cc8 <__errno>
 800154c:	4603      	mov	r3, r0
 800154e:	2216      	movs	r2, #22
 8001550:	601a      	str	r2, [r3, #0]
  return -1;
 8001552:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001556:	4618      	mov	r0, r3
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <_exit>:

void _exit (int status)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	b082      	sub	sp, #8
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001566:	f04f 31ff 	mov.w	r1, #4294967295
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff ffe7 	bl	800153e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001570:	e7fe      	b.n	8001570 <_exit+0x12>

08001572 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b086      	sub	sp, #24
 8001576:	af00      	add	r7, sp, #0
 8001578:	60f8      	str	r0, [r7, #12]
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	e00a      	b.n	800159a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001584:	f3af 8000 	nop.w
 8001588:	4601      	mov	r1, r0
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	1c5a      	adds	r2, r3, #1
 800158e:	60ba      	str	r2, [r7, #8]
 8001590:	b2ca      	uxtb	r2, r1
 8001592:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	3301      	adds	r3, #1
 8001598:	617b      	str	r3, [r7, #20]
 800159a:	697a      	ldr	r2, [r7, #20]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	429a      	cmp	r2, r3
 80015a0:	dbf0      	blt.n	8001584 <_read+0x12>
  }

  return len;
 80015a2:	687b      	ldr	r3, [r7, #4]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3718      	adds	r7, #24
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	60b9      	str	r1, [r7, #8]
 80015b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
 80015bc:	e009      	b.n	80015d2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	1c5a      	adds	r2, r3, #1
 80015c2:	60ba      	str	r2, [r7, #8]
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff fd92 	bl	80010f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	3301      	adds	r3, #1
 80015d0:	617b      	str	r3, [r7, #20]
 80015d2:	697a      	ldr	r2, [r7, #20]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	429a      	cmp	r2, r3
 80015d8:	dbf1      	blt.n	80015be <_write+0x12>
  }
  return len;
 80015da:	687b      	ldr	r3, [r7, #4]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3718      	adds	r7, #24
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <_close>:

int _close(int file)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bc80      	pop	{r7}
 80015f8:	4770      	bx	lr

080015fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015fa:	b480      	push	{r7}
 80015fc:	b083      	sub	sp, #12
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
 8001602:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800160a:	605a      	str	r2, [r3, #4]
  return 0;
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr

08001618 <_isatty>:

int _isatty(int file)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001620:	2301      	movs	r3, #1
}
 8001622:	4618      	mov	r0, r3
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr

0800162c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3714      	adds	r7, #20
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr

08001644 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800164c:	4a14      	ldr	r2, [pc, #80]	; (80016a0 <_sbrk+0x5c>)
 800164e:	4b15      	ldr	r3, [pc, #84]	; (80016a4 <_sbrk+0x60>)
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001658:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <_sbrk+0x64>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d102      	bne.n	8001666 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001660:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <_sbrk+0x64>)
 8001662:	4a12      	ldr	r2, [pc, #72]	; (80016ac <_sbrk+0x68>)
 8001664:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001666:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <_sbrk+0x64>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	429a      	cmp	r2, r3
 8001672:	d207      	bcs.n	8001684 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001674:	f004 fb28 	bl	8005cc8 <__errno>
 8001678:	4603      	mov	r3, r0
 800167a:	220c      	movs	r2, #12
 800167c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800167e:	f04f 33ff 	mov.w	r3, #4294967295
 8001682:	e009      	b.n	8001698 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001684:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <_sbrk+0x64>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800168a:	4b07      	ldr	r3, [pc, #28]	; (80016a8 <_sbrk+0x64>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4413      	add	r3, r2
 8001692:	4a05      	ldr	r2, [pc, #20]	; (80016a8 <_sbrk+0x64>)
 8001694:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001696:	68fb      	ldr	r3, [r7, #12]
}
 8001698:	4618      	mov	r0, r3
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20020000 	.word	0x20020000
 80016a4:	00001000 	.word	0x00001000
 80016a8:	200002d8 	.word	0x200002d8
 80016ac:	20000c88 	.word	0x20000c88

080016b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bc80      	pop	{r7}
 80016ba:	4770      	bx	lr

080016bc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016c0:	4b11      	ldr	r3, [pc, #68]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016c2:	4a12      	ldr	r2, [pc, #72]	; (800170c <MX_USART1_UART_Init+0x50>)
 80016c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016c6:	4b10      	ldr	r3, [pc, #64]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016ce:	4b0e      	ldr	r3, [pc, #56]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016d4:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016da:	4b0b      	ldr	r3, [pc, #44]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016e0:	4b09      	ldr	r3, [pc, #36]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016e2:	220c      	movs	r2, #12
 80016e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016e6:	4b08      	ldr	r3, [pc, #32]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016ec:	4b06      	ldr	r3, [pc, #24]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016f2:	4805      	ldr	r0, [pc, #20]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016f4:	f001 fc02 	bl	8002efc <HAL_UART_Init>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016fe:	f7ff fd9b 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	200002dc 	.word	0x200002dc
 800170c:	40011000 	.word	0x40011000

08001710 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b08a      	sub	sp, #40	; 0x28
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001718:	f107 0314 	add.w	r3, r7, #20
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	609a      	str	r2, [r3, #8]
 8001724:	60da      	str	r2, [r3, #12]
 8001726:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a1d      	ldr	r2, [pc, #116]	; (80017a4 <HAL_UART_MspInit+0x94>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d134      	bne.n	800179c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	613b      	str	r3, [r7, #16]
 8001736:	4b1c      	ldr	r3, [pc, #112]	; (80017a8 <HAL_UART_MspInit+0x98>)
 8001738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800173a:	4a1b      	ldr	r2, [pc, #108]	; (80017a8 <HAL_UART_MspInit+0x98>)
 800173c:	f043 0310 	orr.w	r3, r3, #16
 8001740:	6453      	str	r3, [r2, #68]	; 0x44
 8001742:	4b19      	ldr	r3, [pc, #100]	; (80017a8 <HAL_UART_MspInit+0x98>)
 8001744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001746:	f003 0310 	and.w	r3, r3, #16
 800174a:	613b      	str	r3, [r7, #16]
 800174c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	4b15      	ldr	r3, [pc, #84]	; (80017a8 <HAL_UART_MspInit+0x98>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4a14      	ldr	r2, [pc, #80]	; (80017a8 <HAL_UART_MspInit+0x98>)
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <HAL_UART_MspInit+0x98>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800176a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800176e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001770:	2302      	movs	r3, #2
 8001772:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001778:	2303      	movs	r3, #3
 800177a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800177c:	2307      	movs	r3, #7
 800177e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	4619      	mov	r1, r3
 8001786:	4809      	ldr	r0, [pc, #36]	; (80017ac <HAL_UART_MspInit+0x9c>)
 8001788:	f000 fa0e 	bl	8001ba8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800178c:	2200      	movs	r2, #0
 800178e:	2100      	movs	r1, #0
 8001790:	2025      	movs	r0, #37	; 0x25
 8001792:	f000 f94e 	bl	8001a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001796:	2025      	movs	r0, #37	; 0x25
 8001798:	f000 f967 	bl	8001a6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800179c:	bf00      	nop
 800179e:	3728      	adds	r7, #40	; 0x28
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40011000 	.word	0x40011000
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40020000 	.word	0x40020000

080017b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80017b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017b4:	480d      	ldr	r0, [pc, #52]	; (80017ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80017b6:	490e      	ldr	r1, [pc, #56]	; (80017f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80017b8:	4a0e      	ldr	r2, [pc, #56]	; (80017f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017bc:	e002      	b.n	80017c4 <LoopCopyDataInit>

080017be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017c2:	3304      	adds	r3, #4

080017c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c8:	d3f9      	bcc.n	80017be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ca:	4a0b      	ldr	r2, [pc, #44]	; (80017f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80017cc:	4c0b      	ldr	r4, [pc, #44]	; (80017fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80017ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017d0:	e001      	b.n	80017d6 <LoopFillZerobss>

080017d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017d4:	3204      	adds	r2, #4

080017d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d8:	d3fb      	bcc.n	80017d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017da:	f7ff ff69 	bl	80016b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017de:	f004 fa79 	bl	8005cd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017e2:	f7ff fc97 	bl	8001114 <main>
  bx  lr    
 80017e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80017e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017f0:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 80017f4:	0800ecc0 	.word	0x0800ecc0
  ldr r2, =_sbss
 80017f8:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 80017fc:	20000c88 	.word	0x20000c88

08001800 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001800:	e7fe      	b.n	8001800 <ADC_IRQHandler>
	...

08001804 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001808:	4b0e      	ldr	r3, [pc, #56]	; (8001844 <HAL_Init+0x40>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a0d      	ldr	r2, [pc, #52]	; (8001844 <HAL_Init+0x40>)
 800180e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001812:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001814:	4b0b      	ldr	r3, [pc, #44]	; (8001844 <HAL_Init+0x40>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a0a      	ldr	r2, [pc, #40]	; (8001844 <HAL_Init+0x40>)
 800181a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800181e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001820:	4b08      	ldr	r3, [pc, #32]	; (8001844 <HAL_Init+0x40>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a07      	ldr	r2, [pc, #28]	; (8001844 <HAL_Init+0x40>)
 8001826:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800182a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800182c:	2003      	movs	r0, #3
 800182e:	f000 f8f5 	bl	8001a1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001832:	200f      	movs	r0, #15
 8001834:	f7ff fdcc 	bl	80013d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001838:	f7ff fda4 	bl	8001384 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40023c00 	.word	0x40023c00

08001848 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800184c:	4b05      	ldr	r3, [pc, #20]	; (8001864 <HAL_IncTick+0x1c>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	461a      	mov	r2, r3
 8001852:	4b05      	ldr	r3, [pc, #20]	; (8001868 <HAL_IncTick+0x20>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4413      	add	r3, r2
 8001858:	4a03      	ldr	r2, [pc, #12]	; (8001868 <HAL_IncTick+0x20>)
 800185a:	6013      	str	r3, [r2, #0]
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr
 8001864:	20000008 	.word	0x20000008
 8001868:	20000320 	.word	0x20000320

0800186c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  return uwTick;
 8001870:	4b02      	ldr	r3, [pc, #8]	; (800187c <HAL_GetTick+0x10>)
 8001872:	681b      	ldr	r3, [r3, #0]
}
 8001874:	4618      	mov	r0, r3
 8001876:	46bd      	mov	sp, r7
 8001878:	bc80      	pop	{r7}
 800187a:	4770      	bx	lr
 800187c:	20000320 	.word	0x20000320

08001880 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001888:	f7ff fff0 	bl	800186c <HAL_GetTick>
 800188c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001898:	d005      	beq.n	80018a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800189a:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <HAL_Delay+0x44>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	461a      	mov	r2, r3
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4413      	add	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018a6:	bf00      	nop
 80018a8:	f7ff ffe0 	bl	800186c <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	68fa      	ldr	r2, [r7, #12]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d8f7      	bhi.n	80018a8 <HAL_Delay+0x28>
  {
  }
}
 80018b8:	bf00      	nop
 80018ba:	bf00      	nop
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000008 	.word	0x20000008

080018c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <__NVIC_SetPriorityGrouping+0x44>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018de:	68ba      	ldr	r2, [r7, #8]
 80018e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e4:	4013      	ands	r3, r2
 80018e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018fa:	4a04      	ldr	r2, [pc, #16]	; (800190c <__NVIC_SetPriorityGrouping+0x44>)
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	60d3      	str	r3, [r2, #12]
}
 8001900:	bf00      	nop
 8001902:	3714      	adds	r7, #20
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001914:	4b04      	ldr	r3, [pc, #16]	; (8001928 <__NVIC_GetPriorityGrouping+0x18>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	0a1b      	lsrs	r3, r3, #8
 800191a:	f003 0307 	and.w	r3, r3, #7
}
 800191e:	4618      	mov	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	bc80      	pop	{r7}
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	4603      	mov	r3, r0
 8001934:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	2b00      	cmp	r3, #0
 800193c:	db0b      	blt.n	8001956 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800193e:	79fb      	ldrb	r3, [r7, #7]
 8001940:	f003 021f 	and.w	r2, r3, #31
 8001944:	4906      	ldr	r1, [pc, #24]	; (8001960 <__NVIC_EnableIRQ+0x34>)
 8001946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194a:	095b      	lsrs	r3, r3, #5
 800194c:	2001      	movs	r0, #1
 800194e:	fa00 f202 	lsl.w	r2, r0, r2
 8001952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001956:	bf00      	nop
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr
 8001960:	e000e100 	.word	0xe000e100

08001964 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	6039      	str	r1, [r7, #0]
 800196e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001974:	2b00      	cmp	r3, #0
 8001976:	db0a      	blt.n	800198e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	b2da      	uxtb	r2, r3
 800197c:	490c      	ldr	r1, [pc, #48]	; (80019b0 <__NVIC_SetPriority+0x4c>)
 800197e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001982:	0112      	lsls	r2, r2, #4
 8001984:	b2d2      	uxtb	r2, r2
 8001986:	440b      	add	r3, r1
 8001988:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800198c:	e00a      	b.n	80019a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	b2da      	uxtb	r2, r3
 8001992:	4908      	ldr	r1, [pc, #32]	; (80019b4 <__NVIC_SetPriority+0x50>)
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	f003 030f 	and.w	r3, r3, #15
 800199a:	3b04      	subs	r3, #4
 800199c:	0112      	lsls	r2, r2, #4
 800199e:	b2d2      	uxtb	r2, r2
 80019a0:	440b      	add	r3, r1
 80019a2:	761a      	strb	r2, [r3, #24]
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bc80      	pop	{r7}
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	e000e100 	.word	0xe000e100
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b089      	sub	sp, #36	; 0x24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	f1c3 0307 	rsb	r3, r3, #7
 80019d2:	2b04      	cmp	r3, #4
 80019d4:	bf28      	it	cs
 80019d6:	2304      	movcs	r3, #4
 80019d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	3304      	adds	r3, #4
 80019de:	2b06      	cmp	r3, #6
 80019e0:	d902      	bls.n	80019e8 <NVIC_EncodePriority+0x30>
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	3b03      	subs	r3, #3
 80019e6:	e000      	b.n	80019ea <NVIC_EncodePriority+0x32>
 80019e8:	2300      	movs	r3, #0
 80019ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ec:	f04f 32ff 	mov.w	r2, #4294967295
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	fa02 f303 	lsl.w	r3, r2, r3
 80019f6:	43da      	mvns	r2, r3
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	401a      	ands	r2, r3
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a00:	f04f 31ff 	mov.w	r1, #4294967295
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0a:	43d9      	mvns	r1, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a10:	4313      	orrs	r3, r2
         );
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3724      	adds	r7, #36	; 0x24
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr

08001a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff ff4f 	bl	80018c8 <__NVIC_SetPriorityGrouping>
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b086      	sub	sp, #24
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	4603      	mov	r3, r0
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	607a      	str	r2, [r7, #4]
 8001a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a44:	f7ff ff64 	bl	8001910 <__NVIC_GetPriorityGrouping>
 8001a48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	6978      	ldr	r0, [r7, #20]
 8001a50:	f7ff ffb2 	bl	80019b8 <NVIC_EncodePriority>
 8001a54:	4602      	mov	r2, r0
 8001a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a5a:	4611      	mov	r1, r2
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff ff81 	bl	8001964 <__NVIC_SetPriority>
}
 8001a62:	bf00      	nop
 8001a64:	3718      	adds	r7, #24
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b082      	sub	sp, #8
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	4603      	mov	r3, r0
 8001a72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff57 	bl	800192c <__NVIC_EnableIRQ>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b084      	sub	sp, #16
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a92:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001a94:	f7ff feea 	bl	800186c <HAL_GetTick>
 8001a98:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d008      	beq.n	8001ab8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2280      	movs	r2, #128	; 0x80
 8001aaa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e052      	b.n	8001b5e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0216 	bic.w	r2, r2, #22
 8001ac6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	695a      	ldr	r2, [r3, #20]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ad6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d103      	bne.n	8001ae8 <HAL_DMA_Abort+0x62>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d007      	beq.n	8001af8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f022 0208 	bic.w	r2, r2, #8
 8001af6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f022 0201 	bic.w	r2, r2, #1
 8001b06:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b08:	e013      	b.n	8001b32 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b0a:	f7ff feaf 	bl	800186c <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	2b05      	cmp	r3, #5
 8001b16:	d90c      	bls.n	8001b32 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2220      	movs	r2, #32
 8001b1c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2203      	movs	r2, #3
 8001b22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e015      	b.n	8001b5e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0301 	and.w	r3, r3, #1
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d1e4      	bne.n	8001b0a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b44:	223f      	movs	r2, #63	; 0x3f
 8001b46:	409a      	lsls	r2, r3
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2200      	movs	r2, #0
 8001b58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b083      	sub	sp, #12
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d004      	beq.n	8001b84 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2280      	movs	r2, #128	; 0x80
 8001b7e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e00c      	b.n	8001b9e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2205      	movs	r2, #5
 8001b88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f022 0201 	bic.w	r2, r2, #1
 8001b9a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr

08001ba8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b089      	sub	sp, #36	; 0x24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	61fb      	str	r3, [r7, #28]
 8001bc2:	e16b      	b.n	8001e9c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	697a      	ldr	r2, [r7, #20]
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	f040 815a 	bne.w	8001e96 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f003 0303 	and.w	r3, r3, #3
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d005      	beq.n	8001bfa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d130      	bne.n	8001c5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	2203      	movs	r2, #3
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	43db      	mvns	r3, r3
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	68da      	ldr	r2, [r3, #12]
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c30:	2201      	movs	r2, #1
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	69ba      	ldr	r2, [r7, #24]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	091b      	lsrs	r3, r3, #4
 8001c46:	f003 0201 	and.w	r2, r3, #1
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 0303 	and.w	r3, r3, #3
 8001c64:	2b03      	cmp	r3, #3
 8001c66:	d017      	beq.n	8001c98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	2203      	movs	r2, #3
 8001c74:	fa02 f303 	lsl.w	r3, r2, r3
 8001c78:	43db      	mvns	r3, r3
 8001c7a:	69ba      	ldr	r2, [r7, #24]
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	689a      	ldr	r2, [r3, #8]
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	005b      	lsls	r3, r3, #1
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	69ba      	ldr	r2, [r7, #24]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f003 0303 	and.w	r3, r3, #3
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d123      	bne.n	8001cec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	08da      	lsrs	r2, r3, #3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3208      	adds	r2, #8
 8001cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	f003 0307 	and.w	r3, r3, #7
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	220f      	movs	r2, #15
 8001cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	69ba      	ldr	r2, [r7, #24]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	691a      	ldr	r2, [r3, #16]
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	08da      	lsrs	r2, r3, #3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	3208      	adds	r2, #8
 8001ce6:	69b9      	ldr	r1, [r7, #24]
 8001ce8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	005b      	lsls	r3, r3, #1
 8001cf6:	2203      	movs	r2, #3
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	4013      	ands	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f003 0203 	and.w	r2, r3, #3
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	f000 80b4 	beq.w	8001e96 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	4b5f      	ldr	r3, [pc, #380]	; (8001eb0 <HAL_GPIO_Init+0x308>)
 8001d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d36:	4a5e      	ldr	r2, [pc, #376]	; (8001eb0 <HAL_GPIO_Init+0x308>)
 8001d38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d3e:	4b5c      	ldr	r3, [pc, #368]	; (8001eb0 <HAL_GPIO_Init+0x308>)
 8001d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d4a:	4a5a      	ldr	r2, [pc, #360]	; (8001eb4 <HAL_GPIO_Init+0x30c>)
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	089b      	lsrs	r3, r3, #2
 8001d50:	3302      	adds	r3, #2
 8001d52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	f003 0303 	and.w	r3, r3, #3
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	220f      	movs	r2, #15
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	43db      	mvns	r3, r3
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a51      	ldr	r2, [pc, #324]	; (8001eb8 <HAL_GPIO_Init+0x310>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d02b      	beq.n	8001dce <HAL_GPIO_Init+0x226>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a50      	ldr	r2, [pc, #320]	; (8001ebc <HAL_GPIO_Init+0x314>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d025      	beq.n	8001dca <HAL_GPIO_Init+0x222>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a4f      	ldr	r2, [pc, #316]	; (8001ec0 <HAL_GPIO_Init+0x318>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d01f      	beq.n	8001dc6 <HAL_GPIO_Init+0x21e>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a4e      	ldr	r2, [pc, #312]	; (8001ec4 <HAL_GPIO_Init+0x31c>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d019      	beq.n	8001dc2 <HAL_GPIO_Init+0x21a>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a4d      	ldr	r2, [pc, #308]	; (8001ec8 <HAL_GPIO_Init+0x320>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d013      	beq.n	8001dbe <HAL_GPIO_Init+0x216>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a4c      	ldr	r2, [pc, #304]	; (8001ecc <HAL_GPIO_Init+0x324>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d00d      	beq.n	8001dba <HAL_GPIO_Init+0x212>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a4b      	ldr	r2, [pc, #300]	; (8001ed0 <HAL_GPIO_Init+0x328>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d007      	beq.n	8001db6 <HAL_GPIO_Init+0x20e>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a4a      	ldr	r2, [pc, #296]	; (8001ed4 <HAL_GPIO_Init+0x32c>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d101      	bne.n	8001db2 <HAL_GPIO_Init+0x20a>
 8001dae:	2307      	movs	r3, #7
 8001db0:	e00e      	b.n	8001dd0 <HAL_GPIO_Init+0x228>
 8001db2:	2308      	movs	r3, #8
 8001db4:	e00c      	b.n	8001dd0 <HAL_GPIO_Init+0x228>
 8001db6:	2306      	movs	r3, #6
 8001db8:	e00a      	b.n	8001dd0 <HAL_GPIO_Init+0x228>
 8001dba:	2305      	movs	r3, #5
 8001dbc:	e008      	b.n	8001dd0 <HAL_GPIO_Init+0x228>
 8001dbe:	2304      	movs	r3, #4
 8001dc0:	e006      	b.n	8001dd0 <HAL_GPIO_Init+0x228>
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e004      	b.n	8001dd0 <HAL_GPIO_Init+0x228>
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	e002      	b.n	8001dd0 <HAL_GPIO_Init+0x228>
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e000      	b.n	8001dd0 <HAL_GPIO_Init+0x228>
 8001dce:	2300      	movs	r3, #0
 8001dd0:	69fa      	ldr	r2, [r7, #28]
 8001dd2:	f002 0203 	and.w	r2, r2, #3
 8001dd6:	0092      	lsls	r2, r2, #2
 8001dd8:	4093      	lsls	r3, r2
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001de0:	4934      	ldr	r1, [pc, #208]	; (8001eb4 <HAL_GPIO_Init+0x30c>)
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	089b      	lsrs	r3, r3, #2
 8001de6:	3302      	adds	r3, #2
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dee:	4b3a      	ldr	r3, [pc, #232]	; (8001ed8 <HAL_GPIO_Init+0x330>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	43db      	mvns	r3, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d003      	beq.n	8001e12 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001e0a:	69ba      	ldr	r2, [r7, #24]
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e12:	4a31      	ldr	r2, [pc, #196]	; (8001ed8 <HAL_GPIO_Init+0x330>)
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e18:	4b2f      	ldr	r3, [pc, #188]	; (8001ed8 <HAL_GPIO_Init+0x330>)
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	43db      	mvns	r3, r3
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4013      	ands	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d003      	beq.n	8001e3c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e3c:	4a26      	ldr	r2, [pc, #152]	; (8001ed8 <HAL_GPIO_Init+0x330>)
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e42:	4b25      	ldr	r3, [pc, #148]	; (8001ed8 <HAL_GPIO_Init+0x330>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	43db      	mvns	r3, r3
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	4013      	ands	r3, r2
 8001e50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e66:	4a1c      	ldr	r2, [pc, #112]	; (8001ed8 <HAL_GPIO_Init+0x330>)
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e6c:	4b1a      	ldr	r3, [pc, #104]	; (8001ed8 <HAL_GPIO_Init+0x330>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	43db      	mvns	r3, r3
 8001e76:	69ba      	ldr	r2, [r7, #24]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d003      	beq.n	8001e90 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e90:	4a11      	ldr	r2, [pc, #68]	; (8001ed8 <HAL_GPIO_Init+0x330>)
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	61fb      	str	r3, [r7, #28]
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	2b0f      	cmp	r3, #15
 8001ea0:	f67f ae90 	bls.w	8001bc4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ea4:	bf00      	nop
 8001ea6:	bf00      	nop
 8001ea8:	3724      	adds	r7, #36	; 0x24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc80      	pop	{r7}
 8001eae:	4770      	bx	lr
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40013800 	.word	0x40013800
 8001eb8:	40020000 	.word	0x40020000
 8001ebc:	40020400 	.word	0x40020400
 8001ec0:	40020800 	.word	0x40020800
 8001ec4:	40020c00 	.word	0x40020c00
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	40021400 	.word	0x40021400
 8001ed0:	40021800 	.word	0x40021800
 8001ed4:	40021c00 	.word	0x40021c00
 8001ed8:	40013c00 	.word	0x40013c00

08001edc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	807b      	strh	r3, [r7, #2]
 8001ee8:	4613      	mov	r3, r2
 8001eea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001eec:	787b      	ldrb	r3, [r7, #1]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d003      	beq.n	8001efa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ef2:	887a      	ldrh	r2, [r7, #2]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ef8:	e003      	b.n	8001f02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001efa:	887b      	ldrh	r3, [r7, #2]
 8001efc:	041a      	lsls	r2, r3, #16
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	619a      	str	r2, [r3, #24]
}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr

08001f0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e267      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d075      	beq.n	8002016 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f2a:	4b88      	ldr	r3, [pc, #544]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f003 030c 	and.w	r3, r3, #12
 8001f32:	2b04      	cmp	r3, #4
 8001f34:	d00c      	beq.n	8001f50 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f36:	4b85      	ldr	r3, [pc, #532]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f3e:	2b08      	cmp	r3, #8
 8001f40:	d112      	bne.n	8001f68 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f42:	4b82      	ldr	r3, [pc, #520]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f4e:	d10b      	bne.n	8001f68 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f50:	4b7e      	ldr	r3, [pc, #504]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d05b      	beq.n	8002014 <HAL_RCC_OscConfig+0x108>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d157      	bne.n	8002014 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e242      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f70:	d106      	bne.n	8001f80 <HAL_RCC_OscConfig+0x74>
 8001f72:	4b76      	ldr	r3, [pc, #472]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a75      	ldr	r2, [pc, #468]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f7c:	6013      	str	r3, [r2, #0]
 8001f7e:	e01d      	b.n	8001fbc <HAL_RCC_OscConfig+0xb0>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f88:	d10c      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x98>
 8001f8a:	4b70      	ldr	r3, [pc, #448]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a6f      	ldr	r2, [pc, #444]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001f90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f94:	6013      	str	r3, [r2, #0]
 8001f96:	4b6d      	ldr	r3, [pc, #436]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a6c      	ldr	r2, [pc, #432]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001f9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fa0:	6013      	str	r3, [r2, #0]
 8001fa2:	e00b      	b.n	8001fbc <HAL_RCC_OscConfig+0xb0>
 8001fa4:	4b69      	ldr	r3, [pc, #420]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a68      	ldr	r2, [pc, #416]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001faa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fae:	6013      	str	r3, [r2, #0]
 8001fb0:	4b66      	ldr	r3, [pc, #408]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a65      	ldr	r2, [pc, #404]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001fb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d013      	beq.n	8001fec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc4:	f7ff fc52 	bl	800186c <HAL_GetTick>
 8001fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fca:	e008      	b.n	8001fde <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fcc:	f7ff fc4e 	bl	800186c <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b64      	cmp	r3, #100	; 0x64
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e207      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fde:	4b5b      	ldr	r3, [pc, #364]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d0f0      	beq.n	8001fcc <HAL_RCC_OscConfig+0xc0>
 8001fea:	e014      	b.n	8002016 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fec:	f7ff fc3e 	bl	800186c <HAL_GetTick>
 8001ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ff2:	e008      	b.n	8002006 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ff4:	f7ff fc3a 	bl	800186c <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b64      	cmp	r3, #100	; 0x64
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e1f3      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002006:	4b51      	ldr	r3, [pc, #324]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d1f0      	bne.n	8001ff4 <HAL_RCC_OscConfig+0xe8>
 8002012:	e000      	b.n	8002016 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d063      	beq.n	80020ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002022:	4b4a      	ldr	r3, [pc, #296]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f003 030c 	and.w	r3, r3, #12
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00b      	beq.n	8002046 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800202e:	4b47      	ldr	r3, [pc, #284]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002036:	2b08      	cmp	r3, #8
 8002038:	d11c      	bne.n	8002074 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800203a:	4b44      	ldr	r3, [pc, #272]	; (800214c <HAL_RCC_OscConfig+0x240>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d116      	bne.n	8002074 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002046:	4b41      	ldr	r3, [pc, #260]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d005      	beq.n	800205e <HAL_RCC_OscConfig+0x152>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d001      	beq.n	800205e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e1c7      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800205e:	4b3b      	ldr	r3, [pc, #236]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	4937      	ldr	r1, [pc, #220]	; (800214c <HAL_RCC_OscConfig+0x240>)
 800206e:	4313      	orrs	r3, r2
 8002070:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002072:	e03a      	b.n	80020ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d020      	beq.n	80020be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800207c:	4b34      	ldr	r3, [pc, #208]	; (8002150 <HAL_RCC_OscConfig+0x244>)
 800207e:	2201      	movs	r2, #1
 8002080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002082:	f7ff fbf3 	bl	800186c <HAL_GetTick>
 8002086:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002088:	e008      	b.n	800209c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800208a:	f7ff fbef 	bl	800186c <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b02      	cmp	r3, #2
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e1a8      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800209c:	4b2b      	ldr	r3, [pc, #172]	; (800214c <HAL_RCC_OscConfig+0x240>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d0f0      	beq.n	800208a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a8:	4b28      	ldr	r3, [pc, #160]	; (800214c <HAL_RCC_OscConfig+0x240>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	691b      	ldr	r3, [r3, #16]
 80020b4:	00db      	lsls	r3, r3, #3
 80020b6:	4925      	ldr	r1, [pc, #148]	; (800214c <HAL_RCC_OscConfig+0x240>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	600b      	str	r3, [r1, #0]
 80020bc:	e015      	b.n	80020ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020be:	4b24      	ldr	r3, [pc, #144]	; (8002150 <HAL_RCC_OscConfig+0x244>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c4:	f7ff fbd2 	bl	800186c <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020cc:	f7ff fbce 	bl	800186c <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e187      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020de:	4b1b      	ldr	r3, [pc, #108]	; (800214c <HAL_RCC_OscConfig+0x240>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f0      	bne.n	80020cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d036      	beq.n	8002164 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	695b      	ldr	r3, [r3, #20]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d016      	beq.n	800212c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020fe:	4b15      	ldr	r3, [pc, #84]	; (8002154 <HAL_RCC_OscConfig+0x248>)
 8002100:	2201      	movs	r2, #1
 8002102:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002104:	f7ff fbb2 	bl	800186c <HAL_GetTick>
 8002108:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800210a:	e008      	b.n	800211e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800210c:	f7ff fbae 	bl	800186c <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e167      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800211e:	4b0b      	ldr	r3, [pc, #44]	; (800214c <HAL_RCC_OscConfig+0x240>)
 8002120:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d0f0      	beq.n	800210c <HAL_RCC_OscConfig+0x200>
 800212a:	e01b      	b.n	8002164 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800212c:	4b09      	ldr	r3, [pc, #36]	; (8002154 <HAL_RCC_OscConfig+0x248>)
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002132:	f7ff fb9b 	bl	800186c <HAL_GetTick>
 8002136:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002138:	e00e      	b.n	8002158 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800213a:	f7ff fb97 	bl	800186c <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d907      	bls.n	8002158 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e150      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
 800214c:	40023800 	.word	0x40023800
 8002150:	42470000 	.word	0x42470000
 8002154:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002158:	4b88      	ldr	r3, [pc, #544]	; (800237c <HAL_RCC_OscConfig+0x470>)
 800215a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	2b00      	cmp	r3, #0
 8002162:	d1ea      	bne.n	800213a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	2b00      	cmp	r3, #0
 800216e:	f000 8097 	beq.w	80022a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002172:	2300      	movs	r3, #0
 8002174:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002176:	4b81      	ldr	r3, [pc, #516]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d10f      	bne.n	80021a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002182:	2300      	movs	r3, #0
 8002184:	60bb      	str	r3, [r7, #8]
 8002186:	4b7d      	ldr	r3, [pc, #500]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	4a7c      	ldr	r2, [pc, #496]	; (800237c <HAL_RCC_OscConfig+0x470>)
 800218c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002190:	6413      	str	r3, [r2, #64]	; 0x40
 8002192:	4b7a      	ldr	r3, [pc, #488]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800219a:	60bb      	str	r3, [r7, #8]
 800219c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800219e:	2301      	movs	r3, #1
 80021a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a2:	4b77      	ldr	r3, [pc, #476]	; (8002380 <HAL_RCC_OscConfig+0x474>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d118      	bne.n	80021e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021ae:	4b74      	ldr	r3, [pc, #464]	; (8002380 <HAL_RCC_OscConfig+0x474>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a73      	ldr	r2, [pc, #460]	; (8002380 <HAL_RCC_OscConfig+0x474>)
 80021b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021ba:	f7ff fb57 	bl	800186c <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c0:	e008      	b.n	80021d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021c2:	f7ff fb53 	bl	800186c <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e10c      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021d4:	4b6a      	ldr	r3, [pc, #424]	; (8002380 <HAL_RCC_OscConfig+0x474>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d0f0      	beq.n	80021c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d106      	bne.n	80021f6 <HAL_RCC_OscConfig+0x2ea>
 80021e8:	4b64      	ldr	r3, [pc, #400]	; (800237c <HAL_RCC_OscConfig+0x470>)
 80021ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021ec:	4a63      	ldr	r2, [pc, #396]	; (800237c <HAL_RCC_OscConfig+0x470>)
 80021ee:	f043 0301 	orr.w	r3, r3, #1
 80021f2:	6713      	str	r3, [r2, #112]	; 0x70
 80021f4:	e01c      	b.n	8002230 <HAL_RCC_OscConfig+0x324>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	2b05      	cmp	r3, #5
 80021fc:	d10c      	bne.n	8002218 <HAL_RCC_OscConfig+0x30c>
 80021fe:	4b5f      	ldr	r3, [pc, #380]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002202:	4a5e      	ldr	r2, [pc, #376]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002204:	f043 0304 	orr.w	r3, r3, #4
 8002208:	6713      	str	r3, [r2, #112]	; 0x70
 800220a:	4b5c      	ldr	r3, [pc, #368]	; (800237c <HAL_RCC_OscConfig+0x470>)
 800220c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800220e:	4a5b      	ldr	r2, [pc, #364]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002210:	f043 0301 	orr.w	r3, r3, #1
 8002214:	6713      	str	r3, [r2, #112]	; 0x70
 8002216:	e00b      	b.n	8002230 <HAL_RCC_OscConfig+0x324>
 8002218:	4b58      	ldr	r3, [pc, #352]	; (800237c <HAL_RCC_OscConfig+0x470>)
 800221a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800221c:	4a57      	ldr	r2, [pc, #348]	; (800237c <HAL_RCC_OscConfig+0x470>)
 800221e:	f023 0301 	bic.w	r3, r3, #1
 8002222:	6713      	str	r3, [r2, #112]	; 0x70
 8002224:	4b55      	ldr	r3, [pc, #340]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002226:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002228:	4a54      	ldr	r2, [pc, #336]	; (800237c <HAL_RCC_OscConfig+0x470>)
 800222a:	f023 0304 	bic.w	r3, r3, #4
 800222e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d015      	beq.n	8002264 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002238:	f7ff fb18 	bl	800186c <HAL_GetTick>
 800223c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800223e:	e00a      	b.n	8002256 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002240:	f7ff fb14 	bl	800186c <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	f241 3288 	movw	r2, #5000	; 0x1388
 800224e:	4293      	cmp	r3, r2
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e0cb      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002256:	4b49      	ldr	r3, [pc, #292]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002258:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d0ee      	beq.n	8002240 <HAL_RCC_OscConfig+0x334>
 8002262:	e014      	b.n	800228e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002264:	f7ff fb02 	bl	800186c <HAL_GetTick>
 8002268:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800226a:	e00a      	b.n	8002282 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800226c:	f7ff fafe 	bl	800186c <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	f241 3288 	movw	r2, #5000	; 0x1388
 800227a:	4293      	cmp	r3, r2
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e0b5      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002282:	4b3e      	ldr	r3, [pc, #248]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1ee      	bne.n	800226c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800228e:	7dfb      	ldrb	r3, [r7, #23]
 8002290:	2b01      	cmp	r3, #1
 8002292:	d105      	bne.n	80022a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002294:	4b39      	ldr	r3, [pc, #228]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002298:	4a38      	ldr	r2, [pc, #224]	; (800237c <HAL_RCC_OscConfig+0x470>)
 800229a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800229e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	f000 80a1 	beq.w	80023ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80022aa:	4b34      	ldr	r3, [pc, #208]	; (800237c <HAL_RCC_OscConfig+0x470>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f003 030c 	and.w	r3, r3, #12
 80022b2:	2b08      	cmp	r3, #8
 80022b4:	d05c      	beq.n	8002370 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	699b      	ldr	r3, [r3, #24]
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d141      	bne.n	8002342 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022be:	4b31      	ldr	r3, [pc, #196]	; (8002384 <HAL_RCC_OscConfig+0x478>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c4:	f7ff fad2 	bl	800186c <HAL_GetTick>
 80022c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ca:	e008      	b.n	80022de <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022cc:	f7ff face 	bl	800186c <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e087      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022de:	4b27      	ldr	r3, [pc, #156]	; (800237c <HAL_RCC_OscConfig+0x470>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d1f0      	bne.n	80022cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	69da      	ldr	r2, [r3, #28]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a1b      	ldr	r3, [r3, #32]
 80022f2:	431a      	orrs	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f8:	019b      	lsls	r3, r3, #6
 80022fa:	431a      	orrs	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002300:	085b      	lsrs	r3, r3, #1
 8002302:	3b01      	subs	r3, #1
 8002304:	041b      	lsls	r3, r3, #16
 8002306:	431a      	orrs	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800230c:	061b      	lsls	r3, r3, #24
 800230e:	491b      	ldr	r1, [pc, #108]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002310:	4313      	orrs	r3, r2
 8002312:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002314:	4b1b      	ldr	r3, [pc, #108]	; (8002384 <HAL_RCC_OscConfig+0x478>)
 8002316:	2201      	movs	r2, #1
 8002318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800231a:	f7ff faa7 	bl	800186c <HAL_GetTick>
 800231e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002320:	e008      	b.n	8002334 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002322:	f7ff faa3 	bl	800186c <HAL_GetTick>
 8002326:	4602      	mov	r2, r0
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	2b02      	cmp	r3, #2
 800232e:	d901      	bls.n	8002334 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e05c      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002334:	4b11      	ldr	r3, [pc, #68]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d0f0      	beq.n	8002322 <HAL_RCC_OscConfig+0x416>
 8002340:	e054      	b.n	80023ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002342:	4b10      	ldr	r3, [pc, #64]	; (8002384 <HAL_RCC_OscConfig+0x478>)
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002348:	f7ff fa90 	bl	800186c <HAL_GetTick>
 800234c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800234e:	e008      	b.n	8002362 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002350:	f7ff fa8c 	bl	800186c <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	2b02      	cmp	r3, #2
 800235c:	d901      	bls.n	8002362 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e045      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002362:	4b06      	ldr	r3, [pc, #24]	; (800237c <HAL_RCC_OscConfig+0x470>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d1f0      	bne.n	8002350 <HAL_RCC_OscConfig+0x444>
 800236e:	e03d      	b.n	80023ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d107      	bne.n	8002388 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e038      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
 800237c:	40023800 	.word	0x40023800
 8002380:	40007000 	.word	0x40007000
 8002384:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002388:	4b1b      	ldr	r3, [pc, #108]	; (80023f8 <HAL_RCC_OscConfig+0x4ec>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d028      	beq.n	80023e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d121      	bne.n	80023e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d11a      	bne.n	80023e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023b2:	68fa      	ldr	r2, [r7, #12]
 80023b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80023b8:	4013      	ands	r3, r2
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80023be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d111      	bne.n	80023e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ce:	085b      	lsrs	r3, r3, #1
 80023d0:	3b01      	subs	r3, #1
 80023d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d107      	bne.n	80023e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d001      	beq.n	80023ec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e000      	b.n	80023ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3718      	adds	r7, #24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40023800 	.word	0x40023800

080023fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d101      	bne.n	8002410 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e0cc      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002410:	4b68      	ldr	r3, [pc, #416]	; (80025b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0307 	and.w	r3, r3, #7
 8002418:	683a      	ldr	r2, [r7, #0]
 800241a:	429a      	cmp	r2, r3
 800241c:	d90c      	bls.n	8002438 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800241e:	4b65      	ldr	r3, [pc, #404]	; (80025b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002420:	683a      	ldr	r2, [r7, #0]
 8002422:	b2d2      	uxtb	r2, r2
 8002424:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002426:	4b63      	ldr	r3, [pc, #396]	; (80025b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	683a      	ldr	r2, [r7, #0]
 8002430:	429a      	cmp	r2, r3
 8002432:	d001      	beq.n	8002438 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e0b8      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0302 	and.w	r3, r3, #2
 8002440:	2b00      	cmp	r3, #0
 8002442:	d020      	beq.n	8002486 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0304 	and.w	r3, r3, #4
 800244c:	2b00      	cmp	r3, #0
 800244e:	d005      	beq.n	800245c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002450:	4b59      	ldr	r3, [pc, #356]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	4a58      	ldr	r2, [pc, #352]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002456:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800245a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0308 	and.w	r3, r3, #8
 8002464:	2b00      	cmp	r3, #0
 8002466:	d005      	beq.n	8002474 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002468:	4b53      	ldr	r3, [pc, #332]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	4a52      	ldr	r2, [pc, #328]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800246e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002472:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002474:	4b50      	ldr	r3, [pc, #320]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	494d      	ldr	r1, [pc, #308]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002482:	4313      	orrs	r3, r2
 8002484:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d044      	beq.n	800251c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d107      	bne.n	80024aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800249a:	4b47      	ldr	r3, [pc, #284]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d119      	bne.n	80024da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e07f      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d003      	beq.n	80024ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024b6:	2b03      	cmp	r3, #3
 80024b8:	d107      	bne.n	80024ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024ba:	4b3f      	ldr	r3, [pc, #252]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d109      	bne.n	80024da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e06f      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ca:	4b3b      	ldr	r3, [pc, #236]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0302 	and.w	r3, r3, #2
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e067      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024da:	4b37      	ldr	r3, [pc, #220]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f023 0203 	bic.w	r2, r3, #3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	4934      	ldr	r1, [pc, #208]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 80024e8:	4313      	orrs	r3, r2
 80024ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024ec:	f7ff f9be 	bl	800186c <HAL_GetTick>
 80024f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024f2:	e00a      	b.n	800250a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024f4:	f7ff f9ba 	bl	800186c <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002502:	4293      	cmp	r3, r2
 8002504:	d901      	bls.n	800250a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e04f      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800250a:	4b2b      	ldr	r3, [pc, #172]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f003 020c 	and.w	r2, r3, #12
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	429a      	cmp	r2, r3
 800251a:	d1eb      	bne.n	80024f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800251c:	4b25      	ldr	r3, [pc, #148]	; (80025b4 <HAL_RCC_ClockConfig+0x1b8>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0307 	and.w	r3, r3, #7
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	429a      	cmp	r2, r3
 8002528:	d20c      	bcs.n	8002544 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800252a:	4b22      	ldr	r3, [pc, #136]	; (80025b4 <HAL_RCC_ClockConfig+0x1b8>)
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	b2d2      	uxtb	r2, r2
 8002530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002532:	4b20      	ldr	r3, [pc, #128]	; (80025b4 <HAL_RCC_ClockConfig+0x1b8>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	429a      	cmp	r2, r3
 800253e:	d001      	beq.n	8002544 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e032      	b.n	80025aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0304 	and.w	r3, r3, #4
 800254c:	2b00      	cmp	r3, #0
 800254e:	d008      	beq.n	8002562 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002550:	4b19      	ldr	r3, [pc, #100]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	4916      	ldr	r1, [pc, #88]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800255e:	4313      	orrs	r3, r2
 8002560:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	2b00      	cmp	r3, #0
 800256c:	d009      	beq.n	8002582 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800256e:	4b12      	ldr	r3, [pc, #72]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	490e      	ldr	r1, [pc, #56]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800257e:	4313      	orrs	r3, r2
 8002580:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002582:	f000 f821 	bl	80025c8 <HAL_RCC_GetSysClockFreq>
 8002586:	4602      	mov	r2, r0
 8002588:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <HAL_RCC_ClockConfig+0x1bc>)
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	091b      	lsrs	r3, r3, #4
 800258e:	f003 030f 	and.w	r3, r3, #15
 8002592:	490a      	ldr	r1, [pc, #40]	; (80025bc <HAL_RCC_ClockConfig+0x1c0>)
 8002594:	5ccb      	ldrb	r3, [r1, r3]
 8002596:	fa22 f303 	lsr.w	r3, r2, r3
 800259a:	4a09      	ldr	r2, [pc, #36]	; (80025c0 <HAL_RCC_ClockConfig+0x1c4>)
 800259c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800259e:	4b09      	ldr	r3, [pc, #36]	; (80025c4 <HAL_RCC_ClockConfig+0x1c8>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7fe ff14 	bl	80013d0 <HAL_InitTick>

  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40023c00 	.word	0x40023c00
 80025b8:	40023800 	.word	0x40023800
 80025bc:	0800935c 	.word	0x0800935c
 80025c0:	20000000 	.word	0x20000000
 80025c4:	20000004 	.word	0x20000004

080025c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025cc:	b094      	sub	sp, #80	; 0x50
 80025ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	647b      	str	r3, [r7, #68]	; 0x44
 80025d4:	2300      	movs	r3, #0
 80025d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025d8:	2300      	movs	r3, #0
 80025da:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80025dc:	2300      	movs	r3, #0
 80025de:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025e0:	4b7c      	ldr	r3, [pc, #496]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x20c>)
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 030c 	and.w	r3, r3, #12
 80025e8:	2b08      	cmp	r3, #8
 80025ea:	d00d      	beq.n	8002608 <HAL_RCC_GetSysClockFreq+0x40>
 80025ec:	2b08      	cmp	r3, #8
 80025ee:	f200 80e7 	bhi.w	80027c0 <HAL_RCC_GetSysClockFreq+0x1f8>
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d002      	beq.n	80025fc <HAL_RCC_GetSysClockFreq+0x34>
 80025f6:	2b04      	cmp	r3, #4
 80025f8:	d003      	beq.n	8002602 <HAL_RCC_GetSysClockFreq+0x3a>
 80025fa:	e0e1      	b.n	80027c0 <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025fc:	4b76      	ldr	r3, [pc, #472]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x210>)
 80025fe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002600:	e0e1      	b.n	80027c6 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002602:	4b76      	ldr	r3, [pc, #472]	; (80027dc <HAL_RCC_GetSysClockFreq+0x214>)
 8002604:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002606:	e0de      	b.n	80027c6 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002608:	4b72      	ldr	r3, [pc, #456]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x20c>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002610:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002612:	4b70      	ldr	r3, [pc, #448]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d065      	beq.n	80026ea <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800261e:	4b6d      	ldr	r3, [pc, #436]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x20c>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	099b      	lsrs	r3, r3, #6
 8002624:	2200      	movs	r2, #0
 8002626:	63bb      	str	r3, [r7, #56]	; 0x38
 8002628:	63fa      	str	r2, [r7, #60]	; 0x3c
 800262a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800262c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002630:	633b      	str	r3, [r7, #48]	; 0x30
 8002632:	2300      	movs	r3, #0
 8002634:	637b      	str	r3, [r7, #52]	; 0x34
 8002636:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800263a:	4622      	mov	r2, r4
 800263c:	462b      	mov	r3, r5
 800263e:	f04f 0000 	mov.w	r0, #0
 8002642:	f04f 0100 	mov.w	r1, #0
 8002646:	0159      	lsls	r1, r3, #5
 8002648:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800264c:	0150      	lsls	r0, r2, #5
 800264e:	4602      	mov	r2, r0
 8002650:	460b      	mov	r3, r1
 8002652:	4621      	mov	r1, r4
 8002654:	1a51      	subs	r1, r2, r1
 8002656:	6139      	str	r1, [r7, #16]
 8002658:	4629      	mov	r1, r5
 800265a:	eb63 0301 	sbc.w	r3, r3, r1
 800265e:	617b      	str	r3, [r7, #20]
 8002660:	f04f 0200 	mov.w	r2, #0
 8002664:	f04f 0300 	mov.w	r3, #0
 8002668:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800266c:	4659      	mov	r1, fp
 800266e:	018b      	lsls	r3, r1, #6
 8002670:	4651      	mov	r1, sl
 8002672:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002676:	4651      	mov	r1, sl
 8002678:	018a      	lsls	r2, r1, #6
 800267a:	46d4      	mov	ip, sl
 800267c:	ebb2 080c 	subs.w	r8, r2, ip
 8002680:	4659      	mov	r1, fp
 8002682:	eb63 0901 	sbc.w	r9, r3, r1
 8002686:	f04f 0200 	mov.w	r2, #0
 800268a:	f04f 0300 	mov.w	r3, #0
 800268e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002692:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002696:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800269a:	4690      	mov	r8, r2
 800269c:	4699      	mov	r9, r3
 800269e:	4623      	mov	r3, r4
 80026a0:	eb18 0303 	adds.w	r3, r8, r3
 80026a4:	60bb      	str	r3, [r7, #8]
 80026a6:	462b      	mov	r3, r5
 80026a8:	eb49 0303 	adc.w	r3, r9, r3
 80026ac:	60fb      	str	r3, [r7, #12]
 80026ae:	f04f 0200 	mov.w	r2, #0
 80026b2:	f04f 0300 	mov.w	r3, #0
 80026b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80026ba:	4629      	mov	r1, r5
 80026bc:	024b      	lsls	r3, r1, #9
 80026be:	4620      	mov	r0, r4
 80026c0:	4629      	mov	r1, r5
 80026c2:	4604      	mov	r4, r0
 80026c4:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80026c8:	4601      	mov	r1, r0
 80026ca:	024a      	lsls	r2, r1, #9
 80026cc:	4610      	mov	r0, r2
 80026ce:	4619      	mov	r1, r3
 80026d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026d2:	2200      	movs	r2, #0
 80026d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80026d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80026d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80026dc:	f7fe fad4 	bl	8000c88 <__aeabi_uldivmod>
 80026e0:	4602      	mov	r2, r0
 80026e2:	460b      	mov	r3, r1
 80026e4:	4613      	mov	r3, r2
 80026e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026e8:	e05c      	b.n	80027a4 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026ea:	4b3a      	ldr	r3, [pc, #232]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x20c>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	099b      	lsrs	r3, r3, #6
 80026f0:	2200      	movs	r2, #0
 80026f2:	4618      	mov	r0, r3
 80026f4:	4611      	mov	r1, r2
 80026f6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80026fa:	623b      	str	r3, [r7, #32]
 80026fc:	2300      	movs	r3, #0
 80026fe:	627b      	str	r3, [r7, #36]	; 0x24
 8002700:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002704:	4642      	mov	r2, r8
 8002706:	464b      	mov	r3, r9
 8002708:	f04f 0000 	mov.w	r0, #0
 800270c:	f04f 0100 	mov.w	r1, #0
 8002710:	0159      	lsls	r1, r3, #5
 8002712:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002716:	0150      	lsls	r0, r2, #5
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	46c4      	mov	ip, r8
 800271e:	ebb2 0a0c 	subs.w	sl, r2, ip
 8002722:	4640      	mov	r0, r8
 8002724:	4649      	mov	r1, r9
 8002726:	468c      	mov	ip, r1
 8002728:	eb63 0b0c 	sbc.w	fp, r3, ip
 800272c:	f04f 0200 	mov.w	r2, #0
 8002730:	f04f 0300 	mov.w	r3, #0
 8002734:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002738:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800273c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002740:	ebb2 040a 	subs.w	r4, r2, sl
 8002744:	eb63 050b 	sbc.w	r5, r3, fp
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	f04f 0300 	mov.w	r3, #0
 8002750:	00eb      	lsls	r3, r5, #3
 8002752:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002756:	00e2      	lsls	r2, r4, #3
 8002758:	4614      	mov	r4, r2
 800275a:	461d      	mov	r5, r3
 800275c:	4603      	mov	r3, r0
 800275e:	18e3      	adds	r3, r4, r3
 8002760:	603b      	str	r3, [r7, #0]
 8002762:	460b      	mov	r3, r1
 8002764:	eb45 0303 	adc.w	r3, r5, r3
 8002768:	607b      	str	r3, [r7, #4]
 800276a:	f04f 0200 	mov.w	r2, #0
 800276e:	f04f 0300 	mov.w	r3, #0
 8002772:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002776:	4629      	mov	r1, r5
 8002778:	028b      	lsls	r3, r1, #10
 800277a:	4620      	mov	r0, r4
 800277c:	4629      	mov	r1, r5
 800277e:	4604      	mov	r4, r0
 8002780:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002784:	4601      	mov	r1, r0
 8002786:	028a      	lsls	r2, r1, #10
 8002788:	4610      	mov	r0, r2
 800278a:	4619      	mov	r1, r3
 800278c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800278e:	2200      	movs	r2, #0
 8002790:	61bb      	str	r3, [r7, #24]
 8002792:	61fa      	str	r2, [r7, #28]
 8002794:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002798:	f7fe fa76 	bl	8000c88 <__aeabi_uldivmod>
 800279c:	4602      	mov	r2, r0
 800279e:	460b      	mov	r3, r1
 80027a0:	4613      	mov	r3, r2
 80027a2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80027a4:	4b0b      	ldr	r3, [pc, #44]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x20c>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	0c1b      	lsrs	r3, r3, #16
 80027aa:	f003 0303 	and.w	r3, r3, #3
 80027ae:	3301      	adds	r3, #1
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80027b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80027b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80027b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027bc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80027be:	e002      	b.n	80027c6 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027c0:	4b05      	ldr	r3, [pc, #20]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x210>)
 80027c2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80027c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3750      	adds	r7, #80	; 0x50
 80027cc:	46bd      	mov	sp, r7
 80027ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027d2:	bf00      	nop
 80027d4:	40023800 	.word	0x40023800
 80027d8:	00f42400 	.word	0x00f42400
 80027dc:	007a1200 	.word	0x007a1200

080027e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027e4:	4b02      	ldr	r3, [pc, #8]	; (80027f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80027e6:	681b      	ldr	r3, [r3, #0]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr
 80027f0:	20000000 	.word	0x20000000

080027f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80027f8:	f7ff fff2 	bl	80027e0 <HAL_RCC_GetHCLKFreq>
 80027fc:	4602      	mov	r2, r0
 80027fe:	4b05      	ldr	r3, [pc, #20]	; (8002814 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	0a9b      	lsrs	r3, r3, #10
 8002804:	f003 0307 	and.w	r3, r3, #7
 8002808:	4903      	ldr	r1, [pc, #12]	; (8002818 <HAL_RCC_GetPCLK1Freq+0x24>)
 800280a:	5ccb      	ldrb	r3, [r1, r3]
 800280c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002810:	4618      	mov	r0, r3
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40023800 	.word	0x40023800
 8002818:	0800936c 	.word	0x0800936c

0800281c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002820:	f7ff ffde 	bl	80027e0 <HAL_RCC_GetHCLKFreq>
 8002824:	4602      	mov	r2, r0
 8002826:	4b05      	ldr	r3, [pc, #20]	; (800283c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	0b5b      	lsrs	r3, r3, #13
 800282c:	f003 0307 	and.w	r3, r3, #7
 8002830:	4903      	ldr	r1, [pc, #12]	; (8002840 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002832:	5ccb      	ldrb	r3, [r1, r3]
 8002834:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002838:	4618      	mov	r0, r3
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40023800 	.word	0x40023800
 8002840:	0800936c 	.word	0x0800936c

08002844 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	220f      	movs	r2, #15
 8002852:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002854:	4b11      	ldr	r3, [pc, #68]	; (800289c <HAL_RCC_GetClockConfig+0x58>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f003 0203 	and.w	r2, r3, #3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002860:	4b0e      	ldr	r3, [pc, #56]	; (800289c <HAL_RCC_GetClockConfig+0x58>)
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800286c:	4b0b      	ldr	r3, [pc, #44]	; (800289c <HAL_RCC_GetClockConfig+0x58>)
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002878:	4b08      	ldr	r3, [pc, #32]	; (800289c <HAL_RCC_GetClockConfig+0x58>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	08db      	lsrs	r3, r3, #3
 800287e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002886:	4b06      	ldr	r3, [pc, #24]	; (80028a0 <HAL_RCC_GetClockConfig+0x5c>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0207 	and.w	r2, r3, #7
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	601a      	str	r2, [r3, #0]
}
 8002892:	bf00      	nop
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	bc80      	pop	{r7}
 800289a:	4770      	bx	lr
 800289c:	40023800 	.word	0x40023800
 80028a0:	40023c00 	.word	0x40023c00

080028a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e07b      	b.n	80029ae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d108      	bne.n	80028d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80028c6:	d009      	beq.n	80028dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	61da      	str	r2, [r3, #28]
 80028ce:	e005      	b.n	80028dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d106      	bne.n	80028fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f7fe fcea 	bl	80012d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2202      	movs	r2, #2
 8002900:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002912:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002924:	431a      	orrs	r2, r3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800292e:	431a      	orrs	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	431a      	orrs	r2, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	431a      	orrs	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800294c:	431a      	orrs	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	69db      	ldr	r3, [r3, #28]
 8002952:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002956:	431a      	orrs	r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002960:	ea42 0103 	orr.w	r1, r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002968:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	430a      	orrs	r2, r1
 8002972:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	0c1b      	lsrs	r3, r3, #16
 800297a:	f003 0104 	and.w	r1, r3, #4
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002982:	f003 0210 	and.w	r2, r3, #16
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	430a      	orrs	r2, r1
 800298c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	69da      	ldr	r2, [r3, #28]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800299c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b082      	sub	sp, #8
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d101      	bne.n	80029c8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e041      	b.n	8002a4c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d106      	bne.n	80029e2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 f839 	bl	8002a54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2202      	movs	r2, #2
 80029e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	3304      	adds	r3, #4
 80029f2:	4619      	mov	r1, r3
 80029f4:	4610      	mov	r0, r2
 80029f6:	f000 f9d1 	bl	8002d9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2201      	movs	r2, #1
 8002a26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2201      	movs	r2, #1
 8002a36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2201      	movs	r2, #1
 8002a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bc80      	pop	{r7}
 8002a64:	4770      	bx	lr
	...

08002a68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d001      	beq.n	8002a80 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e04e      	b.n	8002b1e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2202      	movs	r2, #2
 8002a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	68da      	ldr	r2, [r3, #12]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f042 0201 	orr.w	r2, r2, #1
 8002a96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a22      	ldr	r2, [pc, #136]	; (8002b28 <HAL_TIM_Base_Start_IT+0xc0>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d022      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x80>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aaa:	d01d      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x80>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a1e      	ldr	r2, [pc, #120]	; (8002b2c <HAL_TIM_Base_Start_IT+0xc4>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d018      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x80>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a1d      	ldr	r2, [pc, #116]	; (8002b30 <HAL_TIM_Base_Start_IT+0xc8>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d013      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x80>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a1b      	ldr	r2, [pc, #108]	; (8002b34 <HAL_TIM_Base_Start_IT+0xcc>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d00e      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x80>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a1a      	ldr	r2, [pc, #104]	; (8002b38 <HAL_TIM_Base_Start_IT+0xd0>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d009      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x80>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a18      	ldr	r2, [pc, #96]	; (8002b3c <HAL_TIM_Base_Start_IT+0xd4>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d004      	beq.n	8002ae8 <HAL_TIM_Base_Start_IT+0x80>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a17      	ldr	r2, [pc, #92]	; (8002b40 <HAL_TIM_Base_Start_IT+0xd8>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d111      	bne.n	8002b0c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 0307 	and.w	r3, r3, #7
 8002af2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2b06      	cmp	r3, #6
 8002af8:	d010      	beq.n	8002b1c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f042 0201 	orr.w	r2, r2, #1
 8002b08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b0a:	e007      	b.n	8002b1c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f042 0201 	orr.w	r2, r2, #1
 8002b1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3714      	adds	r7, #20
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bc80      	pop	{r7}
 8002b26:	4770      	bx	lr
 8002b28:	40010000 	.word	0x40010000
 8002b2c:	40000400 	.word	0x40000400
 8002b30:	40000800 	.word	0x40000800
 8002b34:	40000c00 	.word	0x40000c00
 8002b38:	40010400 	.word	0x40010400
 8002b3c:	40014000 	.word	0x40014000
 8002b40:	40001800 	.word	0x40001800

08002b44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	691b      	ldr	r3, [r3, #16]
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d122      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d11b      	bne.n	8002ba0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f06f 0202 	mvn.w	r2, #2
 8002b70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2201      	movs	r2, #1
 8002b76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	f003 0303 	and.w	r3, r3, #3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f8ed 	bl	8002d66 <HAL_TIM_IC_CaptureCallback>
 8002b8c:	e005      	b.n	8002b9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f8e0 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f8ef 	bl	8002d78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f003 0304 	and.w	r3, r3, #4
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	d122      	bne.n	8002bf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d11b      	bne.n	8002bf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f06f 0204 	mvn.w	r2, #4
 8002bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2202      	movs	r2, #2
 8002bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d003      	beq.n	8002be2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f8c3 	bl	8002d66 <HAL_TIM_IC_CaptureCallback>
 8002be0:	e005      	b.n	8002bee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f8b6 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f000 f8c5 	bl	8002d78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	f003 0308 	and.w	r3, r3, #8
 8002bfe:	2b08      	cmp	r3, #8
 8002c00:	d122      	bne.n	8002c48 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	f003 0308 	and.w	r3, r3, #8
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d11b      	bne.n	8002c48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f06f 0208 	mvn.w	r2, #8
 8002c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	69db      	ldr	r3, [r3, #28]
 8002c26:	f003 0303 	and.w	r3, r3, #3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d003      	beq.n	8002c36 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 f899 	bl	8002d66 <HAL_TIM_IC_CaptureCallback>
 8002c34:	e005      	b.n	8002c42 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 f88c 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f000 f89b 	bl	8002d78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	f003 0310 	and.w	r3, r3, #16
 8002c52:	2b10      	cmp	r3, #16
 8002c54:	d122      	bne.n	8002c9c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	f003 0310 	and.w	r3, r3, #16
 8002c60:	2b10      	cmp	r3, #16
 8002c62:	d11b      	bne.n	8002c9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f06f 0210 	mvn.w	r2, #16
 8002c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2208      	movs	r2, #8
 8002c72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	69db      	ldr	r3, [r3, #28]
 8002c7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 f86f 	bl	8002d66 <HAL_TIM_IC_CaptureCallback>
 8002c88:	e005      	b.n	8002c96 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 f862 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f000 f871 	bl	8002d78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	f003 0301 	and.w	r3, r3, #1
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d10e      	bne.n	8002cc8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d107      	bne.n	8002cc8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f06f 0201 	mvn.w	r2, #1
 8002cc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7fe faa6 	bl	8001214 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cd2:	2b80      	cmp	r3, #128	; 0x80
 8002cd4:	d10e      	bne.n	8002cf4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce0:	2b80      	cmp	r3, #128	; 0x80
 8002ce2:	d107      	bne.n	8002cf4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 f8fb 	bl	8002eea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cfe:	2b40      	cmp	r3, #64	; 0x40
 8002d00:	d10e      	bne.n	8002d20 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d0c:	2b40      	cmp	r3, #64	; 0x40
 8002d0e:	d107      	bne.n	8002d20 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 f835 	bl	8002d8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	f003 0320 	and.w	r3, r3, #32
 8002d2a:	2b20      	cmp	r3, #32
 8002d2c:	d10e      	bne.n	8002d4c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	f003 0320 	and.w	r3, r3, #32
 8002d38:	2b20      	cmp	r3, #32
 8002d3a:	d107      	bne.n	8002d4c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f06f 0220 	mvn.w	r2, #32
 8002d44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 f8c6 	bl	8002ed8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d4c:	bf00      	nop
 8002d4e:	3708      	adds	r7, #8
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr

08002d66 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b083      	sub	sp, #12
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d6e:	bf00      	nop
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bc80      	pop	{r7}
 8002d76:	4770      	bx	lr

08002d78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d80:	bf00      	nop
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bc80      	pop	{r7}
 8002d88:	4770      	bx	lr

08002d8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b083      	sub	sp, #12
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d92:	bf00      	nop
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bc80      	pop	{r7}
 8002d9a:	4770      	bx	lr

08002d9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a3f      	ldr	r2, [pc, #252]	; (8002eac <TIM_Base_SetConfig+0x110>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d013      	beq.n	8002ddc <TIM_Base_SetConfig+0x40>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dba:	d00f      	beq.n	8002ddc <TIM_Base_SetConfig+0x40>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a3c      	ldr	r2, [pc, #240]	; (8002eb0 <TIM_Base_SetConfig+0x114>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d00b      	beq.n	8002ddc <TIM_Base_SetConfig+0x40>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a3b      	ldr	r2, [pc, #236]	; (8002eb4 <TIM_Base_SetConfig+0x118>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d007      	beq.n	8002ddc <TIM_Base_SetConfig+0x40>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a3a      	ldr	r2, [pc, #232]	; (8002eb8 <TIM_Base_SetConfig+0x11c>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d003      	beq.n	8002ddc <TIM_Base_SetConfig+0x40>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a39      	ldr	r2, [pc, #228]	; (8002ebc <TIM_Base_SetConfig+0x120>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d108      	bne.n	8002dee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002de2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a2e      	ldr	r2, [pc, #184]	; (8002eac <TIM_Base_SetConfig+0x110>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d02b      	beq.n	8002e4e <TIM_Base_SetConfig+0xb2>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dfc:	d027      	beq.n	8002e4e <TIM_Base_SetConfig+0xb2>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a2b      	ldr	r2, [pc, #172]	; (8002eb0 <TIM_Base_SetConfig+0x114>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d023      	beq.n	8002e4e <TIM_Base_SetConfig+0xb2>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a2a      	ldr	r2, [pc, #168]	; (8002eb4 <TIM_Base_SetConfig+0x118>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d01f      	beq.n	8002e4e <TIM_Base_SetConfig+0xb2>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a29      	ldr	r2, [pc, #164]	; (8002eb8 <TIM_Base_SetConfig+0x11c>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d01b      	beq.n	8002e4e <TIM_Base_SetConfig+0xb2>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a28      	ldr	r2, [pc, #160]	; (8002ebc <TIM_Base_SetConfig+0x120>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d017      	beq.n	8002e4e <TIM_Base_SetConfig+0xb2>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a27      	ldr	r2, [pc, #156]	; (8002ec0 <TIM_Base_SetConfig+0x124>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d013      	beq.n	8002e4e <TIM_Base_SetConfig+0xb2>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a26      	ldr	r2, [pc, #152]	; (8002ec4 <TIM_Base_SetConfig+0x128>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d00f      	beq.n	8002e4e <TIM_Base_SetConfig+0xb2>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a25      	ldr	r2, [pc, #148]	; (8002ec8 <TIM_Base_SetConfig+0x12c>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d00b      	beq.n	8002e4e <TIM_Base_SetConfig+0xb2>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a24      	ldr	r2, [pc, #144]	; (8002ecc <TIM_Base_SetConfig+0x130>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d007      	beq.n	8002e4e <TIM_Base_SetConfig+0xb2>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a23      	ldr	r2, [pc, #140]	; (8002ed0 <TIM_Base_SetConfig+0x134>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d003      	beq.n	8002e4e <TIM_Base_SetConfig+0xb2>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a22      	ldr	r2, [pc, #136]	; (8002ed4 <TIM_Base_SetConfig+0x138>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d108      	bne.n	8002e60 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	695b      	ldr	r3, [r3, #20]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	68fa      	ldr	r2, [r7, #12]
 8002e72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a09      	ldr	r2, [pc, #36]	; (8002eac <TIM_Base_SetConfig+0x110>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d003      	beq.n	8002e94 <TIM_Base_SetConfig+0xf8>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a0b      	ldr	r2, [pc, #44]	; (8002ebc <TIM_Base_SetConfig+0x120>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d103      	bne.n	8002e9c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	691a      	ldr	r2, [r3, #16]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	615a      	str	r2, [r3, #20]
}
 8002ea2:	bf00      	nop
 8002ea4:	3714      	adds	r7, #20
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr
 8002eac:	40010000 	.word	0x40010000
 8002eb0:	40000400 	.word	0x40000400
 8002eb4:	40000800 	.word	0x40000800
 8002eb8:	40000c00 	.word	0x40000c00
 8002ebc:	40010400 	.word	0x40010400
 8002ec0:	40014000 	.word	0x40014000
 8002ec4:	40014400 	.word	0x40014400
 8002ec8:	40014800 	.word	0x40014800
 8002ecc:	40001800 	.word	0x40001800
 8002ed0:	40001c00 	.word	0x40001c00
 8002ed4:	40002000 	.word	0x40002000

08002ed8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bc80      	pop	{r7}
 8002ee8:	4770      	bx	lr

08002eea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002eea:	b480      	push	{r7}
 8002eec:	b083      	sub	sp, #12
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ef2:	bf00      	nop
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bc80      	pop	{r7}
 8002efa:	4770      	bx	lr

08002efc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e03f      	b.n	8002f8e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d106      	bne.n	8002f28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f7fe fbf4 	bl	8001710 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2224      	movs	r2, #36	; 0x24
 8002f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68da      	ldr	r2, [r3, #12]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 fd75 	bl	8003a30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	691a      	ldr	r2, [r3, #16]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	695a      	ldr	r2, [r3, #20]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	68da      	ldr	r2, [r3, #12]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2220      	movs	r2, #32
 8002f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2220      	movs	r2, #32
 8002f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b08a      	sub	sp, #40	; 0x28
 8002f9a:	af02      	add	r7, sp, #8
 8002f9c:	60f8      	str	r0, [r7, #12]
 8002f9e:	60b9      	str	r1, [r7, #8]
 8002fa0:	603b      	str	r3, [r7, #0]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	2b20      	cmp	r3, #32
 8002fb4:	d17c      	bne.n	80030b0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d002      	beq.n	8002fc2 <HAL_UART_Transmit+0x2c>
 8002fbc:	88fb      	ldrh	r3, [r7, #6]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d101      	bne.n	8002fc6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e075      	b.n	80030b2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d101      	bne.n	8002fd4 <HAL_UART_Transmit+0x3e>
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	e06e      	b.n	80030b2 <HAL_UART_Transmit+0x11c>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2221      	movs	r2, #33	; 0x21
 8002fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fea:	f7fe fc3f 	bl	800186c <HAL_GetTick>
 8002fee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	88fa      	ldrh	r2, [r7, #6]
 8002ff4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	88fa      	ldrh	r2, [r7, #6]
 8002ffa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003004:	d108      	bne.n	8003018 <HAL_UART_Transmit+0x82>
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	691b      	ldr	r3, [r3, #16]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d104      	bne.n	8003018 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800300e:	2300      	movs	r3, #0
 8003010:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	61bb      	str	r3, [r7, #24]
 8003016:	e003      	b.n	8003020 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800301c:	2300      	movs	r3, #0
 800301e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003028:	e02a      	b.n	8003080 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	2200      	movs	r2, #0
 8003032:	2180      	movs	r1, #128	; 0x80
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f000 faf5 	bl	8003624 <UART_WaitOnFlagUntilTimeout>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e036      	b.n	80030b2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10b      	bne.n	8003062 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	881b      	ldrh	r3, [r3, #0]
 800304e:	461a      	mov	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003058:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	3302      	adds	r3, #2
 800305e:	61bb      	str	r3, [r7, #24]
 8003060:	e007      	b.n	8003072 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	781a      	ldrb	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	3301      	adds	r3, #1
 8003070:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003076:	b29b      	uxth	r3, r3
 8003078:	3b01      	subs	r3, #1
 800307a:	b29a      	uxth	r2, r3
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003084:	b29b      	uxth	r3, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1cf      	bne.n	800302a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	9300      	str	r3, [sp, #0]
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	2200      	movs	r2, #0
 8003092:	2140      	movs	r1, #64	; 0x40
 8003094:	68f8      	ldr	r0, [r7, #12]
 8003096:	f000 fac5 	bl	8003624 <UART_WaitOnFlagUntilTimeout>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e006      	b.n	80030b2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2220      	movs	r2, #32
 80030a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80030ac:	2300      	movs	r3, #0
 80030ae:	e000      	b.n	80030b2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80030b0:	2302      	movs	r3, #2
  }
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3720      	adds	r7, #32
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
	...

080030bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b0ba      	sub	sp, #232	; 0xe8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80030e2:	2300      	movs	r3, #0
 80030e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80030e8:	2300      	movs	r3, #0
 80030ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80030ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030f2:	f003 030f 	and.w	r3, r3, #15
 80030f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80030fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10f      	bne.n	8003122 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003106:	f003 0320 	and.w	r3, r3, #32
 800310a:	2b00      	cmp	r3, #0
 800310c:	d009      	beq.n	8003122 <HAL_UART_IRQHandler+0x66>
 800310e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003112:	f003 0320 	and.w	r3, r3, #32
 8003116:	2b00      	cmp	r3, #0
 8003118:	d003      	beq.n	8003122 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f000 fbcd 	bl	80038ba <UART_Receive_IT>
      return;
 8003120:	e256      	b.n	80035d0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003122:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003126:	2b00      	cmp	r3, #0
 8003128:	f000 80de 	beq.w	80032e8 <HAL_UART_IRQHandler+0x22c>
 800312c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003130:	f003 0301 	and.w	r3, r3, #1
 8003134:	2b00      	cmp	r3, #0
 8003136:	d106      	bne.n	8003146 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003138:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800313c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003140:	2b00      	cmp	r3, #0
 8003142:	f000 80d1 	beq.w	80032e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00b      	beq.n	800316a <HAL_UART_IRQHandler+0xae>
 8003152:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800315a:	2b00      	cmp	r3, #0
 800315c:	d005      	beq.n	800316a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003162:	f043 0201 	orr.w	r2, r3, #1
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800316a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00b      	beq.n	800318e <HAL_UART_IRQHandler+0xd2>
 8003176:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	2b00      	cmp	r3, #0
 8003180:	d005      	beq.n	800318e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003186:	f043 0202 	orr.w	r2, r3, #2
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800318e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00b      	beq.n	80031b2 <HAL_UART_IRQHandler+0xf6>
 800319a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d005      	beq.n	80031b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031aa:	f043 0204 	orr.w	r2, r3, #4
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80031b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031b6:	f003 0308 	and.w	r3, r3, #8
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d011      	beq.n	80031e2 <HAL_UART_IRQHandler+0x126>
 80031be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031c2:	f003 0320 	and.w	r3, r3, #32
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d105      	bne.n	80031d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80031ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d005      	beq.n	80031e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	f043 0208 	orr.w	r2, r3, #8
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	f000 81ed 	beq.w	80035c6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80031ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031f0:	f003 0320 	and.w	r3, r3, #32
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d008      	beq.n	800320a <HAL_UART_IRQHandler+0x14e>
 80031f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031fc:	f003 0320 	and.w	r3, r3, #32
 8003200:	2b00      	cmp	r3, #0
 8003202:	d002      	beq.n	800320a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 fb58 	bl	80038ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	695b      	ldr	r3, [r3, #20]
 8003210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003214:	2b40      	cmp	r3, #64	; 0x40
 8003216:	bf0c      	ite	eq
 8003218:	2301      	moveq	r3, #1
 800321a:	2300      	movne	r3, #0
 800321c:	b2db      	uxtb	r3, r3
 800321e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	f003 0308 	and.w	r3, r3, #8
 800322a:	2b00      	cmp	r3, #0
 800322c:	d103      	bne.n	8003236 <HAL_UART_IRQHandler+0x17a>
 800322e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003232:	2b00      	cmp	r3, #0
 8003234:	d04f      	beq.n	80032d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 fa62 	bl	8003700 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003246:	2b40      	cmp	r3, #64	; 0x40
 8003248:	d141      	bne.n	80032ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	3314      	adds	r3, #20
 8003250:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003254:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003258:	e853 3f00 	ldrex	r3, [r3]
 800325c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003260:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003264:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003268:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	3314      	adds	r3, #20
 8003272:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003276:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800327a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800327e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003282:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003286:	e841 2300 	strex	r3, r2, [r1]
 800328a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800328e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1d9      	bne.n	800324a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800329a:	2b00      	cmp	r3, #0
 800329c:	d013      	beq.n	80032c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a2:	4a7d      	ldr	r2, [pc, #500]	; (8003498 <HAL_UART_IRQHandler+0x3dc>)
 80032a4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7fe fc5b 	bl	8001b66 <HAL_DMA_Abort_IT>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d016      	beq.n	80032e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80032c0:	4610      	mov	r0, r2
 80032c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032c4:	e00e      	b.n	80032e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f000 f998 	bl	80035fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032cc:	e00a      	b.n	80032e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 f994 	bl	80035fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032d4:	e006      	b.n	80032e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 f990 	bl	80035fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80032e2:	e170      	b.n	80035c6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e4:	bf00      	nop
    return;
 80032e6:	e16e      	b.n	80035c6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	f040 814a 	bne.w	8003586 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80032f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032f6:	f003 0310 	and.w	r3, r3, #16
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	f000 8143 	beq.w	8003586 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003304:	f003 0310 	and.w	r3, r3, #16
 8003308:	2b00      	cmp	r3, #0
 800330a:	f000 813c 	beq.w	8003586 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800330e:	2300      	movs	r3, #0
 8003310:	60bb      	str	r3, [r7, #8]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	60bb      	str	r3, [r7, #8]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	60bb      	str	r3, [r7, #8]
 8003322:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800332e:	2b40      	cmp	r3, #64	; 0x40
 8003330:	f040 80b4 	bne.w	800349c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003340:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003344:	2b00      	cmp	r3, #0
 8003346:	f000 8140 	beq.w	80035ca <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800334e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003352:	429a      	cmp	r2, r3
 8003354:	f080 8139 	bcs.w	80035ca <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800335e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003364:	69db      	ldr	r3, [r3, #28]
 8003366:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800336a:	f000 8088 	beq.w	800347e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	330c      	adds	r3, #12
 8003374:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003378:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800337c:	e853 3f00 	ldrex	r3, [r3]
 8003380:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003384:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003388:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800338c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	330c      	adds	r3, #12
 8003396:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800339a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800339e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80033a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80033aa:	e841 2300 	strex	r3, r2, [r1]
 80033ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80033b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1d9      	bne.n	800336e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	3314      	adds	r3, #20
 80033c0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033c4:	e853 3f00 	ldrex	r3, [r3]
 80033c8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80033ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033cc:	f023 0301 	bic.w	r3, r3, #1
 80033d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	3314      	adds	r3, #20
 80033da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80033de:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80033e2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80033e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80033ea:	e841 2300 	strex	r3, r2, [r1]
 80033ee:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80033f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1e1      	bne.n	80033ba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	3314      	adds	r3, #20
 80033fc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003400:	e853 3f00 	ldrex	r3, [r3]
 8003404:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003406:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003408:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800340c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	3314      	adds	r3, #20
 8003416:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800341a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800341c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800341e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003420:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003422:	e841 2300 	strex	r3, r2, [r1]
 8003426:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003428:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1e3      	bne.n	80033f6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2220      	movs	r2, #32
 8003432:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	330c      	adds	r3, #12
 8003442:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003444:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003446:	e853 3f00 	ldrex	r3, [r3]
 800344a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800344c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800344e:	f023 0310 	bic.w	r3, r3, #16
 8003452:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	330c      	adds	r3, #12
 800345c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003460:	65ba      	str	r2, [r7, #88]	; 0x58
 8003462:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003464:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003466:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003468:	e841 2300 	strex	r3, r2, [r1]
 800346c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800346e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1e3      	bne.n	800343c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003478:	4618      	mov	r0, r3
 800347a:	f7fe fb04 	bl	8001a86 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003486:	b29b      	uxth	r3, r3
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	b29b      	uxth	r3, r3
 800348c:	4619      	mov	r1, r3
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 f8bd 	bl	800360e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003494:	e099      	b.n	80035ca <HAL_UART_IRQHandler+0x50e>
 8003496:	bf00      	nop
 8003498:	080037c5 	.word	0x080037c5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 808b 	beq.w	80035ce <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80034b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 8086 	beq.w	80035ce <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	330c      	adds	r3, #12
 80034c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034cc:	e853 3f00 	ldrex	r3, [r3]
 80034d0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80034d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80034d8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	330c      	adds	r3, #12
 80034e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80034e6:	647a      	str	r2, [r7, #68]	; 0x44
 80034e8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80034ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80034ee:	e841 2300 	strex	r3, r2, [r1]
 80034f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80034f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1e3      	bne.n	80034c2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	3314      	adds	r3, #20
 8003500:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003504:	e853 3f00 	ldrex	r3, [r3]
 8003508:	623b      	str	r3, [r7, #32]
   return(result);
 800350a:	6a3b      	ldr	r3, [r7, #32]
 800350c:	f023 0301 	bic.w	r3, r3, #1
 8003510:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	3314      	adds	r3, #20
 800351a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800351e:	633a      	str	r2, [r7, #48]	; 0x30
 8003520:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003522:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003524:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003526:	e841 2300 	strex	r3, r2, [r1]
 800352a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800352c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1e3      	bne.n	80034fa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2220      	movs	r2, #32
 8003536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	330c      	adds	r3, #12
 8003546:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	e853 3f00 	ldrex	r3, [r3]
 800354e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f023 0310 	bic.w	r3, r3, #16
 8003556:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	330c      	adds	r3, #12
 8003560:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003564:	61fa      	str	r2, [r7, #28]
 8003566:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003568:	69b9      	ldr	r1, [r7, #24]
 800356a:	69fa      	ldr	r2, [r7, #28]
 800356c:	e841 2300 	strex	r3, r2, [r1]
 8003570:	617b      	str	r3, [r7, #20]
   return(result);
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1e3      	bne.n	8003540 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003578:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800357c:	4619      	mov	r1, r3
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 f845 	bl	800360e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003584:	e023      	b.n	80035ce <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800358a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800358e:	2b00      	cmp	r3, #0
 8003590:	d009      	beq.n	80035a6 <HAL_UART_IRQHandler+0x4ea>
 8003592:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003596:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f924 	bl	80037ec <UART_Transmit_IT>
    return;
 80035a4:	e014      	b.n	80035d0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80035a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00e      	beq.n	80035d0 <HAL_UART_IRQHandler+0x514>
 80035b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d008      	beq.n	80035d0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 f963 	bl	800388a <UART_EndTransmit_IT>
    return;
 80035c4:	e004      	b.n	80035d0 <HAL_UART_IRQHandler+0x514>
    return;
 80035c6:	bf00      	nop
 80035c8:	e002      	b.n	80035d0 <HAL_UART_IRQHandler+0x514>
      return;
 80035ca:	bf00      	nop
 80035cc:	e000      	b.n	80035d0 <HAL_UART_IRQHandler+0x514>
      return;
 80035ce:	bf00      	nop
  }
}
 80035d0:	37e8      	adds	r7, #232	; 0xe8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop

080035d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bc80      	pop	{r7}
 80035e8:	4770      	bx	lr

080035ea <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80035ea:	b480      	push	{r7}
 80035ec:	b083      	sub	sp, #12
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80035f2:	bf00      	nop
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bc80      	pop	{r7}
 80035fa:	4770      	bx	lr

080035fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	bc80      	pop	{r7}
 800360c:	4770      	bx	lr

0800360e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800360e:	b480      	push	{r7}
 8003610:	b083      	sub	sp, #12
 8003612:	af00      	add	r7, sp, #0
 8003614:	6078      	str	r0, [r7, #4]
 8003616:	460b      	mov	r3, r1
 8003618:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800361a:	bf00      	nop
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	bc80      	pop	{r7}
 8003622:	4770      	bx	lr

08003624 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b090      	sub	sp, #64	; 0x40
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	603b      	str	r3, [r7, #0]
 8003630:	4613      	mov	r3, r2
 8003632:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003634:	e050      	b.n	80036d8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003636:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363c:	d04c      	beq.n	80036d8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800363e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003640:	2b00      	cmp	r3, #0
 8003642:	d007      	beq.n	8003654 <UART_WaitOnFlagUntilTimeout+0x30>
 8003644:	f7fe f912 	bl	800186c <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003650:	429a      	cmp	r2, r3
 8003652:	d241      	bcs.n	80036d8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	330c      	adds	r3, #12
 800365a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800365c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800365e:	e853 3f00 	ldrex	r3, [r3]
 8003662:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003666:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800366a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	330c      	adds	r3, #12
 8003672:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003674:	637a      	str	r2, [r7, #52]	; 0x34
 8003676:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003678:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800367a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800367c:	e841 2300 	strex	r3, r2, [r1]
 8003680:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1e5      	bne.n	8003654 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	3314      	adds	r3, #20
 800368e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	e853 3f00 	ldrex	r3, [r3]
 8003696:	613b      	str	r3, [r7, #16]
   return(result);
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	f023 0301 	bic.w	r3, r3, #1
 800369e:	63bb      	str	r3, [r7, #56]	; 0x38
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	3314      	adds	r3, #20
 80036a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036a8:	623a      	str	r2, [r7, #32]
 80036aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ac:	69f9      	ldr	r1, [r7, #28]
 80036ae:	6a3a      	ldr	r2, [r7, #32]
 80036b0:	e841 2300 	strex	r3, r2, [r1]
 80036b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1e5      	bne.n	8003688 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2220      	movs	r2, #32
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2220      	movs	r2, #32
 80036c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e00f      	b.n	80036f8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	4013      	ands	r3, r2
 80036e2:	68ba      	ldr	r2, [r7, #8]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	bf0c      	ite	eq
 80036e8:	2301      	moveq	r3, #1
 80036ea:	2300      	movne	r3, #0
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	461a      	mov	r2, r3
 80036f0:	79fb      	ldrb	r3, [r7, #7]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d09f      	beq.n	8003636 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3740      	adds	r7, #64	; 0x40
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003700:	b480      	push	{r7}
 8003702:	b095      	sub	sp, #84	; 0x54
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	330c      	adds	r3, #12
 800370e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003712:	e853 3f00 	ldrex	r3, [r3]
 8003716:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800371a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800371e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	330c      	adds	r3, #12
 8003726:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003728:	643a      	str	r2, [r7, #64]	; 0x40
 800372a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800372c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800372e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003730:	e841 2300 	strex	r3, r2, [r1]
 8003734:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003738:	2b00      	cmp	r3, #0
 800373a:	d1e5      	bne.n	8003708 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	3314      	adds	r3, #20
 8003742:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003744:	6a3b      	ldr	r3, [r7, #32]
 8003746:	e853 3f00 	ldrex	r3, [r3]
 800374a:	61fb      	str	r3, [r7, #28]
   return(result);
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	f023 0301 	bic.w	r3, r3, #1
 8003752:	64bb      	str	r3, [r7, #72]	; 0x48
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	3314      	adds	r3, #20
 800375a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800375c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800375e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003760:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003762:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003764:	e841 2300 	strex	r3, r2, [r1]
 8003768:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800376a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376c:	2b00      	cmp	r3, #0
 800376e:	d1e5      	bne.n	800373c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003774:	2b01      	cmp	r3, #1
 8003776:	d119      	bne.n	80037ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	330c      	adds	r3, #12
 800377e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	e853 3f00 	ldrex	r3, [r3]
 8003786:	60bb      	str	r3, [r7, #8]
   return(result);
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	f023 0310 	bic.w	r3, r3, #16
 800378e:	647b      	str	r3, [r7, #68]	; 0x44
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	330c      	adds	r3, #12
 8003796:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003798:	61ba      	str	r2, [r7, #24]
 800379a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800379c:	6979      	ldr	r1, [r7, #20]
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	e841 2300 	strex	r3, r2, [r1]
 80037a4:	613b      	str	r3, [r7, #16]
   return(result);
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1e5      	bne.n	8003778 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2220      	movs	r2, #32
 80037b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80037ba:	bf00      	nop
 80037bc:	3754      	adds	r7, #84	; 0x54
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr

080037c4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f7ff ff0c 	bl	80035fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80037e4:	bf00      	nop
 80037e6:	3710      	adds	r7, #16
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}

080037ec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b21      	cmp	r3, #33	; 0x21
 80037fe:	d13e      	bne.n	800387e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003808:	d114      	bne.n	8003834 <UART_Transmit_IT+0x48>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d110      	bne.n	8003834 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a1b      	ldr	r3, [r3, #32]
 8003816:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	881b      	ldrh	r3, [r3, #0]
 800381c:	461a      	mov	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003826:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a1b      	ldr	r3, [r3, #32]
 800382c:	1c9a      	adds	r2, r3, #2
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	621a      	str	r2, [r3, #32]
 8003832:	e008      	b.n	8003846 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	1c59      	adds	r1, r3, #1
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	6211      	str	r1, [r2, #32]
 800383e:	781a      	ldrb	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800384a:	b29b      	uxth	r3, r3
 800384c:	3b01      	subs	r3, #1
 800384e:	b29b      	uxth	r3, r3
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	4619      	mov	r1, r3
 8003854:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10f      	bne.n	800387a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003868:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68da      	ldr	r2, [r3, #12]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003878:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800387a:	2300      	movs	r3, #0
 800387c:	e000      	b.n	8003880 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800387e:	2302      	movs	r3, #2
  }
}
 8003880:	4618      	mov	r0, r3
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	bc80      	pop	{r7}
 8003888:	4770      	bx	lr

0800388a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b082      	sub	sp, #8
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68da      	ldr	r2, [r3, #12]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2220      	movs	r2, #32
 80038a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7ff fe94 	bl	80035d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b08c      	sub	sp, #48	; 0x30
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b22      	cmp	r3, #34	; 0x22
 80038cc:	f040 80ab 	bne.w	8003a26 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038d8:	d117      	bne.n	800390a <UART_Receive_IT+0x50>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	691b      	ldr	r3, [r3, #16]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d113      	bne.n	800390a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80038e2:	2300      	movs	r3, #0
 80038e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ea:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038f8:	b29a      	uxth	r2, r3
 80038fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003902:	1c9a      	adds	r2, r3, #2
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	629a      	str	r2, [r3, #40]	; 0x28
 8003908:	e026      	b.n	8003958 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800390e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003910:	2300      	movs	r3, #0
 8003912:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800391c:	d007      	beq.n	800392e <UART_Receive_IT+0x74>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10a      	bne.n	800393c <UART_Receive_IT+0x82>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d106      	bne.n	800393c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	b2da      	uxtb	r2, r3
 8003936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003938:	701a      	strb	r2, [r3, #0]
 800393a:	e008      	b.n	800394e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	b2db      	uxtb	r3, r3
 8003944:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003948:	b2da      	uxtb	r2, r3
 800394a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800394c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800395c:	b29b      	uxth	r3, r3
 800395e:	3b01      	subs	r3, #1
 8003960:	b29b      	uxth	r3, r3
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	4619      	mov	r1, r3
 8003966:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003968:	2b00      	cmp	r3, #0
 800396a:	d15a      	bne.n	8003a22 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	68da      	ldr	r2, [r3, #12]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 0220 	bic.w	r2, r2, #32
 800397a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68da      	ldr	r2, [r3, #12]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800398a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	695a      	ldr	r2, [r3, #20]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 0201 	bic.w	r2, r2, #1
 800399a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2220      	movs	r2, #32
 80039a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d135      	bne.n	8003a18 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	330c      	adds	r3, #12
 80039b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	e853 3f00 	ldrex	r3, [r3]
 80039c0:	613b      	str	r3, [r7, #16]
   return(result);
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	f023 0310 	bic.w	r3, r3, #16
 80039c8:	627b      	str	r3, [r7, #36]	; 0x24
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	330c      	adds	r3, #12
 80039d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039d2:	623a      	str	r2, [r7, #32]
 80039d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039d6:	69f9      	ldr	r1, [r7, #28]
 80039d8:	6a3a      	ldr	r2, [r7, #32]
 80039da:	e841 2300 	strex	r3, r2, [r1]
 80039de:	61bb      	str	r3, [r7, #24]
   return(result);
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1e5      	bne.n	80039b2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0310 	and.w	r3, r3, #16
 80039f0:	2b10      	cmp	r3, #16
 80039f2:	d10a      	bne.n	8003a0a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80039f4:	2300      	movs	r3, #0
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	60fb      	str	r3, [r7, #12]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	60fb      	str	r3, [r7, #12]
 8003a08:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003a0e:	4619      	mov	r1, r3
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f7ff fdfc 	bl	800360e <HAL_UARTEx_RxEventCallback>
 8003a16:	e002      	b.n	8003a1e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f7ff fde6 	bl	80035ea <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	e002      	b.n	8003a28 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003a22:	2300      	movs	r3, #0
 8003a24:	e000      	b.n	8003a28 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003a26:	2302      	movs	r3, #2
  }
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3730      	adds	r7, #48	; 0x30
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a34:	b0c0      	sub	sp, #256	; 0x100
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a4c:	68d9      	ldr	r1, [r3, #12]
 8003a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	ea40 0301 	orr.w	r3, r0, r1
 8003a58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a5e:	689a      	ldr	r2, [r3, #8]
 8003a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	431a      	orrs	r2, r3
 8003a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	431a      	orrs	r2, r3
 8003a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003a88:	f021 010c 	bic.w	r1, r1, #12
 8003a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003a96:	430b      	orrs	r3, r1
 8003a98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003aaa:	6999      	ldr	r1, [r3, #24]
 8003aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	ea40 0301 	orr.w	r3, r0, r1
 8003ab6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	4b91      	ldr	r3, [pc, #580]	; (8003d04 <UART_SetConfig+0x2d4>)
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d005      	beq.n	8003ad0 <UART_SetConfig+0xa0>
 8003ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	4b8f      	ldr	r3, [pc, #572]	; (8003d08 <UART_SetConfig+0x2d8>)
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d104      	bne.n	8003ada <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ad0:	f7fe fea4 	bl	800281c <HAL_RCC_GetPCLK2Freq>
 8003ad4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003ad8:	e003      	b.n	8003ae2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ada:	f7fe fe8b 	bl	80027f4 <HAL_RCC_GetPCLK1Freq>
 8003ade:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ae6:	69db      	ldr	r3, [r3, #28]
 8003ae8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003aec:	f040 8110 	bne.w	8003d10 <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003af0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003af4:	2200      	movs	r2, #0
 8003af6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003afa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003afe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003b02:	4622      	mov	r2, r4
 8003b04:	462b      	mov	r3, r5
 8003b06:	1891      	adds	r1, r2, r2
 8003b08:	65b9      	str	r1, [r7, #88]	; 0x58
 8003b0a:	415b      	adcs	r3, r3
 8003b0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003b0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003b12:	4620      	mov	r0, r4
 8003b14:	4629      	mov	r1, r5
 8003b16:	4604      	mov	r4, r0
 8003b18:	eb12 0804 	adds.w	r8, r2, r4
 8003b1c:	460c      	mov	r4, r1
 8003b1e:	eb43 0904 	adc.w	r9, r3, r4
 8003b22:	f04f 0200 	mov.w	r2, #0
 8003b26:	f04f 0300 	mov.w	r3, #0
 8003b2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b36:	4690      	mov	r8, r2
 8003b38:	4699      	mov	r9, r3
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	eb18 0303 	adds.w	r3, r8, r3
 8003b40:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003b44:	460b      	mov	r3, r1
 8003b46:	eb49 0303 	adc.w	r3, r9, r3
 8003b4a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003b5a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003b5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003b62:	460b      	mov	r3, r1
 8003b64:	18db      	adds	r3, r3, r3
 8003b66:	653b      	str	r3, [r7, #80]	; 0x50
 8003b68:	4613      	mov	r3, r2
 8003b6a:	eb42 0303 	adc.w	r3, r2, r3
 8003b6e:	657b      	str	r3, [r7, #84]	; 0x54
 8003b70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003b74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003b78:	f7fd f886 	bl	8000c88 <__aeabi_uldivmod>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	460b      	mov	r3, r1
 8003b80:	4b62      	ldr	r3, [pc, #392]	; (8003d0c <UART_SetConfig+0x2dc>)
 8003b82:	fba3 2302 	umull	r2, r3, r3, r2
 8003b86:	095b      	lsrs	r3, r3, #5
 8003b88:	011c      	lsls	r4, r3, #4
 8003b8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003b94:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003b98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003b9c:	4642      	mov	r2, r8
 8003b9e:	464b      	mov	r3, r9
 8003ba0:	1891      	adds	r1, r2, r2
 8003ba2:	64b9      	str	r1, [r7, #72]	; 0x48
 8003ba4:	415b      	adcs	r3, r3
 8003ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ba8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003bac:	4645      	mov	r5, r8
 8003bae:	eb12 0a05 	adds.w	sl, r2, r5
 8003bb2:	4640      	mov	r0, r8
 8003bb4:	4649      	mov	r1, r9
 8003bb6:	460d      	mov	r5, r1
 8003bb8:	eb43 0b05 	adc.w	fp, r3, r5
 8003bbc:	f04f 0200 	mov.w	r2, #0
 8003bc0:	f04f 0300 	mov.w	r3, #0
 8003bc4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003bc8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003bcc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bd0:	4692      	mov	sl, r2
 8003bd2:	469b      	mov	fp, r3
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	eb1a 0303 	adds.w	r3, sl, r3
 8003bda:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003bde:	460b      	mov	r3, r1
 8003be0:	eb4b 0303 	adc.w	r3, fp, r3
 8003be4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003bf4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003bf8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	18db      	adds	r3, r3, r3
 8003c00:	643b      	str	r3, [r7, #64]	; 0x40
 8003c02:	4613      	mov	r3, r2
 8003c04:	eb42 0303 	adc.w	r3, r2, r3
 8003c08:	647b      	str	r3, [r7, #68]	; 0x44
 8003c0a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003c0e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003c12:	f7fd f839 	bl	8000c88 <__aeabi_uldivmod>
 8003c16:	4602      	mov	r2, r0
 8003c18:	460b      	mov	r3, r1
 8003c1a:	4611      	mov	r1, r2
 8003c1c:	4b3b      	ldr	r3, [pc, #236]	; (8003d0c <UART_SetConfig+0x2dc>)
 8003c1e:	fba3 2301 	umull	r2, r3, r3, r1
 8003c22:	095b      	lsrs	r3, r3, #5
 8003c24:	2264      	movs	r2, #100	; 0x64
 8003c26:	fb02 f303 	mul.w	r3, r2, r3
 8003c2a:	1acb      	subs	r3, r1, r3
 8003c2c:	00db      	lsls	r3, r3, #3
 8003c2e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003c32:	4b36      	ldr	r3, [pc, #216]	; (8003d0c <UART_SetConfig+0x2dc>)
 8003c34:	fba3 2302 	umull	r2, r3, r3, r2
 8003c38:	095b      	lsrs	r3, r3, #5
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003c40:	441c      	add	r4, r3
 8003c42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c46:	2200      	movs	r2, #0
 8003c48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003c4c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003c50:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003c54:	4642      	mov	r2, r8
 8003c56:	464b      	mov	r3, r9
 8003c58:	1891      	adds	r1, r2, r2
 8003c5a:	63b9      	str	r1, [r7, #56]	; 0x38
 8003c5c:	415b      	adcs	r3, r3
 8003c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003c64:	4641      	mov	r1, r8
 8003c66:	1851      	adds	r1, r2, r1
 8003c68:	6339      	str	r1, [r7, #48]	; 0x30
 8003c6a:	4649      	mov	r1, r9
 8003c6c:	414b      	adcs	r3, r1
 8003c6e:	637b      	str	r3, [r7, #52]	; 0x34
 8003c70:	f04f 0200 	mov.w	r2, #0
 8003c74:	f04f 0300 	mov.w	r3, #0
 8003c78:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003c7c:	4659      	mov	r1, fp
 8003c7e:	00cb      	lsls	r3, r1, #3
 8003c80:	4655      	mov	r5, sl
 8003c82:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003c86:	4651      	mov	r1, sl
 8003c88:	00ca      	lsls	r2, r1, #3
 8003c8a:	4610      	mov	r0, r2
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	4603      	mov	r3, r0
 8003c90:	4642      	mov	r2, r8
 8003c92:	189b      	adds	r3, r3, r2
 8003c94:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003c98:	464b      	mov	r3, r9
 8003c9a:	460a      	mov	r2, r1
 8003c9c:	eb42 0303 	adc.w	r3, r2, r3
 8003ca0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003cb0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003cb4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003cb8:	460b      	mov	r3, r1
 8003cba:	18db      	adds	r3, r3, r3
 8003cbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8003cbe:	4613      	mov	r3, r2
 8003cc0:	eb42 0303 	adc.w	r3, r2, r3
 8003cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cc6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003cca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003cce:	f7fc ffdb 	bl	8000c88 <__aeabi_uldivmod>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	4b0d      	ldr	r3, [pc, #52]	; (8003d0c <UART_SetConfig+0x2dc>)
 8003cd8:	fba3 1302 	umull	r1, r3, r3, r2
 8003cdc:	095b      	lsrs	r3, r3, #5
 8003cde:	2164      	movs	r1, #100	; 0x64
 8003ce0:	fb01 f303 	mul.w	r3, r1, r3
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	00db      	lsls	r3, r3, #3
 8003ce8:	3332      	adds	r3, #50	; 0x32
 8003cea:	4a08      	ldr	r2, [pc, #32]	; (8003d0c <UART_SetConfig+0x2dc>)
 8003cec:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf0:	095b      	lsrs	r3, r3, #5
 8003cf2:	f003 0207 	and.w	r2, r3, #7
 8003cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4422      	add	r2, r4
 8003cfe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d00:	e10a      	b.n	8003f18 <UART_SetConfig+0x4e8>
 8003d02:	bf00      	nop
 8003d04:	40011000 	.word	0x40011000
 8003d08:	40011400 	.word	0x40011400
 8003d0c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d14:	2200      	movs	r2, #0
 8003d16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003d1a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003d1e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003d22:	4642      	mov	r2, r8
 8003d24:	464b      	mov	r3, r9
 8003d26:	1891      	adds	r1, r2, r2
 8003d28:	6239      	str	r1, [r7, #32]
 8003d2a:	415b      	adcs	r3, r3
 8003d2c:	627b      	str	r3, [r7, #36]	; 0x24
 8003d2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d32:	4641      	mov	r1, r8
 8003d34:	1854      	adds	r4, r2, r1
 8003d36:	46cc      	mov	ip, r9
 8003d38:	eb43 050c 	adc.w	r5, r3, ip
 8003d3c:	f04f 0200 	mov.w	r2, #0
 8003d40:	f04f 0300 	mov.w	r3, #0
 8003d44:	00eb      	lsls	r3, r5, #3
 8003d46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d4a:	00e2      	lsls	r2, r4, #3
 8003d4c:	4614      	mov	r4, r2
 8003d4e:	461d      	mov	r5, r3
 8003d50:	4640      	mov	r0, r8
 8003d52:	4649      	mov	r1, r9
 8003d54:	4603      	mov	r3, r0
 8003d56:	18e3      	adds	r3, r4, r3
 8003d58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	eb45 0303 	adc.w	r3, r5, r3
 8003d62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003d72:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003d76:	f04f 0200 	mov.w	r2, #0
 8003d7a:	f04f 0300 	mov.w	r3, #0
 8003d7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003d82:	4629      	mov	r1, r5
 8003d84:	008b      	lsls	r3, r1, #2
 8003d86:	4620      	mov	r0, r4
 8003d88:	4629      	mov	r1, r5
 8003d8a:	4604      	mov	r4, r0
 8003d8c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8003d90:	4601      	mov	r1, r0
 8003d92:	008a      	lsls	r2, r1, #2
 8003d94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003d98:	f7fc ff76 	bl	8000c88 <__aeabi_uldivmod>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	460b      	mov	r3, r1
 8003da0:	4b60      	ldr	r3, [pc, #384]	; (8003f24 <UART_SetConfig+0x4f4>)
 8003da2:	fba3 2302 	umull	r2, r3, r3, r2
 8003da6:	095b      	lsrs	r3, r3, #5
 8003da8:	011c      	lsls	r4, r3, #4
 8003daa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003dae:	2200      	movs	r2, #0
 8003db0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003db4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003db8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003dbc:	4642      	mov	r2, r8
 8003dbe:	464b      	mov	r3, r9
 8003dc0:	1891      	adds	r1, r2, r2
 8003dc2:	61b9      	str	r1, [r7, #24]
 8003dc4:	415b      	adcs	r3, r3
 8003dc6:	61fb      	str	r3, [r7, #28]
 8003dc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003dcc:	4641      	mov	r1, r8
 8003dce:	1851      	adds	r1, r2, r1
 8003dd0:	6139      	str	r1, [r7, #16]
 8003dd2:	4649      	mov	r1, r9
 8003dd4:	414b      	adcs	r3, r1
 8003dd6:	617b      	str	r3, [r7, #20]
 8003dd8:	f04f 0200 	mov.w	r2, #0
 8003ddc:	f04f 0300 	mov.w	r3, #0
 8003de0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003de4:	4659      	mov	r1, fp
 8003de6:	00cb      	lsls	r3, r1, #3
 8003de8:	4655      	mov	r5, sl
 8003dea:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003dee:	4651      	mov	r1, sl
 8003df0:	00ca      	lsls	r2, r1, #3
 8003df2:	4610      	mov	r0, r2
 8003df4:	4619      	mov	r1, r3
 8003df6:	4603      	mov	r3, r0
 8003df8:	4642      	mov	r2, r8
 8003dfa:	189b      	adds	r3, r3, r2
 8003dfc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003e00:	464b      	mov	r3, r9
 8003e02:	460a      	mov	r2, r1
 8003e04:	eb42 0303 	adc.w	r3, r2, r3
 8003e08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	67bb      	str	r3, [r7, #120]	; 0x78
 8003e16:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003e18:	f04f 0200 	mov.w	r2, #0
 8003e1c:	f04f 0300 	mov.w	r3, #0
 8003e20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003e24:	4649      	mov	r1, r9
 8003e26:	008b      	lsls	r3, r1, #2
 8003e28:	4645      	mov	r5, r8
 8003e2a:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8003e2e:	4641      	mov	r1, r8
 8003e30:	008a      	lsls	r2, r1, #2
 8003e32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003e36:	f7fc ff27 	bl	8000c88 <__aeabi_uldivmod>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	4611      	mov	r1, r2
 8003e40:	4b38      	ldr	r3, [pc, #224]	; (8003f24 <UART_SetConfig+0x4f4>)
 8003e42:	fba3 2301 	umull	r2, r3, r3, r1
 8003e46:	095b      	lsrs	r3, r3, #5
 8003e48:	2264      	movs	r2, #100	; 0x64
 8003e4a:	fb02 f303 	mul.w	r3, r2, r3
 8003e4e:	1acb      	subs	r3, r1, r3
 8003e50:	011b      	lsls	r3, r3, #4
 8003e52:	3332      	adds	r3, #50	; 0x32
 8003e54:	4a33      	ldr	r2, [pc, #204]	; (8003f24 <UART_SetConfig+0x4f4>)
 8003e56:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5a:	095b      	lsrs	r3, r3, #5
 8003e5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e60:	441c      	add	r4, r3
 8003e62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e66:	2200      	movs	r2, #0
 8003e68:	673b      	str	r3, [r7, #112]	; 0x70
 8003e6a:	677a      	str	r2, [r7, #116]	; 0x74
 8003e6c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003e70:	4642      	mov	r2, r8
 8003e72:	464b      	mov	r3, r9
 8003e74:	1891      	adds	r1, r2, r2
 8003e76:	60b9      	str	r1, [r7, #8]
 8003e78:	415b      	adcs	r3, r3
 8003e7a:	60fb      	str	r3, [r7, #12]
 8003e7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e80:	4641      	mov	r1, r8
 8003e82:	1851      	adds	r1, r2, r1
 8003e84:	6039      	str	r1, [r7, #0]
 8003e86:	4649      	mov	r1, r9
 8003e88:	414b      	adcs	r3, r1
 8003e8a:	607b      	str	r3, [r7, #4]
 8003e8c:	f04f 0200 	mov.w	r2, #0
 8003e90:	f04f 0300 	mov.w	r3, #0
 8003e94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003e98:	4659      	mov	r1, fp
 8003e9a:	00cb      	lsls	r3, r1, #3
 8003e9c:	4655      	mov	r5, sl
 8003e9e:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003ea2:	4651      	mov	r1, sl
 8003ea4:	00ca      	lsls	r2, r1, #3
 8003ea6:	4610      	mov	r0, r2
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	4603      	mov	r3, r0
 8003eac:	4642      	mov	r2, r8
 8003eae:	189b      	adds	r3, r3, r2
 8003eb0:	66bb      	str	r3, [r7, #104]	; 0x68
 8003eb2:	464b      	mov	r3, r9
 8003eb4:	460a      	mov	r2, r1
 8003eb6:	eb42 0303 	adc.w	r3, r2, r3
 8003eba:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	663b      	str	r3, [r7, #96]	; 0x60
 8003ec6:	667a      	str	r2, [r7, #100]	; 0x64
 8003ec8:	f04f 0200 	mov.w	r2, #0
 8003ecc:	f04f 0300 	mov.w	r3, #0
 8003ed0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003ed4:	4649      	mov	r1, r9
 8003ed6:	008b      	lsls	r3, r1, #2
 8003ed8:	4645      	mov	r5, r8
 8003eda:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8003ede:	4641      	mov	r1, r8
 8003ee0:	008a      	lsls	r2, r1, #2
 8003ee2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003ee6:	f7fc fecf 	bl	8000c88 <__aeabi_uldivmod>
 8003eea:	4602      	mov	r2, r0
 8003eec:	460b      	mov	r3, r1
 8003eee:	4b0d      	ldr	r3, [pc, #52]	; (8003f24 <UART_SetConfig+0x4f4>)
 8003ef0:	fba3 1302 	umull	r1, r3, r3, r2
 8003ef4:	095b      	lsrs	r3, r3, #5
 8003ef6:	2164      	movs	r1, #100	; 0x64
 8003ef8:	fb01 f303 	mul.w	r3, r1, r3
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	011b      	lsls	r3, r3, #4
 8003f00:	3332      	adds	r3, #50	; 0x32
 8003f02:	4a08      	ldr	r2, [pc, #32]	; (8003f24 <UART_SetConfig+0x4f4>)
 8003f04:	fba2 2303 	umull	r2, r3, r2, r3
 8003f08:	095b      	lsrs	r3, r3, #5
 8003f0a:	f003 020f 	and.w	r2, r3, #15
 8003f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4422      	add	r2, r4
 8003f16:	609a      	str	r2, [r3, #8]
}
 8003f18:	bf00      	nop
 8003f1a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f24:	51eb851f 	.word	0x51eb851f

08003f28 <LCD_WriteCommand>:
}LCD;



void  LCD_WriteCommand(uint8_t lcd_command)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	4603      	mov	r3, r0
 8003f30:	71fb      	strb	r3, [r7, #7]

	while((LCD_SPI.Instance->SR & 0x0080) != RESET); 	// SPI
 8003f32:	bf00      	nop
 8003f34:	4b15      	ldr	r3, [pc, #84]	; (8003f8c <LCD_WriteCommand+0x64>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1f8      	bne.n	8003f34 <LCD_WriteCommand+0xc>
	
	LCD_DC_Command;	//	DC	
 8003f42:	2200      	movs	r2, #0
 8003f44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f48:	4811      	ldr	r0, [pc, #68]	; (8003f90 <LCD_WriteCommand+0x68>)
 8003f4a:	f7fd ffc7 	bl	8001edc <HAL_GPIO_WritePin>

	(&LCD_SPI)->Instance->DR = lcd_command;		// 
 8003f4e:	4b0f      	ldr	r3, [pc, #60]	; (8003f8c <LCD_WriteCommand+0x64>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	79fa      	ldrb	r2, [r7, #7]
 8003f54:	60da      	str	r2, [r3, #12]
	while( (LCD_SPI.Instance->SR & 0x0002) == 0);		// 
 8003f56:	bf00      	nop
 8003f58:	4b0c      	ldr	r3, [pc, #48]	; (8003f8c <LCD_WriteCommand+0x64>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f003 0302 	and.w	r3, r3, #2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d0f8      	beq.n	8003f58 <LCD_WriteCommand+0x30>
	while( (LCD_SPI.Instance->SR & 0x0080) != RESET);	//	
 8003f66:	bf00      	nop
 8003f68:	4b08      	ldr	r3, [pc, #32]	; (8003f8c <LCD_WriteCommand+0x64>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1f8      	bne.n	8003f68 <LCD_WriteCommand+0x40>

	LCD_DC_Data;	//	DC		
 8003f76:	2201      	movs	r2, #1
 8003f78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f7c:	4804      	ldr	r0, [pc, #16]	; (8003f90 <LCD_WriteCommand+0x68>)
 8003f7e:	f7fd ffad 	bl	8001edc <HAL_GPIO_WritePin>
}
 8003f82:	bf00      	nop
 8003f84:	3708      	adds	r7, #8
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	20000238 	.word	0x20000238
 8003f90:	40020c00 	.word	0x40020c00

08003f94 <LCD_WriteData_8bit>:


void  LCD_WriteData_8bit(uint8_t lcd_data)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	71fb      	strb	r3, [r7, #7]
	LCD_SPI.Instance->DR = lcd_data;									// 
 8003f9e:	4b09      	ldr	r3, [pc, #36]	; (8003fc4 <LCD_WriteData_8bit+0x30>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	79fa      	ldrb	r2, [r7, #7]
 8003fa4:	60da      	str	r2, [r3, #12]
	while( (LCD_SPI.Instance->SR & 0x0002) == 0);		// 
 8003fa6:	bf00      	nop
 8003fa8:	4b06      	ldr	r3, [pc, #24]	; (8003fc4 <LCD_WriteData_8bit+0x30>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d0f8      	beq.n	8003fa8 <LCD_WriteData_8bit+0x14>
}
 8003fb6:	bf00      	nop
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bc80      	pop	{r7}
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	20000238 	.word	0x20000238

08003fc8 <LCD_WriteData_16bit>:


void  LCD_WriteData_16bit(uint16_t lcd_data)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	4603      	mov	r3, r0
 8003fd0:	80fb      	strh	r3, [r7, #6]
	LCD_SPI.Instance->DR = lcd_data>>8;								// 8
 8003fd2:	88fb      	ldrh	r3, [r7, #6]
 8003fd4:	0a1b      	lsrs	r3, r3, #8
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	4b0e      	ldr	r3, [pc, #56]	; (8004014 <LCD_WriteData_16bit+0x4c>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	60da      	str	r2, [r3, #12]
	while( (LCD_SPI.Instance->SR & 0x0002) == 0);		// 
 8003fde:	bf00      	nop
 8003fe0:	4b0c      	ldr	r3, [pc, #48]	; (8004014 <LCD_WriteData_16bit+0x4c>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d0f8      	beq.n	8003fe0 <LCD_WriteData_16bit+0x18>
	LCD_SPI.Instance->DR = lcd_data;									// 8
 8003fee:	4b09      	ldr	r3, [pc, #36]	; (8004014 <LCD_WriteData_16bit+0x4c>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	88fa      	ldrh	r2, [r7, #6]
 8003ff4:	60da      	str	r2, [r3, #12]
	while( (LCD_SPI.Instance->SR & 0x0002) == 0);		// 
 8003ff6:	bf00      	nop
 8003ff8:	4b06      	ldr	r3, [pc, #24]	; (8004014 <LCD_WriteData_16bit+0x4c>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d0f8      	beq.n	8003ff8 <LCD_WriteData_16bit+0x30>
}
 8004006:	bf00      	nop
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	bc80      	pop	{r7}
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	20000238 	.word	0x20000238

08004018 <LCD_WriteBuff>:

void  LCD_WriteBuff(uint16_t *DataBuff, uint16_t DataSize)
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	460b      	mov	r3, r1
 8004022:	807b      	strh	r3, [r7, #2]
	uint32_t i;

   LCD_SPI.Instance->CR1 &= 0xFFBF;					// SPI
 8004024:	4b30      	ldr	r3, [pc, #192]	; (80040e8 <LCD_WriteBuff+0xd0>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	6819      	ldr	r1, [r3, #0]
 800402a:	4b2f      	ldr	r3, [pc, #188]	; (80040e8 <LCD_WriteBuff+0xd0>)
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8004032:	400b      	ands	r3, r1
 8004034:	6013      	str	r3, [r2, #0]
   LCD_SPI.Instance->CR1 |= 0x0800;	            // 16
 8004036:	4b2c      	ldr	r3, [pc, #176]	; (80040e8 <LCD_WriteBuff+0xd0>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	4b2a      	ldr	r3, [pc, #168]	; (80040e8 <LCD_WriteBuff+0xd0>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004044:	601a      	str	r2, [r3, #0]
   LCD_SPI.Instance->CR1 |= 0x0040;					// SPI
 8004046:	4b28      	ldr	r3, [pc, #160]	; (80040e8 <LCD_WriteBuff+0xd0>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	4b26      	ldr	r3, [pc, #152]	; (80040e8 <LCD_WriteBuff+0xd0>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004054:	601a      	str	r2, [r3, #0]
	
	LCD_CS_L;	// IC
 8004056:	4b25      	ldr	r3, [pc, #148]	; (80040ec <LCD_WriteBuff+0xd4>)
 8004058:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800405c:	619a      	str	r2, [r3, #24]
	
	for(i=0;i<DataSize;i++)				
 800405e:	2300      	movs	r3, #0
 8004060:	60fb      	str	r3, [r7, #12]
 8004062:	e012      	b.n	800408a <LCD_WriteBuff+0x72>
	{

		LCD_SPI.Instance->DR = DataBuff[i];
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	4413      	add	r3, r2
 800406c:	881a      	ldrh	r2, [r3, #0]
 800406e:	4b1e      	ldr	r3, [pc, #120]	; (80040e8 <LCD_WriteBuff+0xd0>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	60da      	str	r2, [r3, #12]
	   while( (LCD_SPI.Instance->SR & 0x0002) == 0);		// 
 8004074:	bf00      	nop
 8004076:	4b1c      	ldr	r3, [pc, #112]	; (80040e8 <LCD_WriteBuff+0xd0>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d0f8      	beq.n	8004076 <LCD_WriteBuff+0x5e>
	for(i=0;i<DataSize;i++)				
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	3301      	adds	r3, #1
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	887b      	ldrh	r3, [r7, #2]
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	429a      	cmp	r2, r3
 8004090:	d3e8      	bcc.n	8004064 <LCD_WriteBuff+0x4c>

	}
	while( (LCD_SPI.Instance->SR & 0x0080) != RESET);	//	
 8004092:	bf00      	nop
 8004094:	4b14      	ldr	r3, [pc, #80]	; (80040e8 <LCD_WriteBuff+0xd0>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1f8      	bne.n	8004094 <LCD_WriteBuff+0x7c>
	LCD_CS_H;	// 	
 80040a2:	4b12      	ldr	r3, [pc, #72]	; (80040ec <LCD_WriteBuff+0xd4>)
 80040a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040a8:	619a      	str	r2, [r3, #24]
	
	LCD_SPI.Instance->CR1 &= 0xFFBF;	// SPI
 80040aa:	4b0f      	ldr	r3, [pc, #60]	; (80040e8 <LCD_WriteBuff+0xd0>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6819      	ldr	r1, [r3, #0]
 80040b0:	4b0d      	ldr	r3, [pc, #52]	; (80040e8 <LCD_WriteBuff+0xd0>)
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 80040b8:	400b      	ands	r3, r1
 80040ba:	6013      	str	r3, [r2, #0]
   LCD_SPI.Instance->CR1 &= 0xF7FF;	// 8
 80040bc:	4b0a      	ldr	r3, [pc, #40]	; (80040e8 <LCD_WriteBuff+0xd0>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	6819      	ldr	r1, [r3, #0]
 80040c2:	4b09      	ldr	r3, [pc, #36]	; (80040e8 <LCD_WriteBuff+0xd0>)
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 80040ca:	400b      	ands	r3, r1
 80040cc:	6013      	str	r3, [r2, #0]
   LCD_SPI.Instance->CR1 |= 0x0040;	// SPI	
 80040ce:	4b06      	ldr	r3, [pc, #24]	; (80040e8 <LCD_WriteBuff+0xd0>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	4b04      	ldr	r3, [pc, #16]	; (80040e8 <LCD_WriteBuff+0xd0>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040dc:	601a      	str	r2, [r3, #0]
}
 80040de:	bf00      	nop
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr
 80040e8:	20000238 	.word	0x20000238
 80040ec:	40020c00 	.word	0x40020c00

080040f0 <SPI_LCD_Init>:
*	: SPI
*	
****************************************************************************************************************************************/

void SPI_LCD_Init(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	af00      	add	r7, sp, #0

   HAL_Delay(10);               // 5ms
 80040f4:	200a      	movs	r0, #10
 80040f6:	f7fd fbc3 	bl	8001880 <HAL_Delay>

	LCD_CS_L;	// IC
 80040fa:	4b70      	ldr	r3, [pc, #448]	; (80042bc <SPI_LCD_Init+0x1cc>)
 80040fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004100:	619a      	str	r2, [r3, #24]

 	LCD_WriteCommand(0x36);       //  
 8004102:	2036      	movs	r0, #54	; 0x36
 8004104:	f7ff ff10 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x00);     //  RGB
 8004108:	2000      	movs	r0, #0
 800410a:	f7ff ff43 	bl	8003f94 <LCD_WriteData_8bit>

	LCD_WriteCommand(0x3A);			//   121618
 800410e:	203a      	movs	r0, #58	; 0x3a
 8004110:	f7ff ff0a 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x05);     //  16 
 8004114:	2005      	movs	r0, #5
 8004116:	f7ff ff3d 	bl	8003f94 <LCD_WriteData_8bit>

// 
 	LCD_WriteCommand(0xB2);			
 800411a:	20b2      	movs	r0, #178	; 0xb2
 800411c:	f7ff ff04 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x0C);
 8004120:	200c      	movs	r0, #12
 8004122:	f7ff ff37 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0C); 
 8004126:	200c      	movs	r0, #12
 8004128:	f7ff ff34 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x00); 
 800412c:	2000      	movs	r0, #0
 800412e:	f7ff ff31 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x33); 
 8004132:	2033      	movs	r0, #51	; 0x33
 8004134:	f7ff ff2e 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x33); 			
 8004138:	2033      	movs	r0, #51	; 0x33
 800413a:	f7ff ff2b 	bl	8003f94 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xB7);		   // 	
 800413e:	20b7      	movs	r0, #183	; 0xb7
 8004140:	f7ff fef2 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x35);     // VGH = 13.26VVGL = -10.43V
 8004144:	2035      	movs	r0, #53	; 0x35
 8004146:	f7ff ff25 	bl	8003f94 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xBB);			// 
 800414a:	20bb      	movs	r0, #187	; 0xbb
 800414c:	f7ff feec 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x19);     // VCOM = 1.35V
 8004150:	2019      	movs	r0, #25
 8004152:	f7ff ff1f 	bl	8003f94 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC0);
 8004156:	20c0      	movs	r0, #192	; 0xc0
 8004158:	f7ff fee6 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x2C);
 800415c:	202c      	movs	r0, #44	; 0x2c
 800415e:	f7ff ff19 	bl	8003f94 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC2);       // VDV  VRH 
 8004162:	20c2      	movs	r0, #194	; 0xc2
 8004164:	f7ff fee0 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x01);     // VDV  VRH 
 8004168:	2001      	movs	r0, #1
 800416a:	f7ff ff13 	bl	8003f94 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC3);			// VRH   
 800416e:	20c3      	movs	r0, #195	; 0xc3
 8004170:	f7ff feda 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x12);     // VRH = 4.6+( vcom+vcom offset+vdv)
 8004174:	2012      	movs	r0, #18
 8004176:	f7ff ff0d 	bl	8003f94 <LCD_WriteData_8bit>
				
	LCD_WriteCommand(0xC4);		   // VDV 	
 800417a:	20c4      	movs	r0, #196	; 0xc4
 800417c:	f7ff fed4 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x20);     // VDV = 0v
 8004180:	2020      	movs	r0, #32
 8004182:	f7ff ff07 	bl	8003f94 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC6); 		// 
 8004186:	20c6      	movs	r0, #198	; 0xc6
 8004188:	f7ff fece 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x0F);   	// 60    
 800418c:	200f      	movs	r0, #15
 800418e:	f7ff ff01 	bl	8003f94 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xD0);			// 
 8004192:	20d0      	movs	r0, #208	; 0xd0
 8004194:	f7ff fec8 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0xA4);     // 0xA4
 8004198:	20a4      	movs	r0, #164	; 0xa4
 800419a:	f7ff fefb 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0xA1);     // AVDD = 6.8V AVDD = -4.8V VDS = 2.3V
 800419e:	20a1      	movs	r0, #161	; 0xa1
 80041a0:	f7ff fef8 	bl	8003f94 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xE0);       // 
 80041a4:	20e0      	movs	r0, #224	; 0xe0
 80041a6:	f7ff febf 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0xD0);
 80041aa:	20d0      	movs	r0, #208	; 0xd0
 80041ac:	f7ff fef2 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x04);
 80041b0:	2004      	movs	r0, #4
 80041b2:	f7ff feef 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0D);
 80041b6:	200d      	movs	r0, #13
 80041b8:	f7ff feec 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x11);
 80041bc:	2011      	movs	r0, #17
 80041be:	f7ff fee9 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x13);
 80041c2:	2013      	movs	r0, #19
 80041c4:	f7ff fee6 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x2B);
 80041c8:	202b      	movs	r0, #43	; 0x2b
 80041ca:	f7ff fee3 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x3F);
 80041ce:	203f      	movs	r0, #63	; 0x3f
 80041d0:	f7ff fee0 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x54);
 80041d4:	2054      	movs	r0, #84	; 0x54
 80041d6:	f7ff fedd 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x4C);
 80041da:	204c      	movs	r0, #76	; 0x4c
 80041dc:	f7ff feda 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x18);
 80041e0:	2018      	movs	r0, #24
 80041e2:	f7ff fed7 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0D);
 80041e6:	200d      	movs	r0, #13
 80041e8:	f7ff fed4 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0B);
 80041ec:	200b      	movs	r0, #11
 80041ee:	f7ff fed1 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x1F);
 80041f2:	201f      	movs	r0, #31
 80041f4:	f7ff fece 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x23);
 80041f8:	2023      	movs	r0, #35	; 0x23
 80041fa:	f7ff fecb 	bl	8003f94 <LCD_WriteData_8bit>

	LCD_WriteCommand(0xE1);      // 
 80041fe:	20e1      	movs	r0, #225	; 0xe1
 8004200:	f7ff fe92 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_8bit(0xD0);
 8004204:	20d0      	movs	r0, #208	; 0xd0
 8004206:	f7ff fec5 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x04);
 800420a:	2004      	movs	r0, #4
 800420c:	f7ff fec2 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0C);
 8004210:	200c      	movs	r0, #12
 8004212:	f7ff febf 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x11);
 8004216:	2011      	movs	r0, #17
 8004218:	f7ff febc 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x13);
 800421c:	2013      	movs	r0, #19
 800421e:	f7ff feb9 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x2C);
 8004222:	202c      	movs	r0, #44	; 0x2c
 8004224:	f7ff feb6 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x3F);
 8004228:	203f      	movs	r0, #63	; 0x3f
 800422a:	f7ff feb3 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x44);
 800422e:	2044      	movs	r0, #68	; 0x44
 8004230:	f7ff feb0 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x51);
 8004234:	2051      	movs	r0, #81	; 0x51
 8004236:	f7ff fead 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x2F);
 800423a:	202f      	movs	r0, #47	; 0x2f
 800423c:	f7ff feaa 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x1F);
 8004240:	201f      	movs	r0, #31
 8004242:	f7ff fea7 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x1F);
 8004246:	201f      	movs	r0, #31
 8004248:	f7ff fea4 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x20);
 800424c:	2020      	movs	r0, #32
 800424e:	f7ff fea1 	bl	8003f94 <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x23);
 8004252:	2023      	movs	r0, #35	; 0x23
 8004254:	f7ff fe9e 	bl	8003f94 <LCD_WriteData_8bit>

	LCD_WriteCommand(0x21);       // 
 8004258:	2021      	movs	r0, #33	; 0x21
 800425a:	f7ff fe65 	bl	8003f28 <LCD_WriteCommand>

 // LCD   
	LCD_WriteCommand(0x11);       //  
 800425e:	2011      	movs	r0, #17
 8004260:	f7ff fe62 	bl	8003f28 <LCD_WriteCommand>
   HAL_Delay(120);               // 120ms
 8004264:	2078      	movs	r0, #120	; 0x78
 8004266:	f7fd fb0b 	bl	8001880 <HAL_Delay>

 // LCD 
	LCD_WriteCommand(0x29);       //    	
 800426a:	2029      	movs	r0, #41	; 0x29
 800426c:	f7ff fe5c 	bl	8003f28 <LCD_WriteCommand>

	while( (LCD_SPI.Instance->SR & 0x0080) != RESET);	//	
 8004270:	bf00      	nop
 8004272:	4b13      	ldr	r3, [pc, #76]	; (80042c0 <SPI_LCD_Init+0x1d0>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1f8      	bne.n	8004272 <SPI_LCD_Init+0x182>
	LCD_CS_H;	// 		
 8004280:	4b0e      	ldr	r3, [pc, #56]	; (80042bc <SPI_LCD_Init+0x1cc>)
 8004282:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004286:	619a      	str	r2, [r3, #24]

// 
   LCD_SetDirection(Direction_V);  	      //	
 8004288:	2002      	movs	r0, #2
 800428a:	f000 f8d3 	bl	8004434 <LCD_SetDirection>
	LCD_SetBackColor(LCD_BLACK);           // 
 800428e:	2000      	movs	r0, #0
 8004290:	f000 f8a0 	bl	80043d4 <LCD_SetBackColor>
   LCD_SetColor(LCD_WHITE);               //   
 8004294:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8004298:	f000 f86c 	bl	8004374 <LCD_SetColor>
	LCD_Clear();                           // 
 800429c:	f000 f956 	bl	800454c <LCD_Clear>

   LCD_SetAsciiFont(&ASCII_Font24);       // 
 80042a0:	4808      	ldr	r0, [pc, #32]	; (80042c4 <SPI_LCD_Init+0x1d4>)
 80042a2:	f000 f945 	bl	8004530 <LCD_SetAsciiFont>
   LCD_ShowNumMode(Fill_Zero);	      	// 0
 80042a6:	2000      	movs	r0, #0
 80042a8:	f000 fbb0 	bl	8004a0c <LCD_ShowNumMode>

// 	
   LCD_Backlight_ON;  // 
 80042ac:	2201      	movs	r2, #1
 80042ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80042b2:	4802      	ldr	r0, [pc, #8]	; (80042bc <SPI_LCD_Init+0x1cc>)
 80042b4:	f7fd fe12 	bl	8001edc <HAL_GPIO_WritePin>
	
}
 80042b8:	bf00      	nop
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	40020c00 	.word	0x40020c00
 80042c0:	20000238 	.word	0x20000238
 80042c4:	20000024 	.word	0x20000024

080042c8 <LCD_SetAddress>:


void LCD_SetAddress(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)		
{
 80042c8:	b590      	push	{r4, r7, lr}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	4604      	mov	r4, r0
 80042d0:	4608      	mov	r0, r1
 80042d2:	4611      	mov	r1, r2
 80042d4:	461a      	mov	r2, r3
 80042d6:	4623      	mov	r3, r4
 80042d8:	80fb      	strh	r3, [r7, #6]
 80042da:	4603      	mov	r3, r0
 80042dc:	80bb      	strh	r3, [r7, #4]
 80042de:	460b      	mov	r3, r1
 80042e0:	807b      	strh	r3, [r7, #2]
 80042e2:	4613      	mov	r3, r2
 80042e4:	803b      	strh	r3, [r7, #0]
	LCD_CS_L;	// IC
 80042e6:	4b20      	ldr	r3, [pc, #128]	; (8004368 <LCD_SetAddress+0xa0>)
 80042e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80042ec:	619a      	str	r2, [r3, #24]
	
	LCD_WriteCommand(0x2a);			//	X
 80042ee:	202a      	movs	r0, #42	; 0x2a
 80042f0:	f7ff fe1a 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_16bit(x1+LCD.X_Offset);
 80042f4:	4b1d      	ldr	r3, [pc, #116]	; (800436c <LCD_SetAddress+0xa4>)
 80042f6:	7b9b      	ldrb	r3, [r3, #14]
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	88fb      	ldrh	r3, [r7, #6]
 80042fc:	4413      	add	r3, r2
 80042fe:	b29b      	uxth	r3, r3
 8004300:	4618      	mov	r0, r3
 8004302:	f7ff fe61 	bl	8003fc8 <LCD_WriteData_16bit>
	LCD_WriteData_16bit(x2+LCD.X_Offset);
 8004306:	4b19      	ldr	r3, [pc, #100]	; (800436c <LCD_SetAddress+0xa4>)
 8004308:	7b9b      	ldrb	r3, [r3, #14]
 800430a:	b29a      	uxth	r2, r3
 800430c:	887b      	ldrh	r3, [r7, #2]
 800430e:	4413      	add	r3, r2
 8004310:	b29b      	uxth	r3, r3
 8004312:	4618      	mov	r0, r3
 8004314:	f7ff fe58 	bl	8003fc8 <LCD_WriteData_16bit>

	LCD_WriteCommand(0x2b);			//	Y
 8004318:	202b      	movs	r0, #43	; 0x2b
 800431a:	f7ff fe05 	bl	8003f28 <LCD_WriteCommand>
	LCD_WriteData_16bit(y1+LCD.Y_Offset);
 800431e:	4b13      	ldr	r3, [pc, #76]	; (800436c <LCD_SetAddress+0xa4>)
 8004320:	7bdb      	ldrb	r3, [r3, #15]
 8004322:	b29a      	uxth	r2, r3
 8004324:	88bb      	ldrh	r3, [r7, #4]
 8004326:	4413      	add	r3, r2
 8004328:	b29b      	uxth	r3, r3
 800432a:	4618      	mov	r0, r3
 800432c:	f7ff fe4c 	bl	8003fc8 <LCD_WriteData_16bit>
	LCD_WriteData_16bit(y2+LCD.Y_Offset);
 8004330:	4b0e      	ldr	r3, [pc, #56]	; (800436c <LCD_SetAddress+0xa4>)
 8004332:	7bdb      	ldrb	r3, [r3, #15]
 8004334:	b29a      	uxth	r2, r3
 8004336:	883b      	ldrh	r3, [r7, #0]
 8004338:	4413      	add	r3, r2
 800433a:	b29b      	uxth	r3, r3
 800433c:	4618      	mov	r0, r3
 800433e:	f7ff fe43 	bl	8003fc8 <LCD_WriteData_16bit>

	LCD_WriteCommand(0x2c);			//	
 8004342:	202c      	movs	r0, #44	; 0x2c
 8004344:	f7ff fdf0 	bl	8003f28 <LCD_WriteCommand>
	
	while( (LCD_SPI.Instance->SR & 0x0080) != RESET);	//	
 8004348:	bf00      	nop
 800434a:	4b09      	ldr	r3, [pc, #36]	; (8004370 <LCD_SetAddress+0xa8>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1f8      	bne.n	800434a <LCD_SetAddress+0x82>
	LCD_CS_H;	// 		
 8004358:	4b03      	ldr	r3, [pc, #12]	; (8004368 <LCD_SetAddress+0xa0>)
 800435a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800435e:	619a      	str	r2, [r3, #24]
}
 8004360:	bf00      	nop
 8004362:	370c      	adds	r7, #12
 8004364:	46bd      	mov	sp, r7
 8004366:	bd90      	pop	{r4, r7, pc}
 8004368:	40020c00 	.word	0x40020c00
 800436c:	20000b2c 	.word	0x20000b2c
 8004370:	20000238 	.word	0x20000238

08004374 <LCD_SetColor>:

void LCD_SetColor(uint32_t Color)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
	uint16_t Red_Value = 0, Green_Value = 0, Blue_Value = 0; //
 800437c:	2300      	movs	r3, #0
 800437e:	81fb      	strh	r3, [r7, #14]
 8004380:	2300      	movs	r3, #0
 8004382:	81bb      	strh	r3, [r7, #12]
 8004384:	2300      	movs	r3, #0
 8004386:	817b      	strh	r3, [r7, #10]

	Red_Value   = (uint16_t)((Color&0x00F80000)>>8);   //  16 RGB565
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	0a1b      	lsrs	r3, r3, #8
 800438c:	b29b      	uxth	r3, r3
 800438e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004392:	f023 0307 	bic.w	r3, r3, #7
 8004396:	81fb      	strh	r3, [r7, #14]
	Green_Value = (uint16_t)((Color&0x0000FC00)>>5);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	095b      	lsrs	r3, r3, #5
 800439c:	b29b      	uxth	r3, r3
 800439e:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 80043a2:	81bb      	strh	r3, [r7, #12]
	Blue_Value  = (uint16_t)((Color&0x000000F8)>>3);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	08db      	lsrs	r3, r3, #3
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	f003 031f 	and.w	r3, r3, #31
 80043ae:	817b      	strh	r3, [r7, #10]

	LCD.Color = (uint16_t)(Red_Value | Green_Value | Blue_Value);  // LCD		
 80043b0:	89fa      	ldrh	r2, [r7, #14]
 80043b2:	89bb      	ldrh	r3, [r7, #12]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	b29a      	uxth	r2, r3
 80043b8:	897b      	ldrh	r3, [r7, #10]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	b29b      	uxth	r3, r3
 80043be:	461a      	mov	r2, r3
 80043c0:	4b03      	ldr	r3, [pc, #12]	; (80043d0 <LCD_SetColor+0x5c>)
 80043c2:	601a      	str	r2, [r3, #0]
}
 80043c4:	bf00      	nop
 80043c6:	3714      	adds	r7, #20
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bc80      	pop	{r7}
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	20000b2c 	.word	0x20000b2c

080043d4 <LCD_SetBackColor>:

void LCD_SetBackColor(uint32_t Color)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b085      	sub	sp, #20
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
	uint16_t Red_Value = 0, Green_Value = 0, Blue_Value = 0; //
 80043dc:	2300      	movs	r3, #0
 80043de:	81fb      	strh	r3, [r7, #14]
 80043e0:	2300      	movs	r3, #0
 80043e2:	81bb      	strh	r3, [r7, #12]
 80043e4:	2300      	movs	r3, #0
 80043e6:	817b      	strh	r3, [r7, #10]

	Red_Value   = (uint16_t)((Color&0x00F80000)>>8);   //  16 RGB565
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	0a1b      	lsrs	r3, r3, #8
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80043f2:	f023 0307 	bic.w	r3, r3, #7
 80043f6:	81fb      	strh	r3, [r7, #14]
	Green_Value = (uint16_t)((Color&0x0000FC00)>>5);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	095b      	lsrs	r3, r3, #5
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8004402:	81bb      	strh	r3, [r7, #12]
	Blue_Value  = (uint16_t)((Color&0x000000F8)>>3);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	08db      	lsrs	r3, r3, #3
 8004408:	b29b      	uxth	r3, r3
 800440a:	f003 031f 	and.w	r3, r3, #31
 800440e:	817b      	strh	r3, [r7, #10]

	LCD.BackColor = (uint16_t)(Red_Value | Green_Value | Blue_Value);	// LCD			   	
 8004410:	89fa      	ldrh	r2, [r7, #14]
 8004412:	89bb      	ldrh	r3, [r7, #12]
 8004414:	4313      	orrs	r3, r2
 8004416:	b29a      	uxth	r2, r3
 8004418:	897b      	ldrh	r3, [r7, #10]
 800441a:	4313      	orrs	r3, r2
 800441c:	b29b      	uxth	r3, r3
 800441e:	461a      	mov	r2, r3
 8004420:	4b03      	ldr	r3, [pc, #12]	; (8004430 <LCD_SetBackColor+0x5c>)
 8004422:	605a      	str	r2, [r3, #4]
}
 8004424:	bf00      	nop
 8004426:	3714      	adds	r7, #20
 8004428:	46bd      	mov	sp, r7
 800442a:	bc80      	pop	{r7}
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	20000b2c 	.word	0x20000b2c

08004434 <LCD_SetDirection>:

void LCD_SetDirection(uint8_t direction)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	4603      	mov	r3, r0
 800443c:	71fb      	strb	r3, [r7, #7]
	LCD.Direction = direction;    // LCD
 800443e:	4a39      	ldr	r2, [pc, #228]	; (8004524 <LCD_SetDirection+0xf0>)
 8004440:	79fb      	ldrb	r3, [r7, #7]
 8004442:	7253      	strb	r3, [r2, #9]

	LCD_CS_L;	// IC
 8004444:	4b38      	ldr	r3, [pc, #224]	; (8004528 <LCD_SetDirection+0xf4>)
 8004446:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800444a:	619a      	str	r2, [r3, #24]
			
  if( direction == Direction_H )   // 
 800444c:	79fb      	ldrb	r3, [r7, #7]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d113      	bne.n	800447a <LCD_SetDirection+0x46>
   {
      LCD_WriteCommand(0x36);    		//  
 8004452:	2036      	movs	r0, #54	; 0x36
 8004454:	f7ff fd68 	bl	8003f28 <LCD_WriteCommand>
      LCD_WriteData_8bit(0x70);        // 
 8004458:	2070      	movs	r0, #112	; 0x70
 800445a:	f7ff fd9b 	bl	8003f94 <LCD_WriteData_8bit>
      LCD.X_Offset   = 20;             // 
 800445e:	4b31      	ldr	r3, [pc, #196]	; (8004524 <LCD_SetDirection+0xf0>)
 8004460:	2214      	movs	r2, #20
 8004462:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 0;   
 8004464:	4b2f      	ldr	r3, [pc, #188]	; (8004524 <LCD_SetDirection+0xf0>)
 8004466:	2200      	movs	r2, #0
 8004468:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Height;		// 
 800446a:	4b2e      	ldr	r3, [pc, #184]	; (8004524 <LCD_SetDirection+0xf0>)
 800446c:	f44f 728c 	mov.w	r2, #280	; 0x118
 8004470:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Width;		
 8004472:	4b2c      	ldr	r3, [pc, #176]	; (8004524 <LCD_SetDirection+0xf0>)
 8004474:	22f0      	movs	r2, #240	; 0xf0
 8004476:	819a      	strh	r2, [r3, #12]
 8004478:	e043      	b.n	8004502 <LCD_SetDirection+0xce>
   }
   else if( direction == Direction_V )
 800447a:	79fb      	ldrb	r3, [r7, #7]
 800447c:	2b02      	cmp	r3, #2
 800447e:	d113      	bne.n	80044a8 <LCD_SetDirection+0x74>
   {
      LCD_WriteCommand(0x36);    		//  
 8004480:	2036      	movs	r0, #54	; 0x36
 8004482:	f7ff fd51 	bl	8003f28 <LCD_WriteCommand>
      LCD_WriteData_8bit(0x00);        // 
 8004486:	2000      	movs	r0, #0
 8004488:	f7ff fd84 	bl	8003f94 <LCD_WriteData_8bit>
      LCD.X_Offset   = 0;              // 
 800448c:	4b25      	ldr	r3, [pc, #148]	; (8004524 <LCD_SetDirection+0xf0>)
 800448e:	2200      	movs	r2, #0
 8004490:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 20;     
 8004492:	4b24      	ldr	r3, [pc, #144]	; (8004524 <LCD_SetDirection+0xf0>)
 8004494:	2214      	movs	r2, #20
 8004496:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Width;		// 
 8004498:	4b22      	ldr	r3, [pc, #136]	; (8004524 <LCD_SetDirection+0xf0>)
 800449a:	22f0      	movs	r2, #240	; 0xf0
 800449c:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Height;						
 800449e:	4b21      	ldr	r3, [pc, #132]	; (8004524 <LCD_SetDirection+0xf0>)
 80044a0:	f44f 728c 	mov.w	r2, #280	; 0x118
 80044a4:	819a      	strh	r2, [r3, #12]
 80044a6:	e02c      	b.n	8004502 <LCD_SetDirection+0xce>
   }
   else if( direction == Direction_H_Flip )
 80044a8:	79fb      	ldrb	r3, [r7, #7]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d113      	bne.n	80044d6 <LCD_SetDirection+0xa2>
   {
      LCD_WriteCommand(0x36);   			 //  
 80044ae:	2036      	movs	r0, #54	; 0x36
 80044b0:	f7ff fd3a 	bl	8003f28 <LCD_WriteCommand>
      LCD_WriteData_8bit(0xA0);         // RGB
 80044b4:	20a0      	movs	r0, #160	; 0xa0
 80044b6:	f7ff fd6d 	bl	8003f94 <LCD_WriteData_8bit>
      LCD.X_Offset   = 20;              // 
 80044ba:	4b1a      	ldr	r3, [pc, #104]	; (8004524 <LCD_SetDirection+0xf0>)
 80044bc:	2214      	movs	r2, #20
 80044be:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 0;      
 80044c0:	4b18      	ldr	r3, [pc, #96]	; (8004524 <LCD_SetDirection+0xf0>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Height;		 // 
 80044c6:	4b17      	ldr	r3, [pc, #92]	; (8004524 <LCD_SetDirection+0xf0>)
 80044c8:	f44f 728c 	mov.w	r2, #280	; 0x118
 80044cc:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Width;				
 80044ce:	4b15      	ldr	r3, [pc, #84]	; (8004524 <LCD_SetDirection+0xf0>)
 80044d0:	22f0      	movs	r2, #240	; 0xf0
 80044d2:	819a      	strh	r2, [r3, #12]
 80044d4:	e015      	b.n	8004502 <LCD_SetDirection+0xce>
   }
   else if( direction == Direction_V_Flip )
 80044d6:	79fb      	ldrb	r3, [r7, #7]
 80044d8:	2b03      	cmp	r3, #3
 80044da:	d112      	bne.n	8004502 <LCD_SetDirection+0xce>
   {
      LCD_WriteCommand(0x36);    		//  
 80044dc:	2036      	movs	r0, #54	; 0x36
 80044de:	f7ff fd23 	bl	8003f28 <LCD_WriteCommand>
      LCD_WriteData_8bit(0xC0);        //  RGB
 80044e2:	20c0      	movs	r0, #192	; 0xc0
 80044e4:	f7ff fd56 	bl	8003f94 <LCD_WriteData_8bit>
      LCD.X_Offset   = 0;              // 
 80044e8:	4b0e      	ldr	r3, [pc, #56]	; (8004524 <LCD_SetDirection+0xf0>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 20;     
 80044ee:	4b0d      	ldr	r3, [pc, #52]	; (8004524 <LCD_SetDirection+0xf0>)
 80044f0:	2214      	movs	r2, #20
 80044f2:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Width;		// 
 80044f4:	4b0b      	ldr	r3, [pc, #44]	; (8004524 <LCD_SetDirection+0xf0>)
 80044f6:	22f0      	movs	r2, #240	; 0xf0
 80044f8:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Height;				
 80044fa:	4b0a      	ldr	r3, [pc, #40]	; (8004524 <LCD_SetDirection+0xf0>)
 80044fc:	f44f 728c 	mov.w	r2, #280	; 0x118
 8004500:	819a      	strh	r2, [r3, #12]
   }      
	while( (LCD_SPI.Instance->SR & 0x0080) != RESET);	//	
 8004502:	bf00      	nop
 8004504:	4b09      	ldr	r3, [pc, #36]	; (800452c <LCD_SetDirection+0xf8>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800450e:	2b00      	cmp	r3, #0
 8004510:	d1f8      	bne.n	8004504 <LCD_SetDirection+0xd0>
	LCD_CS_H;	// 			
 8004512:	4b05      	ldr	r3, [pc, #20]	; (8004528 <LCD_SetDirection+0xf4>)
 8004514:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004518:	619a      	str	r2, [r3, #24]
}
 800451a:	bf00      	nop
 800451c:	3708      	adds	r7, #8
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
 8004522:	bf00      	nop
 8004524:	20000b2c 	.word	0x20000b2c
 8004528:	40020c00 	.word	0x40020c00
 800452c:	20000238 	.word	0x20000238

08004530 <LCD_SetAsciiFont>:


void LCD_SetAsciiFont(pFONT *Asciifonts)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  LCD_AsciiFonts = Asciifonts;
 8004538:	4a03      	ldr	r2, [pc, #12]	; (8004548 <LCD_SetAsciiFont+0x18>)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6013      	str	r3, [r2, #0]
}
 800453e:	bf00      	nop
 8004540:	370c      	adds	r7, #12
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr
 8004548:	20000324 	.word	0x20000324

0800454c <LCD_Clear>:


void LCD_Clear(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
	uint32_t i;

	LCD_SetAddress(0,0,LCD.Width-1,LCD.Height-1);			//	
 8004552:	4b38      	ldr	r3, [pc, #224]	; (8004634 <LCD_Clear+0xe8>)
 8004554:	895b      	ldrh	r3, [r3, #10]
 8004556:	3b01      	subs	r3, #1
 8004558:	b29a      	uxth	r2, r3
 800455a:	4b36      	ldr	r3, [pc, #216]	; (8004634 <LCD_Clear+0xe8>)
 800455c:	899b      	ldrh	r3, [r3, #12]
 800455e:	3b01      	subs	r3, #1
 8004560:	b29b      	uxth	r3, r3
 8004562:	2100      	movs	r1, #0
 8004564:	2000      	movs	r0, #0
 8004566:	f7ff feaf 	bl	80042c8 <LCD_SetAddress>

   LCD_SPI.Instance->CR1 &= 0xFFBF;					// SPI
 800456a:	4b33      	ldr	r3, [pc, #204]	; (8004638 <LCD_Clear+0xec>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6819      	ldr	r1, [r3, #0]
 8004570:	4b31      	ldr	r3, [pc, #196]	; (8004638 <LCD_Clear+0xec>)
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8004578:	400b      	ands	r3, r1
 800457a:	6013      	str	r3, [r2, #0]
   LCD_SPI.Instance->CR1 |= 0x0800;	            // 16
 800457c:	4b2e      	ldr	r3, [pc, #184]	; (8004638 <LCD_Clear+0xec>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	4b2d      	ldr	r3, [pc, #180]	; (8004638 <LCD_Clear+0xec>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800458a:	601a      	str	r2, [r3, #0]
   LCD_SPI.Instance->CR1 |= 0x0040;					// SPI
 800458c:	4b2a      	ldr	r3, [pc, #168]	; (8004638 <LCD_Clear+0xec>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	4b29      	ldr	r3, [pc, #164]	; (8004638 <LCD_Clear+0xec>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800459a:	601a      	str	r2, [r3, #0]
	
	LCD_CS_L;	// IC
 800459c:	4b27      	ldr	r3, [pc, #156]	; (800463c <LCD_Clear+0xf0>)
 800459e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80045a2:	619a      	str	r2, [r3, #24]
	
	for(i=0;i<LCD.Width*LCD.Height;i++)				
 80045a4:	2300      	movs	r3, #0
 80045a6:	607b      	str	r3, [r7, #4]
 80045a8:	e00f      	b.n	80045ca <LCD_Clear+0x7e>
	{

		LCD_SPI.Instance->DR = LCD.BackColor;
 80045aa:	4b23      	ldr	r3, [pc, #140]	; (8004638 <LCD_Clear+0xec>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a21      	ldr	r2, [pc, #132]	; (8004634 <LCD_Clear+0xe8>)
 80045b0:	6852      	ldr	r2, [r2, #4]
 80045b2:	60da      	str	r2, [r3, #12]
	   while( (LCD_SPI.Instance->SR & 0x0002) == 0);		// 
 80045b4:	bf00      	nop
 80045b6:	4b20      	ldr	r3, [pc, #128]	; (8004638 <LCD_Clear+0xec>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f003 0302 	and.w	r3, r3, #2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d0f8      	beq.n	80045b6 <LCD_Clear+0x6a>
	for(i=0;i<LCD.Width*LCD.Height;i++)				
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	3301      	adds	r3, #1
 80045c8:	607b      	str	r3, [r7, #4]
 80045ca:	4b1a      	ldr	r3, [pc, #104]	; (8004634 <LCD_Clear+0xe8>)
 80045cc:	895b      	ldrh	r3, [r3, #10]
 80045ce:	461a      	mov	r2, r3
 80045d0:	4b18      	ldr	r3, [pc, #96]	; (8004634 <LCD_Clear+0xe8>)
 80045d2:	899b      	ldrh	r3, [r3, #12]
 80045d4:	fb02 f303 	mul.w	r3, r2, r3
 80045d8:	461a      	mov	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4293      	cmp	r3, r2
 80045de:	d3e4      	bcc.n	80045aa <LCD_Clear+0x5e>
	}
	while( (LCD_SPI.Instance->SR & 0x0080) != RESET);	//	
 80045e0:	bf00      	nop
 80045e2:	4b15      	ldr	r3, [pc, #84]	; (8004638 <LCD_Clear+0xec>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1f8      	bne.n	80045e2 <LCD_Clear+0x96>
	LCD_CS_H;	// 	
 80045f0:	4b12      	ldr	r3, [pc, #72]	; (800463c <LCD_Clear+0xf0>)
 80045f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045f6:	619a      	str	r2, [r3, #24]
	
	LCD_SPI.Instance->CR1 &= 0xFFBF;	// SPI
 80045f8:	4b0f      	ldr	r3, [pc, #60]	; (8004638 <LCD_Clear+0xec>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	6819      	ldr	r1, [r3, #0]
 80045fe:	4b0e      	ldr	r3, [pc, #56]	; (8004638 <LCD_Clear+0xec>)
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8004606:	400b      	ands	r3, r1
 8004608:	6013      	str	r3, [r2, #0]
   LCD_SPI.Instance->CR1 &= 0xF7FF;	// 8
 800460a:	4b0b      	ldr	r3, [pc, #44]	; (8004638 <LCD_Clear+0xec>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	6819      	ldr	r1, [r3, #0]
 8004610:	4b09      	ldr	r3, [pc, #36]	; (8004638 <LCD_Clear+0xec>)
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 8004618:	400b      	ands	r3, r1
 800461a:	6013      	str	r3, [r2, #0]
   LCD_SPI.Instance->CR1 |= 0x0040;	// SPI
 800461c:	4b06      	ldr	r3, [pc, #24]	; (8004638 <LCD_Clear+0xec>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	4b05      	ldr	r3, [pc, #20]	; (8004638 <LCD_Clear+0xec>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800462a:	601a      	str	r2, [r3, #0]
}
 800462c:	bf00      	nop
 800462e:	3708      	adds	r7, #8
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	20000b2c 	.word	0x20000b2c
 8004638:	20000238 	.word	0x20000238
 800463c:	40020c00 	.word	0x40020c00

08004640 <LCD_DisplayChar>:
	LCD_CS_H;	// 		
} 


void LCD_DisplayChar(uint16_t x, uint16_t y,uint8_t c)
{
 8004640:	b590      	push	{r4, r7, lr}
 8004642:	b087      	sub	sp, #28
 8004644:	af00      	add	r7, sp, #0
 8004646:	4603      	mov	r3, r0
 8004648:	80fb      	strh	r3, [r7, #6]
 800464a:	460b      	mov	r3, r1
 800464c:	80bb      	strh	r3, [r7, #4]
 800464e:	4613      	mov	r3, r2
 8004650:	70fb      	strb	r3, [r7, #3]
	uint16_t  index = 0, counter = 0 ,i = 0, w = 0;		// 
 8004652:	2300      	movs	r3, #0
 8004654:	82fb      	strh	r3, [r7, #22]
 8004656:	2300      	movs	r3, #0
 8004658:	82bb      	strh	r3, [r7, #20]
 800465a:	2300      	movs	r3, #0
 800465c:	827b      	strh	r3, [r7, #18]
 800465e:	2300      	movs	r3, #0
 8004660:	823b      	strh	r3, [r7, #16]
   uint8_t   disChar;		//

	c = c - 32; 	// ASCII
 8004662:	78fb      	ldrb	r3, [r7, #3]
 8004664:	3b20      	subs	r3, #32
 8004666:	70fb      	strb	r3, [r7, #3]
	
	LCD_CS_L;	// IC
 8004668:	4b39      	ldr	r3, [pc, #228]	; (8004750 <LCD_DisplayChar+0x110>)
 800466a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800466e:	619a      	str	r2, [r3, #24]


	for(index = 0; index < LCD_AsciiFonts->Sizes; index++)	
 8004670:	2300      	movs	r3, #0
 8004672:	82fb      	strh	r3, [r7, #22]
 8004674:	e03f      	b.n	80046f6 <LCD_DisplayChar+0xb6>
	{
		disChar = LCD_AsciiFonts->pTable[c*LCD_AsciiFonts->Sizes + index]; //
 8004676:	4b37      	ldr	r3, [pc, #220]	; (8004754 <LCD_DisplayChar+0x114>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	78fa      	ldrb	r2, [r7, #3]
 800467e:	4935      	ldr	r1, [pc, #212]	; (8004754 <LCD_DisplayChar+0x114>)
 8004680:	6809      	ldr	r1, [r1, #0]
 8004682:	8909      	ldrh	r1, [r1, #8]
 8004684:	fb02 f101 	mul.w	r1, r2, r1
 8004688:	8afa      	ldrh	r2, [r7, #22]
 800468a:	440a      	add	r2, r1
 800468c:	4413      	add	r3, r2
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	73fb      	strb	r3, [r7, #15]
		for(counter = 0; counter < 8; counter++)
 8004692:	2300      	movs	r3, #0
 8004694:	82bb      	strh	r3, [r7, #20]
 8004696:	e028      	b.n	80046ea <LCD_DisplayChar+0xaa>
		{ 
			if(disChar & 0x01)	
 8004698:	7bfb      	ldrb	r3, [r7, #15]
 800469a:	f003 0301 	and.w	r3, r3, #1
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d007      	beq.n	80046b2 <LCD_DisplayChar+0x72>
			{		
            LCD_Buff[i] =  LCD.Color;			// 0
 80046a2:	4b2d      	ldr	r3, [pc, #180]	; (8004758 <LCD_DisplayChar+0x118>)
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	8a7b      	ldrh	r3, [r7, #18]
 80046a8:	b291      	uxth	r1, r2
 80046aa:	4a2c      	ldr	r2, [pc, #176]	; (800475c <LCD_DisplayChar+0x11c>)
 80046ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80046b0:	e006      	b.n	80046c0 <LCD_DisplayChar+0x80>
			}
			else		
			{		
            LCD_Buff[i] = LCD.BackColor;		//
 80046b2:	4b29      	ldr	r3, [pc, #164]	; (8004758 <LCD_DisplayChar+0x118>)
 80046b4:	685a      	ldr	r2, [r3, #4]
 80046b6:	8a7b      	ldrh	r3, [r7, #18]
 80046b8:	b291      	uxth	r1, r2
 80046ba:	4a28      	ldr	r2, [pc, #160]	; (800475c <LCD_DisplayChar+0x11c>)
 80046bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}
			disChar >>= 1;
 80046c0:	7bfb      	ldrb	r3, [r7, #15]
 80046c2:	085b      	lsrs	r3, r3, #1
 80046c4:	73fb      	strb	r3, [r7, #15]
			i++;
 80046c6:	8a7b      	ldrh	r3, [r7, #18]
 80046c8:	3301      	adds	r3, #1
 80046ca:	827b      	strh	r3, [r7, #18]
         w++;
 80046cc:	8a3b      	ldrh	r3, [r7, #16]
 80046ce:	3301      	adds	r3, #1
 80046d0:	823b      	strh	r3, [r7, #16]
 			if( w == LCD_AsciiFonts->Width ) // 
 80046d2:	4b20      	ldr	r3, [pc, #128]	; (8004754 <LCD_DisplayChar+0x114>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	889b      	ldrh	r3, [r3, #4]
 80046d8:	8a3a      	ldrh	r2, [r7, #16]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d102      	bne.n	80046e4 <LCD_DisplayChar+0xa4>
			{								   // 
				w = 0;
 80046de:	2300      	movs	r3, #0
 80046e0:	823b      	strh	r3, [r7, #16]
				break;
 80046e2:	e005      	b.n	80046f0 <LCD_DisplayChar+0xb0>
		for(counter = 0; counter < 8; counter++)
 80046e4:	8abb      	ldrh	r3, [r7, #20]
 80046e6:	3301      	adds	r3, #1
 80046e8:	82bb      	strh	r3, [r7, #20]
 80046ea:	8abb      	ldrh	r3, [r7, #20]
 80046ec:	2b07      	cmp	r3, #7
 80046ee:	d9d3      	bls.n	8004698 <LCD_DisplayChar+0x58>
	for(index = 0; index < LCD_AsciiFonts->Sizes; index++)	
 80046f0:	8afb      	ldrh	r3, [r7, #22]
 80046f2:	3301      	adds	r3, #1
 80046f4:	82fb      	strh	r3, [r7, #22]
 80046f6:	4b17      	ldr	r3, [pc, #92]	; (8004754 <LCD_DisplayChar+0x114>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	891b      	ldrh	r3, [r3, #8]
 80046fc:	8afa      	ldrh	r2, [r7, #22]
 80046fe:	429a      	cmp	r2, r3
 8004700:	d3b9      	bcc.n	8004676 <LCD_DisplayChar+0x36>
			}        
		}	
	}		
   LCD_SetAddress( x, y, x+LCD_AsciiFonts->Width-1, y+LCD_AsciiFonts->Height-1);	   // 	
 8004702:	4b14      	ldr	r3, [pc, #80]	; (8004754 <LCD_DisplayChar+0x114>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	889a      	ldrh	r2, [r3, #4]
 8004708:	88fb      	ldrh	r3, [r7, #6]
 800470a:	4413      	add	r3, r2
 800470c:	b29b      	uxth	r3, r3
 800470e:	3b01      	subs	r3, #1
 8004710:	b29c      	uxth	r4, r3
 8004712:	4b10      	ldr	r3, [pc, #64]	; (8004754 <LCD_DisplayChar+0x114>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	88da      	ldrh	r2, [r3, #6]
 8004718:	88bb      	ldrh	r3, [r7, #4]
 800471a:	4413      	add	r3, r2
 800471c:	b29b      	uxth	r3, r3
 800471e:	3b01      	subs	r3, #1
 8004720:	b29b      	uxth	r3, r3
 8004722:	88b9      	ldrh	r1, [r7, #4]
 8004724:	88f8      	ldrh	r0, [r7, #6]
 8004726:	4622      	mov	r2, r4
 8004728:	f7ff fdce 	bl	80042c8 <LCD_SetAddress>
   LCD_WriteBuff(LCD_Buff,LCD_AsciiFonts->Width*LCD_AsciiFonts->Height);          // 
 800472c:	4b09      	ldr	r3, [pc, #36]	; (8004754 <LCD_DisplayChar+0x114>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	889a      	ldrh	r2, [r3, #4]
 8004732:	4b08      	ldr	r3, [pc, #32]	; (8004754 <LCD_DisplayChar+0x114>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	88db      	ldrh	r3, [r3, #6]
 8004738:	fb12 f303 	smulbb	r3, r2, r3
 800473c:	b29b      	uxth	r3, r3
 800473e:	4619      	mov	r1, r3
 8004740:	4806      	ldr	r0, [pc, #24]	; (800475c <LCD_DisplayChar+0x11c>)
 8004742:	f7ff fc69 	bl	8004018 <LCD_WriteBuff>
}
 8004746:	bf00      	nop
 8004748:	371c      	adds	r7, #28
 800474a:	46bd      	mov	sp, r7
 800474c:	bd90      	pop	{r4, r7, pc}
 800474e:	bf00      	nop
 8004750:	40020c00 	.word	0x40020c00
 8004754:	20000324 	.word	0x20000324
 8004758:	20000b2c 	.word	0x20000b2c
 800475c:	2000032c 	.word	0x2000032c

08004760 <LCD_SetTextFont>:
		 p++;	//
	}
}

void LCD_SetTextFont(pFONT *fonts)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
	LCD_CHFonts = fonts;		// 
 8004768:	4a27      	ldr	r2, [pc, #156]	; (8004808 <LCD_SetTextFont+0xa8>)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6013      	str	r3, [r2, #0]
	switch(fonts->Width )
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	889b      	ldrh	r3, [r3, #4]
 8004772:	3b0c      	subs	r3, #12
 8004774:	2b14      	cmp	r3, #20
 8004776:	d841      	bhi.n	80047fc <LCD_SetTextFont+0x9c>
 8004778:	a201      	add	r2, pc, #4	; (adr r2, 8004780 <LCD_SetTextFont+0x20>)
 800477a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800477e:	bf00      	nop
 8004780:	080047d5 	.word	0x080047d5
 8004784:	080047fd 	.word	0x080047fd
 8004788:	080047fd 	.word	0x080047fd
 800478c:	080047fd 	.word	0x080047fd
 8004790:	080047dd 	.word	0x080047dd
 8004794:	080047fd 	.word	0x080047fd
 8004798:	080047fd 	.word	0x080047fd
 800479c:	080047fd 	.word	0x080047fd
 80047a0:	080047e5 	.word	0x080047e5
 80047a4:	080047fd 	.word	0x080047fd
 80047a8:	080047fd 	.word	0x080047fd
 80047ac:	080047fd 	.word	0x080047fd
 80047b0:	080047ed 	.word	0x080047ed
 80047b4:	080047fd 	.word	0x080047fd
 80047b8:	080047fd 	.word	0x080047fd
 80047bc:	080047fd 	.word	0x080047fd
 80047c0:	080047fd 	.word	0x080047fd
 80047c4:	080047fd 	.word	0x080047fd
 80047c8:	080047fd 	.word	0x080047fd
 80047cc:	080047fd 	.word	0x080047fd
 80047d0:	080047f5 	.word	0x080047f5
	{
		case 12:	LCD_AsciiFonts = &ASCII_Font12;	break;	// ASCII 1206
 80047d4:	4b0d      	ldr	r3, [pc, #52]	; (800480c <LCD_SetTextFont+0xac>)
 80047d6:	4a0e      	ldr	r2, [pc, #56]	; (8004810 <LCD_SetTextFont+0xb0>)
 80047d8:	601a      	str	r2, [r3, #0]
 80047da:	e010      	b.n	80047fe <LCD_SetTextFont+0x9e>
		case 16:	LCD_AsciiFonts = &ASCII_Font16;	break;	// ASCII 1608
 80047dc:	4b0b      	ldr	r3, [pc, #44]	; (800480c <LCD_SetTextFont+0xac>)
 80047de:	4a0d      	ldr	r2, [pc, #52]	; (8004814 <LCD_SetTextFont+0xb4>)
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	e00c      	b.n	80047fe <LCD_SetTextFont+0x9e>
		case 20:	LCD_AsciiFonts = &ASCII_Font20;	break;	// ASCII 2010	
 80047e4:	4b09      	ldr	r3, [pc, #36]	; (800480c <LCD_SetTextFont+0xac>)
 80047e6:	4a0c      	ldr	r2, [pc, #48]	; (8004818 <LCD_SetTextFont+0xb8>)
 80047e8:	601a      	str	r2, [r3, #0]
 80047ea:	e008      	b.n	80047fe <LCD_SetTextFont+0x9e>
		case 24:	LCD_AsciiFonts = &ASCII_Font24;	break;	// ASCII 2412
 80047ec:	4b07      	ldr	r3, [pc, #28]	; (800480c <LCD_SetTextFont+0xac>)
 80047ee:	4a0b      	ldr	r2, [pc, #44]	; (800481c <LCD_SetTextFont+0xbc>)
 80047f0:	601a      	str	r2, [r3, #0]
 80047f2:	e004      	b.n	80047fe <LCD_SetTextFont+0x9e>
		case 32:	LCD_AsciiFonts = &ASCII_Font32;	break;	// ASCII 3216		
 80047f4:	4b05      	ldr	r3, [pc, #20]	; (800480c <LCD_SetTextFont+0xac>)
 80047f6:	4a0a      	ldr	r2, [pc, #40]	; (8004820 <LCD_SetTextFont+0xc0>)
 80047f8:	601a      	str	r2, [r3, #0]
 80047fa:	e000      	b.n	80047fe <LCD_SetTextFont+0x9e>
		default: break;
 80047fc:	bf00      	nop
	}
}
 80047fe:	bf00      	nop
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	bc80      	pop	{r7}
 8004806:	4770      	bx	lr
 8004808:	20000328 	.word	0x20000328
 800480c:	20000324 	.word	0x20000324
 8004810:	20000048 	.word	0x20000048
 8004814:	2000003c 	.word	0x2000003c
 8004818:	20000030 	.word	0x20000030
 800481c:	20000024 	.word	0x20000024
 8004820:	20000018 	.word	0x20000018

08004824 <LCD_DisplayChinese>:
void LCD_DisplayChinese(uint16_t x, uint16_t y, char *pText) 
{
 8004824:	b590      	push	{r4, r7, lr}
 8004826:	b087      	sub	sp, #28
 8004828:	af00      	add	r7, sp, #0
 800482a:	4603      	mov	r3, r0
 800482c:	603a      	str	r2, [r7, #0]
 800482e:	80fb      	strh	r3, [r7, #6]
 8004830:	460b      	mov	r3, r1
 8004832:	80bb      	strh	r3, [r7, #4]
	uint16_t  i=0,index = 0, counter = 0;	// 
 8004834:	2300      	movs	r3, #0
 8004836:	82fb      	strh	r3, [r7, #22]
 8004838:	2300      	movs	r3, #0
 800483a:	82bb      	strh	r3, [r7, #20]
 800483c:	2300      	movs	r3, #0
 800483e:	827b      	strh	r3, [r7, #18]
	uint16_t  addr;	// 
   uint8_t   disChar;	//
	uint16_t  Xaddress = 0; //
 8004840:	2300      	movs	r3, #0
 8004842:	81bb      	strh	r3, [r7, #12]

	while(1)
	{		
		// 		
		if ( *(LCD_CHFonts->pTable + (i+1)*LCD_CHFonts->Sizes + 0)==*pText && *(LCD_CHFonts->pTable + (i+1)*LCD_CHFonts->Sizes + 1)==*(pText+1) )	
 8004844:	4b50      	ldr	r3, [pc, #320]	; (8004988 <LCD_DisplayChinese+0x164>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	8afa      	ldrh	r2, [r7, #22]
 800484c:	3201      	adds	r2, #1
 800484e:	494e      	ldr	r1, [pc, #312]	; (8004988 <LCD_DisplayChinese+0x164>)
 8004850:	6809      	ldr	r1, [r1, #0]
 8004852:	8909      	ldrh	r1, [r1, #8]
 8004854:	fb01 f202 	mul.w	r2, r1, r2
 8004858:	4413      	add	r3, r2
 800485a:	781a      	ldrb	r2, [r3, #0]
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	429a      	cmp	r2, r3
 8004862:	d114      	bne.n	800488e <LCD_DisplayChinese+0x6a>
 8004864:	4b48      	ldr	r3, [pc, #288]	; (8004988 <LCD_DisplayChinese+0x164>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	8afb      	ldrh	r3, [r7, #22]
 800486c:	3301      	adds	r3, #1
 800486e:	4946      	ldr	r1, [pc, #280]	; (8004988 <LCD_DisplayChinese+0x164>)
 8004870:	6809      	ldr	r1, [r1, #0]
 8004872:	8909      	ldrh	r1, [r1, #8]
 8004874:	fb01 f303 	mul.w	r3, r1, r3
 8004878:	3301      	adds	r3, #1
 800487a:	4413      	add	r3, r2
 800487c:	781a      	ldrb	r2, [r3, #0]
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	3301      	adds	r3, #1
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	429a      	cmp	r2, r3
 8004886:	d102      	bne.n	800488e <LCD_DisplayChinese+0x6a>
		{   
			addr=i;	// 
 8004888:	8afb      	ldrh	r3, [r7, #22]
 800488a:	823b      	strh	r3, [r7, #16]
			break;
 800488c:	e00a      	b.n	80048a4 <LCD_DisplayChinese+0x80>
		}				
		i+=2;	// 
 800488e:	8afb      	ldrh	r3, [r7, #22]
 8004890:	3302      	adds	r3, #2
 8004892:	82fb      	strh	r3, [r7, #22]

		if(i >= LCD_CHFonts->Table_Rows)	break;	// 	
 8004894:	4b3c      	ldr	r3, [pc, #240]	; (8004988 <LCD_DisplayChinese+0x164>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	895b      	ldrh	r3, [r3, #10]
 800489a:	8afa      	ldrh	r2, [r7, #22]
 800489c:	429a      	cmp	r2, r3
 800489e:	d200      	bcs.n	80048a2 <LCD_DisplayChinese+0x7e>
		if ( *(LCD_CHFonts->pTable + (i+1)*LCD_CHFonts->Sizes + 0)==*pText && *(LCD_CHFonts->pTable + (i+1)*LCD_CHFonts->Sizes + 1)==*(pText+1) )	
 80048a0:	e7d0      	b.n	8004844 <LCD_DisplayChinese+0x20>
		if(i >= LCD_CHFonts->Table_Rows)	break;	// 	
 80048a2:	bf00      	nop
	}	
	i=0;
 80048a4:	2300      	movs	r3, #0
 80048a6:	82fb      	strh	r3, [r7, #22]
	for(index = 0; index <LCD_CHFonts->Sizes; index++)
 80048a8:	2300      	movs	r3, #0
 80048aa:	82bb      	strh	r3, [r7, #20]
 80048ac:	e040      	b.n	8004930 <LCD_DisplayChinese+0x10c>
	{	
		disChar = *(LCD_CHFonts->pTable + (addr)*LCD_CHFonts->Sizes + index);	// 
 80048ae:	4b36      	ldr	r3, [pc, #216]	; (8004988 <LCD_DisplayChinese+0x164>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	8a3b      	ldrh	r3, [r7, #16]
 80048b6:	4934      	ldr	r1, [pc, #208]	; (8004988 <LCD_DisplayChinese+0x164>)
 80048b8:	6809      	ldr	r1, [r1, #0]
 80048ba:	8909      	ldrh	r1, [r1, #8]
 80048bc:	fb01 f303 	mul.w	r3, r1, r3
 80048c0:	4619      	mov	r1, r3
 80048c2:	8abb      	ldrh	r3, [r7, #20]
 80048c4:	440b      	add	r3, r1
 80048c6:	4413      	add	r3, r2
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	73fb      	strb	r3, [r7, #15]
		
		for(counter = 0; counter < 8; counter++)
 80048cc:	2300      	movs	r3, #0
 80048ce:	827b      	strh	r3, [r7, #18]
 80048d0:	e028      	b.n	8004924 <LCD_DisplayChinese+0x100>
		{ 
			if(disChar & 0x01)	
 80048d2:	7bfb      	ldrb	r3, [r7, #15]
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d007      	beq.n	80048ec <LCD_DisplayChinese+0xc8>
			{		
            LCD_Buff[i] =  LCD.Color;			// 0
 80048dc:	4b2b      	ldr	r3, [pc, #172]	; (800498c <LCD_DisplayChinese+0x168>)
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	8afb      	ldrh	r3, [r7, #22]
 80048e2:	b291      	uxth	r1, r2
 80048e4:	4a2a      	ldr	r2, [pc, #168]	; (8004990 <LCD_DisplayChinese+0x16c>)
 80048e6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80048ea:	e006      	b.n	80048fa <LCD_DisplayChinese+0xd6>
			}
			else		
			{		
            LCD_Buff[i] = LCD.BackColor;		// 
 80048ec:	4b27      	ldr	r3, [pc, #156]	; (800498c <LCD_DisplayChinese+0x168>)
 80048ee:	685a      	ldr	r2, [r3, #4]
 80048f0:	8afb      	ldrh	r3, [r7, #22]
 80048f2:	b291      	uxth	r1, r2
 80048f4:	4a26      	ldr	r2, [pc, #152]	; (8004990 <LCD_DisplayChinese+0x16c>)
 80048f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}
         i++;
 80048fa:	8afb      	ldrh	r3, [r7, #22]
 80048fc:	3301      	adds	r3, #1
 80048fe:	82fb      	strh	r3, [r7, #22]
			disChar >>= 1;
 8004900:	7bfb      	ldrb	r3, [r7, #15]
 8004902:	085b      	lsrs	r3, r3, #1
 8004904:	73fb      	strb	r3, [r7, #15]
			Xaddress++;  //
 8004906:	89bb      	ldrh	r3, [r7, #12]
 8004908:	3301      	adds	r3, #1
 800490a:	81bb      	strh	r3, [r7, #12]
			
			if( Xaddress == LCD_CHFonts->Width ) 	//	
 800490c:	4b1e      	ldr	r3, [pc, #120]	; (8004988 <LCD_DisplayChinese+0x164>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	889b      	ldrh	r3, [r3, #4]
 8004912:	89ba      	ldrh	r2, [r7, #12]
 8004914:	429a      	cmp	r2, r3
 8004916:	d102      	bne.n	800491e <LCD_DisplayChinese+0xfa>
			{														//	
				Xaddress = 0;
 8004918:	2300      	movs	r3, #0
 800491a:	81bb      	strh	r3, [r7, #12]
				break;
 800491c:	e005      	b.n	800492a <LCD_DisplayChinese+0x106>
		for(counter = 0; counter < 8; counter++)
 800491e:	8a7b      	ldrh	r3, [r7, #18]
 8004920:	3301      	adds	r3, #1
 8004922:	827b      	strh	r3, [r7, #18]
 8004924:	8a7b      	ldrh	r3, [r7, #18]
 8004926:	2b07      	cmp	r3, #7
 8004928:	d9d3      	bls.n	80048d2 <LCD_DisplayChinese+0xae>
	for(index = 0; index <LCD_CHFonts->Sizes; index++)
 800492a:	8abb      	ldrh	r3, [r7, #20]
 800492c:	3301      	adds	r3, #1
 800492e:	82bb      	strh	r3, [r7, #20]
 8004930:	4b15      	ldr	r3, [pc, #84]	; (8004988 <LCD_DisplayChinese+0x164>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	891b      	ldrh	r3, [r3, #8]
 8004936:	8aba      	ldrh	r2, [r7, #20]
 8004938:	429a      	cmp	r2, r3
 800493a:	d3b8      	bcc.n	80048ae <LCD_DisplayChinese+0x8a>
			}
		}	
	}	
   LCD_SetAddress( x, y, x+LCD_CHFonts->Width-1, y+LCD_CHFonts->Height-1);	   // 	
 800493c:	4b12      	ldr	r3, [pc, #72]	; (8004988 <LCD_DisplayChinese+0x164>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	889a      	ldrh	r2, [r3, #4]
 8004942:	88fb      	ldrh	r3, [r7, #6]
 8004944:	4413      	add	r3, r2
 8004946:	b29b      	uxth	r3, r3
 8004948:	3b01      	subs	r3, #1
 800494a:	b29c      	uxth	r4, r3
 800494c:	4b0e      	ldr	r3, [pc, #56]	; (8004988 <LCD_DisplayChinese+0x164>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	88da      	ldrh	r2, [r3, #6]
 8004952:	88bb      	ldrh	r3, [r7, #4]
 8004954:	4413      	add	r3, r2
 8004956:	b29b      	uxth	r3, r3
 8004958:	3b01      	subs	r3, #1
 800495a:	b29b      	uxth	r3, r3
 800495c:	88b9      	ldrh	r1, [r7, #4]
 800495e:	88f8      	ldrh	r0, [r7, #6]
 8004960:	4622      	mov	r2, r4
 8004962:	f7ff fcb1 	bl	80042c8 <LCD_SetAddress>
   LCD_WriteBuff(LCD_Buff,LCD_CHFonts->Width*LCD_CHFonts->Height);            // 
 8004966:	4b08      	ldr	r3, [pc, #32]	; (8004988 <LCD_DisplayChinese+0x164>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	889a      	ldrh	r2, [r3, #4]
 800496c:	4b06      	ldr	r3, [pc, #24]	; (8004988 <LCD_DisplayChinese+0x164>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	88db      	ldrh	r3, [r3, #6]
 8004972:	fb12 f303 	smulbb	r3, r2, r3
 8004976:	b29b      	uxth	r3, r3
 8004978:	4619      	mov	r1, r3
 800497a:	4805      	ldr	r0, [pc, #20]	; (8004990 <LCD_DisplayChinese+0x16c>)
 800497c:	f7ff fb4c 	bl	8004018 <LCD_WriteBuff>
}
 8004980:	bf00      	nop
 8004982:	371c      	adds	r7, #28
 8004984:	46bd      	mov	sp, r7
 8004986:	bd90      	pop	{r4, r7, pc}
 8004988:	20000328 	.word	0x20000328
 800498c:	20000b2c 	.word	0x20000b2c
 8004990:	2000032c 	.word	0x2000032c

08004994 <LCD_DisplayText>:

void LCD_DisplayText(uint16_t x, uint16_t y, char *pText) 
{  
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	4603      	mov	r3, r0
 800499c:	603a      	str	r2, [r7, #0]
 800499e:	80fb      	strh	r3, [r7, #6]
 80049a0:	460b      	mov	r3, r1
 80049a2:	80bb      	strh	r3, [r7, #4]
 	
	while(*pText != 0)	// 
 80049a4:	e024      	b.n	80049f0 <LCD_DisplayText+0x5c>
	{
		if(*pText<=0x7F)	// ASCII
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	b25b      	sxtb	r3, r3
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	db10      	blt.n	80049d2 <LCD_DisplayText+0x3e>
		{
			LCD_DisplayChar(x,y,*pText);	// ASCII
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	781a      	ldrb	r2, [r3, #0]
 80049b4:	88b9      	ldrh	r1, [r7, #4]
 80049b6:	88fb      	ldrh	r3, [r7, #6]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7ff fe41 	bl	8004640 <LCD_DisplayChar>
			x+=LCD_AsciiFonts->Width;				// 
 80049be:	4b11      	ldr	r3, [pc, #68]	; (8004a04 <LCD_DisplayText+0x70>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	889a      	ldrh	r2, [r3, #4]
 80049c4:	88fb      	ldrh	r3, [r7, #6]
 80049c6:	4413      	add	r3, r2
 80049c8:	80fb      	strh	r3, [r7, #6]
			pText++;								// +1
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	3301      	adds	r3, #1
 80049ce:	603b      	str	r3, [r7, #0]
 80049d0:	e00e      	b.n	80049f0 <LCD_DisplayText+0x5c>
		}
		else					// 
		{			
			LCD_DisplayChinese(x,y,pText);	// 
 80049d2:	88b9      	ldrh	r1, [r7, #4]
 80049d4:	88fb      	ldrh	r3, [r7, #6]
 80049d6:	683a      	ldr	r2, [r7, #0]
 80049d8:	4618      	mov	r0, r3
 80049da:	f7ff ff23 	bl	8004824 <LCD_DisplayChinese>
			x+=LCD_CHFonts->Width;				// 
 80049de:	4b0a      	ldr	r3, [pc, #40]	; (8004a08 <LCD_DisplayText+0x74>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	889a      	ldrh	r2, [r3, #4]
 80049e4:	88fb      	ldrh	r3, [r7, #6]
 80049e6:	4413      	add	r3, r2
 80049e8:	80fb      	strh	r3, [r7, #6]
			pText+=2;								// +22
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	3302      	adds	r3, #2
 80049ee:	603b      	str	r3, [r7, #0]
	while(*pText != 0)	// 
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	781b      	ldrb	r3, [r3, #0]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1d6      	bne.n	80049a6 <LCD_DisplayText+0x12>
		}
	}	
}
 80049f8:	bf00      	nop
 80049fa:	bf00      	nop
 80049fc:	3708      	adds	r7, #8
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	20000324 	.word	0x20000324
 8004a08:	20000328 	.word	0x20000328

08004a0c <LCD_ShowNumMode>:



void LCD_ShowNumMode(uint8_t mode)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	4603      	mov	r3, r0
 8004a14:	71fb      	strb	r3, [r7, #7]
	LCD.ShowNum_Mode = mode;
 8004a16:	4a04      	ldr	r2, [pc, #16]	; (8004a28 <LCD_ShowNumMode+0x1c>)
 8004a18:	79fb      	ldrb	r3, [r7, #7]
 8004a1a:	7213      	strb	r3, [r2, #8]
}
 8004a1c:	bf00      	nop
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bc80      	pop	{r7}
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	20000b2c 	.word	0x20000b2c

08004a2c <LCD_Test_Clear>:
}



void LCD_Test_Clear(void)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
	uint8_t	i = 0;			// 
 8004a32:	2300      	movs	r3, #0
 8004a34:	71fb      	strb	r3, [r7, #7]

	LCD_SetDirection(Direction_H);
 8004a36:	2000      	movs	r0, #0
 8004a38:	f7ff fcfc 	bl	8004434 <LCD_SetDirection>
	LCD_SetTextFont(&CH_Font24);			// 2424,ASCII2412
 8004a3c:	4830      	ldr	r0, [pc, #192]	; (8004b00 <LCD_Test_Clear+0xd4>)
 8004a3e:	f7ff fe8f 	bl	8004760 <LCD_SetTextFont>
	LCD_SetColor(LCD_BLACK);				// 
 8004a42:	2000      	movs	r0, #0
 8004a44:	f7ff fc96 	bl	8004374 <LCD_SetColor>

	for(i=0;i<8;i++)
 8004a48:	2300      	movs	r3, #0
 8004a4a:	71fb      	strb	r3, [r7, #7]
 8004a4c:	e050      	b.n	8004af0 <LCD_Test_Clear+0xc4>
	{
		switch (i)		// 
 8004a4e:	79fb      	ldrb	r3, [r7, #7]
 8004a50:	2b07      	cmp	r3, #7
 8004a52:	d834      	bhi.n	8004abe <LCD_Test_Clear+0x92>
 8004a54:	a201      	add	r2, pc, #4	; (adr r2, 8004a5c <LCD_Test_Clear+0x30>)
 8004a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a5a:	bf00      	nop
 8004a5c:	08004a7d 	.word	0x08004a7d
 8004a60:	08004a85 	.word	0x08004a85
 8004a64:	08004a8d 	.word	0x08004a8d
 8004a68:	08004a95 	.word	0x08004a95
 8004a6c:	08004a9d 	.word	0x08004a9d
 8004a70:	08004aa5 	.word	0x08004aa5
 8004a74:	08004aad 	.word	0x08004aad
 8004a78:	08004ab5 	.word	0x08004ab5
		{
			case 0: LCD_SetBackColor(LIGHT_RED); 		break;
 8004a7c:	4821      	ldr	r0, [pc, #132]	; (8004b04 <LCD_Test_Clear+0xd8>)
 8004a7e:	f7ff fca9 	bl	80043d4 <LCD_SetBackColor>
 8004a82:	e01d      	b.n	8004ac0 <LCD_Test_Clear+0x94>
			case 1: LCD_SetBackColor(LIGHT_GREEN); 	break;
 8004a84:	4820      	ldr	r0, [pc, #128]	; (8004b08 <LCD_Test_Clear+0xdc>)
 8004a86:	f7ff fca5 	bl	80043d4 <LCD_SetBackColor>
 8004a8a:	e019      	b.n	8004ac0 <LCD_Test_Clear+0x94>
			case 2: LCD_SetBackColor(LIGHT_BLUE); 		break;
 8004a8c:	481f      	ldr	r0, [pc, #124]	; (8004b0c <LCD_Test_Clear+0xe0>)
 8004a8e:	f7ff fca1 	bl	80043d4 <LCD_SetBackColor>
 8004a92:	e015      	b.n	8004ac0 <LCD_Test_Clear+0x94>
			case 3: LCD_SetBackColor(LIGHT_YELLOW); 	break;
 8004a94:	481e      	ldr	r0, [pc, #120]	; (8004b10 <LCD_Test_Clear+0xe4>)
 8004a96:	f7ff fc9d 	bl	80043d4 <LCD_SetBackColor>
 8004a9a:	e011      	b.n	8004ac0 <LCD_Test_Clear+0x94>
			case 4: LCD_SetBackColor(LIGHT_CYAN);		break;
 8004a9c:	481d      	ldr	r0, [pc, #116]	; (8004b14 <LCD_Test_Clear+0xe8>)
 8004a9e:	f7ff fc99 	bl	80043d4 <LCD_SetBackColor>
 8004aa2:	e00d      	b.n	8004ac0 <LCD_Test_Clear+0x94>
			case 5: LCD_SetBackColor(LIGHT_GREY); 		break;
 8004aa4:	481c      	ldr	r0, [pc, #112]	; (8004b18 <LCD_Test_Clear+0xec>)
 8004aa6:	f7ff fc95 	bl	80043d4 <LCD_SetBackColor>
 8004aaa:	e009      	b.n	8004ac0 <LCD_Test_Clear+0x94>
			case 6: LCD_SetBackColor(LIGHT_MAGENTA); 	break;
 8004aac:	481b      	ldr	r0, [pc, #108]	; (8004b1c <LCD_Test_Clear+0xf0>)
 8004aae:	f7ff fc91 	bl	80043d4 <LCD_SetBackColor>
 8004ab2:	e005      	b.n	8004ac0 <LCD_Test_Clear+0x94>
			case 7: LCD_SetBackColor(LCD_WHITE); 		break;
 8004ab4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8004ab8:	f7ff fc8c 	bl	80043d4 <LCD_SetBackColor>
 8004abc:	e000      	b.n	8004ac0 <LCD_Test_Clear+0x94>
			default:	break;
 8004abe:	bf00      	nop
		}
		LCD_Clear();		// 
 8004ac0:	f7ff fd44 	bl	800454c <LCD_Clear>
		LCD_DisplayText(13, 70,"STM32");
 8004ac4:	4a16      	ldr	r2, [pc, #88]	; (8004b20 <LCD_Test_Clear+0xf4>)
 8004ac6:	2146      	movs	r1, #70	; 0x46
 8004ac8:	200d      	movs	r0, #13
 8004aca:	f7ff ff63 	bl	8004994 <LCD_DisplayText>
		LCD_DisplayText(13,106,"240*280");
 8004ace:	4a15      	ldr	r2, [pc, #84]	; (8004b24 <LCD_Test_Clear+0xf8>)
 8004ad0:	216a      	movs	r1, #106	; 0x6a
 8004ad2:	200d      	movs	r0, #13
 8004ad4:	f7ff ff5e 	bl	8004994 <LCD_DisplayText>
		LCD_DisplayText(13,142,"ST7789");
 8004ad8:	4a13      	ldr	r2, [pc, #76]	; (8004b28 <LCD_Test_Clear+0xfc>)
 8004ada:	218e      	movs	r1, #142	; 0x8e
 8004adc:	200d      	movs	r0, #13
 8004ade:	f7ff ff59 	bl	8004994 <LCD_DisplayText>
		HAL_Delay(1000);	// 
 8004ae2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004ae6:	f7fc fecb 	bl	8001880 <HAL_Delay>
	for(i=0;i<8;i++)
 8004aea:	79fb      	ldrb	r3, [r7, #7]
 8004aec:	3301      	adds	r3, #1
 8004aee:	71fb      	strb	r3, [r7, #7]
 8004af0:	79fb      	ldrb	r3, [r7, #7]
 8004af2:	2b07      	cmp	r3, #7
 8004af4:	d9ab      	bls.n	8004a4e <LCD_Test_Clear+0x22>
	}
}
 8004af6:	bf00      	nop
 8004af8:	bf00      	nop
 8004afa:	3708      	adds	r7, #8
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	2000000c 	.word	0x2000000c
 8004b04:	00ff8080 	.word	0x00ff8080
 8004b08:	0080ff80 	.word	0x0080ff80
 8004b0c:	008080ff 	.word	0x008080ff
 8004b10:	00ffff80 	.word	0x00ffff80
 8004b14:	0080ffff 	.word	0x0080ffff
 8004b18:	00a3a3a3 	.word	0x00a3a3a3
 8004b1c:	00ff80ff 	.word	0x00ff80ff
 8004b20:	08009344 	.word	0x08009344
 8004b24:	0800934c 	.word	0x0800934c
 8004b28:	08009354 	.word	0x08009354

08004b2c <__cvt>:
 8004b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b30:	b088      	sub	sp, #32
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	461f      	mov	r7, r3
 8004b36:	4614      	mov	r4, r2
 8004b38:	bfb8      	it	lt
 8004b3a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004b3e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004b40:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004b42:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004b46:	bfb6      	itet	lt
 8004b48:	461f      	movlt	r7, r3
 8004b4a:	2300      	movge	r3, #0
 8004b4c:	232d      	movlt	r3, #45	; 0x2d
 8004b4e:	7013      	strb	r3, [r2, #0]
 8004b50:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004b52:	f023 0820 	bic.w	r8, r3, #32
 8004b56:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b5a:	d005      	beq.n	8004b68 <__cvt+0x3c>
 8004b5c:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004b60:	d100      	bne.n	8004b64 <__cvt+0x38>
 8004b62:	3501      	adds	r5, #1
 8004b64:	2302      	movs	r3, #2
 8004b66:	e000      	b.n	8004b6a <__cvt+0x3e>
 8004b68:	2303      	movs	r3, #3
 8004b6a:	aa07      	add	r2, sp, #28
 8004b6c:	9204      	str	r2, [sp, #16]
 8004b6e:	aa06      	add	r2, sp, #24
 8004b70:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004b74:	e9cd 3500 	strd	r3, r5, [sp]
 8004b78:	4622      	mov	r2, r4
 8004b7a:	463b      	mov	r3, r7
 8004b7c:	f001 f95c 	bl	8005e38 <_dtoa_r>
 8004b80:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004b84:	4606      	mov	r6, r0
 8004b86:	d102      	bne.n	8004b8e <__cvt+0x62>
 8004b88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004b8a:	07db      	lsls	r3, r3, #31
 8004b8c:	d522      	bpl.n	8004bd4 <__cvt+0xa8>
 8004b8e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b92:	eb06 0905 	add.w	r9, r6, r5
 8004b96:	d110      	bne.n	8004bba <__cvt+0x8e>
 8004b98:	7833      	ldrb	r3, [r6, #0]
 8004b9a:	2b30      	cmp	r3, #48	; 0x30
 8004b9c:	d10a      	bne.n	8004bb4 <__cvt+0x88>
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	4620      	mov	r0, r4
 8004ba4:	4639      	mov	r1, r7
 8004ba6:	f7fb ff8f 	bl	8000ac8 <__aeabi_dcmpeq>
 8004baa:	b918      	cbnz	r0, 8004bb4 <__cvt+0x88>
 8004bac:	f1c5 0501 	rsb	r5, r5, #1
 8004bb0:	f8ca 5000 	str.w	r5, [sl]
 8004bb4:	f8da 3000 	ldr.w	r3, [sl]
 8004bb8:	4499      	add	r9, r3
 8004bba:	2200      	movs	r2, #0
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	4639      	mov	r1, r7
 8004bc2:	f7fb ff81 	bl	8000ac8 <__aeabi_dcmpeq>
 8004bc6:	b108      	cbz	r0, 8004bcc <__cvt+0xa0>
 8004bc8:	f8cd 901c 	str.w	r9, [sp, #28]
 8004bcc:	2230      	movs	r2, #48	; 0x30
 8004bce:	9b07      	ldr	r3, [sp, #28]
 8004bd0:	454b      	cmp	r3, r9
 8004bd2:	d307      	bcc.n	8004be4 <__cvt+0xb8>
 8004bd4:	9b07      	ldr	r3, [sp, #28]
 8004bd6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004bd8:	1b9b      	subs	r3, r3, r6
 8004bda:	4630      	mov	r0, r6
 8004bdc:	6013      	str	r3, [r2, #0]
 8004bde:	b008      	add	sp, #32
 8004be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004be4:	1c59      	adds	r1, r3, #1
 8004be6:	9107      	str	r1, [sp, #28]
 8004be8:	701a      	strb	r2, [r3, #0]
 8004bea:	e7f0      	b.n	8004bce <__cvt+0xa2>

08004bec <__exponent>:
 8004bec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bee:	4603      	mov	r3, r0
 8004bf0:	2900      	cmp	r1, #0
 8004bf2:	bfb8      	it	lt
 8004bf4:	4249      	neglt	r1, r1
 8004bf6:	f803 2b02 	strb.w	r2, [r3], #2
 8004bfa:	bfb4      	ite	lt
 8004bfc:	222d      	movlt	r2, #45	; 0x2d
 8004bfe:	222b      	movge	r2, #43	; 0x2b
 8004c00:	2909      	cmp	r1, #9
 8004c02:	7042      	strb	r2, [r0, #1]
 8004c04:	dd2a      	ble.n	8004c5c <__exponent+0x70>
 8004c06:	f10d 0207 	add.w	r2, sp, #7
 8004c0a:	4617      	mov	r7, r2
 8004c0c:	260a      	movs	r6, #10
 8004c0e:	4694      	mov	ip, r2
 8004c10:	fb91 f5f6 	sdiv	r5, r1, r6
 8004c14:	fb06 1415 	mls	r4, r6, r5, r1
 8004c18:	3430      	adds	r4, #48	; 0x30
 8004c1a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004c1e:	460c      	mov	r4, r1
 8004c20:	2c63      	cmp	r4, #99	; 0x63
 8004c22:	f102 32ff 	add.w	r2, r2, #4294967295
 8004c26:	4629      	mov	r1, r5
 8004c28:	dcf1      	bgt.n	8004c0e <__exponent+0x22>
 8004c2a:	3130      	adds	r1, #48	; 0x30
 8004c2c:	f1ac 0402 	sub.w	r4, ip, #2
 8004c30:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004c34:	1c41      	adds	r1, r0, #1
 8004c36:	4622      	mov	r2, r4
 8004c38:	42ba      	cmp	r2, r7
 8004c3a:	d30a      	bcc.n	8004c52 <__exponent+0x66>
 8004c3c:	f10d 0209 	add.w	r2, sp, #9
 8004c40:	eba2 020c 	sub.w	r2, r2, ip
 8004c44:	42bc      	cmp	r4, r7
 8004c46:	bf88      	it	hi
 8004c48:	2200      	movhi	r2, #0
 8004c4a:	4413      	add	r3, r2
 8004c4c:	1a18      	subs	r0, r3, r0
 8004c4e:	b003      	add	sp, #12
 8004c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c52:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004c56:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004c5a:	e7ed      	b.n	8004c38 <__exponent+0x4c>
 8004c5c:	2330      	movs	r3, #48	; 0x30
 8004c5e:	3130      	adds	r1, #48	; 0x30
 8004c60:	7083      	strb	r3, [r0, #2]
 8004c62:	70c1      	strb	r1, [r0, #3]
 8004c64:	1d03      	adds	r3, r0, #4
 8004c66:	e7f1      	b.n	8004c4c <__exponent+0x60>

08004c68 <_printf_float>:
 8004c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c6c:	b091      	sub	sp, #68	; 0x44
 8004c6e:	460c      	mov	r4, r1
 8004c70:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004c74:	4616      	mov	r6, r2
 8004c76:	461f      	mov	r7, r3
 8004c78:	4605      	mov	r5, r0
 8004c7a:	f000 ffdb 	bl	8005c34 <_localeconv_r>
 8004c7e:	6803      	ldr	r3, [r0, #0]
 8004c80:	9309      	str	r3, [sp, #36]	; 0x24
 8004c82:	4618      	mov	r0, r3
 8004c84:	f7fb faf4 	bl	8000270 <strlen>
 8004c88:	2300      	movs	r3, #0
 8004c8a:	930e      	str	r3, [sp, #56]	; 0x38
 8004c8c:	f8d8 3000 	ldr.w	r3, [r8]
 8004c90:	900a      	str	r0, [sp, #40]	; 0x28
 8004c92:	3307      	adds	r3, #7
 8004c94:	f023 0307 	bic.w	r3, r3, #7
 8004c98:	f103 0208 	add.w	r2, r3, #8
 8004c9c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004ca0:	f8d4 b000 	ldr.w	fp, [r4]
 8004ca4:	f8c8 2000 	str.w	r2, [r8]
 8004ca8:	e9d3 a800 	ldrd	sl, r8, [r3]
 8004cac:	4652      	mov	r2, sl
 8004cae:	4643      	mov	r3, r8
 8004cb0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004cb4:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8004cb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8004cba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004cbc:	4b9c      	ldr	r3, [pc, #624]	; (8004f30 <_printf_float+0x2c8>)
 8004cbe:	f04f 32ff 	mov.w	r2, #4294967295
 8004cc2:	4650      	mov	r0, sl
 8004cc4:	f7fb ff32 	bl	8000b2c <__aeabi_dcmpun>
 8004cc8:	bb70      	cbnz	r0, 8004d28 <_printf_float+0xc0>
 8004cca:	4b99      	ldr	r3, [pc, #612]	; (8004f30 <_printf_float+0x2c8>)
 8004ccc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004cce:	f04f 32ff 	mov.w	r2, #4294967295
 8004cd2:	4650      	mov	r0, sl
 8004cd4:	f7fb ff0c 	bl	8000af0 <__aeabi_dcmple>
 8004cd8:	bb30      	cbnz	r0, 8004d28 <_printf_float+0xc0>
 8004cda:	2200      	movs	r2, #0
 8004cdc:	2300      	movs	r3, #0
 8004cde:	4650      	mov	r0, sl
 8004ce0:	4641      	mov	r1, r8
 8004ce2:	f7fb fefb 	bl	8000adc <__aeabi_dcmplt>
 8004ce6:	b110      	cbz	r0, 8004cee <_printf_float+0x86>
 8004ce8:	232d      	movs	r3, #45	; 0x2d
 8004cea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cee:	4a91      	ldr	r2, [pc, #580]	; (8004f34 <_printf_float+0x2cc>)
 8004cf0:	4b91      	ldr	r3, [pc, #580]	; (8004f38 <_printf_float+0x2d0>)
 8004cf2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004cf6:	bf94      	ite	ls
 8004cf8:	4690      	movls	r8, r2
 8004cfa:	4698      	movhi	r8, r3
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	6123      	str	r3, [r4, #16]
 8004d00:	f02b 0304 	bic.w	r3, fp, #4
 8004d04:	6023      	str	r3, [r4, #0]
 8004d06:	f04f 0a00 	mov.w	sl, #0
 8004d0a:	9700      	str	r7, [sp, #0]
 8004d0c:	4633      	mov	r3, r6
 8004d0e:	aa0f      	add	r2, sp, #60	; 0x3c
 8004d10:	4621      	mov	r1, r4
 8004d12:	4628      	mov	r0, r5
 8004d14:	f000 f9d4 	bl	80050c0 <_printf_common>
 8004d18:	3001      	adds	r0, #1
 8004d1a:	f040 808f 	bne.w	8004e3c <_printf_float+0x1d4>
 8004d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8004d22:	b011      	add	sp, #68	; 0x44
 8004d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d28:	4652      	mov	r2, sl
 8004d2a:	4643      	mov	r3, r8
 8004d2c:	4650      	mov	r0, sl
 8004d2e:	4641      	mov	r1, r8
 8004d30:	f7fb fefc 	bl	8000b2c <__aeabi_dcmpun>
 8004d34:	b140      	cbz	r0, 8004d48 <_printf_float+0xe0>
 8004d36:	f1b8 0f00 	cmp.w	r8, #0
 8004d3a:	bfbc      	itt	lt
 8004d3c:	232d      	movlt	r3, #45	; 0x2d
 8004d3e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004d42:	4a7e      	ldr	r2, [pc, #504]	; (8004f3c <_printf_float+0x2d4>)
 8004d44:	4b7e      	ldr	r3, [pc, #504]	; (8004f40 <_printf_float+0x2d8>)
 8004d46:	e7d4      	b.n	8004cf2 <_printf_float+0x8a>
 8004d48:	6863      	ldr	r3, [r4, #4]
 8004d4a:	1c5a      	adds	r2, r3, #1
 8004d4c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004d50:	d142      	bne.n	8004dd8 <_printf_float+0x170>
 8004d52:	2306      	movs	r3, #6
 8004d54:	6063      	str	r3, [r4, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	9206      	str	r2, [sp, #24]
 8004d5a:	aa0e      	add	r2, sp, #56	; 0x38
 8004d5c:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004d60:	aa0d      	add	r2, sp, #52	; 0x34
 8004d62:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004d66:	9203      	str	r2, [sp, #12]
 8004d68:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004d6c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004d70:	6023      	str	r3, [r4, #0]
 8004d72:	6863      	ldr	r3, [r4, #4]
 8004d74:	9300      	str	r3, [sp, #0]
 8004d76:	4652      	mov	r2, sl
 8004d78:	4643      	mov	r3, r8
 8004d7a:	4628      	mov	r0, r5
 8004d7c:	910b      	str	r1, [sp, #44]	; 0x2c
 8004d7e:	f7ff fed5 	bl	8004b2c <__cvt>
 8004d82:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d84:	2947      	cmp	r1, #71	; 0x47
 8004d86:	4680      	mov	r8, r0
 8004d88:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004d8a:	d108      	bne.n	8004d9e <_printf_float+0x136>
 8004d8c:	1cc8      	adds	r0, r1, #3
 8004d8e:	db02      	blt.n	8004d96 <_printf_float+0x12e>
 8004d90:	6863      	ldr	r3, [r4, #4]
 8004d92:	4299      	cmp	r1, r3
 8004d94:	dd40      	ble.n	8004e18 <_printf_float+0x1b0>
 8004d96:	f1a9 0902 	sub.w	r9, r9, #2
 8004d9a:	fa5f f989 	uxtb.w	r9, r9
 8004d9e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004da2:	d81f      	bhi.n	8004de4 <_printf_float+0x17c>
 8004da4:	3901      	subs	r1, #1
 8004da6:	464a      	mov	r2, r9
 8004da8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004dac:	910d      	str	r1, [sp, #52]	; 0x34
 8004dae:	f7ff ff1d 	bl	8004bec <__exponent>
 8004db2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004db4:	1813      	adds	r3, r2, r0
 8004db6:	2a01      	cmp	r2, #1
 8004db8:	4682      	mov	sl, r0
 8004dba:	6123      	str	r3, [r4, #16]
 8004dbc:	dc02      	bgt.n	8004dc4 <_printf_float+0x15c>
 8004dbe:	6822      	ldr	r2, [r4, #0]
 8004dc0:	07d2      	lsls	r2, r2, #31
 8004dc2:	d501      	bpl.n	8004dc8 <_printf_float+0x160>
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	6123      	str	r3, [r4, #16]
 8004dc8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d09c      	beq.n	8004d0a <_printf_float+0xa2>
 8004dd0:	232d      	movs	r3, #45	; 0x2d
 8004dd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dd6:	e798      	b.n	8004d0a <_printf_float+0xa2>
 8004dd8:	2947      	cmp	r1, #71	; 0x47
 8004dda:	d1bc      	bne.n	8004d56 <_printf_float+0xee>
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1ba      	bne.n	8004d56 <_printf_float+0xee>
 8004de0:	2301      	movs	r3, #1
 8004de2:	e7b7      	b.n	8004d54 <_printf_float+0xec>
 8004de4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004de8:	d118      	bne.n	8004e1c <_printf_float+0x1b4>
 8004dea:	2900      	cmp	r1, #0
 8004dec:	6863      	ldr	r3, [r4, #4]
 8004dee:	dd0b      	ble.n	8004e08 <_printf_float+0x1a0>
 8004df0:	6121      	str	r1, [r4, #16]
 8004df2:	b913      	cbnz	r3, 8004dfa <_printf_float+0x192>
 8004df4:	6822      	ldr	r2, [r4, #0]
 8004df6:	07d0      	lsls	r0, r2, #31
 8004df8:	d502      	bpl.n	8004e00 <_printf_float+0x198>
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	440b      	add	r3, r1
 8004dfe:	6123      	str	r3, [r4, #16]
 8004e00:	65a1      	str	r1, [r4, #88]	; 0x58
 8004e02:	f04f 0a00 	mov.w	sl, #0
 8004e06:	e7df      	b.n	8004dc8 <_printf_float+0x160>
 8004e08:	b913      	cbnz	r3, 8004e10 <_printf_float+0x1a8>
 8004e0a:	6822      	ldr	r2, [r4, #0]
 8004e0c:	07d2      	lsls	r2, r2, #31
 8004e0e:	d501      	bpl.n	8004e14 <_printf_float+0x1ac>
 8004e10:	3302      	adds	r3, #2
 8004e12:	e7f4      	b.n	8004dfe <_printf_float+0x196>
 8004e14:	2301      	movs	r3, #1
 8004e16:	e7f2      	b.n	8004dfe <_printf_float+0x196>
 8004e18:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004e1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004e1e:	4299      	cmp	r1, r3
 8004e20:	db05      	blt.n	8004e2e <_printf_float+0x1c6>
 8004e22:	6823      	ldr	r3, [r4, #0]
 8004e24:	6121      	str	r1, [r4, #16]
 8004e26:	07d8      	lsls	r0, r3, #31
 8004e28:	d5ea      	bpl.n	8004e00 <_printf_float+0x198>
 8004e2a:	1c4b      	adds	r3, r1, #1
 8004e2c:	e7e7      	b.n	8004dfe <_printf_float+0x196>
 8004e2e:	2900      	cmp	r1, #0
 8004e30:	bfd4      	ite	le
 8004e32:	f1c1 0202 	rsble	r2, r1, #2
 8004e36:	2201      	movgt	r2, #1
 8004e38:	4413      	add	r3, r2
 8004e3a:	e7e0      	b.n	8004dfe <_printf_float+0x196>
 8004e3c:	6823      	ldr	r3, [r4, #0]
 8004e3e:	055a      	lsls	r2, r3, #21
 8004e40:	d407      	bmi.n	8004e52 <_printf_float+0x1ea>
 8004e42:	6923      	ldr	r3, [r4, #16]
 8004e44:	4642      	mov	r2, r8
 8004e46:	4631      	mov	r1, r6
 8004e48:	4628      	mov	r0, r5
 8004e4a:	47b8      	blx	r7
 8004e4c:	3001      	adds	r0, #1
 8004e4e:	d12b      	bne.n	8004ea8 <_printf_float+0x240>
 8004e50:	e765      	b.n	8004d1e <_printf_float+0xb6>
 8004e52:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004e56:	f240 80dc 	bls.w	8005012 <_printf_float+0x3aa>
 8004e5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e5e:	2200      	movs	r2, #0
 8004e60:	2300      	movs	r3, #0
 8004e62:	f7fb fe31 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e66:	2800      	cmp	r0, #0
 8004e68:	d033      	beq.n	8004ed2 <_printf_float+0x26a>
 8004e6a:	4a36      	ldr	r2, [pc, #216]	; (8004f44 <_printf_float+0x2dc>)
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	4631      	mov	r1, r6
 8004e70:	4628      	mov	r0, r5
 8004e72:	47b8      	blx	r7
 8004e74:	3001      	adds	r0, #1
 8004e76:	f43f af52 	beq.w	8004d1e <_printf_float+0xb6>
 8004e7a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	db02      	blt.n	8004e88 <_printf_float+0x220>
 8004e82:	6823      	ldr	r3, [r4, #0]
 8004e84:	07d8      	lsls	r0, r3, #31
 8004e86:	d50f      	bpl.n	8004ea8 <_printf_float+0x240>
 8004e88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e8c:	4631      	mov	r1, r6
 8004e8e:	4628      	mov	r0, r5
 8004e90:	47b8      	blx	r7
 8004e92:	3001      	adds	r0, #1
 8004e94:	f43f af43 	beq.w	8004d1e <_printf_float+0xb6>
 8004e98:	f04f 0800 	mov.w	r8, #0
 8004e9c:	f104 091a 	add.w	r9, r4, #26
 8004ea0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	4543      	cmp	r3, r8
 8004ea6:	dc09      	bgt.n	8004ebc <_printf_float+0x254>
 8004ea8:	6823      	ldr	r3, [r4, #0]
 8004eaa:	079b      	lsls	r3, r3, #30
 8004eac:	f100 8103 	bmi.w	80050b6 <_printf_float+0x44e>
 8004eb0:	68e0      	ldr	r0, [r4, #12]
 8004eb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004eb4:	4298      	cmp	r0, r3
 8004eb6:	bfb8      	it	lt
 8004eb8:	4618      	movlt	r0, r3
 8004eba:	e732      	b.n	8004d22 <_printf_float+0xba>
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	464a      	mov	r2, r9
 8004ec0:	4631      	mov	r1, r6
 8004ec2:	4628      	mov	r0, r5
 8004ec4:	47b8      	blx	r7
 8004ec6:	3001      	adds	r0, #1
 8004ec8:	f43f af29 	beq.w	8004d1e <_printf_float+0xb6>
 8004ecc:	f108 0801 	add.w	r8, r8, #1
 8004ed0:	e7e6      	b.n	8004ea0 <_printf_float+0x238>
 8004ed2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	dc37      	bgt.n	8004f48 <_printf_float+0x2e0>
 8004ed8:	4a1a      	ldr	r2, [pc, #104]	; (8004f44 <_printf_float+0x2dc>)
 8004eda:	2301      	movs	r3, #1
 8004edc:	4631      	mov	r1, r6
 8004ede:	4628      	mov	r0, r5
 8004ee0:	47b8      	blx	r7
 8004ee2:	3001      	adds	r0, #1
 8004ee4:	f43f af1b 	beq.w	8004d1e <_printf_float+0xb6>
 8004ee8:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004eec:	4313      	orrs	r3, r2
 8004eee:	d102      	bne.n	8004ef6 <_printf_float+0x28e>
 8004ef0:	6823      	ldr	r3, [r4, #0]
 8004ef2:	07d9      	lsls	r1, r3, #31
 8004ef4:	d5d8      	bpl.n	8004ea8 <_printf_float+0x240>
 8004ef6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004efa:	4631      	mov	r1, r6
 8004efc:	4628      	mov	r0, r5
 8004efe:	47b8      	blx	r7
 8004f00:	3001      	adds	r0, #1
 8004f02:	f43f af0c 	beq.w	8004d1e <_printf_float+0xb6>
 8004f06:	f04f 0900 	mov.w	r9, #0
 8004f0a:	f104 0a1a 	add.w	sl, r4, #26
 8004f0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f10:	425b      	negs	r3, r3
 8004f12:	454b      	cmp	r3, r9
 8004f14:	dc01      	bgt.n	8004f1a <_printf_float+0x2b2>
 8004f16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004f18:	e794      	b.n	8004e44 <_printf_float+0x1dc>
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	4652      	mov	r2, sl
 8004f1e:	4631      	mov	r1, r6
 8004f20:	4628      	mov	r0, r5
 8004f22:	47b8      	blx	r7
 8004f24:	3001      	adds	r0, #1
 8004f26:	f43f aefa 	beq.w	8004d1e <_printf_float+0xb6>
 8004f2a:	f109 0901 	add.w	r9, r9, #1
 8004f2e:	e7ee      	b.n	8004f0e <_printf_float+0x2a6>
 8004f30:	7fefffff 	.word	0x7fefffff
 8004f34:	0800e888 	.word	0x0800e888
 8004f38:	0800e88c 	.word	0x0800e88c
 8004f3c:	0800e890 	.word	0x0800e890
 8004f40:	0800e894 	.word	0x0800e894
 8004f44:	0800e898 	.word	0x0800e898
 8004f48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	bfa8      	it	ge
 8004f50:	461a      	movge	r2, r3
 8004f52:	2a00      	cmp	r2, #0
 8004f54:	4691      	mov	r9, r2
 8004f56:	dc37      	bgt.n	8004fc8 <_printf_float+0x360>
 8004f58:	f04f 0b00 	mov.w	fp, #0
 8004f5c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f60:	f104 021a 	add.w	r2, r4, #26
 8004f64:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004f68:	ebaa 0309 	sub.w	r3, sl, r9
 8004f6c:	455b      	cmp	r3, fp
 8004f6e:	dc33      	bgt.n	8004fd8 <_printf_float+0x370>
 8004f70:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004f74:	429a      	cmp	r2, r3
 8004f76:	db3b      	blt.n	8004ff0 <_printf_float+0x388>
 8004f78:	6823      	ldr	r3, [r4, #0]
 8004f7a:	07da      	lsls	r2, r3, #31
 8004f7c:	d438      	bmi.n	8004ff0 <_printf_float+0x388>
 8004f7e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004f82:	eba2 0903 	sub.w	r9, r2, r3
 8004f86:	eba2 020a 	sub.w	r2, r2, sl
 8004f8a:	4591      	cmp	r9, r2
 8004f8c:	bfa8      	it	ge
 8004f8e:	4691      	movge	r9, r2
 8004f90:	f1b9 0f00 	cmp.w	r9, #0
 8004f94:	dc34      	bgt.n	8005000 <_printf_float+0x398>
 8004f96:	f04f 0800 	mov.w	r8, #0
 8004f9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f9e:	f104 0a1a 	add.w	sl, r4, #26
 8004fa2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004fa6:	1a9b      	subs	r3, r3, r2
 8004fa8:	eba3 0309 	sub.w	r3, r3, r9
 8004fac:	4543      	cmp	r3, r8
 8004fae:	f77f af7b 	ble.w	8004ea8 <_printf_float+0x240>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	4652      	mov	r2, sl
 8004fb6:	4631      	mov	r1, r6
 8004fb8:	4628      	mov	r0, r5
 8004fba:	47b8      	blx	r7
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	f43f aeae 	beq.w	8004d1e <_printf_float+0xb6>
 8004fc2:	f108 0801 	add.w	r8, r8, #1
 8004fc6:	e7ec      	b.n	8004fa2 <_printf_float+0x33a>
 8004fc8:	4613      	mov	r3, r2
 8004fca:	4631      	mov	r1, r6
 8004fcc:	4642      	mov	r2, r8
 8004fce:	4628      	mov	r0, r5
 8004fd0:	47b8      	blx	r7
 8004fd2:	3001      	adds	r0, #1
 8004fd4:	d1c0      	bne.n	8004f58 <_printf_float+0x2f0>
 8004fd6:	e6a2      	b.n	8004d1e <_printf_float+0xb6>
 8004fd8:	2301      	movs	r3, #1
 8004fda:	4631      	mov	r1, r6
 8004fdc:	4628      	mov	r0, r5
 8004fde:	920b      	str	r2, [sp, #44]	; 0x2c
 8004fe0:	47b8      	blx	r7
 8004fe2:	3001      	adds	r0, #1
 8004fe4:	f43f ae9b 	beq.w	8004d1e <_printf_float+0xb6>
 8004fe8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004fea:	f10b 0b01 	add.w	fp, fp, #1
 8004fee:	e7b9      	b.n	8004f64 <_printf_float+0x2fc>
 8004ff0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ff4:	4631      	mov	r1, r6
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	47b8      	blx	r7
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	d1bf      	bne.n	8004f7e <_printf_float+0x316>
 8004ffe:	e68e      	b.n	8004d1e <_printf_float+0xb6>
 8005000:	464b      	mov	r3, r9
 8005002:	eb08 020a 	add.w	r2, r8, sl
 8005006:	4631      	mov	r1, r6
 8005008:	4628      	mov	r0, r5
 800500a:	47b8      	blx	r7
 800500c:	3001      	adds	r0, #1
 800500e:	d1c2      	bne.n	8004f96 <_printf_float+0x32e>
 8005010:	e685      	b.n	8004d1e <_printf_float+0xb6>
 8005012:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005014:	2a01      	cmp	r2, #1
 8005016:	dc01      	bgt.n	800501c <_printf_float+0x3b4>
 8005018:	07db      	lsls	r3, r3, #31
 800501a:	d539      	bpl.n	8005090 <_printf_float+0x428>
 800501c:	2301      	movs	r3, #1
 800501e:	4642      	mov	r2, r8
 8005020:	4631      	mov	r1, r6
 8005022:	4628      	mov	r0, r5
 8005024:	47b8      	blx	r7
 8005026:	3001      	adds	r0, #1
 8005028:	f43f ae79 	beq.w	8004d1e <_printf_float+0xb6>
 800502c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005030:	4631      	mov	r1, r6
 8005032:	4628      	mov	r0, r5
 8005034:	47b8      	blx	r7
 8005036:	3001      	adds	r0, #1
 8005038:	f43f ae71 	beq.w	8004d1e <_printf_float+0xb6>
 800503c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005040:	2200      	movs	r2, #0
 8005042:	2300      	movs	r3, #0
 8005044:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8005048:	f7fb fd3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800504c:	b9d8      	cbnz	r0, 8005086 <_printf_float+0x41e>
 800504e:	f109 33ff 	add.w	r3, r9, #4294967295
 8005052:	f108 0201 	add.w	r2, r8, #1
 8005056:	4631      	mov	r1, r6
 8005058:	4628      	mov	r0, r5
 800505a:	47b8      	blx	r7
 800505c:	3001      	adds	r0, #1
 800505e:	d10e      	bne.n	800507e <_printf_float+0x416>
 8005060:	e65d      	b.n	8004d1e <_printf_float+0xb6>
 8005062:	2301      	movs	r3, #1
 8005064:	464a      	mov	r2, r9
 8005066:	4631      	mov	r1, r6
 8005068:	4628      	mov	r0, r5
 800506a:	47b8      	blx	r7
 800506c:	3001      	adds	r0, #1
 800506e:	f43f ae56 	beq.w	8004d1e <_printf_float+0xb6>
 8005072:	f108 0801 	add.w	r8, r8, #1
 8005076:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005078:	3b01      	subs	r3, #1
 800507a:	4543      	cmp	r3, r8
 800507c:	dcf1      	bgt.n	8005062 <_printf_float+0x3fa>
 800507e:	4653      	mov	r3, sl
 8005080:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005084:	e6df      	b.n	8004e46 <_printf_float+0x1de>
 8005086:	f04f 0800 	mov.w	r8, #0
 800508a:	f104 091a 	add.w	r9, r4, #26
 800508e:	e7f2      	b.n	8005076 <_printf_float+0x40e>
 8005090:	2301      	movs	r3, #1
 8005092:	4642      	mov	r2, r8
 8005094:	e7df      	b.n	8005056 <_printf_float+0x3ee>
 8005096:	2301      	movs	r3, #1
 8005098:	464a      	mov	r2, r9
 800509a:	4631      	mov	r1, r6
 800509c:	4628      	mov	r0, r5
 800509e:	47b8      	blx	r7
 80050a0:	3001      	adds	r0, #1
 80050a2:	f43f ae3c 	beq.w	8004d1e <_printf_float+0xb6>
 80050a6:	f108 0801 	add.w	r8, r8, #1
 80050aa:	68e3      	ldr	r3, [r4, #12]
 80050ac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80050ae:	1a5b      	subs	r3, r3, r1
 80050b0:	4543      	cmp	r3, r8
 80050b2:	dcf0      	bgt.n	8005096 <_printf_float+0x42e>
 80050b4:	e6fc      	b.n	8004eb0 <_printf_float+0x248>
 80050b6:	f04f 0800 	mov.w	r8, #0
 80050ba:	f104 0919 	add.w	r9, r4, #25
 80050be:	e7f4      	b.n	80050aa <_printf_float+0x442>

080050c0 <_printf_common>:
 80050c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050c4:	4616      	mov	r6, r2
 80050c6:	4699      	mov	r9, r3
 80050c8:	688a      	ldr	r2, [r1, #8]
 80050ca:	690b      	ldr	r3, [r1, #16]
 80050cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80050d0:	4293      	cmp	r3, r2
 80050d2:	bfb8      	it	lt
 80050d4:	4613      	movlt	r3, r2
 80050d6:	6033      	str	r3, [r6, #0]
 80050d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050dc:	4607      	mov	r7, r0
 80050de:	460c      	mov	r4, r1
 80050e0:	b10a      	cbz	r2, 80050e6 <_printf_common+0x26>
 80050e2:	3301      	adds	r3, #1
 80050e4:	6033      	str	r3, [r6, #0]
 80050e6:	6823      	ldr	r3, [r4, #0]
 80050e8:	0699      	lsls	r1, r3, #26
 80050ea:	bf42      	ittt	mi
 80050ec:	6833      	ldrmi	r3, [r6, #0]
 80050ee:	3302      	addmi	r3, #2
 80050f0:	6033      	strmi	r3, [r6, #0]
 80050f2:	6825      	ldr	r5, [r4, #0]
 80050f4:	f015 0506 	ands.w	r5, r5, #6
 80050f8:	d106      	bne.n	8005108 <_printf_common+0x48>
 80050fa:	f104 0a19 	add.w	sl, r4, #25
 80050fe:	68e3      	ldr	r3, [r4, #12]
 8005100:	6832      	ldr	r2, [r6, #0]
 8005102:	1a9b      	subs	r3, r3, r2
 8005104:	42ab      	cmp	r3, r5
 8005106:	dc26      	bgt.n	8005156 <_printf_common+0x96>
 8005108:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800510c:	1e13      	subs	r3, r2, #0
 800510e:	6822      	ldr	r2, [r4, #0]
 8005110:	bf18      	it	ne
 8005112:	2301      	movne	r3, #1
 8005114:	0692      	lsls	r2, r2, #26
 8005116:	d42b      	bmi.n	8005170 <_printf_common+0xb0>
 8005118:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800511c:	4649      	mov	r1, r9
 800511e:	4638      	mov	r0, r7
 8005120:	47c0      	blx	r8
 8005122:	3001      	adds	r0, #1
 8005124:	d01e      	beq.n	8005164 <_printf_common+0xa4>
 8005126:	6823      	ldr	r3, [r4, #0]
 8005128:	6922      	ldr	r2, [r4, #16]
 800512a:	f003 0306 	and.w	r3, r3, #6
 800512e:	2b04      	cmp	r3, #4
 8005130:	bf02      	ittt	eq
 8005132:	68e5      	ldreq	r5, [r4, #12]
 8005134:	6833      	ldreq	r3, [r6, #0]
 8005136:	1aed      	subeq	r5, r5, r3
 8005138:	68a3      	ldr	r3, [r4, #8]
 800513a:	bf0c      	ite	eq
 800513c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005140:	2500      	movne	r5, #0
 8005142:	4293      	cmp	r3, r2
 8005144:	bfc4      	itt	gt
 8005146:	1a9b      	subgt	r3, r3, r2
 8005148:	18ed      	addgt	r5, r5, r3
 800514a:	2600      	movs	r6, #0
 800514c:	341a      	adds	r4, #26
 800514e:	42b5      	cmp	r5, r6
 8005150:	d11a      	bne.n	8005188 <_printf_common+0xc8>
 8005152:	2000      	movs	r0, #0
 8005154:	e008      	b.n	8005168 <_printf_common+0xa8>
 8005156:	2301      	movs	r3, #1
 8005158:	4652      	mov	r2, sl
 800515a:	4649      	mov	r1, r9
 800515c:	4638      	mov	r0, r7
 800515e:	47c0      	blx	r8
 8005160:	3001      	adds	r0, #1
 8005162:	d103      	bne.n	800516c <_printf_common+0xac>
 8005164:	f04f 30ff 	mov.w	r0, #4294967295
 8005168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800516c:	3501      	adds	r5, #1
 800516e:	e7c6      	b.n	80050fe <_printf_common+0x3e>
 8005170:	18e1      	adds	r1, r4, r3
 8005172:	1c5a      	adds	r2, r3, #1
 8005174:	2030      	movs	r0, #48	; 0x30
 8005176:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800517a:	4422      	add	r2, r4
 800517c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005180:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005184:	3302      	adds	r3, #2
 8005186:	e7c7      	b.n	8005118 <_printf_common+0x58>
 8005188:	2301      	movs	r3, #1
 800518a:	4622      	mov	r2, r4
 800518c:	4649      	mov	r1, r9
 800518e:	4638      	mov	r0, r7
 8005190:	47c0      	blx	r8
 8005192:	3001      	adds	r0, #1
 8005194:	d0e6      	beq.n	8005164 <_printf_common+0xa4>
 8005196:	3601      	adds	r6, #1
 8005198:	e7d9      	b.n	800514e <_printf_common+0x8e>
	...

0800519c <_printf_i>:
 800519c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051a0:	7e0f      	ldrb	r7, [r1, #24]
 80051a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80051a4:	2f78      	cmp	r7, #120	; 0x78
 80051a6:	4691      	mov	r9, r2
 80051a8:	4680      	mov	r8, r0
 80051aa:	460c      	mov	r4, r1
 80051ac:	469a      	mov	sl, r3
 80051ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80051b2:	d807      	bhi.n	80051c4 <_printf_i+0x28>
 80051b4:	2f62      	cmp	r7, #98	; 0x62
 80051b6:	d80a      	bhi.n	80051ce <_printf_i+0x32>
 80051b8:	2f00      	cmp	r7, #0
 80051ba:	f000 80d4 	beq.w	8005366 <_printf_i+0x1ca>
 80051be:	2f58      	cmp	r7, #88	; 0x58
 80051c0:	f000 80c0 	beq.w	8005344 <_printf_i+0x1a8>
 80051c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80051cc:	e03a      	b.n	8005244 <_printf_i+0xa8>
 80051ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80051d2:	2b15      	cmp	r3, #21
 80051d4:	d8f6      	bhi.n	80051c4 <_printf_i+0x28>
 80051d6:	a101      	add	r1, pc, #4	; (adr r1, 80051dc <_printf_i+0x40>)
 80051d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051dc:	08005235 	.word	0x08005235
 80051e0:	08005249 	.word	0x08005249
 80051e4:	080051c5 	.word	0x080051c5
 80051e8:	080051c5 	.word	0x080051c5
 80051ec:	080051c5 	.word	0x080051c5
 80051f0:	080051c5 	.word	0x080051c5
 80051f4:	08005249 	.word	0x08005249
 80051f8:	080051c5 	.word	0x080051c5
 80051fc:	080051c5 	.word	0x080051c5
 8005200:	080051c5 	.word	0x080051c5
 8005204:	080051c5 	.word	0x080051c5
 8005208:	0800534d 	.word	0x0800534d
 800520c:	08005275 	.word	0x08005275
 8005210:	08005307 	.word	0x08005307
 8005214:	080051c5 	.word	0x080051c5
 8005218:	080051c5 	.word	0x080051c5
 800521c:	0800536f 	.word	0x0800536f
 8005220:	080051c5 	.word	0x080051c5
 8005224:	08005275 	.word	0x08005275
 8005228:	080051c5 	.word	0x080051c5
 800522c:	080051c5 	.word	0x080051c5
 8005230:	0800530f 	.word	0x0800530f
 8005234:	682b      	ldr	r3, [r5, #0]
 8005236:	1d1a      	adds	r2, r3, #4
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	602a      	str	r2, [r5, #0]
 800523c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005240:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005244:	2301      	movs	r3, #1
 8005246:	e09f      	b.n	8005388 <_printf_i+0x1ec>
 8005248:	6820      	ldr	r0, [r4, #0]
 800524a:	682b      	ldr	r3, [r5, #0]
 800524c:	0607      	lsls	r7, r0, #24
 800524e:	f103 0104 	add.w	r1, r3, #4
 8005252:	6029      	str	r1, [r5, #0]
 8005254:	d501      	bpl.n	800525a <_printf_i+0xbe>
 8005256:	681e      	ldr	r6, [r3, #0]
 8005258:	e003      	b.n	8005262 <_printf_i+0xc6>
 800525a:	0646      	lsls	r6, r0, #25
 800525c:	d5fb      	bpl.n	8005256 <_printf_i+0xba>
 800525e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005262:	2e00      	cmp	r6, #0
 8005264:	da03      	bge.n	800526e <_printf_i+0xd2>
 8005266:	232d      	movs	r3, #45	; 0x2d
 8005268:	4276      	negs	r6, r6
 800526a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800526e:	485a      	ldr	r0, [pc, #360]	; (80053d8 <_printf_i+0x23c>)
 8005270:	230a      	movs	r3, #10
 8005272:	e012      	b.n	800529a <_printf_i+0xfe>
 8005274:	682b      	ldr	r3, [r5, #0]
 8005276:	6820      	ldr	r0, [r4, #0]
 8005278:	1d19      	adds	r1, r3, #4
 800527a:	6029      	str	r1, [r5, #0]
 800527c:	0605      	lsls	r5, r0, #24
 800527e:	d501      	bpl.n	8005284 <_printf_i+0xe8>
 8005280:	681e      	ldr	r6, [r3, #0]
 8005282:	e002      	b.n	800528a <_printf_i+0xee>
 8005284:	0641      	lsls	r1, r0, #25
 8005286:	d5fb      	bpl.n	8005280 <_printf_i+0xe4>
 8005288:	881e      	ldrh	r6, [r3, #0]
 800528a:	4853      	ldr	r0, [pc, #332]	; (80053d8 <_printf_i+0x23c>)
 800528c:	2f6f      	cmp	r7, #111	; 0x6f
 800528e:	bf0c      	ite	eq
 8005290:	2308      	moveq	r3, #8
 8005292:	230a      	movne	r3, #10
 8005294:	2100      	movs	r1, #0
 8005296:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800529a:	6865      	ldr	r5, [r4, #4]
 800529c:	60a5      	str	r5, [r4, #8]
 800529e:	2d00      	cmp	r5, #0
 80052a0:	bfa2      	ittt	ge
 80052a2:	6821      	ldrge	r1, [r4, #0]
 80052a4:	f021 0104 	bicge.w	r1, r1, #4
 80052a8:	6021      	strge	r1, [r4, #0]
 80052aa:	b90e      	cbnz	r6, 80052b0 <_printf_i+0x114>
 80052ac:	2d00      	cmp	r5, #0
 80052ae:	d04b      	beq.n	8005348 <_printf_i+0x1ac>
 80052b0:	4615      	mov	r5, r2
 80052b2:	fbb6 f1f3 	udiv	r1, r6, r3
 80052b6:	fb03 6711 	mls	r7, r3, r1, r6
 80052ba:	5dc7      	ldrb	r7, [r0, r7]
 80052bc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80052c0:	4637      	mov	r7, r6
 80052c2:	42bb      	cmp	r3, r7
 80052c4:	460e      	mov	r6, r1
 80052c6:	d9f4      	bls.n	80052b2 <_printf_i+0x116>
 80052c8:	2b08      	cmp	r3, #8
 80052ca:	d10b      	bne.n	80052e4 <_printf_i+0x148>
 80052cc:	6823      	ldr	r3, [r4, #0]
 80052ce:	07de      	lsls	r6, r3, #31
 80052d0:	d508      	bpl.n	80052e4 <_printf_i+0x148>
 80052d2:	6923      	ldr	r3, [r4, #16]
 80052d4:	6861      	ldr	r1, [r4, #4]
 80052d6:	4299      	cmp	r1, r3
 80052d8:	bfde      	ittt	le
 80052da:	2330      	movle	r3, #48	; 0x30
 80052dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80052e0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80052e4:	1b52      	subs	r2, r2, r5
 80052e6:	6122      	str	r2, [r4, #16]
 80052e8:	f8cd a000 	str.w	sl, [sp]
 80052ec:	464b      	mov	r3, r9
 80052ee:	aa03      	add	r2, sp, #12
 80052f0:	4621      	mov	r1, r4
 80052f2:	4640      	mov	r0, r8
 80052f4:	f7ff fee4 	bl	80050c0 <_printf_common>
 80052f8:	3001      	adds	r0, #1
 80052fa:	d14a      	bne.n	8005392 <_printf_i+0x1f6>
 80052fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005300:	b004      	add	sp, #16
 8005302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005306:	6823      	ldr	r3, [r4, #0]
 8005308:	f043 0320 	orr.w	r3, r3, #32
 800530c:	6023      	str	r3, [r4, #0]
 800530e:	4833      	ldr	r0, [pc, #204]	; (80053dc <_printf_i+0x240>)
 8005310:	2778      	movs	r7, #120	; 0x78
 8005312:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005316:	6823      	ldr	r3, [r4, #0]
 8005318:	6829      	ldr	r1, [r5, #0]
 800531a:	061f      	lsls	r7, r3, #24
 800531c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005320:	d402      	bmi.n	8005328 <_printf_i+0x18c>
 8005322:	065f      	lsls	r7, r3, #25
 8005324:	bf48      	it	mi
 8005326:	b2b6      	uxthmi	r6, r6
 8005328:	07df      	lsls	r7, r3, #31
 800532a:	bf48      	it	mi
 800532c:	f043 0320 	orrmi.w	r3, r3, #32
 8005330:	6029      	str	r1, [r5, #0]
 8005332:	bf48      	it	mi
 8005334:	6023      	strmi	r3, [r4, #0]
 8005336:	b91e      	cbnz	r6, 8005340 <_printf_i+0x1a4>
 8005338:	6823      	ldr	r3, [r4, #0]
 800533a:	f023 0320 	bic.w	r3, r3, #32
 800533e:	6023      	str	r3, [r4, #0]
 8005340:	2310      	movs	r3, #16
 8005342:	e7a7      	b.n	8005294 <_printf_i+0xf8>
 8005344:	4824      	ldr	r0, [pc, #144]	; (80053d8 <_printf_i+0x23c>)
 8005346:	e7e4      	b.n	8005312 <_printf_i+0x176>
 8005348:	4615      	mov	r5, r2
 800534a:	e7bd      	b.n	80052c8 <_printf_i+0x12c>
 800534c:	682b      	ldr	r3, [r5, #0]
 800534e:	6826      	ldr	r6, [r4, #0]
 8005350:	6961      	ldr	r1, [r4, #20]
 8005352:	1d18      	adds	r0, r3, #4
 8005354:	6028      	str	r0, [r5, #0]
 8005356:	0635      	lsls	r5, r6, #24
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	d501      	bpl.n	8005360 <_printf_i+0x1c4>
 800535c:	6019      	str	r1, [r3, #0]
 800535e:	e002      	b.n	8005366 <_printf_i+0x1ca>
 8005360:	0670      	lsls	r0, r6, #25
 8005362:	d5fb      	bpl.n	800535c <_printf_i+0x1c0>
 8005364:	8019      	strh	r1, [r3, #0]
 8005366:	2300      	movs	r3, #0
 8005368:	6123      	str	r3, [r4, #16]
 800536a:	4615      	mov	r5, r2
 800536c:	e7bc      	b.n	80052e8 <_printf_i+0x14c>
 800536e:	682b      	ldr	r3, [r5, #0]
 8005370:	1d1a      	adds	r2, r3, #4
 8005372:	602a      	str	r2, [r5, #0]
 8005374:	681d      	ldr	r5, [r3, #0]
 8005376:	6862      	ldr	r2, [r4, #4]
 8005378:	2100      	movs	r1, #0
 800537a:	4628      	mov	r0, r5
 800537c:	f7fa ff28 	bl	80001d0 <memchr>
 8005380:	b108      	cbz	r0, 8005386 <_printf_i+0x1ea>
 8005382:	1b40      	subs	r0, r0, r5
 8005384:	6060      	str	r0, [r4, #4]
 8005386:	6863      	ldr	r3, [r4, #4]
 8005388:	6123      	str	r3, [r4, #16]
 800538a:	2300      	movs	r3, #0
 800538c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005390:	e7aa      	b.n	80052e8 <_printf_i+0x14c>
 8005392:	6923      	ldr	r3, [r4, #16]
 8005394:	462a      	mov	r2, r5
 8005396:	4649      	mov	r1, r9
 8005398:	4640      	mov	r0, r8
 800539a:	47d0      	blx	sl
 800539c:	3001      	adds	r0, #1
 800539e:	d0ad      	beq.n	80052fc <_printf_i+0x160>
 80053a0:	6823      	ldr	r3, [r4, #0]
 80053a2:	079b      	lsls	r3, r3, #30
 80053a4:	d413      	bmi.n	80053ce <_printf_i+0x232>
 80053a6:	68e0      	ldr	r0, [r4, #12]
 80053a8:	9b03      	ldr	r3, [sp, #12]
 80053aa:	4298      	cmp	r0, r3
 80053ac:	bfb8      	it	lt
 80053ae:	4618      	movlt	r0, r3
 80053b0:	e7a6      	b.n	8005300 <_printf_i+0x164>
 80053b2:	2301      	movs	r3, #1
 80053b4:	4632      	mov	r2, r6
 80053b6:	4649      	mov	r1, r9
 80053b8:	4640      	mov	r0, r8
 80053ba:	47d0      	blx	sl
 80053bc:	3001      	adds	r0, #1
 80053be:	d09d      	beq.n	80052fc <_printf_i+0x160>
 80053c0:	3501      	adds	r5, #1
 80053c2:	68e3      	ldr	r3, [r4, #12]
 80053c4:	9903      	ldr	r1, [sp, #12]
 80053c6:	1a5b      	subs	r3, r3, r1
 80053c8:	42ab      	cmp	r3, r5
 80053ca:	dcf2      	bgt.n	80053b2 <_printf_i+0x216>
 80053cc:	e7eb      	b.n	80053a6 <_printf_i+0x20a>
 80053ce:	2500      	movs	r5, #0
 80053d0:	f104 0619 	add.w	r6, r4, #25
 80053d4:	e7f5      	b.n	80053c2 <_printf_i+0x226>
 80053d6:	bf00      	nop
 80053d8:	0800e89a 	.word	0x0800e89a
 80053dc:	0800e8ab 	.word	0x0800e8ab

080053e0 <_scanf_float>:
 80053e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053e4:	b087      	sub	sp, #28
 80053e6:	4617      	mov	r7, r2
 80053e8:	9303      	str	r3, [sp, #12]
 80053ea:	688b      	ldr	r3, [r1, #8]
 80053ec:	1e5a      	subs	r2, r3, #1
 80053ee:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80053f2:	bf83      	ittte	hi
 80053f4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80053f8:	195b      	addhi	r3, r3, r5
 80053fa:	9302      	strhi	r3, [sp, #8]
 80053fc:	2300      	movls	r3, #0
 80053fe:	bf86      	itte	hi
 8005400:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005404:	608b      	strhi	r3, [r1, #8]
 8005406:	9302      	strls	r3, [sp, #8]
 8005408:	680b      	ldr	r3, [r1, #0]
 800540a:	468b      	mov	fp, r1
 800540c:	2500      	movs	r5, #0
 800540e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005412:	f84b 3b1c 	str.w	r3, [fp], #28
 8005416:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800541a:	4680      	mov	r8, r0
 800541c:	460c      	mov	r4, r1
 800541e:	465e      	mov	r6, fp
 8005420:	46aa      	mov	sl, r5
 8005422:	46a9      	mov	r9, r5
 8005424:	9501      	str	r5, [sp, #4]
 8005426:	68a2      	ldr	r2, [r4, #8]
 8005428:	b152      	cbz	r2, 8005440 <_scanf_float+0x60>
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	2b4e      	cmp	r3, #78	; 0x4e
 8005430:	d864      	bhi.n	80054fc <_scanf_float+0x11c>
 8005432:	2b40      	cmp	r3, #64	; 0x40
 8005434:	d83c      	bhi.n	80054b0 <_scanf_float+0xd0>
 8005436:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800543a:	b2c8      	uxtb	r0, r1
 800543c:	280e      	cmp	r0, #14
 800543e:	d93a      	bls.n	80054b6 <_scanf_float+0xd6>
 8005440:	f1b9 0f00 	cmp.w	r9, #0
 8005444:	d003      	beq.n	800544e <_scanf_float+0x6e>
 8005446:	6823      	ldr	r3, [r4, #0]
 8005448:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800544c:	6023      	str	r3, [r4, #0]
 800544e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005452:	f1ba 0f01 	cmp.w	sl, #1
 8005456:	f200 8113 	bhi.w	8005680 <_scanf_float+0x2a0>
 800545a:	455e      	cmp	r6, fp
 800545c:	f200 8105 	bhi.w	800566a <_scanf_float+0x28a>
 8005460:	2501      	movs	r5, #1
 8005462:	4628      	mov	r0, r5
 8005464:	b007      	add	sp, #28
 8005466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800546a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800546e:	2a0d      	cmp	r2, #13
 8005470:	d8e6      	bhi.n	8005440 <_scanf_float+0x60>
 8005472:	a101      	add	r1, pc, #4	; (adr r1, 8005478 <_scanf_float+0x98>)
 8005474:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005478:	080055b7 	.word	0x080055b7
 800547c:	08005441 	.word	0x08005441
 8005480:	08005441 	.word	0x08005441
 8005484:	08005441 	.word	0x08005441
 8005488:	08005617 	.word	0x08005617
 800548c:	080055ef 	.word	0x080055ef
 8005490:	08005441 	.word	0x08005441
 8005494:	08005441 	.word	0x08005441
 8005498:	080055c5 	.word	0x080055c5
 800549c:	08005441 	.word	0x08005441
 80054a0:	08005441 	.word	0x08005441
 80054a4:	08005441 	.word	0x08005441
 80054a8:	08005441 	.word	0x08005441
 80054ac:	0800557d 	.word	0x0800557d
 80054b0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80054b4:	e7db      	b.n	800546e <_scanf_float+0x8e>
 80054b6:	290e      	cmp	r1, #14
 80054b8:	d8c2      	bhi.n	8005440 <_scanf_float+0x60>
 80054ba:	a001      	add	r0, pc, #4	; (adr r0, 80054c0 <_scanf_float+0xe0>)
 80054bc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80054c0:	0800556f 	.word	0x0800556f
 80054c4:	08005441 	.word	0x08005441
 80054c8:	0800556f 	.word	0x0800556f
 80054cc:	08005603 	.word	0x08005603
 80054d0:	08005441 	.word	0x08005441
 80054d4:	0800551d 	.word	0x0800551d
 80054d8:	08005559 	.word	0x08005559
 80054dc:	08005559 	.word	0x08005559
 80054e0:	08005559 	.word	0x08005559
 80054e4:	08005559 	.word	0x08005559
 80054e8:	08005559 	.word	0x08005559
 80054ec:	08005559 	.word	0x08005559
 80054f0:	08005559 	.word	0x08005559
 80054f4:	08005559 	.word	0x08005559
 80054f8:	08005559 	.word	0x08005559
 80054fc:	2b6e      	cmp	r3, #110	; 0x6e
 80054fe:	d809      	bhi.n	8005514 <_scanf_float+0x134>
 8005500:	2b60      	cmp	r3, #96	; 0x60
 8005502:	d8b2      	bhi.n	800546a <_scanf_float+0x8a>
 8005504:	2b54      	cmp	r3, #84	; 0x54
 8005506:	d077      	beq.n	80055f8 <_scanf_float+0x218>
 8005508:	2b59      	cmp	r3, #89	; 0x59
 800550a:	d199      	bne.n	8005440 <_scanf_float+0x60>
 800550c:	2d07      	cmp	r5, #7
 800550e:	d197      	bne.n	8005440 <_scanf_float+0x60>
 8005510:	2508      	movs	r5, #8
 8005512:	e029      	b.n	8005568 <_scanf_float+0x188>
 8005514:	2b74      	cmp	r3, #116	; 0x74
 8005516:	d06f      	beq.n	80055f8 <_scanf_float+0x218>
 8005518:	2b79      	cmp	r3, #121	; 0x79
 800551a:	e7f6      	b.n	800550a <_scanf_float+0x12a>
 800551c:	6821      	ldr	r1, [r4, #0]
 800551e:	05c8      	lsls	r0, r1, #23
 8005520:	d51a      	bpl.n	8005558 <_scanf_float+0x178>
 8005522:	9b02      	ldr	r3, [sp, #8]
 8005524:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005528:	6021      	str	r1, [r4, #0]
 800552a:	f109 0901 	add.w	r9, r9, #1
 800552e:	b11b      	cbz	r3, 8005538 <_scanf_float+0x158>
 8005530:	3b01      	subs	r3, #1
 8005532:	3201      	adds	r2, #1
 8005534:	9302      	str	r3, [sp, #8]
 8005536:	60a2      	str	r2, [r4, #8]
 8005538:	68a3      	ldr	r3, [r4, #8]
 800553a:	3b01      	subs	r3, #1
 800553c:	60a3      	str	r3, [r4, #8]
 800553e:	6923      	ldr	r3, [r4, #16]
 8005540:	3301      	adds	r3, #1
 8005542:	6123      	str	r3, [r4, #16]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	3b01      	subs	r3, #1
 8005548:	2b00      	cmp	r3, #0
 800554a:	607b      	str	r3, [r7, #4]
 800554c:	f340 8084 	ble.w	8005658 <_scanf_float+0x278>
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	3301      	adds	r3, #1
 8005554:	603b      	str	r3, [r7, #0]
 8005556:	e766      	b.n	8005426 <_scanf_float+0x46>
 8005558:	eb1a 0f05 	cmn.w	sl, r5
 800555c:	f47f af70 	bne.w	8005440 <_scanf_float+0x60>
 8005560:	6822      	ldr	r2, [r4, #0]
 8005562:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005566:	6022      	str	r2, [r4, #0]
 8005568:	f806 3b01 	strb.w	r3, [r6], #1
 800556c:	e7e4      	b.n	8005538 <_scanf_float+0x158>
 800556e:	6822      	ldr	r2, [r4, #0]
 8005570:	0610      	lsls	r0, r2, #24
 8005572:	f57f af65 	bpl.w	8005440 <_scanf_float+0x60>
 8005576:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800557a:	e7f4      	b.n	8005566 <_scanf_float+0x186>
 800557c:	f1ba 0f00 	cmp.w	sl, #0
 8005580:	d10e      	bne.n	80055a0 <_scanf_float+0x1c0>
 8005582:	f1b9 0f00 	cmp.w	r9, #0
 8005586:	d10e      	bne.n	80055a6 <_scanf_float+0x1c6>
 8005588:	6822      	ldr	r2, [r4, #0]
 800558a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800558e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005592:	d108      	bne.n	80055a6 <_scanf_float+0x1c6>
 8005594:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005598:	6022      	str	r2, [r4, #0]
 800559a:	f04f 0a01 	mov.w	sl, #1
 800559e:	e7e3      	b.n	8005568 <_scanf_float+0x188>
 80055a0:	f1ba 0f02 	cmp.w	sl, #2
 80055a4:	d055      	beq.n	8005652 <_scanf_float+0x272>
 80055a6:	2d01      	cmp	r5, #1
 80055a8:	d002      	beq.n	80055b0 <_scanf_float+0x1d0>
 80055aa:	2d04      	cmp	r5, #4
 80055ac:	f47f af48 	bne.w	8005440 <_scanf_float+0x60>
 80055b0:	3501      	adds	r5, #1
 80055b2:	b2ed      	uxtb	r5, r5
 80055b4:	e7d8      	b.n	8005568 <_scanf_float+0x188>
 80055b6:	f1ba 0f01 	cmp.w	sl, #1
 80055ba:	f47f af41 	bne.w	8005440 <_scanf_float+0x60>
 80055be:	f04f 0a02 	mov.w	sl, #2
 80055c2:	e7d1      	b.n	8005568 <_scanf_float+0x188>
 80055c4:	b97d      	cbnz	r5, 80055e6 <_scanf_float+0x206>
 80055c6:	f1b9 0f00 	cmp.w	r9, #0
 80055ca:	f47f af3c 	bne.w	8005446 <_scanf_float+0x66>
 80055ce:	6822      	ldr	r2, [r4, #0]
 80055d0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80055d4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80055d8:	f47f af39 	bne.w	800544e <_scanf_float+0x6e>
 80055dc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80055e0:	6022      	str	r2, [r4, #0]
 80055e2:	2501      	movs	r5, #1
 80055e4:	e7c0      	b.n	8005568 <_scanf_float+0x188>
 80055e6:	2d03      	cmp	r5, #3
 80055e8:	d0e2      	beq.n	80055b0 <_scanf_float+0x1d0>
 80055ea:	2d05      	cmp	r5, #5
 80055ec:	e7de      	b.n	80055ac <_scanf_float+0x1cc>
 80055ee:	2d02      	cmp	r5, #2
 80055f0:	f47f af26 	bne.w	8005440 <_scanf_float+0x60>
 80055f4:	2503      	movs	r5, #3
 80055f6:	e7b7      	b.n	8005568 <_scanf_float+0x188>
 80055f8:	2d06      	cmp	r5, #6
 80055fa:	f47f af21 	bne.w	8005440 <_scanf_float+0x60>
 80055fe:	2507      	movs	r5, #7
 8005600:	e7b2      	b.n	8005568 <_scanf_float+0x188>
 8005602:	6822      	ldr	r2, [r4, #0]
 8005604:	0591      	lsls	r1, r2, #22
 8005606:	f57f af1b 	bpl.w	8005440 <_scanf_float+0x60>
 800560a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800560e:	6022      	str	r2, [r4, #0]
 8005610:	f8cd 9004 	str.w	r9, [sp, #4]
 8005614:	e7a8      	b.n	8005568 <_scanf_float+0x188>
 8005616:	6822      	ldr	r2, [r4, #0]
 8005618:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800561c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005620:	d006      	beq.n	8005630 <_scanf_float+0x250>
 8005622:	0550      	lsls	r0, r2, #21
 8005624:	f57f af0c 	bpl.w	8005440 <_scanf_float+0x60>
 8005628:	f1b9 0f00 	cmp.w	r9, #0
 800562c:	f43f af0f 	beq.w	800544e <_scanf_float+0x6e>
 8005630:	0591      	lsls	r1, r2, #22
 8005632:	bf58      	it	pl
 8005634:	9901      	ldrpl	r1, [sp, #4]
 8005636:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800563a:	bf58      	it	pl
 800563c:	eba9 0101 	subpl.w	r1, r9, r1
 8005640:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005644:	bf58      	it	pl
 8005646:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800564a:	6022      	str	r2, [r4, #0]
 800564c:	f04f 0900 	mov.w	r9, #0
 8005650:	e78a      	b.n	8005568 <_scanf_float+0x188>
 8005652:	f04f 0a03 	mov.w	sl, #3
 8005656:	e787      	b.n	8005568 <_scanf_float+0x188>
 8005658:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800565c:	4639      	mov	r1, r7
 800565e:	4640      	mov	r0, r8
 8005660:	4798      	blx	r3
 8005662:	2800      	cmp	r0, #0
 8005664:	f43f aedf 	beq.w	8005426 <_scanf_float+0x46>
 8005668:	e6ea      	b.n	8005440 <_scanf_float+0x60>
 800566a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800566e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005672:	463a      	mov	r2, r7
 8005674:	4640      	mov	r0, r8
 8005676:	4798      	blx	r3
 8005678:	6923      	ldr	r3, [r4, #16]
 800567a:	3b01      	subs	r3, #1
 800567c:	6123      	str	r3, [r4, #16]
 800567e:	e6ec      	b.n	800545a <_scanf_float+0x7a>
 8005680:	1e6b      	subs	r3, r5, #1
 8005682:	2b06      	cmp	r3, #6
 8005684:	d825      	bhi.n	80056d2 <_scanf_float+0x2f2>
 8005686:	2d02      	cmp	r5, #2
 8005688:	d836      	bhi.n	80056f8 <_scanf_float+0x318>
 800568a:	455e      	cmp	r6, fp
 800568c:	f67f aee8 	bls.w	8005460 <_scanf_float+0x80>
 8005690:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005694:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005698:	463a      	mov	r2, r7
 800569a:	4640      	mov	r0, r8
 800569c:	4798      	blx	r3
 800569e:	6923      	ldr	r3, [r4, #16]
 80056a0:	3b01      	subs	r3, #1
 80056a2:	6123      	str	r3, [r4, #16]
 80056a4:	e7f1      	b.n	800568a <_scanf_float+0x2aa>
 80056a6:	9802      	ldr	r0, [sp, #8]
 80056a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056ac:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80056b0:	9002      	str	r0, [sp, #8]
 80056b2:	463a      	mov	r2, r7
 80056b4:	4640      	mov	r0, r8
 80056b6:	4798      	blx	r3
 80056b8:	6923      	ldr	r3, [r4, #16]
 80056ba:	3b01      	subs	r3, #1
 80056bc:	6123      	str	r3, [r4, #16]
 80056be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056c2:	fa5f fa8a 	uxtb.w	sl, sl
 80056c6:	f1ba 0f02 	cmp.w	sl, #2
 80056ca:	d1ec      	bne.n	80056a6 <_scanf_float+0x2c6>
 80056cc:	3d03      	subs	r5, #3
 80056ce:	b2ed      	uxtb	r5, r5
 80056d0:	1b76      	subs	r6, r6, r5
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	05da      	lsls	r2, r3, #23
 80056d6:	d52f      	bpl.n	8005738 <_scanf_float+0x358>
 80056d8:	055b      	lsls	r3, r3, #21
 80056da:	d510      	bpl.n	80056fe <_scanf_float+0x31e>
 80056dc:	455e      	cmp	r6, fp
 80056de:	f67f aebf 	bls.w	8005460 <_scanf_float+0x80>
 80056e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80056ea:	463a      	mov	r2, r7
 80056ec:	4640      	mov	r0, r8
 80056ee:	4798      	blx	r3
 80056f0:	6923      	ldr	r3, [r4, #16]
 80056f2:	3b01      	subs	r3, #1
 80056f4:	6123      	str	r3, [r4, #16]
 80056f6:	e7f1      	b.n	80056dc <_scanf_float+0x2fc>
 80056f8:	46aa      	mov	sl, r5
 80056fa:	9602      	str	r6, [sp, #8]
 80056fc:	e7df      	b.n	80056be <_scanf_float+0x2de>
 80056fe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005702:	6923      	ldr	r3, [r4, #16]
 8005704:	2965      	cmp	r1, #101	; 0x65
 8005706:	f103 33ff 	add.w	r3, r3, #4294967295
 800570a:	f106 35ff 	add.w	r5, r6, #4294967295
 800570e:	6123      	str	r3, [r4, #16]
 8005710:	d00c      	beq.n	800572c <_scanf_float+0x34c>
 8005712:	2945      	cmp	r1, #69	; 0x45
 8005714:	d00a      	beq.n	800572c <_scanf_float+0x34c>
 8005716:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800571a:	463a      	mov	r2, r7
 800571c:	4640      	mov	r0, r8
 800571e:	4798      	blx	r3
 8005720:	6923      	ldr	r3, [r4, #16]
 8005722:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005726:	3b01      	subs	r3, #1
 8005728:	1eb5      	subs	r5, r6, #2
 800572a:	6123      	str	r3, [r4, #16]
 800572c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005730:	463a      	mov	r2, r7
 8005732:	4640      	mov	r0, r8
 8005734:	4798      	blx	r3
 8005736:	462e      	mov	r6, r5
 8005738:	6825      	ldr	r5, [r4, #0]
 800573a:	f015 0510 	ands.w	r5, r5, #16
 800573e:	d155      	bne.n	80057ec <_scanf_float+0x40c>
 8005740:	7035      	strb	r5, [r6, #0]
 8005742:	6823      	ldr	r3, [r4, #0]
 8005744:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005748:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800574c:	d11d      	bne.n	800578a <_scanf_float+0x3aa>
 800574e:	9b01      	ldr	r3, [sp, #4]
 8005750:	454b      	cmp	r3, r9
 8005752:	eba3 0209 	sub.w	r2, r3, r9
 8005756:	d125      	bne.n	80057a4 <_scanf_float+0x3c4>
 8005758:	2200      	movs	r2, #0
 800575a:	4659      	mov	r1, fp
 800575c:	4640      	mov	r0, r8
 800575e:	f002 fcf7 	bl	8008150 <_strtod_r>
 8005762:	9b03      	ldr	r3, [sp, #12]
 8005764:	f8d4 c000 	ldr.w	ip, [r4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f01c 0f02 	tst.w	ip, #2
 800576e:	4606      	mov	r6, r0
 8005770:	460f      	mov	r7, r1
 8005772:	f103 0204 	add.w	r2, r3, #4
 8005776:	d020      	beq.n	80057ba <_scanf_float+0x3da>
 8005778:	9903      	ldr	r1, [sp, #12]
 800577a:	600a      	str	r2, [r1, #0]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	e9c3 6700 	strd	r6, r7, [r3]
 8005782:	68e3      	ldr	r3, [r4, #12]
 8005784:	3301      	adds	r3, #1
 8005786:	60e3      	str	r3, [r4, #12]
 8005788:	e66b      	b.n	8005462 <_scanf_float+0x82>
 800578a:	9b04      	ldr	r3, [sp, #16]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d0e3      	beq.n	8005758 <_scanf_float+0x378>
 8005790:	9905      	ldr	r1, [sp, #20]
 8005792:	230a      	movs	r3, #10
 8005794:	462a      	mov	r2, r5
 8005796:	3101      	adds	r1, #1
 8005798:	4640      	mov	r0, r8
 800579a:	f002 fd5d 	bl	8008258 <_strtol_r>
 800579e:	9b04      	ldr	r3, [sp, #16]
 80057a0:	9e05      	ldr	r6, [sp, #20]
 80057a2:	1ac2      	subs	r2, r0, r3
 80057a4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80057a8:	429e      	cmp	r6, r3
 80057aa:	bf28      	it	cs
 80057ac:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80057b0:	490f      	ldr	r1, [pc, #60]	; (80057f0 <_scanf_float+0x410>)
 80057b2:	4630      	mov	r0, r6
 80057b4:	f000 f93e 	bl	8005a34 <siprintf>
 80057b8:	e7ce      	b.n	8005758 <_scanf_float+0x378>
 80057ba:	f01c 0f04 	tst.w	ip, #4
 80057be:	d1db      	bne.n	8005778 <_scanf_float+0x398>
 80057c0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80057c4:	f8cc 2000 	str.w	r2, [ip]
 80057c8:	f8d3 8000 	ldr.w	r8, [r3]
 80057cc:	4602      	mov	r2, r0
 80057ce:	460b      	mov	r3, r1
 80057d0:	f7fb f9ac 	bl	8000b2c <__aeabi_dcmpun>
 80057d4:	b128      	cbz	r0, 80057e2 <_scanf_float+0x402>
 80057d6:	4807      	ldr	r0, [pc, #28]	; (80057f4 <_scanf_float+0x414>)
 80057d8:	f000 faa4 	bl	8005d24 <nanf>
 80057dc:	f8c8 0000 	str.w	r0, [r8]
 80057e0:	e7cf      	b.n	8005782 <_scanf_float+0x3a2>
 80057e2:	4630      	mov	r0, r6
 80057e4:	4639      	mov	r1, r7
 80057e6:	f7fb f9ff 	bl	8000be8 <__aeabi_d2f>
 80057ea:	e7f7      	b.n	80057dc <_scanf_float+0x3fc>
 80057ec:	2500      	movs	r5, #0
 80057ee:	e638      	b.n	8005462 <_scanf_float+0x82>
 80057f0:	0800e8bc 	.word	0x0800e8bc
 80057f4:	0800ec4d 	.word	0x0800ec4d

080057f8 <std>:
 80057f8:	2300      	movs	r3, #0
 80057fa:	b510      	push	{r4, lr}
 80057fc:	4604      	mov	r4, r0
 80057fe:	e9c0 3300 	strd	r3, r3, [r0]
 8005802:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005806:	6083      	str	r3, [r0, #8]
 8005808:	8181      	strh	r1, [r0, #12]
 800580a:	6643      	str	r3, [r0, #100]	; 0x64
 800580c:	81c2      	strh	r2, [r0, #14]
 800580e:	6183      	str	r3, [r0, #24]
 8005810:	4619      	mov	r1, r3
 8005812:	2208      	movs	r2, #8
 8005814:	305c      	adds	r0, #92	; 0x5c
 8005816:	f000 fa05 	bl	8005c24 <memset>
 800581a:	4b0d      	ldr	r3, [pc, #52]	; (8005850 <std+0x58>)
 800581c:	6263      	str	r3, [r4, #36]	; 0x24
 800581e:	4b0d      	ldr	r3, [pc, #52]	; (8005854 <std+0x5c>)
 8005820:	62a3      	str	r3, [r4, #40]	; 0x28
 8005822:	4b0d      	ldr	r3, [pc, #52]	; (8005858 <std+0x60>)
 8005824:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005826:	4b0d      	ldr	r3, [pc, #52]	; (800585c <std+0x64>)
 8005828:	6323      	str	r3, [r4, #48]	; 0x30
 800582a:	4b0d      	ldr	r3, [pc, #52]	; (8005860 <std+0x68>)
 800582c:	6224      	str	r4, [r4, #32]
 800582e:	429c      	cmp	r4, r3
 8005830:	d006      	beq.n	8005840 <std+0x48>
 8005832:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005836:	4294      	cmp	r4, r2
 8005838:	d002      	beq.n	8005840 <std+0x48>
 800583a:	33d0      	adds	r3, #208	; 0xd0
 800583c:	429c      	cmp	r4, r3
 800583e:	d105      	bne.n	800584c <std+0x54>
 8005840:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005848:	f000 ba68 	b.w	8005d1c <__retarget_lock_init_recursive>
 800584c:	bd10      	pop	{r4, pc}
 800584e:	bf00      	nop
 8005850:	08005a75 	.word	0x08005a75
 8005854:	08005a97 	.word	0x08005a97
 8005858:	08005acf 	.word	0x08005acf
 800585c:	08005af3 	.word	0x08005af3
 8005860:	20000b3c 	.word	0x20000b3c

08005864 <stdio_exit_handler>:
 8005864:	4a02      	ldr	r2, [pc, #8]	; (8005870 <stdio_exit_handler+0xc>)
 8005866:	4903      	ldr	r1, [pc, #12]	; (8005874 <stdio_exit_handler+0x10>)
 8005868:	4803      	ldr	r0, [pc, #12]	; (8005878 <stdio_exit_handler+0x14>)
 800586a:	f000 b869 	b.w	8005940 <_fwalk_sglue>
 800586e:	bf00      	nop
 8005870:	20000054 	.word	0x20000054
 8005874:	08008611 	.word	0x08008611
 8005878:	20000060 	.word	0x20000060

0800587c <cleanup_stdio>:
 800587c:	6841      	ldr	r1, [r0, #4]
 800587e:	4b0c      	ldr	r3, [pc, #48]	; (80058b0 <cleanup_stdio+0x34>)
 8005880:	4299      	cmp	r1, r3
 8005882:	b510      	push	{r4, lr}
 8005884:	4604      	mov	r4, r0
 8005886:	d001      	beq.n	800588c <cleanup_stdio+0x10>
 8005888:	f002 fec2 	bl	8008610 <_fflush_r>
 800588c:	68a1      	ldr	r1, [r4, #8]
 800588e:	4b09      	ldr	r3, [pc, #36]	; (80058b4 <cleanup_stdio+0x38>)
 8005890:	4299      	cmp	r1, r3
 8005892:	d002      	beq.n	800589a <cleanup_stdio+0x1e>
 8005894:	4620      	mov	r0, r4
 8005896:	f002 febb 	bl	8008610 <_fflush_r>
 800589a:	68e1      	ldr	r1, [r4, #12]
 800589c:	4b06      	ldr	r3, [pc, #24]	; (80058b8 <cleanup_stdio+0x3c>)
 800589e:	4299      	cmp	r1, r3
 80058a0:	d004      	beq.n	80058ac <cleanup_stdio+0x30>
 80058a2:	4620      	mov	r0, r4
 80058a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058a8:	f002 beb2 	b.w	8008610 <_fflush_r>
 80058ac:	bd10      	pop	{r4, pc}
 80058ae:	bf00      	nop
 80058b0:	20000b3c 	.word	0x20000b3c
 80058b4:	20000ba4 	.word	0x20000ba4
 80058b8:	20000c0c 	.word	0x20000c0c

080058bc <global_stdio_init.part.0>:
 80058bc:	b510      	push	{r4, lr}
 80058be:	4b0b      	ldr	r3, [pc, #44]	; (80058ec <global_stdio_init.part.0+0x30>)
 80058c0:	4c0b      	ldr	r4, [pc, #44]	; (80058f0 <global_stdio_init.part.0+0x34>)
 80058c2:	4a0c      	ldr	r2, [pc, #48]	; (80058f4 <global_stdio_init.part.0+0x38>)
 80058c4:	601a      	str	r2, [r3, #0]
 80058c6:	4620      	mov	r0, r4
 80058c8:	2200      	movs	r2, #0
 80058ca:	2104      	movs	r1, #4
 80058cc:	f7ff ff94 	bl	80057f8 <std>
 80058d0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80058d4:	2201      	movs	r2, #1
 80058d6:	2109      	movs	r1, #9
 80058d8:	f7ff ff8e 	bl	80057f8 <std>
 80058dc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80058e0:	2202      	movs	r2, #2
 80058e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058e6:	2112      	movs	r1, #18
 80058e8:	f7ff bf86 	b.w	80057f8 <std>
 80058ec:	20000c74 	.word	0x20000c74
 80058f0:	20000b3c 	.word	0x20000b3c
 80058f4:	08005865 	.word	0x08005865

080058f8 <__sfp_lock_acquire>:
 80058f8:	4801      	ldr	r0, [pc, #4]	; (8005900 <__sfp_lock_acquire+0x8>)
 80058fa:	f000 ba10 	b.w	8005d1e <__retarget_lock_acquire_recursive>
 80058fe:	bf00      	nop
 8005900:	20000c7d 	.word	0x20000c7d

08005904 <__sfp_lock_release>:
 8005904:	4801      	ldr	r0, [pc, #4]	; (800590c <__sfp_lock_release+0x8>)
 8005906:	f000 ba0b 	b.w	8005d20 <__retarget_lock_release_recursive>
 800590a:	bf00      	nop
 800590c:	20000c7d 	.word	0x20000c7d

08005910 <__sinit>:
 8005910:	b510      	push	{r4, lr}
 8005912:	4604      	mov	r4, r0
 8005914:	f7ff fff0 	bl	80058f8 <__sfp_lock_acquire>
 8005918:	6a23      	ldr	r3, [r4, #32]
 800591a:	b11b      	cbz	r3, 8005924 <__sinit+0x14>
 800591c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005920:	f7ff bff0 	b.w	8005904 <__sfp_lock_release>
 8005924:	4b04      	ldr	r3, [pc, #16]	; (8005938 <__sinit+0x28>)
 8005926:	6223      	str	r3, [r4, #32]
 8005928:	4b04      	ldr	r3, [pc, #16]	; (800593c <__sinit+0x2c>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1f5      	bne.n	800591c <__sinit+0xc>
 8005930:	f7ff ffc4 	bl	80058bc <global_stdio_init.part.0>
 8005934:	e7f2      	b.n	800591c <__sinit+0xc>
 8005936:	bf00      	nop
 8005938:	0800587d 	.word	0x0800587d
 800593c:	20000c74 	.word	0x20000c74

08005940 <_fwalk_sglue>:
 8005940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005944:	4607      	mov	r7, r0
 8005946:	4688      	mov	r8, r1
 8005948:	4614      	mov	r4, r2
 800594a:	2600      	movs	r6, #0
 800594c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005950:	f1b9 0901 	subs.w	r9, r9, #1
 8005954:	d505      	bpl.n	8005962 <_fwalk_sglue+0x22>
 8005956:	6824      	ldr	r4, [r4, #0]
 8005958:	2c00      	cmp	r4, #0
 800595a:	d1f7      	bne.n	800594c <_fwalk_sglue+0xc>
 800595c:	4630      	mov	r0, r6
 800595e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005962:	89ab      	ldrh	r3, [r5, #12]
 8005964:	2b01      	cmp	r3, #1
 8005966:	d907      	bls.n	8005978 <_fwalk_sglue+0x38>
 8005968:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800596c:	3301      	adds	r3, #1
 800596e:	d003      	beq.n	8005978 <_fwalk_sglue+0x38>
 8005970:	4629      	mov	r1, r5
 8005972:	4638      	mov	r0, r7
 8005974:	47c0      	blx	r8
 8005976:	4306      	orrs	r6, r0
 8005978:	3568      	adds	r5, #104	; 0x68
 800597a:	e7e9      	b.n	8005950 <_fwalk_sglue+0x10>

0800597c <_puts_r>:
 800597c:	6a03      	ldr	r3, [r0, #32]
 800597e:	b570      	push	{r4, r5, r6, lr}
 8005980:	6884      	ldr	r4, [r0, #8]
 8005982:	4605      	mov	r5, r0
 8005984:	460e      	mov	r6, r1
 8005986:	b90b      	cbnz	r3, 800598c <_puts_r+0x10>
 8005988:	f7ff ffc2 	bl	8005910 <__sinit>
 800598c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800598e:	07db      	lsls	r3, r3, #31
 8005990:	d405      	bmi.n	800599e <_puts_r+0x22>
 8005992:	89a3      	ldrh	r3, [r4, #12]
 8005994:	0598      	lsls	r0, r3, #22
 8005996:	d402      	bmi.n	800599e <_puts_r+0x22>
 8005998:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800599a:	f000 f9c0 	bl	8005d1e <__retarget_lock_acquire_recursive>
 800599e:	89a3      	ldrh	r3, [r4, #12]
 80059a0:	0719      	lsls	r1, r3, #28
 80059a2:	d513      	bpl.n	80059cc <_puts_r+0x50>
 80059a4:	6923      	ldr	r3, [r4, #16]
 80059a6:	b18b      	cbz	r3, 80059cc <_puts_r+0x50>
 80059a8:	3e01      	subs	r6, #1
 80059aa:	68a3      	ldr	r3, [r4, #8]
 80059ac:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80059b0:	3b01      	subs	r3, #1
 80059b2:	60a3      	str	r3, [r4, #8]
 80059b4:	b9e9      	cbnz	r1, 80059f2 <_puts_r+0x76>
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	da2e      	bge.n	8005a18 <_puts_r+0x9c>
 80059ba:	4622      	mov	r2, r4
 80059bc:	210a      	movs	r1, #10
 80059be:	4628      	mov	r0, r5
 80059c0:	f000 f89b 	bl	8005afa <__swbuf_r>
 80059c4:	3001      	adds	r0, #1
 80059c6:	d007      	beq.n	80059d8 <_puts_r+0x5c>
 80059c8:	250a      	movs	r5, #10
 80059ca:	e007      	b.n	80059dc <_puts_r+0x60>
 80059cc:	4621      	mov	r1, r4
 80059ce:	4628      	mov	r0, r5
 80059d0:	f000 f8d0 	bl	8005b74 <__swsetup_r>
 80059d4:	2800      	cmp	r0, #0
 80059d6:	d0e7      	beq.n	80059a8 <_puts_r+0x2c>
 80059d8:	f04f 35ff 	mov.w	r5, #4294967295
 80059dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80059de:	07da      	lsls	r2, r3, #31
 80059e0:	d405      	bmi.n	80059ee <_puts_r+0x72>
 80059e2:	89a3      	ldrh	r3, [r4, #12]
 80059e4:	059b      	lsls	r3, r3, #22
 80059e6:	d402      	bmi.n	80059ee <_puts_r+0x72>
 80059e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059ea:	f000 f999 	bl	8005d20 <__retarget_lock_release_recursive>
 80059ee:	4628      	mov	r0, r5
 80059f0:	bd70      	pop	{r4, r5, r6, pc}
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	da04      	bge.n	8005a00 <_puts_r+0x84>
 80059f6:	69a2      	ldr	r2, [r4, #24]
 80059f8:	429a      	cmp	r2, r3
 80059fa:	dc06      	bgt.n	8005a0a <_puts_r+0x8e>
 80059fc:	290a      	cmp	r1, #10
 80059fe:	d004      	beq.n	8005a0a <_puts_r+0x8e>
 8005a00:	6823      	ldr	r3, [r4, #0]
 8005a02:	1c5a      	adds	r2, r3, #1
 8005a04:	6022      	str	r2, [r4, #0]
 8005a06:	7019      	strb	r1, [r3, #0]
 8005a08:	e7cf      	b.n	80059aa <_puts_r+0x2e>
 8005a0a:	4622      	mov	r2, r4
 8005a0c:	4628      	mov	r0, r5
 8005a0e:	f000 f874 	bl	8005afa <__swbuf_r>
 8005a12:	3001      	adds	r0, #1
 8005a14:	d1c9      	bne.n	80059aa <_puts_r+0x2e>
 8005a16:	e7df      	b.n	80059d8 <_puts_r+0x5c>
 8005a18:	6823      	ldr	r3, [r4, #0]
 8005a1a:	250a      	movs	r5, #10
 8005a1c:	1c5a      	adds	r2, r3, #1
 8005a1e:	6022      	str	r2, [r4, #0]
 8005a20:	701d      	strb	r5, [r3, #0]
 8005a22:	e7db      	b.n	80059dc <_puts_r+0x60>

08005a24 <puts>:
 8005a24:	4b02      	ldr	r3, [pc, #8]	; (8005a30 <puts+0xc>)
 8005a26:	4601      	mov	r1, r0
 8005a28:	6818      	ldr	r0, [r3, #0]
 8005a2a:	f7ff bfa7 	b.w	800597c <_puts_r>
 8005a2e:	bf00      	nop
 8005a30:	200000ac 	.word	0x200000ac

08005a34 <siprintf>:
 8005a34:	b40e      	push	{r1, r2, r3}
 8005a36:	b500      	push	{lr}
 8005a38:	b09c      	sub	sp, #112	; 0x70
 8005a3a:	ab1d      	add	r3, sp, #116	; 0x74
 8005a3c:	9002      	str	r0, [sp, #8]
 8005a3e:	9006      	str	r0, [sp, #24]
 8005a40:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005a44:	4809      	ldr	r0, [pc, #36]	; (8005a6c <siprintf+0x38>)
 8005a46:	9107      	str	r1, [sp, #28]
 8005a48:	9104      	str	r1, [sp, #16]
 8005a4a:	4909      	ldr	r1, [pc, #36]	; (8005a70 <siprintf+0x3c>)
 8005a4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a50:	9105      	str	r1, [sp, #20]
 8005a52:	6800      	ldr	r0, [r0, #0]
 8005a54:	9301      	str	r3, [sp, #4]
 8005a56:	a902      	add	r1, sp, #8
 8005a58:	f002 fc5a 	bl	8008310 <_svfiprintf_r>
 8005a5c:	9b02      	ldr	r3, [sp, #8]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	701a      	strb	r2, [r3, #0]
 8005a62:	b01c      	add	sp, #112	; 0x70
 8005a64:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a68:	b003      	add	sp, #12
 8005a6a:	4770      	bx	lr
 8005a6c:	200000ac 	.word	0x200000ac
 8005a70:	ffff0208 	.word	0xffff0208

08005a74 <__sread>:
 8005a74:	b510      	push	{r4, lr}
 8005a76:	460c      	mov	r4, r1
 8005a78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a7c:	f000 f900 	bl	8005c80 <_read_r>
 8005a80:	2800      	cmp	r0, #0
 8005a82:	bfab      	itete	ge
 8005a84:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005a86:	89a3      	ldrhlt	r3, [r4, #12]
 8005a88:	181b      	addge	r3, r3, r0
 8005a8a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005a8e:	bfac      	ite	ge
 8005a90:	6563      	strge	r3, [r4, #84]	; 0x54
 8005a92:	81a3      	strhlt	r3, [r4, #12]
 8005a94:	bd10      	pop	{r4, pc}

08005a96 <__swrite>:
 8005a96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a9a:	461f      	mov	r7, r3
 8005a9c:	898b      	ldrh	r3, [r1, #12]
 8005a9e:	05db      	lsls	r3, r3, #23
 8005aa0:	4605      	mov	r5, r0
 8005aa2:	460c      	mov	r4, r1
 8005aa4:	4616      	mov	r6, r2
 8005aa6:	d505      	bpl.n	8005ab4 <__swrite+0x1e>
 8005aa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005aac:	2302      	movs	r3, #2
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f000 f8d4 	bl	8005c5c <_lseek_r>
 8005ab4:	89a3      	ldrh	r3, [r4, #12]
 8005ab6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005aba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005abe:	81a3      	strh	r3, [r4, #12]
 8005ac0:	4632      	mov	r2, r6
 8005ac2:	463b      	mov	r3, r7
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005aca:	f000 b8eb 	b.w	8005ca4 <_write_r>

08005ace <__sseek>:
 8005ace:	b510      	push	{r4, lr}
 8005ad0:	460c      	mov	r4, r1
 8005ad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ad6:	f000 f8c1 	bl	8005c5c <_lseek_r>
 8005ada:	1c43      	adds	r3, r0, #1
 8005adc:	89a3      	ldrh	r3, [r4, #12]
 8005ade:	bf15      	itete	ne
 8005ae0:	6560      	strne	r0, [r4, #84]	; 0x54
 8005ae2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005ae6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005aea:	81a3      	strheq	r3, [r4, #12]
 8005aec:	bf18      	it	ne
 8005aee:	81a3      	strhne	r3, [r4, #12]
 8005af0:	bd10      	pop	{r4, pc}

08005af2 <__sclose>:
 8005af2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005af6:	f000 b8a1 	b.w	8005c3c <_close_r>

08005afa <__swbuf_r>:
 8005afa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005afc:	460e      	mov	r6, r1
 8005afe:	4614      	mov	r4, r2
 8005b00:	4605      	mov	r5, r0
 8005b02:	b118      	cbz	r0, 8005b0c <__swbuf_r+0x12>
 8005b04:	6a03      	ldr	r3, [r0, #32]
 8005b06:	b90b      	cbnz	r3, 8005b0c <__swbuf_r+0x12>
 8005b08:	f7ff ff02 	bl	8005910 <__sinit>
 8005b0c:	69a3      	ldr	r3, [r4, #24]
 8005b0e:	60a3      	str	r3, [r4, #8]
 8005b10:	89a3      	ldrh	r3, [r4, #12]
 8005b12:	071a      	lsls	r2, r3, #28
 8005b14:	d525      	bpl.n	8005b62 <__swbuf_r+0x68>
 8005b16:	6923      	ldr	r3, [r4, #16]
 8005b18:	b31b      	cbz	r3, 8005b62 <__swbuf_r+0x68>
 8005b1a:	6823      	ldr	r3, [r4, #0]
 8005b1c:	6922      	ldr	r2, [r4, #16]
 8005b1e:	1a98      	subs	r0, r3, r2
 8005b20:	6963      	ldr	r3, [r4, #20]
 8005b22:	b2f6      	uxtb	r6, r6
 8005b24:	4283      	cmp	r3, r0
 8005b26:	4637      	mov	r7, r6
 8005b28:	dc04      	bgt.n	8005b34 <__swbuf_r+0x3a>
 8005b2a:	4621      	mov	r1, r4
 8005b2c:	4628      	mov	r0, r5
 8005b2e:	f002 fd6f 	bl	8008610 <_fflush_r>
 8005b32:	b9e0      	cbnz	r0, 8005b6e <__swbuf_r+0x74>
 8005b34:	68a3      	ldr	r3, [r4, #8]
 8005b36:	3b01      	subs	r3, #1
 8005b38:	60a3      	str	r3, [r4, #8]
 8005b3a:	6823      	ldr	r3, [r4, #0]
 8005b3c:	1c5a      	adds	r2, r3, #1
 8005b3e:	6022      	str	r2, [r4, #0]
 8005b40:	701e      	strb	r6, [r3, #0]
 8005b42:	6962      	ldr	r2, [r4, #20]
 8005b44:	1c43      	adds	r3, r0, #1
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d004      	beq.n	8005b54 <__swbuf_r+0x5a>
 8005b4a:	89a3      	ldrh	r3, [r4, #12]
 8005b4c:	07db      	lsls	r3, r3, #31
 8005b4e:	d506      	bpl.n	8005b5e <__swbuf_r+0x64>
 8005b50:	2e0a      	cmp	r6, #10
 8005b52:	d104      	bne.n	8005b5e <__swbuf_r+0x64>
 8005b54:	4621      	mov	r1, r4
 8005b56:	4628      	mov	r0, r5
 8005b58:	f002 fd5a 	bl	8008610 <_fflush_r>
 8005b5c:	b938      	cbnz	r0, 8005b6e <__swbuf_r+0x74>
 8005b5e:	4638      	mov	r0, r7
 8005b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b62:	4621      	mov	r1, r4
 8005b64:	4628      	mov	r0, r5
 8005b66:	f000 f805 	bl	8005b74 <__swsetup_r>
 8005b6a:	2800      	cmp	r0, #0
 8005b6c:	d0d5      	beq.n	8005b1a <__swbuf_r+0x20>
 8005b6e:	f04f 37ff 	mov.w	r7, #4294967295
 8005b72:	e7f4      	b.n	8005b5e <__swbuf_r+0x64>

08005b74 <__swsetup_r>:
 8005b74:	b538      	push	{r3, r4, r5, lr}
 8005b76:	4b2a      	ldr	r3, [pc, #168]	; (8005c20 <__swsetup_r+0xac>)
 8005b78:	4605      	mov	r5, r0
 8005b7a:	6818      	ldr	r0, [r3, #0]
 8005b7c:	460c      	mov	r4, r1
 8005b7e:	b118      	cbz	r0, 8005b88 <__swsetup_r+0x14>
 8005b80:	6a03      	ldr	r3, [r0, #32]
 8005b82:	b90b      	cbnz	r3, 8005b88 <__swsetup_r+0x14>
 8005b84:	f7ff fec4 	bl	8005910 <__sinit>
 8005b88:	89a3      	ldrh	r3, [r4, #12]
 8005b8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b8e:	0718      	lsls	r0, r3, #28
 8005b90:	d422      	bmi.n	8005bd8 <__swsetup_r+0x64>
 8005b92:	06d9      	lsls	r1, r3, #27
 8005b94:	d407      	bmi.n	8005ba6 <__swsetup_r+0x32>
 8005b96:	2309      	movs	r3, #9
 8005b98:	602b      	str	r3, [r5, #0]
 8005b9a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005b9e:	81a3      	strh	r3, [r4, #12]
 8005ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba4:	e034      	b.n	8005c10 <__swsetup_r+0x9c>
 8005ba6:	0758      	lsls	r0, r3, #29
 8005ba8:	d512      	bpl.n	8005bd0 <__swsetup_r+0x5c>
 8005baa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bac:	b141      	cbz	r1, 8005bc0 <__swsetup_r+0x4c>
 8005bae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005bb2:	4299      	cmp	r1, r3
 8005bb4:	d002      	beq.n	8005bbc <__swsetup_r+0x48>
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	f000 ff1e 	bl	80069f8 <_free_r>
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	6363      	str	r3, [r4, #52]	; 0x34
 8005bc0:	89a3      	ldrh	r3, [r4, #12]
 8005bc2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005bc6:	81a3      	strh	r3, [r4, #12]
 8005bc8:	2300      	movs	r3, #0
 8005bca:	6063      	str	r3, [r4, #4]
 8005bcc:	6923      	ldr	r3, [r4, #16]
 8005bce:	6023      	str	r3, [r4, #0]
 8005bd0:	89a3      	ldrh	r3, [r4, #12]
 8005bd2:	f043 0308 	orr.w	r3, r3, #8
 8005bd6:	81a3      	strh	r3, [r4, #12]
 8005bd8:	6923      	ldr	r3, [r4, #16]
 8005bda:	b94b      	cbnz	r3, 8005bf0 <__swsetup_r+0x7c>
 8005bdc:	89a3      	ldrh	r3, [r4, #12]
 8005bde:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005be2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005be6:	d003      	beq.n	8005bf0 <__swsetup_r+0x7c>
 8005be8:	4621      	mov	r1, r4
 8005bea:	4628      	mov	r0, r5
 8005bec:	f002 fd5e 	bl	80086ac <__smakebuf_r>
 8005bf0:	89a0      	ldrh	r0, [r4, #12]
 8005bf2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005bf6:	f010 0301 	ands.w	r3, r0, #1
 8005bfa:	d00a      	beq.n	8005c12 <__swsetup_r+0x9e>
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	60a3      	str	r3, [r4, #8]
 8005c00:	6963      	ldr	r3, [r4, #20]
 8005c02:	425b      	negs	r3, r3
 8005c04:	61a3      	str	r3, [r4, #24]
 8005c06:	6923      	ldr	r3, [r4, #16]
 8005c08:	b943      	cbnz	r3, 8005c1c <__swsetup_r+0xa8>
 8005c0a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005c0e:	d1c4      	bne.n	8005b9a <__swsetup_r+0x26>
 8005c10:	bd38      	pop	{r3, r4, r5, pc}
 8005c12:	0781      	lsls	r1, r0, #30
 8005c14:	bf58      	it	pl
 8005c16:	6963      	ldrpl	r3, [r4, #20]
 8005c18:	60a3      	str	r3, [r4, #8]
 8005c1a:	e7f4      	b.n	8005c06 <__swsetup_r+0x92>
 8005c1c:	2000      	movs	r0, #0
 8005c1e:	e7f7      	b.n	8005c10 <__swsetup_r+0x9c>
 8005c20:	200000ac 	.word	0x200000ac

08005c24 <memset>:
 8005c24:	4402      	add	r2, r0
 8005c26:	4603      	mov	r3, r0
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d100      	bne.n	8005c2e <memset+0xa>
 8005c2c:	4770      	bx	lr
 8005c2e:	f803 1b01 	strb.w	r1, [r3], #1
 8005c32:	e7f9      	b.n	8005c28 <memset+0x4>

08005c34 <_localeconv_r>:
 8005c34:	4800      	ldr	r0, [pc, #0]	; (8005c38 <_localeconv_r+0x4>)
 8005c36:	4770      	bx	lr
 8005c38:	200001a0 	.word	0x200001a0

08005c3c <_close_r>:
 8005c3c:	b538      	push	{r3, r4, r5, lr}
 8005c3e:	4d06      	ldr	r5, [pc, #24]	; (8005c58 <_close_r+0x1c>)
 8005c40:	2300      	movs	r3, #0
 8005c42:	4604      	mov	r4, r0
 8005c44:	4608      	mov	r0, r1
 8005c46:	602b      	str	r3, [r5, #0]
 8005c48:	f7fb fccc 	bl	80015e4 <_close>
 8005c4c:	1c43      	adds	r3, r0, #1
 8005c4e:	d102      	bne.n	8005c56 <_close_r+0x1a>
 8005c50:	682b      	ldr	r3, [r5, #0]
 8005c52:	b103      	cbz	r3, 8005c56 <_close_r+0x1a>
 8005c54:	6023      	str	r3, [r4, #0]
 8005c56:	bd38      	pop	{r3, r4, r5, pc}
 8005c58:	20000c78 	.word	0x20000c78

08005c5c <_lseek_r>:
 8005c5c:	b538      	push	{r3, r4, r5, lr}
 8005c5e:	4d07      	ldr	r5, [pc, #28]	; (8005c7c <_lseek_r+0x20>)
 8005c60:	4604      	mov	r4, r0
 8005c62:	4608      	mov	r0, r1
 8005c64:	4611      	mov	r1, r2
 8005c66:	2200      	movs	r2, #0
 8005c68:	602a      	str	r2, [r5, #0]
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	f7fb fcde 	bl	800162c <_lseek>
 8005c70:	1c43      	adds	r3, r0, #1
 8005c72:	d102      	bne.n	8005c7a <_lseek_r+0x1e>
 8005c74:	682b      	ldr	r3, [r5, #0]
 8005c76:	b103      	cbz	r3, 8005c7a <_lseek_r+0x1e>
 8005c78:	6023      	str	r3, [r4, #0]
 8005c7a:	bd38      	pop	{r3, r4, r5, pc}
 8005c7c:	20000c78 	.word	0x20000c78

08005c80 <_read_r>:
 8005c80:	b538      	push	{r3, r4, r5, lr}
 8005c82:	4d07      	ldr	r5, [pc, #28]	; (8005ca0 <_read_r+0x20>)
 8005c84:	4604      	mov	r4, r0
 8005c86:	4608      	mov	r0, r1
 8005c88:	4611      	mov	r1, r2
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	602a      	str	r2, [r5, #0]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	f7fb fc6f 	bl	8001572 <_read>
 8005c94:	1c43      	adds	r3, r0, #1
 8005c96:	d102      	bne.n	8005c9e <_read_r+0x1e>
 8005c98:	682b      	ldr	r3, [r5, #0]
 8005c9a:	b103      	cbz	r3, 8005c9e <_read_r+0x1e>
 8005c9c:	6023      	str	r3, [r4, #0]
 8005c9e:	bd38      	pop	{r3, r4, r5, pc}
 8005ca0:	20000c78 	.word	0x20000c78

08005ca4 <_write_r>:
 8005ca4:	b538      	push	{r3, r4, r5, lr}
 8005ca6:	4d07      	ldr	r5, [pc, #28]	; (8005cc4 <_write_r+0x20>)
 8005ca8:	4604      	mov	r4, r0
 8005caa:	4608      	mov	r0, r1
 8005cac:	4611      	mov	r1, r2
 8005cae:	2200      	movs	r2, #0
 8005cb0:	602a      	str	r2, [r5, #0]
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	f7fb fc7a 	bl	80015ac <_write>
 8005cb8:	1c43      	adds	r3, r0, #1
 8005cba:	d102      	bne.n	8005cc2 <_write_r+0x1e>
 8005cbc:	682b      	ldr	r3, [r5, #0]
 8005cbe:	b103      	cbz	r3, 8005cc2 <_write_r+0x1e>
 8005cc0:	6023      	str	r3, [r4, #0]
 8005cc2:	bd38      	pop	{r3, r4, r5, pc}
 8005cc4:	20000c78 	.word	0x20000c78

08005cc8 <__errno>:
 8005cc8:	4b01      	ldr	r3, [pc, #4]	; (8005cd0 <__errno+0x8>)
 8005cca:	6818      	ldr	r0, [r3, #0]
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	200000ac 	.word	0x200000ac

08005cd4 <__libc_init_array>:
 8005cd4:	b570      	push	{r4, r5, r6, lr}
 8005cd6:	4d0d      	ldr	r5, [pc, #52]	; (8005d0c <__libc_init_array+0x38>)
 8005cd8:	4c0d      	ldr	r4, [pc, #52]	; (8005d10 <__libc_init_array+0x3c>)
 8005cda:	1b64      	subs	r4, r4, r5
 8005cdc:	10a4      	asrs	r4, r4, #2
 8005cde:	2600      	movs	r6, #0
 8005ce0:	42a6      	cmp	r6, r4
 8005ce2:	d109      	bne.n	8005cf8 <__libc_init_array+0x24>
 8005ce4:	4d0b      	ldr	r5, [pc, #44]	; (8005d14 <__libc_init_array+0x40>)
 8005ce6:	4c0c      	ldr	r4, [pc, #48]	; (8005d18 <__libc_init_array+0x44>)
 8005ce8:	f003 fb0e 	bl	8009308 <_init>
 8005cec:	1b64      	subs	r4, r4, r5
 8005cee:	10a4      	asrs	r4, r4, #2
 8005cf0:	2600      	movs	r6, #0
 8005cf2:	42a6      	cmp	r6, r4
 8005cf4:	d105      	bne.n	8005d02 <__libc_init_array+0x2e>
 8005cf6:	bd70      	pop	{r4, r5, r6, pc}
 8005cf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cfc:	4798      	blx	r3
 8005cfe:	3601      	adds	r6, #1
 8005d00:	e7ee      	b.n	8005ce0 <__libc_init_array+0xc>
 8005d02:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d06:	4798      	blx	r3
 8005d08:	3601      	adds	r6, #1
 8005d0a:	e7f2      	b.n	8005cf2 <__libc_init_array+0x1e>
 8005d0c:	0800ecb8 	.word	0x0800ecb8
 8005d10:	0800ecb8 	.word	0x0800ecb8
 8005d14:	0800ecb8 	.word	0x0800ecb8
 8005d18:	0800ecbc 	.word	0x0800ecbc

08005d1c <__retarget_lock_init_recursive>:
 8005d1c:	4770      	bx	lr

08005d1e <__retarget_lock_acquire_recursive>:
 8005d1e:	4770      	bx	lr

08005d20 <__retarget_lock_release_recursive>:
 8005d20:	4770      	bx	lr
	...

08005d24 <nanf>:
 8005d24:	4800      	ldr	r0, [pc, #0]	; (8005d28 <nanf+0x4>)
 8005d26:	4770      	bx	lr
 8005d28:	7fc00000 	.word	0x7fc00000

08005d2c <quorem>:
 8005d2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d30:	6903      	ldr	r3, [r0, #16]
 8005d32:	690c      	ldr	r4, [r1, #16]
 8005d34:	42a3      	cmp	r3, r4
 8005d36:	4607      	mov	r7, r0
 8005d38:	db7b      	blt.n	8005e32 <quorem+0x106>
 8005d3a:	3c01      	subs	r4, #1
 8005d3c:	f101 0814 	add.w	r8, r1, #20
 8005d40:	f100 0514 	add.w	r5, r0, #20
 8005d44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d48:	9301      	str	r3, [sp, #4]
 8005d4a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d52:	3301      	adds	r3, #1
 8005d54:	429a      	cmp	r2, r3
 8005d56:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005d5a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d5e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d62:	d32e      	bcc.n	8005dc2 <quorem+0x96>
 8005d64:	f04f 0e00 	mov.w	lr, #0
 8005d68:	4640      	mov	r0, r8
 8005d6a:	46ac      	mov	ip, r5
 8005d6c:	46f2      	mov	sl, lr
 8005d6e:	f850 2b04 	ldr.w	r2, [r0], #4
 8005d72:	b293      	uxth	r3, r2
 8005d74:	fb06 e303 	mla	r3, r6, r3, lr
 8005d78:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005d7c:	0c1a      	lsrs	r2, r3, #16
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	fb06 220e 	mla	r2, r6, lr, r2
 8005d84:	ebaa 0303 	sub.w	r3, sl, r3
 8005d88:	f8dc a000 	ldr.w	sl, [ip]
 8005d8c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005d90:	b292      	uxth	r2, r2
 8005d92:	fa13 f38a 	uxtah	r3, r3, sl
 8005d96:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005d9a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005da4:	4581      	cmp	r9, r0
 8005da6:	f84c 3b04 	str.w	r3, [ip], #4
 8005daa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005dae:	d2de      	bcs.n	8005d6e <quorem+0x42>
 8005db0:	f855 300b 	ldr.w	r3, [r5, fp]
 8005db4:	b92b      	cbnz	r3, 8005dc2 <quorem+0x96>
 8005db6:	9b01      	ldr	r3, [sp, #4]
 8005db8:	3b04      	subs	r3, #4
 8005dba:	429d      	cmp	r5, r3
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	d32c      	bcc.n	8005e1a <quorem+0xee>
 8005dc0:	613c      	str	r4, [r7, #16]
 8005dc2:	4638      	mov	r0, r7
 8005dc4:	f001 f9dc 	bl	8007180 <__mcmp>
 8005dc8:	2800      	cmp	r0, #0
 8005dca:	db22      	blt.n	8005e12 <quorem+0xe6>
 8005dcc:	3601      	adds	r6, #1
 8005dce:	4629      	mov	r1, r5
 8005dd0:	2000      	movs	r0, #0
 8005dd2:	f858 2b04 	ldr.w	r2, [r8], #4
 8005dd6:	f8d1 c000 	ldr.w	ip, [r1]
 8005dda:	b293      	uxth	r3, r2
 8005ddc:	1ac3      	subs	r3, r0, r3
 8005dde:	0c12      	lsrs	r2, r2, #16
 8005de0:	fa13 f38c 	uxtah	r3, r3, ip
 8005de4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005de8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005df2:	45c1      	cmp	r9, r8
 8005df4:	f841 3b04 	str.w	r3, [r1], #4
 8005df8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005dfc:	d2e9      	bcs.n	8005dd2 <quorem+0xa6>
 8005dfe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e06:	b922      	cbnz	r2, 8005e12 <quorem+0xe6>
 8005e08:	3b04      	subs	r3, #4
 8005e0a:	429d      	cmp	r5, r3
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	d30a      	bcc.n	8005e26 <quorem+0xfa>
 8005e10:	613c      	str	r4, [r7, #16]
 8005e12:	4630      	mov	r0, r6
 8005e14:	b003      	add	sp, #12
 8005e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e1a:	6812      	ldr	r2, [r2, #0]
 8005e1c:	3b04      	subs	r3, #4
 8005e1e:	2a00      	cmp	r2, #0
 8005e20:	d1ce      	bne.n	8005dc0 <quorem+0x94>
 8005e22:	3c01      	subs	r4, #1
 8005e24:	e7c9      	b.n	8005dba <quorem+0x8e>
 8005e26:	6812      	ldr	r2, [r2, #0]
 8005e28:	3b04      	subs	r3, #4
 8005e2a:	2a00      	cmp	r2, #0
 8005e2c:	d1f0      	bne.n	8005e10 <quorem+0xe4>
 8005e2e:	3c01      	subs	r4, #1
 8005e30:	e7eb      	b.n	8005e0a <quorem+0xde>
 8005e32:	2000      	movs	r0, #0
 8005e34:	e7ee      	b.n	8005e14 <quorem+0xe8>
	...

08005e38 <_dtoa_r>:
 8005e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e3c:	69c4      	ldr	r4, [r0, #28]
 8005e3e:	b099      	sub	sp, #100	; 0x64
 8005e40:	4616      	mov	r6, r2
 8005e42:	461f      	mov	r7, r3
 8005e44:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005e48:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005e4c:	4605      	mov	r5, r0
 8005e4e:	b974      	cbnz	r4, 8005e6e <_dtoa_r+0x36>
 8005e50:	2010      	movs	r0, #16
 8005e52:	f000 fe1b 	bl	8006a8c <malloc>
 8005e56:	4602      	mov	r2, r0
 8005e58:	61e8      	str	r0, [r5, #28]
 8005e5a:	b920      	cbnz	r0, 8005e66 <_dtoa_r+0x2e>
 8005e5c:	4baa      	ldr	r3, [pc, #680]	; (8006108 <_dtoa_r+0x2d0>)
 8005e5e:	21ef      	movs	r1, #239	; 0xef
 8005e60:	48aa      	ldr	r0, [pc, #680]	; (800610c <_dtoa_r+0x2d4>)
 8005e62:	f002 fcd1 	bl	8008808 <__assert_func>
 8005e66:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005e6a:	6004      	str	r4, [r0, #0]
 8005e6c:	60c4      	str	r4, [r0, #12]
 8005e6e:	69eb      	ldr	r3, [r5, #28]
 8005e70:	6819      	ldr	r1, [r3, #0]
 8005e72:	b151      	cbz	r1, 8005e8a <_dtoa_r+0x52>
 8005e74:	685a      	ldr	r2, [r3, #4]
 8005e76:	604a      	str	r2, [r1, #4]
 8005e78:	2301      	movs	r3, #1
 8005e7a:	4093      	lsls	r3, r2
 8005e7c:	608b      	str	r3, [r1, #8]
 8005e7e:	4628      	mov	r0, r5
 8005e80:	f000 fef8 	bl	8006c74 <_Bfree>
 8005e84:	69eb      	ldr	r3, [r5, #28]
 8005e86:	2200      	movs	r2, #0
 8005e88:	601a      	str	r2, [r3, #0]
 8005e8a:	1e3b      	subs	r3, r7, #0
 8005e8c:	bfb9      	ittee	lt
 8005e8e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005e92:	9305      	strlt	r3, [sp, #20]
 8005e94:	2300      	movge	r3, #0
 8005e96:	f8c8 3000 	strge.w	r3, [r8]
 8005e9a:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005e9e:	4b9c      	ldr	r3, [pc, #624]	; (8006110 <_dtoa_r+0x2d8>)
 8005ea0:	bfbc      	itt	lt
 8005ea2:	2201      	movlt	r2, #1
 8005ea4:	f8c8 2000 	strlt.w	r2, [r8]
 8005ea8:	ea33 0309 	bics.w	r3, r3, r9
 8005eac:	d119      	bne.n	8005ee2 <_dtoa_r+0xaa>
 8005eae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005eb0:	f242 730f 	movw	r3, #9999	; 0x270f
 8005eb4:	6013      	str	r3, [r2, #0]
 8005eb6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005eba:	4333      	orrs	r3, r6
 8005ebc:	f000 8587 	beq.w	80069ce <_dtoa_r+0xb96>
 8005ec0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005ec2:	b953      	cbnz	r3, 8005eda <_dtoa_r+0xa2>
 8005ec4:	4b93      	ldr	r3, [pc, #588]	; (8006114 <_dtoa_r+0x2dc>)
 8005ec6:	e023      	b.n	8005f10 <_dtoa_r+0xd8>
 8005ec8:	4b93      	ldr	r3, [pc, #588]	; (8006118 <_dtoa_r+0x2e0>)
 8005eca:	9303      	str	r3, [sp, #12]
 8005ecc:	3308      	adds	r3, #8
 8005ece:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005ed0:	6013      	str	r3, [r2, #0]
 8005ed2:	9803      	ldr	r0, [sp, #12]
 8005ed4:	b019      	add	sp, #100	; 0x64
 8005ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eda:	4b8e      	ldr	r3, [pc, #568]	; (8006114 <_dtoa_r+0x2dc>)
 8005edc:	9303      	str	r3, [sp, #12]
 8005ede:	3303      	adds	r3, #3
 8005ee0:	e7f5      	b.n	8005ece <_dtoa_r+0x96>
 8005ee2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005ee6:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005eea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005eee:	2200      	movs	r2, #0
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	f7fa fde9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ef6:	4680      	mov	r8, r0
 8005ef8:	b160      	cbz	r0, 8005f14 <_dtoa_r+0xdc>
 8005efa:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005efc:	2301      	movs	r3, #1
 8005efe:	6013      	str	r3, [r2, #0]
 8005f00:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	f000 8560 	beq.w	80069c8 <_dtoa_r+0xb90>
 8005f08:	4b84      	ldr	r3, [pc, #528]	; (800611c <_dtoa_r+0x2e4>)
 8005f0a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005f0c:	6013      	str	r3, [r2, #0]
 8005f0e:	3b01      	subs	r3, #1
 8005f10:	9303      	str	r3, [sp, #12]
 8005f12:	e7de      	b.n	8005ed2 <_dtoa_r+0x9a>
 8005f14:	ab16      	add	r3, sp, #88	; 0x58
 8005f16:	9301      	str	r3, [sp, #4]
 8005f18:	ab17      	add	r3, sp, #92	; 0x5c
 8005f1a:	9300      	str	r3, [sp, #0]
 8005f1c:	4628      	mov	r0, r5
 8005f1e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005f22:	f001 fa39 	bl	8007398 <__d2b>
 8005f26:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005f2a:	4682      	mov	sl, r0
 8005f2c:	2c00      	cmp	r4, #0
 8005f2e:	d07d      	beq.n	800602c <_dtoa_r+0x1f4>
 8005f30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f32:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005f36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f3e:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005f42:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005f46:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	4b74      	ldr	r3, [pc, #464]	; (8006120 <_dtoa_r+0x2e8>)
 8005f50:	f7fa f99a 	bl	8000288 <__aeabi_dsub>
 8005f54:	a366      	add	r3, pc, #408	; (adr r3, 80060f0 <_dtoa_r+0x2b8>)
 8005f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f5a:	f7fa fb4d 	bl	80005f8 <__aeabi_dmul>
 8005f5e:	a366      	add	r3, pc, #408	; (adr r3, 80060f8 <_dtoa_r+0x2c0>)
 8005f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f64:	f7fa f992 	bl	800028c <__adddf3>
 8005f68:	4606      	mov	r6, r0
 8005f6a:	4620      	mov	r0, r4
 8005f6c:	460f      	mov	r7, r1
 8005f6e:	f7fa fad9 	bl	8000524 <__aeabi_i2d>
 8005f72:	a363      	add	r3, pc, #396	; (adr r3, 8006100 <_dtoa_r+0x2c8>)
 8005f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f78:	f7fa fb3e 	bl	80005f8 <__aeabi_dmul>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	460b      	mov	r3, r1
 8005f80:	4630      	mov	r0, r6
 8005f82:	4639      	mov	r1, r7
 8005f84:	f7fa f982 	bl	800028c <__adddf3>
 8005f88:	4606      	mov	r6, r0
 8005f8a:	460f      	mov	r7, r1
 8005f8c:	f7fa fde4 	bl	8000b58 <__aeabi_d2iz>
 8005f90:	2200      	movs	r2, #0
 8005f92:	4683      	mov	fp, r0
 8005f94:	2300      	movs	r3, #0
 8005f96:	4630      	mov	r0, r6
 8005f98:	4639      	mov	r1, r7
 8005f9a:	f7fa fd9f 	bl	8000adc <__aeabi_dcmplt>
 8005f9e:	b148      	cbz	r0, 8005fb4 <_dtoa_r+0x17c>
 8005fa0:	4658      	mov	r0, fp
 8005fa2:	f7fa fabf 	bl	8000524 <__aeabi_i2d>
 8005fa6:	4632      	mov	r2, r6
 8005fa8:	463b      	mov	r3, r7
 8005faa:	f7fa fd8d 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fae:	b908      	cbnz	r0, 8005fb4 <_dtoa_r+0x17c>
 8005fb0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005fb4:	f1bb 0f16 	cmp.w	fp, #22
 8005fb8:	d856      	bhi.n	8006068 <_dtoa_r+0x230>
 8005fba:	4b5a      	ldr	r3, [pc, #360]	; (8006124 <_dtoa_r+0x2ec>)
 8005fbc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005fc8:	f7fa fd88 	bl	8000adc <__aeabi_dcmplt>
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	d04d      	beq.n	800606c <_dtoa_r+0x234>
 8005fd0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fd8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005fda:	1b1b      	subs	r3, r3, r4
 8005fdc:	1e5a      	subs	r2, r3, #1
 8005fde:	bf44      	itt	mi
 8005fe0:	f1c3 0901 	rsbmi	r9, r3, #1
 8005fe4:	2300      	movmi	r3, #0
 8005fe6:	9209      	str	r2, [sp, #36]	; 0x24
 8005fe8:	bf54      	ite	pl
 8005fea:	f04f 0900 	movpl.w	r9, #0
 8005fee:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005ff0:	f1bb 0f00 	cmp.w	fp, #0
 8005ff4:	db3c      	blt.n	8006070 <_dtoa_r+0x238>
 8005ff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ff8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8005ffc:	445b      	add	r3, fp
 8005ffe:	9309      	str	r3, [sp, #36]	; 0x24
 8006000:	2300      	movs	r3, #0
 8006002:	930a      	str	r3, [sp, #40]	; 0x28
 8006004:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006006:	2b09      	cmp	r3, #9
 8006008:	d866      	bhi.n	80060d8 <_dtoa_r+0x2a0>
 800600a:	2b05      	cmp	r3, #5
 800600c:	bfc4      	itt	gt
 800600e:	3b04      	subgt	r3, #4
 8006010:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006012:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006014:	f1a3 0302 	sub.w	r3, r3, #2
 8006018:	bfcc      	ite	gt
 800601a:	2400      	movgt	r4, #0
 800601c:	2401      	movle	r4, #1
 800601e:	2b03      	cmp	r3, #3
 8006020:	f200 8084 	bhi.w	800612c <_dtoa_r+0x2f4>
 8006024:	e8df f003 	tbb	[pc, r3]
 8006028:	5637392c 	.word	0x5637392c
 800602c:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006030:	441c      	add	r4, r3
 8006032:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006036:	2b20      	cmp	r3, #32
 8006038:	bfc1      	itttt	gt
 800603a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800603e:	fa09 f903 	lslgt.w	r9, r9, r3
 8006042:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8006046:	fa26 f303 	lsrgt.w	r3, r6, r3
 800604a:	bfd6      	itet	le
 800604c:	f1c3 0320 	rsble	r3, r3, #32
 8006050:	ea49 0003 	orrgt.w	r0, r9, r3
 8006054:	fa06 f003 	lslle.w	r0, r6, r3
 8006058:	f7fa fa54 	bl	8000504 <__aeabi_ui2d>
 800605c:	2201      	movs	r2, #1
 800605e:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006062:	3c01      	subs	r4, #1
 8006064:	9213      	str	r2, [sp, #76]	; 0x4c
 8006066:	e770      	b.n	8005f4a <_dtoa_r+0x112>
 8006068:	2301      	movs	r3, #1
 800606a:	e7b4      	b.n	8005fd6 <_dtoa_r+0x19e>
 800606c:	900f      	str	r0, [sp, #60]	; 0x3c
 800606e:	e7b3      	b.n	8005fd8 <_dtoa_r+0x1a0>
 8006070:	f1cb 0300 	rsb	r3, fp, #0
 8006074:	930a      	str	r3, [sp, #40]	; 0x28
 8006076:	2300      	movs	r3, #0
 8006078:	eba9 090b 	sub.w	r9, r9, fp
 800607c:	930e      	str	r3, [sp, #56]	; 0x38
 800607e:	e7c1      	b.n	8006004 <_dtoa_r+0x1cc>
 8006080:	2300      	movs	r3, #0
 8006082:	930b      	str	r3, [sp, #44]	; 0x2c
 8006084:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006086:	2b00      	cmp	r3, #0
 8006088:	dc53      	bgt.n	8006132 <_dtoa_r+0x2fa>
 800608a:	2301      	movs	r3, #1
 800608c:	9306      	str	r3, [sp, #24]
 800608e:	9308      	str	r3, [sp, #32]
 8006090:	461a      	mov	r2, r3
 8006092:	9223      	str	r2, [sp, #140]	; 0x8c
 8006094:	e00b      	b.n	80060ae <_dtoa_r+0x276>
 8006096:	2301      	movs	r3, #1
 8006098:	e7f3      	b.n	8006082 <_dtoa_r+0x24a>
 800609a:	2300      	movs	r3, #0
 800609c:	930b      	str	r3, [sp, #44]	; 0x2c
 800609e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80060a0:	445b      	add	r3, fp
 80060a2:	9306      	str	r3, [sp, #24]
 80060a4:	3301      	adds	r3, #1
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	9308      	str	r3, [sp, #32]
 80060aa:	bfb8      	it	lt
 80060ac:	2301      	movlt	r3, #1
 80060ae:	69e8      	ldr	r0, [r5, #28]
 80060b0:	2100      	movs	r1, #0
 80060b2:	2204      	movs	r2, #4
 80060b4:	f102 0614 	add.w	r6, r2, #20
 80060b8:	429e      	cmp	r6, r3
 80060ba:	d93e      	bls.n	800613a <_dtoa_r+0x302>
 80060bc:	6041      	str	r1, [r0, #4]
 80060be:	4628      	mov	r0, r5
 80060c0:	f000 fd98 	bl	8006bf4 <_Balloc>
 80060c4:	9003      	str	r0, [sp, #12]
 80060c6:	2800      	cmp	r0, #0
 80060c8:	d13a      	bne.n	8006140 <_dtoa_r+0x308>
 80060ca:	4b17      	ldr	r3, [pc, #92]	; (8006128 <_dtoa_r+0x2f0>)
 80060cc:	4602      	mov	r2, r0
 80060ce:	f240 11af 	movw	r1, #431	; 0x1af
 80060d2:	e6c5      	b.n	8005e60 <_dtoa_r+0x28>
 80060d4:	2301      	movs	r3, #1
 80060d6:	e7e1      	b.n	800609c <_dtoa_r+0x264>
 80060d8:	2401      	movs	r4, #1
 80060da:	2300      	movs	r3, #0
 80060dc:	9322      	str	r3, [sp, #136]	; 0x88
 80060de:	940b      	str	r4, [sp, #44]	; 0x2c
 80060e0:	f04f 33ff 	mov.w	r3, #4294967295
 80060e4:	9306      	str	r3, [sp, #24]
 80060e6:	9308      	str	r3, [sp, #32]
 80060e8:	2200      	movs	r2, #0
 80060ea:	2312      	movs	r3, #18
 80060ec:	e7d1      	b.n	8006092 <_dtoa_r+0x25a>
 80060ee:	bf00      	nop
 80060f0:	636f4361 	.word	0x636f4361
 80060f4:	3fd287a7 	.word	0x3fd287a7
 80060f8:	8b60c8b3 	.word	0x8b60c8b3
 80060fc:	3fc68a28 	.word	0x3fc68a28
 8006100:	509f79fb 	.word	0x509f79fb
 8006104:	3fd34413 	.word	0x3fd34413
 8006108:	0800e8ce 	.word	0x0800e8ce
 800610c:	0800e8e5 	.word	0x0800e8e5
 8006110:	7ff00000 	.word	0x7ff00000
 8006114:	0800e8ca 	.word	0x0800e8ca
 8006118:	0800e8c1 	.word	0x0800e8c1
 800611c:	0800e899 	.word	0x0800e899
 8006120:	3ff80000 	.word	0x3ff80000
 8006124:	0800e9d0 	.word	0x0800e9d0
 8006128:	0800e93d 	.word	0x0800e93d
 800612c:	2301      	movs	r3, #1
 800612e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006130:	e7d6      	b.n	80060e0 <_dtoa_r+0x2a8>
 8006132:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006134:	9306      	str	r3, [sp, #24]
 8006136:	9308      	str	r3, [sp, #32]
 8006138:	e7b9      	b.n	80060ae <_dtoa_r+0x276>
 800613a:	3101      	adds	r1, #1
 800613c:	0052      	lsls	r2, r2, #1
 800613e:	e7b9      	b.n	80060b4 <_dtoa_r+0x27c>
 8006140:	69eb      	ldr	r3, [r5, #28]
 8006142:	9a03      	ldr	r2, [sp, #12]
 8006144:	601a      	str	r2, [r3, #0]
 8006146:	9b08      	ldr	r3, [sp, #32]
 8006148:	2b0e      	cmp	r3, #14
 800614a:	f200 80a8 	bhi.w	800629e <_dtoa_r+0x466>
 800614e:	2c00      	cmp	r4, #0
 8006150:	f000 80a5 	beq.w	800629e <_dtoa_r+0x466>
 8006154:	f1bb 0f00 	cmp.w	fp, #0
 8006158:	dd34      	ble.n	80061c4 <_dtoa_r+0x38c>
 800615a:	4b9a      	ldr	r3, [pc, #616]	; (80063c4 <_dtoa_r+0x58c>)
 800615c:	f00b 020f 	and.w	r2, fp, #15
 8006160:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006164:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006168:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800616c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006170:	ea4f 142b 	mov.w	r4, fp, asr #4
 8006174:	d016      	beq.n	80061a4 <_dtoa_r+0x36c>
 8006176:	4b94      	ldr	r3, [pc, #592]	; (80063c8 <_dtoa_r+0x590>)
 8006178:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800617c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006180:	f7fa fb64 	bl	800084c <__aeabi_ddiv>
 8006184:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006188:	f004 040f 	and.w	r4, r4, #15
 800618c:	2703      	movs	r7, #3
 800618e:	4e8e      	ldr	r6, [pc, #568]	; (80063c8 <_dtoa_r+0x590>)
 8006190:	b954      	cbnz	r4, 80061a8 <_dtoa_r+0x370>
 8006192:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006196:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800619a:	f7fa fb57 	bl	800084c <__aeabi_ddiv>
 800619e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80061a2:	e029      	b.n	80061f8 <_dtoa_r+0x3c0>
 80061a4:	2702      	movs	r7, #2
 80061a6:	e7f2      	b.n	800618e <_dtoa_r+0x356>
 80061a8:	07e1      	lsls	r1, r4, #31
 80061aa:	d508      	bpl.n	80061be <_dtoa_r+0x386>
 80061ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80061b0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80061b4:	f7fa fa20 	bl	80005f8 <__aeabi_dmul>
 80061b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80061bc:	3701      	adds	r7, #1
 80061be:	1064      	asrs	r4, r4, #1
 80061c0:	3608      	adds	r6, #8
 80061c2:	e7e5      	b.n	8006190 <_dtoa_r+0x358>
 80061c4:	f000 80a5 	beq.w	8006312 <_dtoa_r+0x4da>
 80061c8:	f1cb 0400 	rsb	r4, fp, #0
 80061cc:	4b7d      	ldr	r3, [pc, #500]	; (80063c4 <_dtoa_r+0x58c>)
 80061ce:	4e7e      	ldr	r6, [pc, #504]	; (80063c8 <_dtoa_r+0x590>)
 80061d0:	f004 020f 	and.w	r2, r4, #15
 80061d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80061e0:	f7fa fa0a 	bl	80005f8 <__aeabi_dmul>
 80061e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80061e8:	1124      	asrs	r4, r4, #4
 80061ea:	2300      	movs	r3, #0
 80061ec:	2702      	movs	r7, #2
 80061ee:	2c00      	cmp	r4, #0
 80061f0:	f040 8084 	bne.w	80062fc <_dtoa_r+0x4c4>
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d1d2      	bne.n	800619e <_dtoa_r+0x366>
 80061f8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80061fc:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006200:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006202:	2b00      	cmp	r3, #0
 8006204:	f000 8087 	beq.w	8006316 <_dtoa_r+0x4de>
 8006208:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800620c:	4b6f      	ldr	r3, [pc, #444]	; (80063cc <_dtoa_r+0x594>)
 800620e:	2200      	movs	r2, #0
 8006210:	f7fa fc64 	bl	8000adc <__aeabi_dcmplt>
 8006214:	2800      	cmp	r0, #0
 8006216:	d07e      	beq.n	8006316 <_dtoa_r+0x4de>
 8006218:	9b08      	ldr	r3, [sp, #32]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d07b      	beq.n	8006316 <_dtoa_r+0x4de>
 800621e:	9b06      	ldr	r3, [sp, #24]
 8006220:	2b00      	cmp	r3, #0
 8006222:	dd38      	ble.n	8006296 <_dtoa_r+0x45e>
 8006224:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006228:	4b69      	ldr	r3, [pc, #420]	; (80063d0 <_dtoa_r+0x598>)
 800622a:	2200      	movs	r2, #0
 800622c:	f7fa f9e4 	bl	80005f8 <__aeabi_dmul>
 8006230:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006234:	9c06      	ldr	r4, [sp, #24]
 8006236:	f10b 38ff 	add.w	r8, fp, #4294967295
 800623a:	3701      	adds	r7, #1
 800623c:	4638      	mov	r0, r7
 800623e:	f7fa f971 	bl	8000524 <__aeabi_i2d>
 8006242:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006246:	f7fa f9d7 	bl	80005f8 <__aeabi_dmul>
 800624a:	4b62      	ldr	r3, [pc, #392]	; (80063d4 <_dtoa_r+0x59c>)
 800624c:	2200      	movs	r2, #0
 800624e:	f7fa f81d 	bl	800028c <__adddf3>
 8006252:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006256:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800625a:	9611      	str	r6, [sp, #68]	; 0x44
 800625c:	2c00      	cmp	r4, #0
 800625e:	d15d      	bne.n	800631c <_dtoa_r+0x4e4>
 8006260:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006264:	4b5c      	ldr	r3, [pc, #368]	; (80063d8 <_dtoa_r+0x5a0>)
 8006266:	2200      	movs	r2, #0
 8006268:	f7fa f80e 	bl	8000288 <__aeabi_dsub>
 800626c:	4602      	mov	r2, r0
 800626e:	460b      	mov	r3, r1
 8006270:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006274:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006276:	4633      	mov	r3, r6
 8006278:	f7fa fc4e 	bl	8000b18 <__aeabi_dcmpgt>
 800627c:	2800      	cmp	r0, #0
 800627e:	f040 8295 	bne.w	80067ac <_dtoa_r+0x974>
 8006282:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006286:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006288:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800628c:	f7fa fc26 	bl	8000adc <__aeabi_dcmplt>
 8006290:	2800      	cmp	r0, #0
 8006292:	f040 8289 	bne.w	80067a8 <_dtoa_r+0x970>
 8006296:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800629a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800629e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f2c0 8151 	blt.w	8006548 <_dtoa_r+0x710>
 80062a6:	f1bb 0f0e 	cmp.w	fp, #14
 80062aa:	f300 814d 	bgt.w	8006548 <_dtoa_r+0x710>
 80062ae:	4b45      	ldr	r3, [pc, #276]	; (80063c4 <_dtoa_r+0x58c>)
 80062b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80062b4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80062b8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80062bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80062be:	2b00      	cmp	r3, #0
 80062c0:	f280 80da 	bge.w	8006478 <_dtoa_r+0x640>
 80062c4:	9b08      	ldr	r3, [sp, #32]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	f300 80d6 	bgt.w	8006478 <_dtoa_r+0x640>
 80062cc:	f040 826b 	bne.w	80067a6 <_dtoa_r+0x96e>
 80062d0:	4b41      	ldr	r3, [pc, #260]	; (80063d8 <_dtoa_r+0x5a0>)
 80062d2:	2200      	movs	r2, #0
 80062d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062d8:	f7fa f98e 	bl	80005f8 <__aeabi_dmul>
 80062dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062e0:	f7fa fc10 	bl	8000b04 <__aeabi_dcmpge>
 80062e4:	9c08      	ldr	r4, [sp, #32]
 80062e6:	4626      	mov	r6, r4
 80062e8:	2800      	cmp	r0, #0
 80062ea:	f040 8241 	bne.w	8006770 <_dtoa_r+0x938>
 80062ee:	9f03      	ldr	r7, [sp, #12]
 80062f0:	2331      	movs	r3, #49	; 0x31
 80062f2:	f807 3b01 	strb.w	r3, [r7], #1
 80062f6:	f10b 0b01 	add.w	fp, fp, #1
 80062fa:	e23d      	b.n	8006778 <_dtoa_r+0x940>
 80062fc:	07e2      	lsls	r2, r4, #31
 80062fe:	d505      	bpl.n	800630c <_dtoa_r+0x4d4>
 8006300:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006304:	f7fa f978 	bl	80005f8 <__aeabi_dmul>
 8006308:	3701      	adds	r7, #1
 800630a:	2301      	movs	r3, #1
 800630c:	1064      	asrs	r4, r4, #1
 800630e:	3608      	adds	r6, #8
 8006310:	e76d      	b.n	80061ee <_dtoa_r+0x3b6>
 8006312:	2702      	movs	r7, #2
 8006314:	e770      	b.n	80061f8 <_dtoa_r+0x3c0>
 8006316:	9c08      	ldr	r4, [sp, #32]
 8006318:	46d8      	mov	r8, fp
 800631a:	e78f      	b.n	800623c <_dtoa_r+0x404>
 800631c:	9903      	ldr	r1, [sp, #12]
 800631e:	4b29      	ldr	r3, [pc, #164]	; (80063c4 <_dtoa_r+0x58c>)
 8006320:	4421      	add	r1, r4
 8006322:	9112      	str	r1, [sp, #72]	; 0x48
 8006324:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006326:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800632a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800632e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006332:	2900      	cmp	r1, #0
 8006334:	d054      	beq.n	80063e0 <_dtoa_r+0x5a8>
 8006336:	4929      	ldr	r1, [pc, #164]	; (80063dc <_dtoa_r+0x5a4>)
 8006338:	2000      	movs	r0, #0
 800633a:	f7fa fa87 	bl	800084c <__aeabi_ddiv>
 800633e:	463b      	mov	r3, r7
 8006340:	4632      	mov	r2, r6
 8006342:	f7f9 ffa1 	bl	8000288 <__aeabi_dsub>
 8006346:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800634a:	9f03      	ldr	r7, [sp, #12]
 800634c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006350:	f7fa fc02 	bl	8000b58 <__aeabi_d2iz>
 8006354:	4604      	mov	r4, r0
 8006356:	f7fa f8e5 	bl	8000524 <__aeabi_i2d>
 800635a:	4602      	mov	r2, r0
 800635c:	460b      	mov	r3, r1
 800635e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006362:	f7f9 ff91 	bl	8000288 <__aeabi_dsub>
 8006366:	3430      	adds	r4, #48	; 0x30
 8006368:	4602      	mov	r2, r0
 800636a:	460b      	mov	r3, r1
 800636c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006370:	f807 4b01 	strb.w	r4, [r7], #1
 8006374:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006378:	f7fa fbb0 	bl	8000adc <__aeabi_dcmplt>
 800637c:	2800      	cmp	r0, #0
 800637e:	d173      	bne.n	8006468 <_dtoa_r+0x630>
 8006380:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006384:	4911      	ldr	r1, [pc, #68]	; (80063cc <_dtoa_r+0x594>)
 8006386:	2000      	movs	r0, #0
 8006388:	f7f9 ff7e 	bl	8000288 <__aeabi_dsub>
 800638c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006390:	f7fa fba4 	bl	8000adc <__aeabi_dcmplt>
 8006394:	2800      	cmp	r0, #0
 8006396:	f040 80b6 	bne.w	8006506 <_dtoa_r+0x6ce>
 800639a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800639c:	429f      	cmp	r7, r3
 800639e:	f43f af7a 	beq.w	8006296 <_dtoa_r+0x45e>
 80063a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80063a6:	4b0a      	ldr	r3, [pc, #40]	; (80063d0 <_dtoa_r+0x598>)
 80063a8:	2200      	movs	r2, #0
 80063aa:	f7fa f925 	bl	80005f8 <__aeabi_dmul>
 80063ae:	4b08      	ldr	r3, [pc, #32]	; (80063d0 <_dtoa_r+0x598>)
 80063b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80063b4:	2200      	movs	r2, #0
 80063b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063ba:	f7fa f91d 	bl	80005f8 <__aeabi_dmul>
 80063be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063c2:	e7c3      	b.n	800634c <_dtoa_r+0x514>
 80063c4:	0800e9d0 	.word	0x0800e9d0
 80063c8:	0800e9a8 	.word	0x0800e9a8
 80063cc:	3ff00000 	.word	0x3ff00000
 80063d0:	40240000 	.word	0x40240000
 80063d4:	401c0000 	.word	0x401c0000
 80063d8:	40140000 	.word	0x40140000
 80063dc:	3fe00000 	.word	0x3fe00000
 80063e0:	4630      	mov	r0, r6
 80063e2:	4639      	mov	r1, r7
 80063e4:	f7fa f908 	bl	80005f8 <__aeabi_dmul>
 80063e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80063ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80063ee:	9c03      	ldr	r4, [sp, #12]
 80063f0:	9314      	str	r3, [sp, #80]	; 0x50
 80063f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063f6:	f7fa fbaf 	bl	8000b58 <__aeabi_d2iz>
 80063fa:	9015      	str	r0, [sp, #84]	; 0x54
 80063fc:	f7fa f892 	bl	8000524 <__aeabi_i2d>
 8006400:	4602      	mov	r2, r0
 8006402:	460b      	mov	r3, r1
 8006404:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006408:	f7f9 ff3e 	bl	8000288 <__aeabi_dsub>
 800640c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800640e:	3330      	adds	r3, #48	; 0x30
 8006410:	f804 3b01 	strb.w	r3, [r4], #1
 8006414:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006416:	429c      	cmp	r4, r3
 8006418:	4606      	mov	r6, r0
 800641a:	460f      	mov	r7, r1
 800641c:	f04f 0200 	mov.w	r2, #0
 8006420:	d124      	bne.n	800646c <_dtoa_r+0x634>
 8006422:	4bb0      	ldr	r3, [pc, #704]	; (80066e4 <_dtoa_r+0x8ac>)
 8006424:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006428:	f7f9 ff30 	bl	800028c <__adddf3>
 800642c:	4602      	mov	r2, r0
 800642e:	460b      	mov	r3, r1
 8006430:	4630      	mov	r0, r6
 8006432:	4639      	mov	r1, r7
 8006434:	f7fa fb70 	bl	8000b18 <__aeabi_dcmpgt>
 8006438:	2800      	cmp	r0, #0
 800643a:	d163      	bne.n	8006504 <_dtoa_r+0x6cc>
 800643c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006440:	49a8      	ldr	r1, [pc, #672]	; (80066e4 <_dtoa_r+0x8ac>)
 8006442:	2000      	movs	r0, #0
 8006444:	f7f9 ff20 	bl	8000288 <__aeabi_dsub>
 8006448:	4602      	mov	r2, r0
 800644a:	460b      	mov	r3, r1
 800644c:	4630      	mov	r0, r6
 800644e:	4639      	mov	r1, r7
 8006450:	f7fa fb44 	bl	8000adc <__aeabi_dcmplt>
 8006454:	2800      	cmp	r0, #0
 8006456:	f43f af1e 	beq.w	8006296 <_dtoa_r+0x45e>
 800645a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800645c:	1e7b      	subs	r3, r7, #1
 800645e:	9314      	str	r3, [sp, #80]	; 0x50
 8006460:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006464:	2b30      	cmp	r3, #48	; 0x30
 8006466:	d0f8      	beq.n	800645a <_dtoa_r+0x622>
 8006468:	46c3      	mov	fp, r8
 800646a:	e03b      	b.n	80064e4 <_dtoa_r+0x6ac>
 800646c:	4b9e      	ldr	r3, [pc, #632]	; (80066e8 <_dtoa_r+0x8b0>)
 800646e:	f7fa f8c3 	bl	80005f8 <__aeabi_dmul>
 8006472:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006476:	e7bc      	b.n	80063f2 <_dtoa_r+0x5ba>
 8006478:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800647c:	9f03      	ldr	r7, [sp, #12]
 800647e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006482:	4640      	mov	r0, r8
 8006484:	4649      	mov	r1, r9
 8006486:	f7fa f9e1 	bl	800084c <__aeabi_ddiv>
 800648a:	f7fa fb65 	bl	8000b58 <__aeabi_d2iz>
 800648e:	4604      	mov	r4, r0
 8006490:	f7fa f848 	bl	8000524 <__aeabi_i2d>
 8006494:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006498:	f7fa f8ae 	bl	80005f8 <__aeabi_dmul>
 800649c:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	4640      	mov	r0, r8
 80064a6:	4649      	mov	r1, r9
 80064a8:	f7f9 feee 	bl	8000288 <__aeabi_dsub>
 80064ac:	f807 6b01 	strb.w	r6, [r7], #1
 80064b0:	9e03      	ldr	r6, [sp, #12]
 80064b2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80064b6:	1bbe      	subs	r6, r7, r6
 80064b8:	45b4      	cmp	ip, r6
 80064ba:	4602      	mov	r2, r0
 80064bc:	460b      	mov	r3, r1
 80064be:	d136      	bne.n	800652e <_dtoa_r+0x6f6>
 80064c0:	f7f9 fee4 	bl	800028c <__adddf3>
 80064c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064c8:	4680      	mov	r8, r0
 80064ca:	4689      	mov	r9, r1
 80064cc:	f7fa fb24 	bl	8000b18 <__aeabi_dcmpgt>
 80064d0:	bb58      	cbnz	r0, 800652a <_dtoa_r+0x6f2>
 80064d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064d6:	4640      	mov	r0, r8
 80064d8:	4649      	mov	r1, r9
 80064da:	f7fa faf5 	bl	8000ac8 <__aeabi_dcmpeq>
 80064de:	b108      	cbz	r0, 80064e4 <_dtoa_r+0x6ac>
 80064e0:	07e3      	lsls	r3, r4, #31
 80064e2:	d422      	bmi.n	800652a <_dtoa_r+0x6f2>
 80064e4:	4651      	mov	r1, sl
 80064e6:	4628      	mov	r0, r5
 80064e8:	f000 fbc4 	bl	8006c74 <_Bfree>
 80064ec:	2300      	movs	r3, #0
 80064ee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80064f0:	703b      	strb	r3, [r7, #0]
 80064f2:	f10b 0301 	add.w	r3, fp, #1
 80064f6:	6013      	str	r3, [r2, #0]
 80064f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	f43f ace9 	beq.w	8005ed2 <_dtoa_r+0x9a>
 8006500:	601f      	str	r7, [r3, #0]
 8006502:	e4e6      	b.n	8005ed2 <_dtoa_r+0x9a>
 8006504:	4627      	mov	r7, r4
 8006506:	463b      	mov	r3, r7
 8006508:	461f      	mov	r7, r3
 800650a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800650e:	2a39      	cmp	r2, #57	; 0x39
 8006510:	d107      	bne.n	8006522 <_dtoa_r+0x6ea>
 8006512:	9a03      	ldr	r2, [sp, #12]
 8006514:	429a      	cmp	r2, r3
 8006516:	d1f7      	bne.n	8006508 <_dtoa_r+0x6d0>
 8006518:	9903      	ldr	r1, [sp, #12]
 800651a:	2230      	movs	r2, #48	; 0x30
 800651c:	f108 0801 	add.w	r8, r8, #1
 8006520:	700a      	strb	r2, [r1, #0]
 8006522:	781a      	ldrb	r2, [r3, #0]
 8006524:	3201      	adds	r2, #1
 8006526:	701a      	strb	r2, [r3, #0]
 8006528:	e79e      	b.n	8006468 <_dtoa_r+0x630>
 800652a:	46d8      	mov	r8, fp
 800652c:	e7eb      	b.n	8006506 <_dtoa_r+0x6ce>
 800652e:	4b6e      	ldr	r3, [pc, #440]	; (80066e8 <_dtoa_r+0x8b0>)
 8006530:	2200      	movs	r2, #0
 8006532:	f7fa f861 	bl	80005f8 <__aeabi_dmul>
 8006536:	2200      	movs	r2, #0
 8006538:	2300      	movs	r3, #0
 800653a:	4680      	mov	r8, r0
 800653c:	4689      	mov	r9, r1
 800653e:	f7fa fac3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006542:	2800      	cmp	r0, #0
 8006544:	d09b      	beq.n	800647e <_dtoa_r+0x646>
 8006546:	e7cd      	b.n	80064e4 <_dtoa_r+0x6ac>
 8006548:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800654a:	2a00      	cmp	r2, #0
 800654c:	f000 80c4 	beq.w	80066d8 <_dtoa_r+0x8a0>
 8006550:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006552:	2a01      	cmp	r2, #1
 8006554:	f300 80a8 	bgt.w	80066a8 <_dtoa_r+0x870>
 8006558:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800655a:	2a00      	cmp	r2, #0
 800655c:	f000 80a0 	beq.w	80066a0 <_dtoa_r+0x868>
 8006560:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006564:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006566:	464f      	mov	r7, r9
 8006568:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800656a:	2101      	movs	r1, #1
 800656c:	441a      	add	r2, r3
 800656e:	4628      	mov	r0, r5
 8006570:	4499      	add	r9, r3
 8006572:	9209      	str	r2, [sp, #36]	; 0x24
 8006574:	f000 fc7e 	bl	8006e74 <__i2b>
 8006578:	4606      	mov	r6, r0
 800657a:	b15f      	cbz	r7, 8006594 <_dtoa_r+0x75c>
 800657c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800657e:	2b00      	cmp	r3, #0
 8006580:	dd08      	ble.n	8006594 <_dtoa_r+0x75c>
 8006582:	42bb      	cmp	r3, r7
 8006584:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006586:	bfa8      	it	ge
 8006588:	463b      	movge	r3, r7
 800658a:	eba9 0903 	sub.w	r9, r9, r3
 800658e:	1aff      	subs	r7, r7, r3
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	9309      	str	r3, [sp, #36]	; 0x24
 8006594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006596:	b1f3      	cbz	r3, 80065d6 <_dtoa_r+0x79e>
 8006598:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800659a:	2b00      	cmp	r3, #0
 800659c:	f000 80a0 	beq.w	80066e0 <_dtoa_r+0x8a8>
 80065a0:	2c00      	cmp	r4, #0
 80065a2:	dd10      	ble.n	80065c6 <_dtoa_r+0x78e>
 80065a4:	4631      	mov	r1, r6
 80065a6:	4622      	mov	r2, r4
 80065a8:	4628      	mov	r0, r5
 80065aa:	f000 fd23 	bl	8006ff4 <__pow5mult>
 80065ae:	4652      	mov	r2, sl
 80065b0:	4601      	mov	r1, r0
 80065b2:	4606      	mov	r6, r0
 80065b4:	4628      	mov	r0, r5
 80065b6:	f000 fc73 	bl	8006ea0 <__multiply>
 80065ba:	4651      	mov	r1, sl
 80065bc:	4680      	mov	r8, r0
 80065be:	4628      	mov	r0, r5
 80065c0:	f000 fb58 	bl	8006c74 <_Bfree>
 80065c4:	46c2      	mov	sl, r8
 80065c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065c8:	1b1a      	subs	r2, r3, r4
 80065ca:	d004      	beq.n	80065d6 <_dtoa_r+0x79e>
 80065cc:	4651      	mov	r1, sl
 80065ce:	4628      	mov	r0, r5
 80065d0:	f000 fd10 	bl	8006ff4 <__pow5mult>
 80065d4:	4682      	mov	sl, r0
 80065d6:	2101      	movs	r1, #1
 80065d8:	4628      	mov	r0, r5
 80065da:	f000 fc4b 	bl	8006e74 <__i2b>
 80065de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	4604      	mov	r4, r0
 80065e4:	f340 8082 	ble.w	80066ec <_dtoa_r+0x8b4>
 80065e8:	461a      	mov	r2, r3
 80065ea:	4601      	mov	r1, r0
 80065ec:	4628      	mov	r0, r5
 80065ee:	f000 fd01 	bl	8006ff4 <__pow5mult>
 80065f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	4604      	mov	r4, r0
 80065f8:	dd7b      	ble.n	80066f2 <_dtoa_r+0x8ba>
 80065fa:	f04f 0800 	mov.w	r8, #0
 80065fe:	6923      	ldr	r3, [r4, #16]
 8006600:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006604:	6918      	ldr	r0, [r3, #16]
 8006606:	f000 fbe7 	bl	8006dd8 <__hi0bits>
 800660a:	f1c0 0020 	rsb	r0, r0, #32
 800660e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006610:	4418      	add	r0, r3
 8006612:	f010 001f 	ands.w	r0, r0, #31
 8006616:	f000 8092 	beq.w	800673e <_dtoa_r+0x906>
 800661a:	f1c0 0320 	rsb	r3, r0, #32
 800661e:	2b04      	cmp	r3, #4
 8006620:	f340 8085 	ble.w	800672e <_dtoa_r+0x8f6>
 8006624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006626:	f1c0 001c 	rsb	r0, r0, #28
 800662a:	4403      	add	r3, r0
 800662c:	4481      	add	r9, r0
 800662e:	4407      	add	r7, r0
 8006630:	9309      	str	r3, [sp, #36]	; 0x24
 8006632:	f1b9 0f00 	cmp.w	r9, #0
 8006636:	dd05      	ble.n	8006644 <_dtoa_r+0x80c>
 8006638:	4651      	mov	r1, sl
 800663a:	464a      	mov	r2, r9
 800663c:	4628      	mov	r0, r5
 800663e:	f000 fd33 	bl	80070a8 <__lshift>
 8006642:	4682      	mov	sl, r0
 8006644:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006646:	2b00      	cmp	r3, #0
 8006648:	dd05      	ble.n	8006656 <_dtoa_r+0x81e>
 800664a:	4621      	mov	r1, r4
 800664c:	461a      	mov	r2, r3
 800664e:	4628      	mov	r0, r5
 8006650:	f000 fd2a 	bl	80070a8 <__lshift>
 8006654:	4604      	mov	r4, r0
 8006656:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006658:	2b00      	cmp	r3, #0
 800665a:	d072      	beq.n	8006742 <_dtoa_r+0x90a>
 800665c:	4621      	mov	r1, r4
 800665e:	4650      	mov	r0, sl
 8006660:	f000 fd8e 	bl	8007180 <__mcmp>
 8006664:	2800      	cmp	r0, #0
 8006666:	da6c      	bge.n	8006742 <_dtoa_r+0x90a>
 8006668:	2300      	movs	r3, #0
 800666a:	4651      	mov	r1, sl
 800666c:	220a      	movs	r2, #10
 800666e:	4628      	mov	r0, r5
 8006670:	f000 fb22 	bl	8006cb8 <__multadd>
 8006674:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006676:	f10b 3bff 	add.w	fp, fp, #4294967295
 800667a:	4682      	mov	sl, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	f000 81ad 	beq.w	80069dc <_dtoa_r+0xba4>
 8006682:	2300      	movs	r3, #0
 8006684:	4631      	mov	r1, r6
 8006686:	220a      	movs	r2, #10
 8006688:	4628      	mov	r0, r5
 800668a:	f000 fb15 	bl	8006cb8 <__multadd>
 800668e:	9b06      	ldr	r3, [sp, #24]
 8006690:	2b00      	cmp	r3, #0
 8006692:	4606      	mov	r6, r0
 8006694:	f300 8093 	bgt.w	80067be <_dtoa_r+0x986>
 8006698:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800669a:	2b02      	cmp	r3, #2
 800669c:	dc59      	bgt.n	8006752 <_dtoa_r+0x91a>
 800669e:	e08e      	b.n	80067be <_dtoa_r+0x986>
 80066a0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80066a2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80066a6:	e75d      	b.n	8006564 <_dtoa_r+0x72c>
 80066a8:	9b08      	ldr	r3, [sp, #32]
 80066aa:	1e5c      	subs	r4, r3, #1
 80066ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066ae:	42a3      	cmp	r3, r4
 80066b0:	bfbf      	itttt	lt
 80066b2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80066b4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80066b6:	940a      	strlt	r4, [sp, #40]	; 0x28
 80066b8:	1ae3      	sublt	r3, r4, r3
 80066ba:	bfb4      	ite	lt
 80066bc:	18d2      	addlt	r2, r2, r3
 80066be:	1b1c      	subge	r4, r3, r4
 80066c0:	9b08      	ldr	r3, [sp, #32]
 80066c2:	bfbc      	itt	lt
 80066c4:	920e      	strlt	r2, [sp, #56]	; 0x38
 80066c6:	2400      	movlt	r4, #0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	bfb5      	itete	lt
 80066cc:	eba9 0703 	sublt.w	r7, r9, r3
 80066d0:	9b08      	ldrge	r3, [sp, #32]
 80066d2:	2300      	movlt	r3, #0
 80066d4:	464f      	movge	r7, r9
 80066d6:	e747      	b.n	8006568 <_dtoa_r+0x730>
 80066d8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80066da:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80066dc:	464f      	mov	r7, r9
 80066de:	e74c      	b.n	800657a <_dtoa_r+0x742>
 80066e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066e2:	e773      	b.n	80065cc <_dtoa_r+0x794>
 80066e4:	3fe00000 	.word	0x3fe00000
 80066e8:	40240000 	.word	0x40240000
 80066ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	dc18      	bgt.n	8006724 <_dtoa_r+0x8ec>
 80066f2:	9b04      	ldr	r3, [sp, #16]
 80066f4:	b9b3      	cbnz	r3, 8006724 <_dtoa_r+0x8ec>
 80066f6:	9b05      	ldr	r3, [sp, #20]
 80066f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066fc:	b993      	cbnz	r3, 8006724 <_dtoa_r+0x8ec>
 80066fe:	9b05      	ldr	r3, [sp, #20]
 8006700:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006704:	0d1b      	lsrs	r3, r3, #20
 8006706:	051b      	lsls	r3, r3, #20
 8006708:	b17b      	cbz	r3, 800672a <_dtoa_r+0x8f2>
 800670a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800670c:	3301      	adds	r3, #1
 800670e:	f109 0901 	add.w	r9, r9, #1
 8006712:	9309      	str	r3, [sp, #36]	; 0x24
 8006714:	f04f 0801 	mov.w	r8, #1
 8006718:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800671a:	2b00      	cmp	r3, #0
 800671c:	f47f af6f 	bne.w	80065fe <_dtoa_r+0x7c6>
 8006720:	2001      	movs	r0, #1
 8006722:	e774      	b.n	800660e <_dtoa_r+0x7d6>
 8006724:	f04f 0800 	mov.w	r8, #0
 8006728:	e7f6      	b.n	8006718 <_dtoa_r+0x8e0>
 800672a:	4698      	mov	r8, r3
 800672c:	e7f4      	b.n	8006718 <_dtoa_r+0x8e0>
 800672e:	d080      	beq.n	8006632 <_dtoa_r+0x7fa>
 8006730:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006732:	331c      	adds	r3, #28
 8006734:	441a      	add	r2, r3
 8006736:	4499      	add	r9, r3
 8006738:	441f      	add	r7, r3
 800673a:	9209      	str	r2, [sp, #36]	; 0x24
 800673c:	e779      	b.n	8006632 <_dtoa_r+0x7fa>
 800673e:	4603      	mov	r3, r0
 8006740:	e7f6      	b.n	8006730 <_dtoa_r+0x8f8>
 8006742:	9b08      	ldr	r3, [sp, #32]
 8006744:	2b00      	cmp	r3, #0
 8006746:	dc34      	bgt.n	80067b2 <_dtoa_r+0x97a>
 8006748:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800674a:	2b02      	cmp	r3, #2
 800674c:	dd31      	ble.n	80067b2 <_dtoa_r+0x97a>
 800674e:	9b08      	ldr	r3, [sp, #32]
 8006750:	9306      	str	r3, [sp, #24]
 8006752:	9b06      	ldr	r3, [sp, #24]
 8006754:	b963      	cbnz	r3, 8006770 <_dtoa_r+0x938>
 8006756:	4621      	mov	r1, r4
 8006758:	2205      	movs	r2, #5
 800675a:	4628      	mov	r0, r5
 800675c:	f000 faac 	bl	8006cb8 <__multadd>
 8006760:	4601      	mov	r1, r0
 8006762:	4604      	mov	r4, r0
 8006764:	4650      	mov	r0, sl
 8006766:	f000 fd0b 	bl	8007180 <__mcmp>
 800676a:	2800      	cmp	r0, #0
 800676c:	f73f adbf 	bgt.w	80062ee <_dtoa_r+0x4b6>
 8006770:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006772:	9f03      	ldr	r7, [sp, #12]
 8006774:	ea6f 0b03 	mvn.w	fp, r3
 8006778:	f04f 0800 	mov.w	r8, #0
 800677c:	4621      	mov	r1, r4
 800677e:	4628      	mov	r0, r5
 8006780:	f000 fa78 	bl	8006c74 <_Bfree>
 8006784:	2e00      	cmp	r6, #0
 8006786:	f43f aead 	beq.w	80064e4 <_dtoa_r+0x6ac>
 800678a:	f1b8 0f00 	cmp.w	r8, #0
 800678e:	d005      	beq.n	800679c <_dtoa_r+0x964>
 8006790:	45b0      	cmp	r8, r6
 8006792:	d003      	beq.n	800679c <_dtoa_r+0x964>
 8006794:	4641      	mov	r1, r8
 8006796:	4628      	mov	r0, r5
 8006798:	f000 fa6c 	bl	8006c74 <_Bfree>
 800679c:	4631      	mov	r1, r6
 800679e:	4628      	mov	r0, r5
 80067a0:	f000 fa68 	bl	8006c74 <_Bfree>
 80067a4:	e69e      	b.n	80064e4 <_dtoa_r+0x6ac>
 80067a6:	2400      	movs	r4, #0
 80067a8:	4626      	mov	r6, r4
 80067aa:	e7e1      	b.n	8006770 <_dtoa_r+0x938>
 80067ac:	46c3      	mov	fp, r8
 80067ae:	4626      	mov	r6, r4
 80067b0:	e59d      	b.n	80062ee <_dtoa_r+0x4b6>
 80067b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f000 80c8 	beq.w	800694a <_dtoa_r+0xb12>
 80067ba:	9b08      	ldr	r3, [sp, #32]
 80067bc:	9306      	str	r3, [sp, #24]
 80067be:	2f00      	cmp	r7, #0
 80067c0:	dd05      	ble.n	80067ce <_dtoa_r+0x996>
 80067c2:	4631      	mov	r1, r6
 80067c4:	463a      	mov	r2, r7
 80067c6:	4628      	mov	r0, r5
 80067c8:	f000 fc6e 	bl	80070a8 <__lshift>
 80067cc:	4606      	mov	r6, r0
 80067ce:	f1b8 0f00 	cmp.w	r8, #0
 80067d2:	d05b      	beq.n	800688c <_dtoa_r+0xa54>
 80067d4:	6871      	ldr	r1, [r6, #4]
 80067d6:	4628      	mov	r0, r5
 80067d8:	f000 fa0c 	bl	8006bf4 <_Balloc>
 80067dc:	4607      	mov	r7, r0
 80067de:	b928      	cbnz	r0, 80067ec <_dtoa_r+0x9b4>
 80067e0:	4b82      	ldr	r3, [pc, #520]	; (80069ec <_dtoa_r+0xbb4>)
 80067e2:	4602      	mov	r2, r0
 80067e4:	f240 21ef 	movw	r1, #751	; 0x2ef
 80067e8:	f7ff bb3a 	b.w	8005e60 <_dtoa_r+0x28>
 80067ec:	6932      	ldr	r2, [r6, #16]
 80067ee:	3202      	adds	r2, #2
 80067f0:	0092      	lsls	r2, r2, #2
 80067f2:	f106 010c 	add.w	r1, r6, #12
 80067f6:	300c      	adds	r0, #12
 80067f8:	f001 fff2 	bl	80087e0 <memcpy>
 80067fc:	2201      	movs	r2, #1
 80067fe:	4639      	mov	r1, r7
 8006800:	4628      	mov	r0, r5
 8006802:	f000 fc51 	bl	80070a8 <__lshift>
 8006806:	9b03      	ldr	r3, [sp, #12]
 8006808:	9a03      	ldr	r2, [sp, #12]
 800680a:	3301      	adds	r3, #1
 800680c:	9308      	str	r3, [sp, #32]
 800680e:	9b06      	ldr	r3, [sp, #24]
 8006810:	4413      	add	r3, r2
 8006812:	930b      	str	r3, [sp, #44]	; 0x2c
 8006814:	9b04      	ldr	r3, [sp, #16]
 8006816:	f003 0301 	and.w	r3, r3, #1
 800681a:	46b0      	mov	r8, r6
 800681c:	930a      	str	r3, [sp, #40]	; 0x28
 800681e:	4606      	mov	r6, r0
 8006820:	9b08      	ldr	r3, [sp, #32]
 8006822:	4621      	mov	r1, r4
 8006824:	3b01      	subs	r3, #1
 8006826:	4650      	mov	r0, sl
 8006828:	9304      	str	r3, [sp, #16]
 800682a:	f7ff fa7f 	bl	8005d2c <quorem>
 800682e:	4641      	mov	r1, r8
 8006830:	9006      	str	r0, [sp, #24]
 8006832:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006836:	4650      	mov	r0, sl
 8006838:	f000 fca2 	bl	8007180 <__mcmp>
 800683c:	4632      	mov	r2, r6
 800683e:	9009      	str	r0, [sp, #36]	; 0x24
 8006840:	4621      	mov	r1, r4
 8006842:	4628      	mov	r0, r5
 8006844:	f000 fcb8 	bl	80071b8 <__mdiff>
 8006848:	68c2      	ldr	r2, [r0, #12]
 800684a:	4607      	mov	r7, r0
 800684c:	bb02      	cbnz	r2, 8006890 <_dtoa_r+0xa58>
 800684e:	4601      	mov	r1, r0
 8006850:	4650      	mov	r0, sl
 8006852:	f000 fc95 	bl	8007180 <__mcmp>
 8006856:	4602      	mov	r2, r0
 8006858:	4639      	mov	r1, r7
 800685a:	4628      	mov	r0, r5
 800685c:	920c      	str	r2, [sp, #48]	; 0x30
 800685e:	f000 fa09 	bl	8006c74 <_Bfree>
 8006862:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006864:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006866:	9f08      	ldr	r7, [sp, #32]
 8006868:	ea43 0102 	orr.w	r1, r3, r2
 800686c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800686e:	4319      	orrs	r1, r3
 8006870:	d110      	bne.n	8006894 <_dtoa_r+0xa5c>
 8006872:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006876:	d029      	beq.n	80068cc <_dtoa_r+0xa94>
 8006878:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800687a:	2b00      	cmp	r3, #0
 800687c:	dd02      	ble.n	8006884 <_dtoa_r+0xa4c>
 800687e:	9b06      	ldr	r3, [sp, #24]
 8006880:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006884:	9b04      	ldr	r3, [sp, #16]
 8006886:	f883 9000 	strb.w	r9, [r3]
 800688a:	e777      	b.n	800677c <_dtoa_r+0x944>
 800688c:	4630      	mov	r0, r6
 800688e:	e7ba      	b.n	8006806 <_dtoa_r+0x9ce>
 8006890:	2201      	movs	r2, #1
 8006892:	e7e1      	b.n	8006858 <_dtoa_r+0xa20>
 8006894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006896:	2b00      	cmp	r3, #0
 8006898:	db04      	blt.n	80068a4 <_dtoa_r+0xa6c>
 800689a:	9922      	ldr	r1, [sp, #136]	; 0x88
 800689c:	430b      	orrs	r3, r1
 800689e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80068a0:	430b      	orrs	r3, r1
 80068a2:	d120      	bne.n	80068e6 <_dtoa_r+0xaae>
 80068a4:	2a00      	cmp	r2, #0
 80068a6:	dded      	ble.n	8006884 <_dtoa_r+0xa4c>
 80068a8:	4651      	mov	r1, sl
 80068aa:	2201      	movs	r2, #1
 80068ac:	4628      	mov	r0, r5
 80068ae:	f000 fbfb 	bl	80070a8 <__lshift>
 80068b2:	4621      	mov	r1, r4
 80068b4:	4682      	mov	sl, r0
 80068b6:	f000 fc63 	bl	8007180 <__mcmp>
 80068ba:	2800      	cmp	r0, #0
 80068bc:	dc03      	bgt.n	80068c6 <_dtoa_r+0xa8e>
 80068be:	d1e1      	bne.n	8006884 <_dtoa_r+0xa4c>
 80068c0:	f019 0f01 	tst.w	r9, #1
 80068c4:	d0de      	beq.n	8006884 <_dtoa_r+0xa4c>
 80068c6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80068ca:	d1d8      	bne.n	800687e <_dtoa_r+0xa46>
 80068cc:	9a04      	ldr	r2, [sp, #16]
 80068ce:	2339      	movs	r3, #57	; 0x39
 80068d0:	7013      	strb	r3, [r2, #0]
 80068d2:	463b      	mov	r3, r7
 80068d4:	461f      	mov	r7, r3
 80068d6:	3b01      	subs	r3, #1
 80068d8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80068dc:	2a39      	cmp	r2, #57	; 0x39
 80068de:	d06c      	beq.n	80069ba <_dtoa_r+0xb82>
 80068e0:	3201      	adds	r2, #1
 80068e2:	701a      	strb	r2, [r3, #0]
 80068e4:	e74a      	b.n	800677c <_dtoa_r+0x944>
 80068e6:	2a00      	cmp	r2, #0
 80068e8:	dd07      	ble.n	80068fa <_dtoa_r+0xac2>
 80068ea:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80068ee:	d0ed      	beq.n	80068cc <_dtoa_r+0xa94>
 80068f0:	9a04      	ldr	r2, [sp, #16]
 80068f2:	f109 0301 	add.w	r3, r9, #1
 80068f6:	7013      	strb	r3, [r2, #0]
 80068f8:	e740      	b.n	800677c <_dtoa_r+0x944>
 80068fa:	9b08      	ldr	r3, [sp, #32]
 80068fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80068fe:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006902:	4293      	cmp	r3, r2
 8006904:	d043      	beq.n	800698e <_dtoa_r+0xb56>
 8006906:	4651      	mov	r1, sl
 8006908:	2300      	movs	r3, #0
 800690a:	220a      	movs	r2, #10
 800690c:	4628      	mov	r0, r5
 800690e:	f000 f9d3 	bl	8006cb8 <__multadd>
 8006912:	45b0      	cmp	r8, r6
 8006914:	4682      	mov	sl, r0
 8006916:	f04f 0300 	mov.w	r3, #0
 800691a:	f04f 020a 	mov.w	r2, #10
 800691e:	4641      	mov	r1, r8
 8006920:	4628      	mov	r0, r5
 8006922:	d107      	bne.n	8006934 <_dtoa_r+0xafc>
 8006924:	f000 f9c8 	bl	8006cb8 <__multadd>
 8006928:	4680      	mov	r8, r0
 800692a:	4606      	mov	r6, r0
 800692c:	9b08      	ldr	r3, [sp, #32]
 800692e:	3301      	adds	r3, #1
 8006930:	9308      	str	r3, [sp, #32]
 8006932:	e775      	b.n	8006820 <_dtoa_r+0x9e8>
 8006934:	f000 f9c0 	bl	8006cb8 <__multadd>
 8006938:	4631      	mov	r1, r6
 800693a:	4680      	mov	r8, r0
 800693c:	2300      	movs	r3, #0
 800693e:	220a      	movs	r2, #10
 8006940:	4628      	mov	r0, r5
 8006942:	f000 f9b9 	bl	8006cb8 <__multadd>
 8006946:	4606      	mov	r6, r0
 8006948:	e7f0      	b.n	800692c <_dtoa_r+0xaf4>
 800694a:	9b08      	ldr	r3, [sp, #32]
 800694c:	9306      	str	r3, [sp, #24]
 800694e:	9f03      	ldr	r7, [sp, #12]
 8006950:	4621      	mov	r1, r4
 8006952:	4650      	mov	r0, sl
 8006954:	f7ff f9ea 	bl	8005d2c <quorem>
 8006958:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800695c:	9b03      	ldr	r3, [sp, #12]
 800695e:	f807 9b01 	strb.w	r9, [r7], #1
 8006962:	1afa      	subs	r2, r7, r3
 8006964:	9b06      	ldr	r3, [sp, #24]
 8006966:	4293      	cmp	r3, r2
 8006968:	dd07      	ble.n	800697a <_dtoa_r+0xb42>
 800696a:	4651      	mov	r1, sl
 800696c:	2300      	movs	r3, #0
 800696e:	220a      	movs	r2, #10
 8006970:	4628      	mov	r0, r5
 8006972:	f000 f9a1 	bl	8006cb8 <__multadd>
 8006976:	4682      	mov	sl, r0
 8006978:	e7ea      	b.n	8006950 <_dtoa_r+0xb18>
 800697a:	9b06      	ldr	r3, [sp, #24]
 800697c:	2b00      	cmp	r3, #0
 800697e:	bfc8      	it	gt
 8006980:	461f      	movgt	r7, r3
 8006982:	9b03      	ldr	r3, [sp, #12]
 8006984:	bfd8      	it	le
 8006986:	2701      	movle	r7, #1
 8006988:	441f      	add	r7, r3
 800698a:	f04f 0800 	mov.w	r8, #0
 800698e:	4651      	mov	r1, sl
 8006990:	2201      	movs	r2, #1
 8006992:	4628      	mov	r0, r5
 8006994:	f000 fb88 	bl	80070a8 <__lshift>
 8006998:	4621      	mov	r1, r4
 800699a:	4682      	mov	sl, r0
 800699c:	f000 fbf0 	bl	8007180 <__mcmp>
 80069a0:	2800      	cmp	r0, #0
 80069a2:	dc96      	bgt.n	80068d2 <_dtoa_r+0xa9a>
 80069a4:	d102      	bne.n	80069ac <_dtoa_r+0xb74>
 80069a6:	f019 0f01 	tst.w	r9, #1
 80069aa:	d192      	bne.n	80068d2 <_dtoa_r+0xa9a>
 80069ac:	463b      	mov	r3, r7
 80069ae:	461f      	mov	r7, r3
 80069b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069b4:	2a30      	cmp	r2, #48	; 0x30
 80069b6:	d0fa      	beq.n	80069ae <_dtoa_r+0xb76>
 80069b8:	e6e0      	b.n	800677c <_dtoa_r+0x944>
 80069ba:	9a03      	ldr	r2, [sp, #12]
 80069bc:	429a      	cmp	r2, r3
 80069be:	d189      	bne.n	80068d4 <_dtoa_r+0xa9c>
 80069c0:	f10b 0b01 	add.w	fp, fp, #1
 80069c4:	2331      	movs	r3, #49	; 0x31
 80069c6:	e796      	b.n	80068f6 <_dtoa_r+0xabe>
 80069c8:	4b09      	ldr	r3, [pc, #36]	; (80069f0 <_dtoa_r+0xbb8>)
 80069ca:	f7ff baa1 	b.w	8005f10 <_dtoa_r+0xd8>
 80069ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	f47f aa79 	bne.w	8005ec8 <_dtoa_r+0x90>
 80069d6:	4b07      	ldr	r3, [pc, #28]	; (80069f4 <_dtoa_r+0xbbc>)
 80069d8:	f7ff ba9a 	b.w	8005f10 <_dtoa_r+0xd8>
 80069dc:	9b06      	ldr	r3, [sp, #24]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	dcb5      	bgt.n	800694e <_dtoa_r+0xb16>
 80069e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80069e4:	2b02      	cmp	r3, #2
 80069e6:	f73f aeb4 	bgt.w	8006752 <_dtoa_r+0x91a>
 80069ea:	e7b0      	b.n	800694e <_dtoa_r+0xb16>
 80069ec:	0800e93d 	.word	0x0800e93d
 80069f0:	0800e898 	.word	0x0800e898
 80069f4:	0800e8c1 	.word	0x0800e8c1

080069f8 <_free_r>:
 80069f8:	b538      	push	{r3, r4, r5, lr}
 80069fa:	4605      	mov	r5, r0
 80069fc:	2900      	cmp	r1, #0
 80069fe:	d041      	beq.n	8006a84 <_free_r+0x8c>
 8006a00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a04:	1f0c      	subs	r4, r1, #4
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	bfb8      	it	lt
 8006a0a:	18e4      	addlt	r4, r4, r3
 8006a0c:	f000 f8e6 	bl	8006bdc <__malloc_lock>
 8006a10:	4a1d      	ldr	r2, [pc, #116]	; (8006a88 <_free_r+0x90>)
 8006a12:	6813      	ldr	r3, [r2, #0]
 8006a14:	b933      	cbnz	r3, 8006a24 <_free_r+0x2c>
 8006a16:	6063      	str	r3, [r4, #4]
 8006a18:	6014      	str	r4, [r2, #0]
 8006a1a:	4628      	mov	r0, r5
 8006a1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a20:	f000 b8e2 	b.w	8006be8 <__malloc_unlock>
 8006a24:	42a3      	cmp	r3, r4
 8006a26:	d908      	bls.n	8006a3a <_free_r+0x42>
 8006a28:	6820      	ldr	r0, [r4, #0]
 8006a2a:	1821      	adds	r1, r4, r0
 8006a2c:	428b      	cmp	r3, r1
 8006a2e:	bf01      	itttt	eq
 8006a30:	6819      	ldreq	r1, [r3, #0]
 8006a32:	685b      	ldreq	r3, [r3, #4]
 8006a34:	1809      	addeq	r1, r1, r0
 8006a36:	6021      	streq	r1, [r4, #0]
 8006a38:	e7ed      	b.n	8006a16 <_free_r+0x1e>
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	b10b      	cbz	r3, 8006a44 <_free_r+0x4c>
 8006a40:	42a3      	cmp	r3, r4
 8006a42:	d9fa      	bls.n	8006a3a <_free_r+0x42>
 8006a44:	6811      	ldr	r1, [r2, #0]
 8006a46:	1850      	adds	r0, r2, r1
 8006a48:	42a0      	cmp	r0, r4
 8006a4a:	d10b      	bne.n	8006a64 <_free_r+0x6c>
 8006a4c:	6820      	ldr	r0, [r4, #0]
 8006a4e:	4401      	add	r1, r0
 8006a50:	1850      	adds	r0, r2, r1
 8006a52:	4283      	cmp	r3, r0
 8006a54:	6011      	str	r1, [r2, #0]
 8006a56:	d1e0      	bne.n	8006a1a <_free_r+0x22>
 8006a58:	6818      	ldr	r0, [r3, #0]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	6053      	str	r3, [r2, #4]
 8006a5e:	4408      	add	r0, r1
 8006a60:	6010      	str	r0, [r2, #0]
 8006a62:	e7da      	b.n	8006a1a <_free_r+0x22>
 8006a64:	d902      	bls.n	8006a6c <_free_r+0x74>
 8006a66:	230c      	movs	r3, #12
 8006a68:	602b      	str	r3, [r5, #0]
 8006a6a:	e7d6      	b.n	8006a1a <_free_r+0x22>
 8006a6c:	6820      	ldr	r0, [r4, #0]
 8006a6e:	1821      	adds	r1, r4, r0
 8006a70:	428b      	cmp	r3, r1
 8006a72:	bf04      	itt	eq
 8006a74:	6819      	ldreq	r1, [r3, #0]
 8006a76:	685b      	ldreq	r3, [r3, #4]
 8006a78:	6063      	str	r3, [r4, #4]
 8006a7a:	bf04      	itt	eq
 8006a7c:	1809      	addeq	r1, r1, r0
 8006a7e:	6021      	streq	r1, [r4, #0]
 8006a80:	6054      	str	r4, [r2, #4]
 8006a82:	e7ca      	b.n	8006a1a <_free_r+0x22>
 8006a84:	bd38      	pop	{r3, r4, r5, pc}
 8006a86:	bf00      	nop
 8006a88:	20000c80 	.word	0x20000c80

08006a8c <malloc>:
 8006a8c:	4b02      	ldr	r3, [pc, #8]	; (8006a98 <malloc+0xc>)
 8006a8e:	4601      	mov	r1, r0
 8006a90:	6818      	ldr	r0, [r3, #0]
 8006a92:	f000 b823 	b.w	8006adc <_malloc_r>
 8006a96:	bf00      	nop
 8006a98:	200000ac 	.word	0x200000ac

08006a9c <sbrk_aligned>:
 8006a9c:	b570      	push	{r4, r5, r6, lr}
 8006a9e:	4e0e      	ldr	r6, [pc, #56]	; (8006ad8 <sbrk_aligned+0x3c>)
 8006aa0:	460c      	mov	r4, r1
 8006aa2:	6831      	ldr	r1, [r6, #0]
 8006aa4:	4605      	mov	r5, r0
 8006aa6:	b911      	cbnz	r1, 8006aae <sbrk_aligned+0x12>
 8006aa8:	f001 fe8a 	bl	80087c0 <_sbrk_r>
 8006aac:	6030      	str	r0, [r6, #0]
 8006aae:	4621      	mov	r1, r4
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	f001 fe85 	bl	80087c0 <_sbrk_r>
 8006ab6:	1c43      	adds	r3, r0, #1
 8006ab8:	d00a      	beq.n	8006ad0 <sbrk_aligned+0x34>
 8006aba:	1cc4      	adds	r4, r0, #3
 8006abc:	f024 0403 	bic.w	r4, r4, #3
 8006ac0:	42a0      	cmp	r0, r4
 8006ac2:	d007      	beq.n	8006ad4 <sbrk_aligned+0x38>
 8006ac4:	1a21      	subs	r1, r4, r0
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	f001 fe7a 	bl	80087c0 <_sbrk_r>
 8006acc:	3001      	adds	r0, #1
 8006ace:	d101      	bne.n	8006ad4 <sbrk_aligned+0x38>
 8006ad0:	f04f 34ff 	mov.w	r4, #4294967295
 8006ad4:	4620      	mov	r0, r4
 8006ad6:	bd70      	pop	{r4, r5, r6, pc}
 8006ad8:	20000c84 	.word	0x20000c84

08006adc <_malloc_r>:
 8006adc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ae0:	1ccd      	adds	r5, r1, #3
 8006ae2:	f025 0503 	bic.w	r5, r5, #3
 8006ae6:	3508      	adds	r5, #8
 8006ae8:	2d0c      	cmp	r5, #12
 8006aea:	bf38      	it	cc
 8006aec:	250c      	movcc	r5, #12
 8006aee:	2d00      	cmp	r5, #0
 8006af0:	4607      	mov	r7, r0
 8006af2:	db01      	blt.n	8006af8 <_malloc_r+0x1c>
 8006af4:	42a9      	cmp	r1, r5
 8006af6:	d905      	bls.n	8006b04 <_malloc_r+0x28>
 8006af8:	230c      	movs	r3, #12
 8006afa:	603b      	str	r3, [r7, #0]
 8006afc:	2600      	movs	r6, #0
 8006afe:	4630      	mov	r0, r6
 8006b00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b04:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006bd8 <_malloc_r+0xfc>
 8006b08:	f000 f868 	bl	8006bdc <__malloc_lock>
 8006b0c:	f8d8 3000 	ldr.w	r3, [r8]
 8006b10:	461c      	mov	r4, r3
 8006b12:	bb5c      	cbnz	r4, 8006b6c <_malloc_r+0x90>
 8006b14:	4629      	mov	r1, r5
 8006b16:	4638      	mov	r0, r7
 8006b18:	f7ff ffc0 	bl	8006a9c <sbrk_aligned>
 8006b1c:	1c43      	adds	r3, r0, #1
 8006b1e:	4604      	mov	r4, r0
 8006b20:	d155      	bne.n	8006bce <_malloc_r+0xf2>
 8006b22:	f8d8 4000 	ldr.w	r4, [r8]
 8006b26:	4626      	mov	r6, r4
 8006b28:	2e00      	cmp	r6, #0
 8006b2a:	d145      	bne.n	8006bb8 <_malloc_r+0xdc>
 8006b2c:	2c00      	cmp	r4, #0
 8006b2e:	d048      	beq.n	8006bc2 <_malloc_r+0xe6>
 8006b30:	6823      	ldr	r3, [r4, #0]
 8006b32:	4631      	mov	r1, r6
 8006b34:	4638      	mov	r0, r7
 8006b36:	eb04 0903 	add.w	r9, r4, r3
 8006b3a:	f001 fe41 	bl	80087c0 <_sbrk_r>
 8006b3e:	4581      	cmp	r9, r0
 8006b40:	d13f      	bne.n	8006bc2 <_malloc_r+0xe6>
 8006b42:	6821      	ldr	r1, [r4, #0]
 8006b44:	1a6d      	subs	r5, r5, r1
 8006b46:	4629      	mov	r1, r5
 8006b48:	4638      	mov	r0, r7
 8006b4a:	f7ff ffa7 	bl	8006a9c <sbrk_aligned>
 8006b4e:	3001      	adds	r0, #1
 8006b50:	d037      	beq.n	8006bc2 <_malloc_r+0xe6>
 8006b52:	6823      	ldr	r3, [r4, #0]
 8006b54:	442b      	add	r3, r5
 8006b56:	6023      	str	r3, [r4, #0]
 8006b58:	f8d8 3000 	ldr.w	r3, [r8]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d038      	beq.n	8006bd2 <_malloc_r+0xf6>
 8006b60:	685a      	ldr	r2, [r3, #4]
 8006b62:	42a2      	cmp	r2, r4
 8006b64:	d12b      	bne.n	8006bbe <_malloc_r+0xe2>
 8006b66:	2200      	movs	r2, #0
 8006b68:	605a      	str	r2, [r3, #4]
 8006b6a:	e00f      	b.n	8006b8c <_malloc_r+0xb0>
 8006b6c:	6822      	ldr	r2, [r4, #0]
 8006b6e:	1b52      	subs	r2, r2, r5
 8006b70:	d41f      	bmi.n	8006bb2 <_malloc_r+0xd6>
 8006b72:	2a0b      	cmp	r2, #11
 8006b74:	d917      	bls.n	8006ba6 <_malloc_r+0xca>
 8006b76:	1961      	adds	r1, r4, r5
 8006b78:	42a3      	cmp	r3, r4
 8006b7a:	6025      	str	r5, [r4, #0]
 8006b7c:	bf18      	it	ne
 8006b7e:	6059      	strne	r1, [r3, #4]
 8006b80:	6863      	ldr	r3, [r4, #4]
 8006b82:	bf08      	it	eq
 8006b84:	f8c8 1000 	streq.w	r1, [r8]
 8006b88:	5162      	str	r2, [r4, r5]
 8006b8a:	604b      	str	r3, [r1, #4]
 8006b8c:	4638      	mov	r0, r7
 8006b8e:	f104 060b 	add.w	r6, r4, #11
 8006b92:	f000 f829 	bl	8006be8 <__malloc_unlock>
 8006b96:	f026 0607 	bic.w	r6, r6, #7
 8006b9a:	1d23      	adds	r3, r4, #4
 8006b9c:	1af2      	subs	r2, r6, r3
 8006b9e:	d0ae      	beq.n	8006afe <_malloc_r+0x22>
 8006ba0:	1b9b      	subs	r3, r3, r6
 8006ba2:	50a3      	str	r3, [r4, r2]
 8006ba4:	e7ab      	b.n	8006afe <_malloc_r+0x22>
 8006ba6:	42a3      	cmp	r3, r4
 8006ba8:	6862      	ldr	r2, [r4, #4]
 8006baa:	d1dd      	bne.n	8006b68 <_malloc_r+0x8c>
 8006bac:	f8c8 2000 	str.w	r2, [r8]
 8006bb0:	e7ec      	b.n	8006b8c <_malloc_r+0xb0>
 8006bb2:	4623      	mov	r3, r4
 8006bb4:	6864      	ldr	r4, [r4, #4]
 8006bb6:	e7ac      	b.n	8006b12 <_malloc_r+0x36>
 8006bb8:	4634      	mov	r4, r6
 8006bba:	6876      	ldr	r6, [r6, #4]
 8006bbc:	e7b4      	b.n	8006b28 <_malloc_r+0x4c>
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	e7cc      	b.n	8006b5c <_malloc_r+0x80>
 8006bc2:	230c      	movs	r3, #12
 8006bc4:	603b      	str	r3, [r7, #0]
 8006bc6:	4638      	mov	r0, r7
 8006bc8:	f000 f80e 	bl	8006be8 <__malloc_unlock>
 8006bcc:	e797      	b.n	8006afe <_malloc_r+0x22>
 8006bce:	6025      	str	r5, [r4, #0]
 8006bd0:	e7dc      	b.n	8006b8c <_malloc_r+0xb0>
 8006bd2:	605b      	str	r3, [r3, #4]
 8006bd4:	deff      	udf	#255	; 0xff
 8006bd6:	bf00      	nop
 8006bd8:	20000c80 	.word	0x20000c80

08006bdc <__malloc_lock>:
 8006bdc:	4801      	ldr	r0, [pc, #4]	; (8006be4 <__malloc_lock+0x8>)
 8006bde:	f7ff b89e 	b.w	8005d1e <__retarget_lock_acquire_recursive>
 8006be2:	bf00      	nop
 8006be4:	20000c7c 	.word	0x20000c7c

08006be8 <__malloc_unlock>:
 8006be8:	4801      	ldr	r0, [pc, #4]	; (8006bf0 <__malloc_unlock+0x8>)
 8006bea:	f7ff b899 	b.w	8005d20 <__retarget_lock_release_recursive>
 8006bee:	bf00      	nop
 8006bf0:	20000c7c 	.word	0x20000c7c

08006bf4 <_Balloc>:
 8006bf4:	b570      	push	{r4, r5, r6, lr}
 8006bf6:	69c6      	ldr	r6, [r0, #28]
 8006bf8:	4604      	mov	r4, r0
 8006bfa:	460d      	mov	r5, r1
 8006bfc:	b976      	cbnz	r6, 8006c1c <_Balloc+0x28>
 8006bfe:	2010      	movs	r0, #16
 8006c00:	f7ff ff44 	bl	8006a8c <malloc>
 8006c04:	4602      	mov	r2, r0
 8006c06:	61e0      	str	r0, [r4, #28]
 8006c08:	b920      	cbnz	r0, 8006c14 <_Balloc+0x20>
 8006c0a:	4b18      	ldr	r3, [pc, #96]	; (8006c6c <_Balloc+0x78>)
 8006c0c:	4818      	ldr	r0, [pc, #96]	; (8006c70 <_Balloc+0x7c>)
 8006c0e:	216b      	movs	r1, #107	; 0x6b
 8006c10:	f001 fdfa 	bl	8008808 <__assert_func>
 8006c14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c18:	6006      	str	r6, [r0, #0]
 8006c1a:	60c6      	str	r6, [r0, #12]
 8006c1c:	69e6      	ldr	r6, [r4, #28]
 8006c1e:	68f3      	ldr	r3, [r6, #12]
 8006c20:	b183      	cbz	r3, 8006c44 <_Balloc+0x50>
 8006c22:	69e3      	ldr	r3, [r4, #28]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006c2a:	b9b8      	cbnz	r0, 8006c5c <_Balloc+0x68>
 8006c2c:	2101      	movs	r1, #1
 8006c2e:	fa01 f605 	lsl.w	r6, r1, r5
 8006c32:	1d72      	adds	r2, r6, #5
 8006c34:	0092      	lsls	r2, r2, #2
 8006c36:	4620      	mov	r0, r4
 8006c38:	f001 fe04 	bl	8008844 <_calloc_r>
 8006c3c:	b160      	cbz	r0, 8006c58 <_Balloc+0x64>
 8006c3e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c42:	e00e      	b.n	8006c62 <_Balloc+0x6e>
 8006c44:	2221      	movs	r2, #33	; 0x21
 8006c46:	2104      	movs	r1, #4
 8006c48:	4620      	mov	r0, r4
 8006c4a:	f001 fdfb 	bl	8008844 <_calloc_r>
 8006c4e:	69e3      	ldr	r3, [r4, #28]
 8006c50:	60f0      	str	r0, [r6, #12]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d1e4      	bne.n	8006c22 <_Balloc+0x2e>
 8006c58:	2000      	movs	r0, #0
 8006c5a:	bd70      	pop	{r4, r5, r6, pc}
 8006c5c:	6802      	ldr	r2, [r0, #0]
 8006c5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c62:	2300      	movs	r3, #0
 8006c64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c68:	e7f7      	b.n	8006c5a <_Balloc+0x66>
 8006c6a:	bf00      	nop
 8006c6c:	0800e8ce 	.word	0x0800e8ce
 8006c70:	0800e94e 	.word	0x0800e94e

08006c74 <_Bfree>:
 8006c74:	b570      	push	{r4, r5, r6, lr}
 8006c76:	69c6      	ldr	r6, [r0, #28]
 8006c78:	4605      	mov	r5, r0
 8006c7a:	460c      	mov	r4, r1
 8006c7c:	b976      	cbnz	r6, 8006c9c <_Bfree+0x28>
 8006c7e:	2010      	movs	r0, #16
 8006c80:	f7ff ff04 	bl	8006a8c <malloc>
 8006c84:	4602      	mov	r2, r0
 8006c86:	61e8      	str	r0, [r5, #28]
 8006c88:	b920      	cbnz	r0, 8006c94 <_Bfree+0x20>
 8006c8a:	4b09      	ldr	r3, [pc, #36]	; (8006cb0 <_Bfree+0x3c>)
 8006c8c:	4809      	ldr	r0, [pc, #36]	; (8006cb4 <_Bfree+0x40>)
 8006c8e:	218f      	movs	r1, #143	; 0x8f
 8006c90:	f001 fdba 	bl	8008808 <__assert_func>
 8006c94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c98:	6006      	str	r6, [r0, #0]
 8006c9a:	60c6      	str	r6, [r0, #12]
 8006c9c:	b13c      	cbz	r4, 8006cae <_Bfree+0x3a>
 8006c9e:	69eb      	ldr	r3, [r5, #28]
 8006ca0:	6862      	ldr	r2, [r4, #4]
 8006ca2:	68db      	ldr	r3, [r3, #12]
 8006ca4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ca8:	6021      	str	r1, [r4, #0]
 8006caa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006cae:	bd70      	pop	{r4, r5, r6, pc}
 8006cb0:	0800e8ce 	.word	0x0800e8ce
 8006cb4:	0800e94e 	.word	0x0800e94e

08006cb8 <__multadd>:
 8006cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cbc:	690d      	ldr	r5, [r1, #16]
 8006cbe:	4607      	mov	r7, r0
 8006cc0:	460c      	mov	r4, r1
 8006cc2:	461e      	mov	r6, r3
 8006cc4:	f101 0c14 	add.w	ip, r1, #20
 8006cc8:	2000      	movs	r0, #0
 8006cca:	f8dc 3000 	ldr.w	r3, [ip]
 8006cce:	b299      	uxth	r1, r3
 8006cd0:	fb02 6101 	mla	r1, r2, r1, r6
 8006cd4:	0c1e      	lsrs	r6, r3, #16
 8006cd6:	0c0b      	lsrs	r3, r1, #16
 8006cd8:	fb02 3306 	mla	r3, r2, r6, r3
 8006cdc:	b289      	uxth	r1, r1
 8006cde:	3001      	adds	r0, #1
 8006ce0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ce4:	4285      	cmp	r5, r0
 8006ce6:	f84c 1b04 	str.w	r1, [ip], #4
 8006cea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006cee:	dcec      	bgt.n	8006cca <__multadd+0x12>
 8006cf0:	b30e      	cbz	r6, 8006d36 <__multadd+0x7e>
 8006cf2:	68a3      	ldr	r3, [r4, #8]
 8006cf4:	42ab      	cmp	r3, r5
 8006cf6:	dc19      	bgt.n	8006d2c <__multadd+0x74>
 8006cf8:	6861      	ldr	r1, [r4, #4]
 8006cfa:	4638      	mov	r0, r7
 8006cfc:	3101      	adds	r1, #1
 8006cfe:	f7ff ff79 	bl	8006bf4 <_Balloc>
 8006d02:	4680      	mov	r8, r0
 8006d04:	b928      	cbnz	r0, 8006d12 <__multadd+0x5a>
 8006d06:	4602      	mov	r2, r0
 8006d08:	4b0c      	ldr	r3, [pc, #48]	; (8006d3c <__multadd+0x84>)
 8006d0a:	480d      	ldr	r0, [pc, #52]	; (8006d40 <__multadd+0x88>)
 8006d0c:	21ba      	movs	r1, #186	; 0xba
 8006d0e:	f001 fd7b 	bl	8008808 <__assert_func>
 8006d12:	6922      	ldr	r2, [r4, #16]
 8006d14:	3202      	adds	r2, #2
 8006d16:	f104 010c 	add.w	r1, r4, #12
 8006d1a:	0092      	lsls	r2, r2, #2
 8006d1c:	300c      	adds	r0, #12
 8006d1e:	f001 fd5f 	bl	80087e0 <memcpy>
 8006d22:	4621      	mov	r1, r4
 8006d24:	4638      	mov	r0, r7
 8006d26:	f7ff ffa5 	bl	8006c74 <_Bfree>
 8006d2a:	4644      	mov	r4, r8
 8006d2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006d30:	3501      	adds	r5, #1
 8006d32:	615e      	str	r6, [r3, #20]
 8006d34:	6125      	str	r5, [r4, #16]
 8006d36:	4620      	mov	r0, r4
 8006d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d3c:	0800e93d 	.word	0x0800e93d
 8006d40:	0800e94e 	.word	0x0800e94e

08006d44 <__s2b>:
 8006d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d48:	460c      	mov	r4, r1
 8006d4a:	4615      	mov	r5, r2
 8006d4c:	461f      	mov	r7, r3
 8006d4e:	2209      	movs	r2, #9
 8006d50:	3308      	adds	r3, #8
 8006d52:	4606      	mov	r6, r0
 8006d54:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d58:	2100      	movs	r1, #0
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	db09      	blt.n	8006d74 <__s2b+0x30>
 8006d60:	4630      	mov	r0, r6
 8006d62:	f7ff ff47 	bl	8006bf4 <_Balloc>
 8006d66:	b940      	cbnz	r0, 8006d7a <__s2b+0x36>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	4b19      	ldr	r3, [pc, #100]	; (8006dd0 <__s2b+0x8c>)
 8006d6c:	4819      	ldr	r0, [pc, #100]	; (8006dd4 <__s2b+0x90>)
 8006d6e:	21d3      	movs	r1, #211	; 0xd3
 8006d70:	f001 fd4a 	bl	8008808 <__assert_func>
 8006d74:	0052      	lsls	r2, r2, #1
 8006d76:	3101      	adds	r1, #1
 8006d78:	e7f0      	b.n	8006d5c <__s2b+0x18>
 8006d7a:	9b08      	ldr	r3, [sp, #32]
 8006d7c:	6143      	str	r3, [r0, #20]
 8006d7e:	2d09      	cmp	r5, #9
 8006d80:	f04f 0301 	mov.w	r3, #1
 8006d84:	6103      	str	r3, [r0, #16]
 8006d86:	dd16      	ble.n	8006db6 <__s2b+0x72>
 8006d88:	f104 0909 	add.w	r9, r4, #9
 8006d8c:	46c8      	mov	r8, r9
 8006d8e:	442c      	add	r4, r5
 8006d90:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006d94:	4601      	mov	r1, r0
 8006d96:	3b30      	subs	r3, #48	; 0x30
 8006d98:	220a      	movs	r2, #10
 8006d9a:	4630      	mov	r0, r6
 8006d9c:	f7ff ff8c 	bl	8006cb8 <__multadd>
 8006da0:	45a0      	cmp	r8, r4
 8006da2:	d1f5      	bne.n	8006d90 <__s2b+0x4c>
 8006da4:	f1a5 0408 	sub.w	r4, r5, #8
 8006da8:	444c      	add	r4, r9
 8006daa:	1b2d      	subs	r5, r5, r4
 8006dac:	1963      	adds	r3, r4, r5
 8006dae:	42bb      	cmp	r3, r7
 8006db0:	db04      	blt.n	8006dbc <__s2b+0x78>
 8006db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006db6:	340a      	adds	r4, #10
 8006db8:	2509      	movs	r5, #9
 8006dba:	e7f6      	b.n	8006daa <__s2b+0x66>
 8006dbc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006dc0:	4601      	mov	r1, r0
 8006dc2:	3b30      	subs	r3, #48	; 0x30
 8006dc4:	220a      	movs	r2, #10
 8006dc6:	4630      	mov	r0, r6
 8006dc8:	f7ff ff76 	bl	8006cb8 <__multadd>
 8006dcc:	e7ee      	b.n	8006dac <__s2b+0x68>
 8006dce:	bf00      	nop
 8006dd0:	0800e93d 	.word	0x0800e93d
 8006dd4:	0800e94e 	.word	0x0800e94e

08006dd8 <__hi0bits>:
 8006dd8:	0c02      	lsrs	r2, r0, #16
 8006dda:	0412      	lsls	r2, r2, #16
 8006ddc:	4603      	mov	r3, r0
 8006dde:	b9ca      	cbnz	r2, 8006e14 <__hi0bits+0x3c>
 8006de0:	0403      	lsls	r3, r0, #16
 8006de2:	2010      	movs	r0, #16
 8006de4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006de8:	bf04      	itt	eq
 8006dea:	021b      	lsleq	r3, r3, #8
 8006dec:	3008      	addeq	r0, #8
 8006dee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006df2:	bf04      	itt	eq
 8006df4:	011b      	lsleq	r3, r3, #4
 8006df6:	3004      	addeq	r0, #4
 8006df8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006dfc:	bf04      	itt	eq
 8006dfe:	009b      	lsleq	r3, r3, #2
 8006e00:	3002      	addeq	r0, #2
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	db05      	blt.n	8006e12 <__hi0bits+0x3a>
 8006e06:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006e0a:	f100 0001 	add.w	r0, r0, #1
 8006e0e:	bf08      	it	eq
 8006e10:	2020      	moveq	r0, #32
 8006e12:	4770      	bx	lr
 8006e14:	2000      	movs	r0, #0
 8006e16:	e7e5      	b.n	8006de4 <__hi0bits+0xc>

08006e18 <__lo0bits>:
 8006e18:	6803      	ldr	r3, [r0, #0]
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	f013 0007 	ands.w	r0, r3, #7
 8006e20:	d00b      	beq.n	8006e3a <__lo0bits+0x22>
 8006e22:	07d9      	lsls	r1, r3, #31
 8006e24:	d421      	bmi.n	8006e6a <__lo0bits+0x52>
 8006e26:	0798      	lsls	r0, r3, #30
 8006e28:	bf49      	itett	mi
 8006e2a:	085b      	lsrmi	r3, r3, #1
 8006e2c:	089b      	lsrpl	r3, r3, #2
 8006e2e:	2001      	movmi	r0, #1
 8006e30:	6013      	strmi	r3, [r2, #0]
 8006e32:	bf5c      	itt	pl
 8006e34:	6013      	strpl	r3, [r2, #0]
 8006e36:	2002      	movpl	r0, #2
 8006e38:	4770      	bx	lr
 8006e3a:	b299      	uxth	r1, r3
 8006e3c:	b909      	cbnz	r1, 8006e42 <__lo0bits+0x2a>
 8006e3e:	0c1b      	lsrs	r3, r3, #16
 8006e40:	2010      	movs	r0, #16
 8006e42:	b2d9      	uxtb	r1, r3
 8006e44:	b909      	cbnz	r1, 8006e4a <__lo0bits+0x32>
 8006e46:	3008      	adds	r0, #8
 8006e48:	0a1b      	lsrs	r3, r3, #8
 8006e4a:	0719      	lsls	r1, r3, #28
 8006e4c:	bf04      	itt	eq
 8006e4e:	091b      	lsreq	r3, r3, #4
 8006e50:	3004      	addeq	r0, #4
 8006e52:	0799      	lsls	r1, r3, #30
 8006e54:	bf04      	itt	eq
 8006e56:	089b      	lsreq	r3, r3, #2
 8006e58:	3002      	addeq	r0, #2
 8006e5a:	07d9      	lsls	r1, r3, #31
 8006e5c:	d403      	bmi.n	8006e66 <__lo0bits+0x4e>
 8006e5e:	085b      	lsrs	r3, r3, #1
 8006e60:	f100 0001 	add.w	r0, r0, #1
 8006e64:	d003      	beq.n	8006e6e <__lo0bits+0x56>
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	4770      	bx	lr
 8006e6a:	2000      	movs	r0, #0
 8006e6c:	4770      	bx	lr
 8006e6e:	2020      	movs	r0, #32
 8006e70:	4770      	bx	lr
	...

08006e74 <__i2b>:
 8006e74:	b510      	push	{r4, lr}
 8006e76:	460c      	mov	r4, r1
 8006e78:	2101      	movs	r1, #1
 8006e7a:	f7ff febb 	bl	8006bf4 <_Balloc>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	b928      	cbnz	r0, 8006e8e <__i2b+0x1a>
 8006e82:	4b05      	ldr	r3, [pc, #20]	; (8006e98 <__i2b+0x24>)
 8006e84:	4805      	ldr	r0, [pc, #20]	; (8006e9c <__i2b+0x28>)
 8006e86:	f240 1145 	movw	r1, #325	; 0x145
 8006e8a:	f001 fcbd 	bl	8008808 <__assert_func>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	6144      	str	r4, [r0, #20]
 8006e92:	6103      	str	r3, [r0, #16]
 8006e94:	bd10      	pop	{r4, pc}
 8006e96:	bf00      	nop
 8006e98:	0800e93d 	.word	0x0800e93d
 8006e9c:	0800e94e 	.word	0x0800e94e

08006ea0 <__multiply>:
 8006ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea4:	4691      	mov	r9, r2
 8006ea6:	690a      	ldr	r2, [r1, #16]
 8006ea8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006eac:	429a      	cmp	r2, r3
 8006eae:	bfb8      	it	lt
 8006eb0:	460b      	movlt	r3, r1
 8006eb2:	460c      	mov	r4, r1
 8006eb4:	bfbc      	itt	lt
 8006eb6:	464c      	movlt	r4, r9
 8006eb8:	4699      	movlt	r9, r3
 8006eba:	6927      	ldr	r7, [r4, #16]
 8006ebc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ec0:	68a3      	ldr	r3, [r4, #8]
 8006ec2:	6861      	ldr	r1, [r4, #4]
 8006ec4:	eb07 060a 	add.w	r6, r7, sl
 8006ec8:	42b3      	cmp	r3, r6
 8006eca:	b085      	sub	sp, #20
 8006ecc:	bfb8      	it	lt
 8006ece:	3101      	addlt	r1, #1
 8006ed0:	f7ff fe90 	bl	8006bf4 <_Balloc>
 8006ed4:	b930      	cbnz	r0, 8006ee4 <__multiply+0x44>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	4b44      	ldr	r3, [pc, #272]	; (8006fec <__multiply+0x14c>)
 8006eda:	4845      	ldr	r0, [pc, #276]	; (8006ff0 <__multiply+0x150>)
 8006edc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006ee0:	f001 fc92 	bl	8008808 <__assert_func>
 8006ee4:	f100 0514 	add.w	r5, r0, #20
 8006ee8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006eec:	462b      	mov	r3, r5
 8006eee:	2200      	movs	r2, #0
 8006ef0:	4543      	cmp	r3, r8
 8006ef2:	d321      	bcc.n	8006f38 <__multiply+0x98>
 8006ef4:	f104 0314 	add.w	r3, r4, #20
 8006ef8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006efc:	f109 0314 	add.w	r3, r9, #20
 8006f00:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006f04:	9202      	str	r2, [sp, #8]
 8006f06:	1b3a      	subs	r2, r7, r4
 8006f08:	3a15      	subs	r2, #21
 8006f0a:	f022 0203 	bic.w	r2, r2, #3
 8006f0e:	3204      	adds	r2, #4
 8006f10:	f104 0115 	add.w	r1, r4, #21
 8006f14:	428f      	cmp	r7, r1
 8006f16:	bf38      	it	cc
 8006f18:	2204      	movcc	r2, #4
 8006f1a:	9201      	str	r2, [sp, #4]
 8006f1c:	9a02      	ldr	r2, [sp, #8]
 8006f1e:	9303      	str	r3, [sp, #12]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d80c      	bhi.n	8006f3e <__multiply+0x9e>
 8006f24:	2e00      	cmp	r6, #0
 8006f26:	dd03      	ble.n	8006f30 <__multiply+0x90>
 8006f28:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d05a      	beq.n	8006fe6 <__multiply+0x146>
 8006f30:	6106      	str	r6, [r0, #16]
 8006f32:	b005      	add	sp, #20
 8006f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f38:	f843 2b04 	str.w	r2, [r3], #4
 8006f3c:	e7d8      	b.n	8006ef0 <__multiply+0x50>
 8006f3e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006f42:	f1ba 0f00 	cmp.w	sl, #0
 8006f46:	d023      	beq.n	8006f90 <__multiply+0xf0>
 8006f48:	f104 0e14 	add.w	lr, r4, #20
 8006f4c:	46a9      	mov	r9, r5
 8006f4e:	f04f 0c00 	mov.w	ip, #0
 8006f52:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006f56:	f8d9 1000 	ldr.w	r1, [r9]
 8006f5a:	fa1f fb82 	uxth.w	fp, r2
 8006f5e:	b289      	uxth	r1, r1
 8006f60:	fb0a 110b 	mla	r1, sl, fp, r1
 8006f64:	4461      	add	r1, ip
 8006f66:	f8d9 c000 	ldr.w	ip, [r9]
 8006f6a:	0c12      	lsrs	r2, r2, #16
 8006f6c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006f70:	fb0a c202 	mla	r2, sl, r2, ip
 8006f74:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006f78:	b289      	uxth	r1, r1
 8006f7a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006f7e:	4577      	cmp	r7, lr
 8006f80:	f849 1b04 	str.w	r1, [r9], #4
 8006f84:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006f88:	d8e3      	bhi.n	8006f52 <__multiply+0xb2>
 8006f8a:	9a01      	ldr	r2, [sp, #4]
 8006f8c:	f845 c002 	str.w	ip, [r5, r2]
 8006f90:	9a03      	ldr	r2, [sp, #12]
 8006f92:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006f96:	3304      	adds	r3, #4
 8006f98:	f1b9 0f00 	cmp.w	r9, #0
 8006f9c:	d021      	beq.n	8006fe2 <__multiply+0x142>
 8006f9e:	6829      	ldr	r1, [r5, #0]
 8006fa0:	f104 0c14 	add.w	ip, r4, #20
 8006fa4:	46ae      	mov	lr, r5
 8006fa6:	f04f 0a00 	mov.w	sl, #0
 8006faa:	f8bc b000 	ldrh.w	fp, [ip]
 8006fae:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006fb2:	fb09 220b 	mla	r2, r9, fp, r2
 8006fb6:	4452      	add	r2, sl
 8006fb8:	b289      	uxth	r1, r1
 8006fba:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006fbe:	f84e 1b04 	str.w	r1, [lr], #4
 8006fc2:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006fc6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006fca:	f8be 1000 	ldrh.w	r1, [lr]
 8006fce:	fb09 110a 	mla	r1, r9, sl, r1
 8006fd2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006fd6:	4567      	cmp	r7, ip
 8006fd8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006fdc:	d8e5      	bhi.n	8006faa <__multiply+0x10a>
 8006fde:	9a01      	ldr	r2, [sp, #4]
 8006fe0:	50a9      	str	r1, [r5, r2]
 8006fe2:	3504      	adds	r5, #4
 8006fe4:	e79a      	b.n	8006f1c <__multiply+0x7c>
 8006fe6:	3e01      	subs	r6, #1
 8006fe8:	e79c      	b.n	8006f24 <__multiply+0x84>
 8006fea:	bf00      	nop
 8006fec:	0800e93d 	.word	0x0800e93d
 8006ff0:	0800e94e 	.word	0x0800e94e

08006ff4 <__pow5mult>:
 8006ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ff8:	4615      	mov	r5, r2
 8006ffa:	f012 0203 	ands.w	r2, r2, #3
 8006ffe:	4606      	mov	r6, r0
 8007000:	460f      	mov	r7, r1
 8007002:	d007      	beq.n	8007014 <__pow5mult+0x20>
 8007004:	4c25      	ldr	r4, [pc, #148]	; (800709c <__pow5mult+0xa8>)
 8007006:	3a01      	subs	r2, #1
 8007008:	2300      	movs	r3, #0
 800700a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800700e:	f7ff fe53 	bl	8006cb8 <__multadd>
 8007012:	4607      	mov	r7, r0
 8007014:	10ad      	asrs	r5, r5, #2
 8007016:	d03d      	beq.n	8007094 <__pow5mult+0xa0>
 8007018:	69f4      	ldr	r4, [r6, #28]
 800701a:	b97c      	cbnz	r4, 800703c <__pow5mult+0x48>
 800701c:	2010      	movs	r0, #16
 800701e:	f7ff fd35 	bl	8006a8c <malloc>
 8007022:	4602      	mov	r2, r0
 8007024:	61f0      	str	r0, [r6, #28]
 8007026:	b928      	cbnz	r0, 8007034 <__pow5mult+0x40>
 8007028:	4b1d      	ldr	r3, [pc, #116]	; (80070a0 <__pow5mult+0xac>)
 800702a:	481e      	ldr	r0, [pc, #120]	; (80070a4 <__pow5mult+0xb0>)
 800702c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007030:	f001 fbea 	bl	8008808 <__assert_func>
 8007034:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007038:	6004      	str	r4, [r0, #0]
 800703a:	60c4      	str	r4, [r0, #12]
 800703c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007040:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007044:	b94c      	cbnz	r4, 800705a <__pow5mult+0x66>
 8007046:	f240 2171 	movw	r1, #625	; 0x271
 800704a:	4630      	mov	r0, r6
 800704c:	f7ff ff12 	bl	8006e74 <__i2b>
 8007050:	2300      	movs	r3, #0
 8007052:	f8c8 0008 	str.w	r0, [r8, #8]
 8007056:	4604      	mov	r4, r0
 8007058:	6003      	str	r3, [r0, #0]
 800705a:	f04f 0900 	mov.w	r9, #0
 800705e:	07eb      	lsls	r3, r5, #31
 8007060:	d50a      	bpl.n	8007078 <__pow5mult+0x84>
 8007062:	4639      	mov	r1, r7
 8007064:	4622      	mov	r2, r4
 8007066:	4630      	mov	r0, r6
 8007068:	f7ff ff1a 	bl	8006ea0 <__multiply>
 800706c:	4639      	mov	r1, r7
 800706e:	4680      	mov	r8, r0
 8007070:	4630      	mov	r0, r6
 8007072:	f7ff fdff 	bl	8006c74 <_Bfree>
 8007076:	4647      	mov	r7, r8
 8007078:	106d      	asrs	r5, r5, #1
 800707a:	d00b      	beq.n	8007094 <__pow5mult+0xa0>
 800707c:	6820      	ldr	r0, [r4, #0]
 800707e:	b938      	cbnz	r0, 8007090 <__pow5mult+0x9c>
 8007080:	4622      	mov	r2, r4
 8007082:	4621      	mov	r1, r4
 8007084:	4630      	mov	r0, r6
 8007086:	f7ff ff0b 	bl	8006ea0 <__multiply>
 800708a:	6020      	str	r0, [r4, #0]
 800708c:	f8c0 9000 	str.w	r9, [r0]
 8007090:	4604      	mov	r4, r0
 8007092:	e7e4      	b.n	800705e <__pow5mult+0x6a>
 8007094:	4638      	mov	r0, r7
 8007096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800709a:	bf00      	nop
 800709c:	0800ea98 	.word	0x0800ea98
 80070a0:	0800e8ce 	.word	0x0800e8ce
 80070a4:	0800e94e 	.word	0x0800e94e

080070a8 <__lshift>:
 80070a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070ac:	460c      	mov	r4, r1
 80070ae:	6849      	ldr	r1, [r1, #4]
 80070b0:	6923      	ldr	r3, [r4, #16]
 80070b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070b6:	68a3      	ldr	r3, [r4, #8]
 80070b8:	4607      	mov	r7, r0
 80070ba:	4691      	mov	r9, r2
 80070bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070c0:	f108 0601 	add.w	r6, r8, #1
 80070c4:	42b3      	cmp	r3, r6
 80070c6:	db0b      	blt.n	80070e0 <__lshift+0x38>
 80070c8:	4638      	mov	r0, r7
 80070ca:	f7ff fd93 	bl	8006bf4 <_Balloc>
 80070ce:	4605      	mov	r5, r0
 80070d0:	b948      	cbnz	r0, 80070e6 <__lshift+0x3e>
 80070d2:	4602      	mov	r2, r0
 80070d4:	4b28      	ldr	r3, [pc, #160]	; (8007178 <__lshift+0xd0>)
 80070d6:	4829      	ldr	r0, [pc, #164]	; (800717c <__lshift+0xd4>)
 80070d8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80070dc:	f001 fb94 	bl	8008808 <__assert_func>
 80070e0:	3101      	adds	r1, #1
 80070e2:	005b      	lsls	r3, r3, #1
 80070e4:	e7ee      	b.n	80070c4 <__lshift+0x1c>
 80070e6:	2300      	movs	r3, #0
 80070e8:	f100 0114 	add.w	r1, r0, #20
 80070ec:	f100 0210 	add.w	r2, r0, #16
 80070f0:	4618      	mov	r0, r3
 80070f2:	4553      	cmp	r3, sl
 80070f4:	db33      	blt.n	800715e <__lshift+0xb6>
 80070f6:	6920      	ldr	r0, [r4, #16]
 80070f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80070fc:	f104 0314 	add.w	r3, r4, #20
 8007100:	f019 091f 	ands.w	r9, r9, #31
 8007104:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007108:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800710c:	d02b      	beq.n	8007166 <__lshift+0xbe>
 800710e:	f1c9 0e20 	rsb	lr, r9, #32
 8007112:	468a      	mov	sl, r1
 8007114:	2200      	movs	r2, #0
 8007116:	6818      	ldr	r0, [r3, #0]
 8007118:	fa00 f009 	lsl.w	r0, r0, r9
 800711c:	4310      	orrs	r0, r2
 800711e:	f84a 0b04 	str.w	r0, [sl], #4
 8007122:	f853 2b04 	ldr.w	r2, [r3], #4
 8007126:	459c      	cmp	ip, r3
 8007128:	fa22 f20e 	lsr.w	r2, r2, lr
 800712c:	d8f3      	bhi.n	8007116 <__lshift+0x6e>
 800712e:	ebac 0304 	sub.w	r3, ip, r4
 8007132:	3b15      	subs	r3, #21
 8007134:	f023 0303 	bic.w	r3, r3, #3
 8007138:	3304      	adds	r3, #4
 800713a:	f104 0015 	add.w	r0, r4, #21
 800713e:	4584      	cmp	ip, r0
 8007140:	bf38      	it	cc
 8007142:	2304      	movcc	r3, #4
 8007144:	50ca      	str	r2, [r1, r3]
 8007146:	b10a      	cbz	r2, 800714c <__lshift+0xa4>
 8007148:	f108 0602 	add.w	r6, r8, #2
 800714c:	3e01      	subs	r6, #1
 800714e:	4638      	mov	r0, r7
 8007150:	612e      	str	r6, [r5, #16]
 8007152:	4621      	mov	r1, r4
 8007154:	f7ff fd8e 	bl	8006c74 <_Bfree>
 8007158:	4628      	mov	r0, r5
 800715a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800715e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007162:	3301      	adds	r3, #1
 8007164:	e7c5      	b.n	80070f2 <__lshift+0x4a>
 8007166:	3904      	subs	r1, #4
 8007168:	f853 2b04 	ldr.w	r2, [r3], #4
 800716c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007170:	459c      	cmp	ip, r3
 8007172:	d8f9      	bhi.n	8007168 <__lshift+0xc0>
 8007174:	e7ea      	b.n	800714c <__lshift+0xa4>
 8007176:	bf00      	nop
 8007178:	0800e93d 	.word	0x0800e93d
 800717c:	0800e94e 	.word	0x0800e94e

08007180 <__mcmp>:
 8007180:	690a      	ldr	r2, [r1, #16]
 8007182:	4603      	mov	r3, r0
 8007184:	6900      	ldr	r0, [r0, #16]
 8007186:	1a80      	subs	r0, r0, r2
 8007188:	b530      	push	{r4, r5, lr}
 800718a:	d10d      	bne.n	80071a8 <__mcmp+0x28>
 800718c:	3314      	adds	r3, #20
 800718e:	3114      	adds	r1, #20
 8007190:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007194:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007198:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800719c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80071a0:	4295      	cmp	r5, r2
 80071a2:	d002      	beq.n	80071aa <__mcmp+0x2a>
 80071a4:	d304      	bcc.n	80071b0 <__mcmp+0x30>
 80071a6:	2001      	movs	r0, #1
 80071a8:	bd30      	pop	{r4, r5, pc}
 80071aa:	42a3      	cmp	r3, r4
 80071ac:	d3f4      	bcc.n	8007198 <__mcmp+0x18>
 80071ae:	e7fb      	b.n	80071a8 <__mcmp+0x28>
 80071b0:	f04f 30ff 	mov.w	r0, #4294967295
 80071b4:	e7f8      	b.n	80071a8 <__mcmp+0x28>
	...

080071b8 <__mdiff>:
 80071b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071bc:	460d      	mov	r5, r1
 80071be:	4607      	mov	r7, r0
 80071c0:	4611      	mov	r1, r2
 80071c2:	4628      	mov	r0, r5
 80071c4:	4614      	mov	r4, r2
 80071c6:	f7ff ffdb 	bl	8007180 <__mcmp>
 80071ca:	1e06      	subs	r6, r0, #0
 80071cc:	d111      	bne.n	80071f2 <__mdiff+0x3a>
 80071ce:	4631      	mov	r1, r6
 80071d0:	4638      	mov	r0, r7
 80071d2:	f7ff fd0f 	bl	8006bf4 <_Balloc>
 80071d6:	4602      	mov	r2, r0
 80071d8:	b928      	cbnz	r0, 80071e6 <__mdiff+0x2e>
 80071da:	4b39      	ldr	r3, [pc, #228]	; (80072c0 <__mdiff+0x108>)
 80071dc:	f240 2137 	movw	r1, #567	; 0x237
 80071e0:	4838      	ldr	r0, [pc, #224]	; (80072c4 <__mdiff+0x10c>)
 80071e2:	f001 fb11 	bl	8008808 <__assert_func>
 80071e6:	2301      	movs	r3, #1
 80071e8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80071ec:	4610      	mov	r0, r2
 80071ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071f2:	bfa4      	itt	ge
 80071f4:	4623      	movge	r3, r4
 80071f6:	462c      	movge	r4, r5
 80071f8:	4638      	mov	r0, r7
 80071fa:	6861      	ldr	r1, [r4, #4]
 80071fc:	bfa6      	itte	ge
 80071fe:	461d      	movge	r5, r3
 8007200:	2600      	movge	r6, #0
 8007202:	2601      	movlt	r6, #1
 8007204:	f7ff fcf6 	bl	8006bf4 <_Balloc>
 8007208:	4602      	mov	r2, r0
 800720a:	b918      	cbnz	r0, 8007214 <__mdiff+0x5c>
 800720c:	4b2c      	ldr	r3, [pc, #176]	; (80072c0 <__mdiff+0x108>)
 800720e:	f240 2145 	movw	r1, #581	; 0x245
 8007212:	e7e5      	b.n	80071e0 <__mdiff+0x28>
 8007214:	6927      	ldr	r7, [r4, #16]
 8007216:	60c6      	str	r6, [r0, #12]
 8007218:	692e      	ldr	r6, [r5, #16]
 800721a:	f104 0014 	add.w	r0, r4, #20
 800721e:	f105 0914 	add.w	r9, r5, #20
 8007222:	f102 0e14 	add.w	lr, r2, #20
 8007226:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 800722a:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800722e:	3410      	adds	r4, #16
 8007230:	46f2      	mov	sl, lr
 8007232:	2100      	movs	r1, #0
 8007234:	f859 3b04 	ldr.w	r3, [r9], #4
 8007238:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800723c:	fa11 f88b 	uxtah	r8, r1, fp
 8007240:	b299      	uxth	r1, r3
 8007242:	0c1b      	lsrs	r3, r3, #16
 8007244:	eba8 0801 	sub.w	r8, r8, r1
 8007248:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800724c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007250:	fa1f f888 	uxth.w	r8, r8
 8007254:	1419      	asrs	r1, r3, #16
 8007256:	454e      	cmp	r6, r9
 8007258:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800725c:	f84a 3b04 	str.w	r3, [sl], #4
 8007260:	d8e8      	bhi.n	8007234 <__mdiff+0x7c>
 8007262:	1b73      	subs	r3, r6, r5
 8007264:	3b15      	subs	r3, #21
 8007266:	f023 0303 	bic.w	r3, r3, #3
 800726a:	3304      	adds	r3, #4
 800726c:	3515      	adds	r5, #21
 800726e:	42ae      	cmp	r6, r5
 8007270:	bf38      	it	cc
 8007272:	2304      	movcc	r3, #4
 8007274:	4418      	add	r0, r3
 8007276:	4473      	add	r3, lr
 8007278:	469e      	mov	lr, r3
 800727a:	4606      	mov	r6, r0
 800727c:	4566      	cmp	r6, ip
 800727e:	d30e      	bcc.n	800729e <__mdiff+0xe6>
 8007280:	f10c 0103 	add.w	r1, ip, #3
 8007284:	1a09      	subs	r1, r1, r0
 8007286:	f021 0103 	bic.w	r1, r1, #3
 800728a:	3803      	subs	r0, #3
 800728c:	4584      	cmp	ip, r0
 800728e:	bf38      	it	cc
 8007290:	2100      	movcc	r1, #0
 8007292:	440b      	add	r3, r1
 8007294:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007298:	b179      	cbz	r1, 80072ba <__mdiff+0x102>
 800729a:	6117      	str	r7, [r2, #16]
 800729c:	e7a6      	b.n	80071ec <__mdiff+0x34>
 800729e:	f856 8b04 	ldr.w	r8, [r6], #4
 80072a2:	fa11 f488 	uxtah	r4, r1, r8
 80072a6:	1425      	asrs	r5, r4, #16
 80072a8:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 80072ac:	b2a4      	uxth	r4, r4
 80072ae:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80072b2:	f84e 4b04 	str.w	r4, [lr], #4
 80072b6:	1429      	asrs	r1, r5, #16
 80072b8:	e7e0      	b.n	800727c <__mdiff+0xc4>
 80072ba:	3f01      	subs	r7, #1
 80072bc:	e7ea      	b.n	8007294 <__mdiff+0xdc>
 80072be:	bf00      	nop
 80072c0:	0800e93d 	.word	0x0800e93d
 80072c4:	0800e94e 	.word	0x0800e94e

080072c8 <__ulp>:
 80072c8:	4b0e      	ldr	r3, [pc, #56]	; (8007304 <__ulp+0x3c>)
 80072ca:	400b      	ands	r3, r1
 80072cc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	dc08      	bgt.n	80072e6 <__ulp+0x1e>
 80072d4:	425b      	negs	r3, r3
 80072d6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80072da:	ea4f 5223 	mov.w	r2, r3, asr #20
 80072de:	da04      	bge.n	80072ea <__ulp+0x22>
 80072e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80072e4:	4113      	asrs	r3, r2
 80072e6:	2200      	movs	r2, #0
 80072e8:	e008      	b.n	80072fc <__ulp+0x34>
 80072ea:	f1a2 0314 	sub.w	r3, r2, #20
 80072ee:	2b1e      	cmp	r3, #30
 80072f0:	bfda      	itte	le
 80072f2:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80072f6:	40da      	lsrle	r2, r3
 80072f8:	2201      	movgt	r2, #1
 80072fa:	2300      	movs	r3, #0
 80072fc:	4619      	mov	r1, r3
 80072fe:	4610      	mov	r0, r2
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	7ff00000 	.word	0x7ff00000

08007308 <__b2d>:
 8007308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800730a:	6905      	ldr	r5, [r0, #16]
 800730c:	f100 0714 	add.w	r7, r0, #20
 8007310:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007314:	1f2e      	subs	r6, r5, #4
 8007316:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800731a:	4620      	mov	r0, r4
 800731c:	f7ff fd5c 	bl	8006dd8 <__hi0bits>
 8007320:	f1c0 0220 	rsb	r2, r0, #32
 8007324:	280a      	cmp	r0, #10
 8007326:	f8df c06c 	ldr.w	ip, [pc, #108]	; 8007394 <__b2d+0x8c>
 800732a:	600a      	str	r2, [r1, #0]
 800732c:	4603      	mov	r3, r0
 800732e:	dc12      	bgt.n	8007356 <__b2d+0x4e>
 8007330:	f1c0 0e0b 	rsb	lr, r0, #11
 8007334:	fa24 f20e 	lsr.w	r2, r4, lr
 8007338:	42b7      	cmp	r7, r6
 800733a:	ea42 010c 	orr.w	r1, r2, ip
 800733e:	bf34      	ite	cc
 8007340:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8007344:	2200      	movcs	r2, #0
 8007346:	3315      	adds	r3, #21
 8007348:	fa04 f303 	lsl.w	r3, r4, r3
 800734c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007350:	431a      	orrs	r2, r3
 8007352:	4610      	mov	r0, r2
 8007354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007356:	42b7      	cmp	r7, r6
 8007358:	bf3a      	itte	cc
 800735a:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800735e:	f1a5 0608 	subcc.w	r6, r5, #8
 8007362:	2200      	movcs	r2, #0
 8007364:	3b0b      	subs	r3, #11
 8007366:	d012      	beq.n	800738e <__b2d+0x86>
 8007368:	f1c3 0520 	rsb	r5, r3, #32
 800736c:	fa22 f105 	lsr.w	r1, r2, r5
 8007370:	409c      	lsls	r4, r3
 8007372:	430c      	orrs	r4, r1
 8007374:	42be      	cmp	r6, r7
 8007376:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800737a:	bf8c      	ite	hi
 800737c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007380:	2400      	movls	r4, #0
 8007382:	409a      	lsls	r2, r3
 8007384:	40ec      	lsrs	r4, r5
 8007386:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800738a:	4322      	orrs	r2, r4
 800738c:	e7e1      	b.n	8007352 <__b2d+0x4a>
 800738e:	ea44 010c 	orr.w	r1, r4, ip
 8007392:	e7de      	b.n	8007352 <__b2d+0x4a>
 8007394:	3ff00000 	.word	0x3ff00000

08007398 <__d2b>:
 8007398:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800739a:	2101      	movs	r1, #1
 800739c:	9e08      	ldr	r6, [sp, #32]
 800739e:	4617      	mov	r7, r2
 80073a0:	461c      	mov	r4, r3
 80073a2:	f7ff fc27 	bl	8006bf4 <_Balloc>
 80073a6:	4605      	mov	r5, r0
 80073a8:	b930      	cbnz	r0, 80073b8 <__d2b+0x20>
 80073aa:	4602      	mov	r2, r0
 80073ac:	4b23      	ldr	r3, [pc, #140]	; (800743c <__d2b+0xa4>)
 80073ae:	4824      	ldr	r0, [pc, #144]	; (8007440 <__d2b+0xa8>)
 80073b0:	f240 310f 	movw	r1, #783	; 0x30f
 80073b4:	f001 fa28 	bl	8008808 <__assert_func>
 80073b8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80073bc:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80073c0:	bb24      	cbnz	r4, 800740c <__d2b+0x74>
 80073c2:	2f00      	cmp	r7, #0
 80073c4:	9301      	str	r3, [sp, #4]
 80073c6:	d026      	beq.n	8007416 <__d2b+0x7e>
 80073c8:	4668      	mov	r0, sp
 80073ca:	9700      	str	r7, [sp, #0]
 80073cc:	f7ff fd24 	bl	8006e18 <__lo0bits>
 80073d0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80073d4:	b1e8      	cbz	r0, 8007412 <__d2b+0x7a>
 80073d6:	f1c0 0320 	rsb	r3, r0, #32
 80073da:	fa02 f303 	lsl.w	r3, r2, r3
 80073de:	430b      	orrs	r3, r1
 80073e0:	40c2      	lsrs	r2, r0
 80073e2:	616b      	str	r3, [r5, #20]
 80073e4:	9201      	str	r2, [sp, #4]
 80073e6:	9b01      	ldr	r3, [sp, #4]
 80073e8:	61ab      	str	r3, [r5, #24]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	bf14      	ite	ne
 80073ee:	2102      	movne	r1, #2
 80073f0:	2101      	moveq	r1, #1
 80073f2:	6129      	str	r1, [r5, #16]
 80073f4:	b1bc      	cbz	r4, 8007426 <__d2b+0x8e>
 80073f6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80073fa:	4404      	add	r4, r0
 80073fc:	6034      	str	r4, [r6, #0]
 80073fe:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007402:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007404:	6018      	str	r0, [r3, #0]
 8007406:	4628      	mov	r0, r5
 8007408:	b003      	add	sp, #12
 800740a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800740c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007410:	e7d7      	b.n	80073c2 <__d2b+0x2a>
 8007412:	6169      	str	r1, [r5, #20]
 8007414:	e7e7      	b.n	80073e6 <__d2b+0x4e>
 8007416:	a801      	add	r0, sp, #4
 8007418:	f7ff fcfe 	bl	8006e18 <__lo0bits>
 800741c:	9b01      	ldr	r3, [sp, #4]
 800741e:	616b      	str	r3, [r5, #20]
 8007420:	3020      	adds	r0, #32
 8007422:	2101      	movs	r1, #1
 8007424:	e7e5      	b.n	80073f2 <__d2b+0x5a>
 8007426:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800742a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800742e:	6030      	str	r0, [r6, #0]
 8007430:	6918      	ldr	r0, [r3, #16]
 8007432:	f7ff fcd1 	bl	8006dd8 <__hi0bits>
 8007436:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800743a:	e7e2      	b.n	8007402 <__d2b+0x6a>
 800743c:	0800e93d 	.word	0x0800e93d
 8007440:	0800e94e 	.word	0x0800e94e

08007444 <__ratio>:
 8007444:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007448:	4688      	mov	r8, r1
 800744a:	4669      	mov	r1, sp
 800744c:	4681      	mov	r9, r0
 800744e:	f7ff ff5b 	bl	8007308 <__b2d>
 8007452:	460f      	mov	r7, r1
 8007454:	4604      	mov	r4, r0
 8007456:	460d      	mov	r5, r1
 8007458:	4640      	mov	r0, r8
 800745a:	a901      	add	r1, sp, #4
 800745c:	f7ff ff54 	bl	8007308 <__b2d>
 8007460:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007464:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007468:	eba3 0c02 	sub.w	ip, r3, r2
 800746c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007470:	1a9b      	subs	r3, r3, r2
 8007472:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007476:	2b00      	cmp	r3, #0
 8007478:	bfd5      	itete	le
 800747a:	460a      	movle	r2, r1
 800747c:	462a      	movgt	r2, r5
 800747e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007482:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007486:	468b      	mov	fp, r1
 8007488:	bfd8      	it	le
 800748a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800748e:	465b      	mov	r3, fp
 8007490:	4602      	mov	r2, r0
 8007492:	4639      	mov	r1, r7
 8007494:	4620      	mov	r0, r4
 8007496:	f7f9 f9d9 	bl	800084c <__aeabi_ddiv>
 800749a:	b003      	add	sp, #12
 800749c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080074a0 <__copybits>:
 80074a0:	3901      	subs	r1, #1
 80074a2:	b570      	push	{r4, r5, r6, lr}
 80074a4:	1149      	asrs	r1, r1, #5
 80074a6:	6914      	ldr	r4, [r2, #16]
 80074a8:	3101      	adds	r1, #1
 80074aa:	f102 0314 	add.w	r3, r2, #20
 80074ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80074b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80074b6:	1f05      	subs	r5, r0, #4
 80074b8:	42a3      	cmp	r3, r4
 80074ba:	d30c      	bcc.n	80074d6 <__copybits+0x36>
 80074bc:	1aa3      	subs	r3, r4, r2
 80074be:	3b11      	subs	r3, #17
 80074c0:	f023 0303 	bic.w	r3, r3, #3
 80074c4:	3211      	adds	r2, #17
 80074c6:	42a2      	cmp	r2, r4
 80074c8:	bf88      	it	hi
 80074ca:	2300      	movhi	r3, #0
 80074cc:	4418      	add	r0, r3
 80074ce:	2300      	movs	r3, #0
 80074d0:	4288      	cmp	r0, r1
 80074d2:	d305      	bcc.n	80074e0 <__copybits+0x40>
 80074d4:	bd70      	pop	{r4, r5, r6, pc}
 80074d6:	f853 6b04 	ldr.w	r6, [r3], #4
 80074da:	f845 6f04 	str.w	r6, [r5, #4]!
 80074de:	e7eb      	b.n	80074b8 <__copybits+0x18>
 80074e0:	f840 3b04 	str.w	r3, [r0], #4
 80074e4:	e7f4      	b.n	80074d0 <__copybits+0x30>

080074e6 <__any_on>:
 80074e6:	f100 0214 	add.w	r2, r0, #20
 80074ea:	6900      	ldr	r0, [r0, #16]
 80074ec:	114b      	asrs	r3, r1, #5
 80074ee:	4298      	cmp	r0, r3
 80074f0:	b510      	push	{r4, lr}
 80074f2:	db11      	blt.n	8007518 <__any_on+0x32>
 80074f4:	dd0a      	ble.n	800750c <__any_on+0x26>
 80074f6:	f011 011f 	ands.w	r1, r1, #31
 80074fa:	d007      	beq.n	800750c <__any_on+0x26>
 80074fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007500:	fa24 f001 	lsr.w	r0, r4, r1
 8007504:	fa00 f101 	lsl.w	r1, r0, r1
 8007508:	428c      	cmp	r4, r1
 800750a:	d10b      	bne.n	8007524 <__any_on+0x3e>
 800750c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007510:	4293      	cmp	r3, r2
 8007512:	d803      	bhi.n	800751c <__any_on+0x36>
 8007514:	2000      	movs	r0, #0
 8007516:	bd10      	pop	{r4, pc}
 8007518:	4603      	mov	r3, r0
 800751a:	e7f7      	b.n	800750c <__any_on+0x26>
 800751c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007520:	2900      	cmp	r1, #0
 8007522:	d0f5      	beq.n	8007510 <__any_on+0x2a>
 8007524:	2001      	movs	r0, #1
 8007526:	e7f6      	b.n	8007516 <__any_on+0x30>

08007528 <sulp>:
 8007528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800752c:	460f      	mov	r7, r1
 800752e:	4690      	mov	r8, r2
 8007530:	f7ff feca 	bl	80072c8 <__ulp>
 8007534:	4604      	mov	r4, r0
 8007536:	460d      	mov	r5, r1
 8007538:	f1b8 0f00 	cmp.w	r8, #0
 800753c:	d011      	beq.n	8007562 <sulp+0x3a>
 800753e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007542:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007546:	2b00      	cmp	r3, #0
 8007548:	dd0b      	ble.n	8007562 <sulp+0x3a>
 800754a:	051b      	lsls	r3, r3, #20
 800754c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007550:	2400      	movs	r4, #0
 8007552:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007556:	4622      	mov	r2, r4
 8007558:	462b      	mov	r3, r5
 800755a:	f7f9 f84d 	bl	80005f8 <__aeabi_dmul>
 800755e:	4604      	mov	r4, r0
 8007560:	460d      	mov	r5, r1
 8007562:	4620      	mov	r0, r4
 8007564:	4629      	mov	r1, r5
 8007566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800756a:	0000      	movs	r0, r0
 800756c:	0000      	movs	r0, r0
	...

08007570 <_strtod_l>:
 8007570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007574:	b09f      	sub	sp, #124	; 0x7c
 8007576:	4604      	mov	r4, r0
 8007578:	9217      	str	r2, [sp, #92]	; 0x5c
 800757a:	2200      	movs	r2, #0
 800757c:	921a      	str	r2, [sp, #104]	; 0x68
 800757e:	460d      	mov	r5, r1
 8007580:	f04f 0800 	mov.w	r8, #0
 8007584:	f04f 0900 	mov.w	r9, #0
 8007588:	460a      	mov	r2, r1
 800758a:	9219      	str	r2, [sp, #100]	; 0x64
 800758c:	7811      	ldrb	r1, [r2, #0]
 800758e:	292b      	cmp	r1, #43	; 0x2b
 8007590:	d04a      	beq.n	8007628 <_strtod_l+0xb8>
 8007592:	d838      	bhi.n	8007606 <_strtod_l+0x96>
 8007594:	290d      	cmp	r1, #13
 8007596:	d832      	bhi.n	80075fe <_strtod_l+0x8e>
 8007598:	2908      	cmp	r1, #8
 800759a:	d832      	bhi.n	8007602 <_strtod_l+0x92>
 800759c:	2900      	cmp	r1, #0
 800759e:	d03b      	beq.n	8007618 <_strtod_l+0xa8>
 80075a0:	2200      	movs	r2, #0
 80075a2:	920e      	str	r2, [sp, #56]	; 0x38
 80075a4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80075a6:	7832      	ldrb	r2, [r6, #0]
 80075a8:	2a30      	cmp	r2, #48	; 0x30
 80075aa:	f040 80b2 	bne.w	8007712 <_strtod_l+0x1a2>
 80075ae:	7872      	ldrb	r2, [r6, #1]
 80075b0:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80075b4:	2a58      	cmp	r2, #88	; 0x58
 80075b6:	d16e      	bne.n	8007696 <_strtod_l+0x126>
 80075b8:	9302      	str	r3, [sp, #8]
 80075ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075bc:	9301      	str	r3, [sp, #4]
 80075be:	ab1a      	add	r3, sp, #104	; 0x68
 80075c0:	9300      	str	r3, [sp, #0]
 80075c2:	4a8d      	ldr	r2, [pc, #564]	; (80077f8 <_strtod_l+0x288>)
 80075c4:	ab1b      	add	r3, sp, #108	; 0x6c
 80075c6:	a919      	add	r1, sp, #100	; 0x64
 80075c8:	4620      	mov	r0, r4
 80075ca:	f001 f9b7 	bl	800893c <__gethex>
 80075ce:	f010 070f 	ands.w	r7, r0, #15
 80075d2:	4605      	mov	r5, r0
 80075d4:	d005      	beq.n	80075e2 <_strtod_l+0x72>
 80075d6:	2f06      	cmp	r7, #6
 80075d8:	d128      	bne.n	800762c <_strtod_l+0xbc>
 80075da:	3601      	adds	r6, #1
 80075dc:	2300      	movs	r3, #0
 80075de:	9619      	str	r6, [sp, #100]	; 0x64
 80075e0:	930e      	str	r3, [sp, #56]	; 0x38
 80075e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	f040 859c 	bne.w	8008122 <_strtod_l+0xbb2>
 80075ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075ec:	b1cb      	cbz	r3, 8007622 <_strtod_l+0xb2>
 80075ee:	4642      	mov	r2, r8
 80075f0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80075f4:	4610      	mov	r0, r2
 80075f6:	4619      	mov	r1, r3
 80075f8:	b01f      	add	sp, #124	; 0x7c
 80075fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075fe:	2920      	cmp	r1, #32
 8007600:	d1ce      	bne.n	80075a0 <_strtod_l+0x30>
 8007602:	3201      	adds	r2, #1
 8007604:	e7c1      	b.n	800758a <_strtod_l+0x1a>
 8007606:	292d      	cmp	r1, #45	; 0x2d
 8007608:	d1ca      	bne.n	80075a0 <_strtod_l+0x30>
 800760a:	2101      	movs	r1, #1
 800760c:	910e      	str	r1, [sp, #56]	; 0x38
 800760e:	1c51      	adds	r1, r2, #1
 8007610:	9119      	str	r1, [sp, #100]	; 0x64
 8007612:	7852      	ldrb	r2, [r2, #1]
 8007614:	2a00      	cmp	r2, #0
 8007616:	d1c5      	bne.n	80075a4 <_strtod_l+0x34>
 8007618:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800761a:	9519      	str	r5, [sp, #100]	; 0x64
 800761c:	2b00      	cmp	r3, #0
 800761e:	f040 857e 	bne.w	800811e <_strtod_l+0xbae>
 8007622:	4642      	mov	r2, r8
 8007624:	464b      	mov	r3, r9
 8007626:	e7e5      	b.n	80075f4 <_strtod_l+0x84>
 8007628:	2100      	movs	r1, #0
 800762a:	e7ef      	b.n	800760c <_strtod_l+0x9c>
 800762c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800762e:	b13a      	cbz	r2, 8007640 <_strtod_l+0xd0>
 8007630:	2135      	movs	r1, #53	; 0x35
 8007632:	a81c      	add	r0, sp, #112	; 0x70
 8007634:	f7ff ff34 	bl	80074a0 <__copybits>
 8007638:	991a      	ldr	r1, [sp, #104]	; 0x68
 800763a:	4620      	mov	r0, r4
 800763c:	f7ff fb1a 	bl	8006c74 <_Bfree>
 8007640:	3f01      	subs	r7, #1
 8007642:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007644:	2f04      	cmp	r7, #4
 8007646:	d806      	bhi.n	8007656 <_strtod_l+0xe6>
 8007648:	e8df f007 	tbb	[pc, r7]
 800764c:	201d0314 	.word	0x201d0314
 8007650:	14          	.byte	0x14
 8007651:	00          	.byte	0x00
 8007652:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8007656:	05e9      	lsls	r1, r5, #23
 8007658:	bf48      	it	mi
 800765a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800765e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007662:	0d1b      	lsrs	r3, r3, #20
 8007664:	051b      	lsls	r3, r3, #20
 8007666:	2b00      	cmp	r3, #0
 8007668:	d1bb      	bne.n	80075e2 <_strtod_l+0x72>
 800766a:	f7fe fb2d 	bl	8005cc8 <__errno>
 800766e:	2322      	movs	r3, #34	; 0x22
 8007670:	6003      	str	r3, [r0, #0]
 8007672:	e7b6      	b.n	80075e2 <_strtod_l+0x72>
 8007674:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8007678:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800767c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007680:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007684:	e7e7      	b.n	8007656 <_strtod_l+0xe6>
 8007686:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80077fc <_strtod_l+0x28c>
 800768a:	e7e4      	b.n	8007656 <_strtod_l+0xe6>
 800768c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007690:	f04f 38ff 	mov.w	r8, #4294967295
 8007694:	e7df      	b.n	8007656 <_strtod_l+0xe6>
 8007696:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007698:	1c5a      	adds	r2, r3, #1
 800769a:	9219      	str	r2, [sp, #100]	; 0x64
 800769c:	785b      	ldrb	r3, [r3, #1]
 800769e:	2b30      	cmp	r3, #48	; 0x30
 80076a0:	d0f9      	beq.n	8007696 <_strtod_l+0x126>
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d09d      	beq.n	80075e2 <_strtod_l+0x72>
 80076a6:	2301      	movs	r3, #1
 80076a8:	f04f 0a00 	mov.w	sl, #0
 80076ac:	9305      	str	r3, [sp, #20]
 80076ae:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80076b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80076b2:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80076b6:	46d3      	mov	fp, sl
 80076b8:	220a      	movs	r2, #10
 80076ba:	9819      	ldr	r0, [sp, #100]	; 0x64
 80076bc:	7806      	ldrb	r6, [r0, #0]
 80076be:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80076c2:	b2d9      	uxtb	r1, r3
 80076c4:	2909      	cmp	r1, #9
 80076c6:	d926      	bls.n	8007716 <_strtod_l+0x1a6>
 80076c8:	494d      	ldr	r1, [pc, #308]	; (8007800 <_strtod_l+0x290>)
 80076ca:	2201      	movs	r2, #1
 80076cc:	f001 f844 	bl	8008758 <strncmp>
 80076d0:	2800      	cmp	r0, #0
 80076d2:	d030      	beq.n	8007736 <_strtod_l+0x1c6>
 80076d4:	2000      	movs	r0, #0
 80076d6:	4632      	mov	r2, r6
 80076d8:	9008      	str	r0, [sp, #32]
 80076da:	465e      	mov	r6, fp
 80076dc:	4603      	mov	r3, r0
 80076de:	2a65      	cmp	r2, #101	; 0x65
 80076e0:	d001      	beq.n	80076e6 <_strtod_l+0x176>
 80076e2:	2a45      	cmp	r2, #69	; 0x45
 80076e4:	d113      	bne.n	800770e <_strtod_l+0x19e>
 80076e6:	b91e      	cbnz	r6, 80076f0 <_strtod_l+0x180>
 80076e8:	9a05      	ldr	r2, [sp, #20]
 80076ea:	4302      	orrs	r2, r0
 80076ec:	d094      	beq.n	8007618 <_strtod_l+0xa8>
 80076ee:	2600      	movs	r6, #0
 80076f0:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80076f2:	1c6a      	adds	r2, r5, #1
 80076f4:	9219      	str	r2, [sp, #100]	; 0x64
 80076f6:	786a      	ldrb	r2, [r5, #1]
 80076f8:	2a2b      	cmp	r2, #43	; 0x2b
 80076fa:	d074      	beq.n	80077e6 <_strtod_l+0x276>
 80076fc:	2a2d      	cmp	r2, #45	; 0x2d
 80076fe:	d078      	beq.n	80077f2 <_strtod_l+0x282>
 8007700:	f04f 0c00 	mov.w	ip, #0
 8007704:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007708:	2909      	cmp	r1, #9
 800770a:	d97f      	bls.n	800780c <_strtod_l+0x29c>
 800770c:	9519      	str	r5, [sp, #100]	; 0x64
 800770e:	2700      	movs	r7, #0
 8007710:	e09e      	b.n	8007850 <_strtod_l+0x2e0>
 8007712:	2300      	movs	r3, #0
 8007714:	e7c8      	b.n	80076a8 <_strtod_l+0x138>
 8007716:	f1bb 0f08 	cmp.w	fp, #8
 800771a:	bfd8      	it	le
 800771c:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800771e:	f100 0001 	add.w	r0, r0, #1
 8007722:	bfda      	itte	le
 8007724:	fb02 3301 	mlale	r3, r2, r1, r3
 8007728:	930a      	strle	r3, [sp, #40]	; 0x28
 800772a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800772e:	f10b 0b01 	add.w	fp, fp, #1
 8007732:	9019      	str	r0, [sp, #100]	; 0x64
 8007734:	e7c1      	b.n	80076ba <_strtod_l+0x14a>
 8007736:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007738:	1c5a      	adds	r2, r3, #1
 800773a:	9219      	str	r2, [sp, #100]	; 0x64
 800773c:	785a      	ldrb	r2, [r3, #1]
 800773e:	f1bb 0f00 	cmp.w	fp, #0
 8007742:	d037      	beq.n	80077b4 <_strtod_l+0x244>
 8007744:	9008      	str	r0, [sp, #32]
 8007746:	465e      	mov	r6, fp
 8007748:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800774c:	2b09      	cmp	r3, #9
 800774e:	d912      	bls.n	8007776 <_strtod_l+0x206>
 8007750:	2301      	movs	r3, #1
 8007752:	e7c4      	b.n	80076de <_strtod_l+0x16e>
 8007754:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007756:	1c5a      	adds	r2, r3, #1
 8007758:	9219      	str	r2, [sp, #100]	; 0x64
 800775a:	785a      	ldrb	r2, [r3, #1]
 800775c:	3001      	adds	r0, #1
 800775e:	2a30      	cmp	r2, #48	; 0x30
 8007760:	d0f8      	beq.n	8007754 <_strtod_l+0x1e4>
 8007762:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007766:	2b08      	cmp	r3, #8
 8007768:	f200 84e0 	bhi.w	800812c <_strtod_l+0xbbc>
 800776c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800776e:	9008      	str	r0, [sp, #32]
 8007770:	2000      	movs	r0, #0
 8007772:	930b      	str	r3, [sp, #44]	; 0x2c
 8007774:	4606      	mov	r6, r0
 8007776:	3a30      	subs	r2, #48	; 0x30
 8007778:	f100 0301 	add.w	r3, r0, #1
 800777c:	d014      	beq.n	80077a8 <_strtod_l+0x238>
 800777e:	9908      	ldr	r1, [sp, #32]
 8007780:	4419      	add	r1, r3
 8007782:	9108      	str	r1, [sp, #32]
 8007784:	4633      	mov	r3, r6
 8007786:	eb00 0c06 	add.w	ip, r0, r6
 800778a:	210a      	movs	r1, #10
 800778c:	4563      	cmp	r3, ip
 800778e:	d113      	bne.n	80077b8 <_strtod_l+0x248>
 8007790:	1833      	adds	r3, r6, r0
 8007792:	2b08      	cmp	r3, #8
 8007794:	f106 0601 	add.w	r6, r6, #1
 8007798:	4406      	add	r6, r0
 800779a:	dc1a      	bgt.n	80077d2 <_strtod_l+0x262>
 800779c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800779e:	230a      	movs	r3, #10
 80077a0:	fb03 2301 	mla	r3, r3, r1, r2
 80077a4:	930a      	str	r3, [sp, #40]	; 0x28
 80077a6:	2300      	movs	r3, #0
 80077a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80077aa:	1c51      	adds	r1, r2, #1
 80077ac:	9119      	str	r1, [sp, #100]	; 0x64
 80077ae:	7852      	ldrb	r2, [r2, #1]
 80077b0:	4618      	mov	r0, r3
 80077b2:	e7c9      	b.n	8007748 <_strtod_l+0x1d8>
 80077b4:	4658      	mov	r0, fp
 80077b6:	e7d2      	b.n	800775e <_strtod_l+0x1ee>
 80077b8:	2b08      	cmp	r3, #8
 80077ba:	f103 0301 	add.w	r3, r3, #1
 80077be:	dc03      	bgt.n	80077c8 <_strtod_l+0x258>
 80077c0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80077c2:	434f      	muls	r7, r1
 80077c4:	970a      	str	r7, [sp, #40]	; 0x28
 80077c6:	e7e1      	b.n	800778c <_strtod_l+0x21c>
 80077c8:	2b10      	cmp	r3, #16
 80077ca:	bfd8      	it	le
 80077cc:	fb01 fa0a 	mulle.w	sl, r1, sl
 80077d0:	e7dc      	b.n	800778c <_strtod_l+0x21c>
 80077d2:	2e10      	cmp	r6, #16
 80077d4:	bfdc      	itt	le
 80077d6:	230a      	movle	r3, #10
 80077d8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80077dc:	e7e3      	b.n	80077a6 <_strtod_l+0x236>
 80077de:	2300      	movs	r3, #0
 80077e0:	9308      	str	r3, [sp, #32]
 80077e2:	2301      	movs	r3, #1
 80077e4:	e780      	b.n	80076e8 <_strtod_l+0x178>
 80077e6:	f04f 0c00 	mov.w	ip, #0
 80077ea:	1caa      	adds	r2, r5, #2
 80077ec:	9219      	str	r2, [sp, #100]	; 0x64
 80077ee:	78aa      	ldrb	r2, [r5, #2]
 80077f0:	e788      	b.n	8007704 <_strtod_l+0x194>
 80077f2:	f04f 0c01 	mov.w	ip, #1
 80077f6:	e7f8      	b.n	80077ea <_strtod_l+0x27a>
 80077f8:	0800eaa8 	.word	0x0800eaa8
 80077fc:	7ff00000 	.word	0x7ff00000
 8007800:	0800eaa4 	.word	0x0800eaa4
 8007804:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007806:	1c51      	adds	r1, r2, #1
 8007808:	9119      	str	r1, [sp, #100]	; 0x64
 800780a:	7852      	ldrb	r2, [r2, #1]
 800780c:	2a30      	cmp	r2, #48	; 0x30
 800780e:	d0f9      	beq.n	8007804 <_strtod_l+0x294>
 8007810:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007814:	2908      	cmp	r1, #8
 8007816:	f63f af7a 	bhi.w	800770e <_strtod_l+0x19e>
 800781a:	3a30      	subs	r2, #48	; 0x30
 800781c:	9209      	str	r2, [sp, #36]	; 0x24
 800781e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007820:	920c      	str	r2, [sp, #48]	; 0x30
 8007822:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007824:	1c57      	adds	r7, r2, #1
 8007826:	9719      	str	r7, [sp, #100]	; 0x64
 8007828:	7852      	ldrb	r2, [r2, #1]
 800782a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800782e:	f1be 0f09 	cmp.w	lr, #9
 8007832:	d938      	bls.n	80078a6 <_strtod_l+0x336>
 8007834:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007836:	1a7f      	subs	r7, r7, r1
 8007838:	2f08      	cmp	r7, #8
 800783a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800783e:	dc03      	bgt.n	8007848 <_strtod_l+0x2d8>
 8007840:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007842:	428f      	cmp	r7, r1
 8007844:	bfa8      	it	ge
 8007846:	460f      	movge	r7, r1
 8007848:	f1bc 0f00 	cmp.w	ip, #0
 800784c:	d000      	beq.n	8007850 <_strtod_l+0x2e0>
 800784e:	427f      	negs	r7, r7
 8007850:	2e00      	cmp	r6, #0
 8007852:	d14f      	bne.n	80078f4 <_strtod_l+0x384>
 8007854:	9905      	ldr	r1, [sp, #20]
 8007856:	4301      	orrs	r1, r0
 8007858:	f47f aec3 	bne.w	80075e2 <_strtod_l+0x72>
 800785c:	2b00      	cmp	r3, #0
 800785e:	f47f aedb 	bne.w	8007618 <_strtod_l+0xa8>
 8007862:	2a69      	cmp	r2, #105	; 0x69
 8007864:	d029      	beq.n	80078ba <_strtod_l+0x34a>
 8007866:	dc26      	bgt.n	80078b6 <_strtod_l+0x346>
 8007868:	2a49      	cmp	r2, #73	; 0x49
 800786a:	d026      	beq.n	80078ba <_strtod_l+0x34a>
 800786c:	2a4e      	cmp	r2, #78	; 0x4e
 800786e:	f47f aed3 	bne.w	8007618 <_strtod_l+0xa8>
 8007872:	499a      	ldr	r1, [pc, #616]	; (8007adc <_strtod_l+0x56c>)
 8007874:	a819      	add	r0, sp, #100	; 0x64
 8007876:	f001 faa3 	bl	8008dc0 <__match>
 800787a:	2800      	cmp	r0, #0
 800787c:	f43f aecc 	beq.w	8007618 <_strtod_l+0xa8>
 8007880:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007882:	781b      	ldrb	r3, [r3, #0]
 8007884:	2b28      	cmp	r3, #40	; 0x28
 8007886:	d12f      	bne.n	80078e8 <_strtod_l+0x378>
 8007888:	4995      	ldr	r1, [pc, #596]	; (8007ae0 <_strtod_l+0x570>)
 800788a:	aa1c      	add	r2, sp, #112	; 0x70
 800788c:	a819      	add	r0, sp, #100	; 0x64
 800788e:	f001 faab 	bl	8008de8 <__hexnan>
 8007892:	2805      	cmp	r0, #5
 8007894:	d128      	bne.n	80078e8 <_strtod_l+0x378>
 8007896:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007898:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800789c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80078a0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80078a4:	e69d      	b.n	80075e2 <_strtod_l+0x72>
 80078a6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80078a8:	210a      	movs	r1, #10
 80078aa:	fb01 2107 	mla	r1, r1, r7, r2
 80078ae:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80078b2:	9209      	str	r2, [sp, #36]	; 0x24
 80078b4:	e7b5      	b.n	8007822 <_strtod_l+0x2b2>
 80078b6:	2a6e      	cmp	r2, #110	; 0x6e
 80078b8:	e7d9      	b.n	800786e <_strtod_l+0x2fe>
 80078ba:	498a      	ldr	r1, [pc, #552]	; (8007ae4 <_strtod_l+0x574>)
 80078bc:	a819      	add	r0, sp, #100	; 0x64
 80078be:	f001 fa7f 	bl	8008dc0 <__match>
 80078c2:	2800      	cmp	r0, #0
 80078c4:	f43f aea8 	beq.w	8007618 <_strtod_l+0xa8>
 80078c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80078ca:	4987      	ldr	r1, [pc, #540]	; (8007ae8 <_strtod_l+0x578>)
 80078cc:	3b01      	subs	r3, #1
 80078ce:	a819      	add	r0, sp, #100	; 0x64
 80078d0:	9319      	str	r3, [sp, #100]	; 0x64
 80078d2:	f001 fa75 	bl	8008dc0 <__match>
 80078d6:	b910      	cbnz	r0, 80078de <_strtod_l+0x36e>
 80078d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80078da:	3301      	adds	r3, #1
 80078dc:	9319      	str	r3, [sp, #100]	; 0x64
 80078de:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8007aec <_strtod_l+0x57c>
 80078e2:	f04f 0800 	mov.w	r8, #0
 80078e6:	e67c      	b.n	80075e2 <_strtod_l+0x72>
 80078e8:	4881      	ldr	r0, [pc, #516]	; (8007af0 <_strtod_l+0x580>)
 80078ea:	f000 ff87 	bl	80087fc <nan>
 80078ee:	4680      	mov	r8, r0
 80078f0:	4689      	mov	r9, r1
 80078f2:	e676      	b.n	80075e2 <_strtod_l+0x72>
 80078f4:	9b08      	ldr	r3, [sp, #32]
 80078f6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80078f8:	1afb      	subs	r3, r7, r3
 80078fa:	f1bb 0f00 	cmp.w	fp, #0
 80078fe:	bf08      	it	eq
 8007900:	46b3      	moveq	fp, r6
 8007902:	2e10      	cmp	r6, #16
 8007904:	9309      	str	r3, [sp, #36]	; 0x24
 8007906:	4635      	mov	r5, r6
 8007908:	bfa8      	it	ge
 800790a:	2510      	movge	r5, #16
 800790c:	f7f8 fdfa 	bl	8000504 <__aeabi_ui2d>
 8007910:	2e09      	cmp	r6, #9
 8007912:	4680      	mov	r8, r0
 8007914:	4689      	mov	r9, r1
 8007916:	dd13      	ble.n	8007940 <_strtod_l+0x3d0>
 8007918:	4b76      	ldr	r3, [pc, #472]	; (8007af4 <_strtod_l+0x584>)
 800791a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800791e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007922:	f7f8 fe69 	bl	80005f8 <__aeabi_dmul>
 8007926:	4680      	mov	r8, r0
 8007928:	4650      	mov	r0, sl
 800792a:	4689      	mov	r9, r1
 800792c:	f7f8 fdea 	bl	8000504 <__aeabi_ui2d>
 8007930:	4602      	mov	r2, r0
 8007932:	460b      	mov	r3, r1
 8007934:	4640      	mov	r0, r8
 8007936:	4649      	mov	r1, r9
 8007938:	f7f8 fca8 	bl	800028c <__adddf3>
 800793c:	4680      	mov	r8, r0
 800793e:	4689      	mov	r9, r1
 8007940:	2e0f      	cmp	r6, #15
 8007942:	dc36      	bgt.n	80079b2 <_strtod_l+0x442>
 8007944:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007946:	2b00      	cmp	r3, #0
 8007948:	f43f ae4b 	beq.w	80075e2 <_strtod_l+0x72>
 800794c:	dd22      	ble.n	8007994 <_strtod_l+0x424>
 800794e:	2b16      	cmp	r3, #22
 8007950:	dc09      	bgt.n	8007966 <_strtod_l+0x3f6>
 8007952:	4968      	ldr	r1, [pc, #416]	; (8007af4 <_strtod_l+0x584>)
 8007954:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007958:	e9d1 0100 	ldrd	r0, r1, [r1]
 800795c:	4642      	mov	r2, r8
 800795e:	464b      	mov	r3, r9
 8007960:	f7f8 fe4a 	bl	80005f8 <__aeabi_dmul>
 8007964:	e7c3      	b.n	80078ee <_strtod_l+0x37e>
 8007966:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007968:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800796c:	4293      	cmp	r3, r2
 800796e:	db20      	blt.n	80079b2 <_strtod_l+0x442>
 8007970:	4c60      	ldr	r4, [pc, #384]	; (8007af4 <_strtod_l+0x584>)
 8007972:	f1c6 060f 	rsb	r6, r6, #15
 8007976:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800797a:	4642      	mov	r2, r8
 800797c:	464b      	mov	r3, r9
 800797e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007982:	f7f8 fe39 	bl	80005f8 <__aeabi_dmul>
 8007986:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007988:	1b9e      	subs	r6, r3, r6
 800798a:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800798e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007992:	e7e5      	b.n	8007960 <_strtod_l+0x3f0>
 8007994:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007996:	3316      	adds	r3, #22
 8007998:	db0b      	blt.n	80079b2 <_strtod_l+0x442>
 800799a:	9b08      	ldr	r3, [sp, #32]
 800799c:	1bdf      	subs	r7, r3, r7
 800799e:	4b55      	ldr	r3, [pc, #340]	; (8007af4 <_strtod_l+0x584>)
 80079a0:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80079a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079a8:	4640      	mov	r0, r8
 80079aa:	4649      	mov	r1, r9
 80079ac:	f7f8 ff4e 	bl	800084c <__aeabi_ddiv>
 80079b0:	e79d      	b.n	80078ee <_strtod_l+0x37e>
 80079b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079b4:	1b75      	subs	r5, r6, r5
 80079b6:	441d      	add	r5, r3
 80079b8:	2d00      	cmp	r5, #0
 80079ba:	dd70      	ble.n	8007a9e <_strtod_l+0x52e>
 80079bc:	f015 030f 	ands.w	r3, r5, #15
 80079c0:	d00a      	beq.n	80079d8 <_strtod_l+0x468>
 80079c2:	494c      	ldr	r1, [pc, #304]	; (8007af4 <_strtod_l+0x584>)
 80079c4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80079c8:	4642      	mov	r2, r8
 80079ca:	464b      	mov	r3, r9
 80079cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079d0:	f7f8 fe12 	bl	80005f8 <__aeabi_dmul>
 80079d4:	4680      	mov	r8, r0
 80079d6:	4689      	mov	r9, r1
 80079d8:	f035 050f 	bics.w	r5, r5, #15
 80079dc:	d04d      	beq.n	8007a7a <_strtod_l+0x50a>
 80079de:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80079e2:	dd22      	ble.n	8007a2a <_strtod_l+0x4ba>
 80079e4:	2600      	movs	r6, #0
 80079e6:	46b3      	mov	fp, r6
 80079e8:	960b      	str	r6, [sp, #44]	; 0x2c
 80079ea:	9608      	str	r6, [sp, #32]
 80079ec:	2322      	movs	r3, #34	; 0x22
 80079ee:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 8007aec <_strtod_l+0x57c>
 80079f2:	6023      	str	r3, [r4, #0]
 80079f4:	f04f 0800 	mov.w	r8, #0
 80079f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	f43f adf1 	beq.w	80075e2 <_strtod_l+0x72>
 8007a00:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007a02:	4620      	mov	r0, r4
 8007a04:	f7ff f936 	bl	8006c74 <_Bfree>
 8007a08:	9908      	ldr	r1, [sp, #32]
 8007a0a:	4620      	mov	r0, r4
 8007a0c:	f7ff f932 	bl	8006c74 <_Bfree>
 8007a10:	4659      	mov	r1, fp
 8007a12:	4620      	mov	r0, r4
 8007a14:	f7ff f92e 	bl	8006c74 <_Bfree>
 8007a18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	f7ff f92a 	bl	8006c74 <_Bfree>
 8007a20:	4631      	mov	r1, r6
 8007a22:	4620      	mov	r0, r4
 8007a24:	f7ff f926 	bl	8006c74 <_Bfree>
 8007a28:	e5db      	b.n	80075e2 <_strtod_l+0x72>
 8007a2a:	4b33      	ldr	r3, [pc, #204]	; (8007af8 <_strtod_l+0x588>)
 8007a2c:	9305      	str	r3, [sp, #20]
 8007a2e:	2300      	movs	r3, #0
 8007a30:	112d      	asrs	r5, r5, #4
 8007a32:	4640      	mov	r0, r8
 8007a34:	4649      	mov	r1, r9
 8007a36:	469a      	mov	sl, r3
 8007a38:	2d01      	cmp	r5, #1
 8007a3a:	dc21      	bgt.n	8007a80 <_strtod_l+0x510>
 8007a3c:	b10b      	cbz	r3, 8007a42 <_strtod_l+0x4d2>
 8007a3e:	4680      	mov	r8, r0
 8007a40:	4689      	mov	r9, r1
 8007a42:	492d      	ldr	r1, [pc, #180]	; (8007af8 <_strtod_l+0x588>)
 8007a44:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007a48:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007a4c:	4642      	mov	r2, r8
 8007a4e:	464b      	mov	r3, r9
 8007a50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a54:	f7f8 fdd0 	bl	80005f8 <__aeabi_dmul>
 8007a58:	4b24      	ldr	r3, [pc, #144]	; (8007aec <_strtod_l+0x57c>)
 8007a5a:	460a      	mov	r2, r1
 8007a5c:	400b      	ands	r3, r1
 8007a5e:	4927      	ldr	r1, [pc, #156]	; (8007afc <_strtod_l+0x58c>)
 8007a60:	428b      	cmp	r3, r1
 8007a62:	4680      	mov	r8, r0
 8007a64:	d8be      	bhi.n	80079e4 <_strtod_l+0x474>
 8007a66:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007a6a:	428b      	cmp	r3, r1
 8007a6c:	bf86      	itte	hi
 8007a6e:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8007b00 <_strtod_l+0x590>
 8007a72:	f04f 38ff 	movhi.w	r8, #4294967295
 8007a76:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	9305      	str	r3, [sp, #20]
 8007a7e:	e07b      	b.n	8007b78 <_strtod_l+0x608>
 8007a80:	07ea      	lsls	r2, r5, #31
 8007a82:	d505      	bpl.n	8007a90 <_strtod_l+0x520>
 8007a84:	9b05      	ldr	r3, [sp, #20]
 8007a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a8a:	f7f8 fdb5 	bl	80005f8 <__aeabi_dmul>
 8007a8e:	2301      	movs	r3, #1
 8007a90:	9a05      	ldr	r2, [sp, #20]
 8007a92:	3208      	adds	r2, #8
 8007a94:	f10a 0a01 	add.w	sl, sl, #1
 8007a98:	106d      	asrs	r5, r5, #1
 8007a9a:	9205      	str	r2, [sp, #20]
 8007a9c:	e7cc      	b.n	8007a38 <_strtod_l+0x4c8>
 8007a9e:	d0ec      	beq.n	8007a7a <_strtod_l+0x50a>
 8007aa0:	426d      	negs	r5, r5
 8007aa2:	f015 020f 	ands.w	r2, r5, #15
 8007aa6:	d00a      	beq.n	8007abe <_strtod_l+0x54e>
 8007aa8:	4b12      	ldr	r3, [pc, #72]	; (8007af4 <_strtod_l+0x584>)
 8007aaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007aae:	4640      	mov	r0, r8
 8007ab0:	4649      	mov	r1, r9
 8007ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab6:	f7f8 fec9 	bl	800084c <__aeabi_ddiv>
 8007aba:	4680      	mov	r8, r0
 8007abc:	4689      	mov	r9, r1
 8007abe:	112d      	asrs	r5, r5, #4
 8007ac0:	d0db      	beq.n	8007a7a <_strtod_l+0x50a>
 8007ac2:	2d1f      	cmp	r5, #31
 8007ac4:	dd1e      	ble.n	8007b04 <_strtod_l+0x594>
 8007ac6:	2600      	movs	r6, #0
 8007ac8:	46b3      	mov	fp, r6
 8007aca:	960b      	str	r6, [sp, #44]	; 0x2c
 8007acc:	9608      	str	r6, [sp, #32]
 8007ace:	2322      	movs	r3, #34	; 0x22
 8007ad0:	f04f 0800 	mov.w	r8, #0
 8007ad4:	f04f 0900 	mov.w	r9, #0
 8007ad8:	6023      	str	r3, [r4, #0]
 8007ada:	e78d      	b.n	80079f8 <_strtod_l+0x488>
 8007adc:	0800e895 	.word	0x0800e895
 8007ae0:	0800eabc 	.word	0x0800eabc
 8007ae4:	0800e88d 	.word	0x0800e88d
 8007ae8:	0800e8c4 	.word	0x0800e8c4
 8007aec:	7ff00000 	.word	0x7ff00000
 8007af0:	0800ec4d 	.word	0x0800ec4d
 8007af4:	0800e9d0 	.word	0x0800e9d0
 8007af8:	0800e9a8 	.word	0x0800e9a8
 8007afc:	7ca00000 	.word	0x7ca00000
 8007b00:	7fefffff 	.word	0x7fefffff
 8007b04:	f015 0310 	ands.w	r3, r5, #16
 8007b08:	bf18      	it	ne
 8007b0a:	236a      	movne	r3, #106	; 0x6a
 8007b0c:	f8df a2cc 	ldr.w	sl, [pc, #716]	; 8007ddc <_strtod_l+0x86c>
 8007b10:	9305      	str	r3, [sp, #20]
 8007b12:	4640      	mov	r0, r8
 8007b14:	4649      	mov	r1, r9
 8007b16:	2300      	movs	r3, #0
 8007b18:	07ea      	lsls	r2, r5, #31
 8007b1a:	d504      	bpl.n	8007b26 <_strtod_l+0x5b6>
 8007b1c:	e9da 2300 	ldrd	r2, r3, [sl]
 8007b20:	f7f8 fd6a 	bl	80005f8 <__aeabi_dmul>
 8007b24:	2301      	movs	r3, #1
 8007b26:	106d      	asrs	r5, r5, #1
 8007b28:	f10a 0a08 	add.w	sl, sl, #8
 8007b2c:	d1f4      	bne.n	8007b18 <_strtod_l+0x5a8>
 8007b2e:	b10b      	cbz	r3, 8007b34 <_strtod_l+0x5c4>
 8007b30:	4680      	mov	r8, r0
 8007b32:	4689      	mov	r9, r1
 8007b34:	9b05      	ldr	r3, [sp, #20]
 8007b36:	b1bb      	cbz	r3, 8007b68 <_strtod_l+0x5f8>
 8007b38:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007b3c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	4649      	mov	r1, r9
 8007b44:	dd10      	ble.n	8007b68 <_strtod_l+0x5f8>
 8007b46:	2b1f      	cmp	r3, #31
 8007b48:	f340 8125 	ble.w	8007d96 <_strtod_l+0x826>
 8007b4c:	2b34      	cmp	r3, #52	; 0x34
 8007b4e:	bfde      	ittt	le
 8007b50:	f04f 33ff 	movle.w	r3, #4294967295
 8007b54:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007b58:	4093      	lslle	r3, r2
 8007b5a:	f04f 0800 	mov.w	r8, #0
 8007b5e:	bfcc      	ite	gt
 8007b60:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007b64:	ea03 0901 	andle.w	r9, r3, r1
 8007b68:	2200      	movs	r2, #0
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	4640      	mov	r0, r8
 8007b6e:	4649      	mov	r1, r9
 8007b70:	f7f8 ffaa 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b74:	2800      	cmp	r0, #0
 8007b76:	d1a6      	bne.n	8007ac6 <_strtod_l+0x556>
 8007b78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b7a:	9300      	str	r3, [sp, #0]
 8007b7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007b7e:	4633      	mov	r3, r6
 8007b80:	465a      	mov	r2, fp
 8007b82:	4620      	mov	r0, r4
 8007b84:	f7ff f8de 	bl	8006d44 <__s2b>
 8007b88:	900b      	str	r0, [sp, #44]	; 0x2c
 8007b8a:	2800      	cmp	r0, #0
 8007b8c:	f43f af2a 	beq.w	80079e4 <_strtod_l+0x474>
 8007b90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b92:	9b08      	ldr	r3, [sp, #32]
 8007b94:	2a00      	cmp	r2, #0
 8007b96:	eba3 0307 	sub.w	r3, r3, r7
 8007b9a:	bfa8      	it	ge
 8007b9c:	2300      	movge	r3, #0
 8007b9e:	9312      	str	r3, [sp, #72]	; 0x48
 8007ba0:	2600      	movs	r6, #0
 8007ba2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007ba6:	9316      	str	r3, [sp, #88]	; 0x58
 8007ba8:	46b3      	mov	fp, r6
 8007baa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bac:	4620      	mov	r0, r4
 8007bae:	6859      	ldr	r1, [r3, #4]
 8007bb0:	f7ff f820 	bl	8006bf4 <_Balloc>
 8007bb4:	9008      	str	r0, [sp, #32]
 8007bb6:	2800      	cmp	r0, #0
 8007bb8:	f43f af18 	beq.w	80079ec <_strtod_l+0x47c>
 8007bbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bbe:	691a      	ldr	r2, [r3, #16]
 8007bc0:	3202      	adds	r2, #2
 8007bc2:	f103 010c 	add.w	r1, r3, #12
 8007bc6:	0092      	lsls	r2, r2, #2
 8007bc8:	300c      	adds	r0, #12
 8007bca:	f000 fe09 	bl	80087e0 <memcpy>
 8007bce:	ab1c      	add	r3, sp, #112	; 0x70
 8007bd0:	9301      	str	r3, [sp, #4]
 8007bd2:	ab1b      	add	r3, sp, #108	; 0x6c
 8007bd4:	9300      	str	r3, [sp, #0]
 8007bd6:	4642      	mov	r2, r8
 8007bd8:	464b      	mov	r3, r9
 8007bda:	4620      	mov	r0, r4
 8007bdc:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8007be0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8007be4:	f7ff fbd8 	bl	8007398 <__d2b>
 8007be8:	901a      	str	r0, [sp, #104]	; 0x68
 8007bea:	2800      	cmp	r0, #0
 8007bec:	f43f aefe 	beq.w	80079ec <_strtod_l+0x47c>
 8007bf0:	2101      	movs	r1, #1
 8007bf2:	4620      	mov	r0, r4
 8007bf4:	f7ff f93e 	bl	8006e74 <__i2b>
 8007bf8:	4683      	mov	fp, r0
 8007bfa:	2800      	cmp	r0, #0
 8007bfc:	f43f aef6 	beq.w	80079ec <_strtod_l+0x47c>
 8007c00:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8007c02:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007c04:	2f00      	cmp	r7, #0
 8007c06:	bfab      	itete	ge
 8007c08:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8007c0a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007c0c:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8007c0e:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8007c12:	bfac      	ite	ge
 8007c14:	eb07 0a03 	addge.w	sl, r7, r3
 8007c18:	1bdd      	sublt	r5, r3, r7
 8007c1a:	9b05      	ldr	r3, [sp, #20]
 8007c1c:	1aff      	subs	r7, r7, r3
 8007c1e:	4417      	add	r7, r2
 8007c20:	4b6f      	ldr	r3, [pc, #444]	; (8007de0 <_strtod_l+0x870>)
 8007c22:	3f01      	subs	r7, #1
 8007c24:	429f      	cmp	r7, r3
 8007c26:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007c2a:	f280 80c7 	bge.w	8007dbc <_strtod_l+0x84c>
 8007c2e:	1bdb      	subs	r3, r3, r7
 8007c30:	2b1f      	cmp	r3, #31
 8007c32:	eba2 0203 	sub.w	r2, r2, r3
 8007c36:	f04f 0101 	mov.w	r1, #1
 8007c3a:	f300 80b3 	bgt.w	8007da4 <_strtod_l+0x834>
 8007c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8007c42:	9313      	str	r3, [sp, #76]	; 0x4c
 8007c44:	2300      	movs	r3, #0
 8007c46:	9310      	str	r3, [sp, #64]	; 0x40
 8007c48:	eb0a 0702 	add.w	r7, sl, r2
 8007c4c:	9b05      	ldr	r3, [sp, #20]
 8007c4e:	45ba      	cmp	sl, r7
 8007c50:	4415      	add	r5, r2
 8007c52:	441d      	add	r5, r3
 8007c54:	4653      	mov	r3, sl
 8007c56:	bfa8      	it	ge
 8007c58:	463b      	movge	r3, r7
 8007c5a:	42ab      	cmp	r3, r5
 8007c5c:	bfa8      	it	ge
 8007c5e:	462b      	movge	r3, r5
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	bfc2      	ittt	gt
 8007c64:	1aff      	subgt	r7, r7, r3
 8007c66:	1aed      	subgt	r5, r5, r3
 8007c68:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007c6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	dd17      	ble.n	8007ca2 <_strtod_l+0x732>
 8007c72:	4659      	mov	r1, fp
 8007c74:	461a      	mov	r2, r3
 8007c76:	4620      	mov	r0, r4
 8007c78:	f7ff f9bc 	bl	8006ff4 <__pow5mult>
 8007c7c:	4683      	mov	fp, r0
 8007c7e:	2800      	cmp	r0, #0
 8007c80:	f43f aeb4 	beq.w	80079ec <_strtod_l+0x47c>
 8007c84:	4601      	mov	r1, r0
 8007c86:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007c88:	4620      	mov	r0, r4
 8007c8a:	f7ff f909 	bl	8006ea0 <__multiply>
 8007c8e:	900a      	str	r0, [sp, #40]	; 0x28
 8007c90:	2800      	cmp	r0, #0
 8007c92:	f43f aeab 	beq.w	80079ec <_strtod_l+0x47c>
 8007c96:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007c98:	4620      	mov	r0, r4
 8007c9a:	f7fe ffeb 	bl	8006c74 <_Bfree>
 8007c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ca0:	931a      	str	r3, [sp, #104]	; 0x68
 8007ca2:	2f00      	cmp	r7, #0
 8007ca4:	f300 808f 	bgt.w	8007dc6 <_strtod_l+0x856>
 8007ca8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	dd08      	ble.n	8007cc0 <_strtod_l+0x750>
 8007cae:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007cb0:	9908      	ldr	r1, [sp, #32]
 8007cb2:	4620      	mov	r0, r4
 8007cb4:	f7ff f99e 	bl	8006ff4 <__pow5mult>
 8007cb8:	9008      	str	r0, [sp, #32]
 8007cba:	2800      	cmp	r0, #0
 8007cbc:	f43f ae96 	beq.w	80079ec <_strtod_l+0x47c>
 8007cc0:	2d00      	cmp	r5, #0
 8007cc2:	dd08      	ble.n	8007cd6 <_strtod_l+0x766>
 8007cc4:	9908      	ldr	r1, [sp, #32]
 8007cc6:	462a      	mov	r2, r5
 8007cc8:	4620      	mov	r0, r4
 8007cca:	f7ff f9ed 	bl	80070a8 <__lshift>
 8007cce:	9008      	str	r0, [sp, #32]
 8007cd0:	2800      	cmp	r0, #0
 8007cd2:	f43f ae8b 	beq.w	80079ec <_strtod_l+0x47c>
 8007cd6:	f1ba 0f00 	cmp.w	sl, #0
 8007cda:	dd08      	ble.n	8007cee <_strtod_l+0x77e>
 8007cdc:	4659      	mov	r1, fp
 8007cde:	4652      	mov	r2, sl
 8007ce0:	4620      	mov	r0, r4
 8007ce2:	f7ff f9e1 	bl	80070a8 <__lshift>
 8007ce6:	4683      	mov	fp, r0
 8007ce8:	2800      	cmp	r0, #0
 8007cea:	f43f ae7f 	beq.w	80079ec <_strtod_l+0x47c>
 8007cee:	9a08      	ldr	r2, [sp, #32]
 8007cf0:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007cf2:	4620      	mov	r0, r4
 8007cf4:	f7ff fa60 	bl	80071b8 <__mdiff>
 8007cf8:	4606      	mov	r6, r0
 8007cfa:	2800      	cmp	r0, #0
 8007cfc:	f43f ae76 	beq.w	80079ec <_strtod_l+0x47c>
 8007d00:	2500      	movs	r5, #0
 8007d02:	68c3      	ldr	r3, [r0, #12]
 8007d04:	60c5      	str	r5, [r0, #12]
 8007d06:	4659      	mov	r1, fp
 8007d08:	930a      	str	r3, [sp, #40]	; 0x28
 8007d0a:	f7ff fa39 	bl	8007180 <__mcmp>
 8007d0e:	42a8      	cmp	r0, r5
 8007d10:	da6c      	bge.n	8007dec <_strtod_l+0x87c>
 8007d12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d14:	ea53 0308 	orrs.w	r3, r3, r8
 8007d18:	f040 8090 	bne.w	8007e3c <_strtod_l+0x8cc>
 8007d1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	f040 808b 	bne.w	8007e3c <_strtod_l+0x8cc>
 8007d26:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007d2a:	0d1b      	lsrs	r3, r3, #20
 8007d2c:	051b      	lsls	r3, r3, #20
 8007d2e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007d32:	f240 8083 	bls.w	8007e3c <_strtod_l+0x8cc>
 8007d36:	6973      	ldr	r3, [r6, #20]
 8007d38:	b913      	cbnz	r3, 8007d40 <_strtod_l+0x7d0>
 8007d3a:	6933      	ldr	r3, [r6, #16]
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	dd7d      	ble.n	8007e3c <_strtod_l+0x8cc>
 8007d40:	4631      	mov	r1, r6
 8007d42:	2201      	movs	r2, #1
 8007d44:	4620      	mov	r0, r4
 8007d46:	f7ff f9af 	bl	80070a8 <__lshift>
 8007d4a:	4659      	mov	r1, fp
 8007d4c:	4606      	mov	r6, r0
 8007d4e:	f7ff fa17 	bl	8007180 <__mcmp>
 8007d52:	2800      	cmp	r0, #0
 8007d54:	dd72      	ble.n	8007e3c <_strtod_l+0x8cc>
 8007d56:	9905      	ldr	r1, [sp, #20]
 8007d58:	4a22      	ldr	r2, [pc, #136]	; (8007de4 <_strtod_l+0x874>)
 8007d5a:	464b      	mov	r3, r9
 8007d5c:	2900      	cmp	r1, #0
 8007d5e:	f000 808e 	beq.w	8007e7e <_strtod_l+0x90e>
 8007d62:	ea02 0109 	and.w	r1, r2, r9
 8007d66:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007d6a:	f300 8088 	bgt.w	8007e7e <_strtod_l+0x90e>
 8007d6e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007d72:	f77f aeac 	ble.w	8007ace <_strtod_l+0x55e>
 8007d76:	4b1c      	ldr	r3, [pc, #112]	; (8007de8 <_strtod_l+0x878>)
 8007d78:	4640      	mov	r0, r8
 8007d7a:	4649      	mov	r1, r9
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	f7f8 fc3b 	bl	80005f8 <__aeabi_dmul>
 8007d82:	4b18      	ldr	r3, [pc, #96]	; (8007de4 <_strtod_l+0x874>)
 8007d84:	400b      	ands	r3, r1
 8007d86:	4680      	mov	r8, r0
 8007d88:	4689      	mov	r9, r1
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	f47f ae38 	bne.w	8007a00 <_strtod_l+0x490>
 8007d90:	2322      	movs	r3, #34	; 0x22
 8007d92:	6023      	str	r3, [r4, #0]
 8007d94:	e634      	b.n	8007a00 <_strtod_l+0x490>
 8007d96:	f04f 32ff 	mov.w	r2, #4294967295
 8007d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d9e:	ea03 0808 	and.w	r8, r3, r8
 8007da2:	e6e1      	b.n	8007b68 <_strtod_l+0x5f8>
 8007da4:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8007da8:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8007dac:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8007db0:	37e2      	adds	r7, #226	; 0xe2
 8007db2:	fa01 f307 	lsl.w	r3, r1, r7
 8007db6:	9310      	str	r3, [sp, #64]	; 0x40
 8007db8:	9113      	str	r1, [sp, #76]	; 0x4c
 8007dba:	e745      	b.n	8007c48 <_strtod_l+0x6d8>
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	9310      	str	r3, [sp, #64]	; 0x40
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	9313      	str	r3, [sp, #76]	; 0x4c
 8007dc4:	e740      	b.n	8007c48 <_strtod_l+0x6d8>
 8007dc6:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007dc8:	463a      	mov	r2, r7
 8007dca:	4620      	mov	r0, r4
 8007dcc:	f7ff f96c 	bl	80070a8 <__lshift>
 8007dd0:	901a      	str	r0, [sp, #104]	; 0x68
 8007dd2:	2800      	cmp	r0, #0
 8007dd4:	f47f af68 	bne.w	8007ca8 <_strtod_l+0x738>
 8007dd8:	e608      	b.n	80079ec <_strtod_l+0x47c>
 8007dda:	bf00      	nop
 8007ddc:	0800ead0 	.word	0x0800ead0
 8007de0:	fffffc02 	.word	0xfffffc02
 8007de4:	7ff00000 	.word	0x7ff00000
 8007de8:	39500000 	.word	0x39500000
 8007dec:	46ca      	mov	sl, r9
 8007dee:	d165      	bne.n	8007ebc <_strtod_l+0x94c>
 8007df0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007df2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007df6:	b352      	cbz	r2, 8007e4e <_strtod_l+0x8de>
 8007df8:	4a9d      	ldr	r2, [pc, #628]	; (8008070 <_strtod_l+0xb00>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d12a      	bne.n	8007e54 <_strtod_l+0x8e4>
 8007dfe:	9b05      	ldr	r3, [sp, #20]
 8007e00:	4641      	mov	r1, r8
 8007e02:	b1fb      	cbz	r3, 8007e44 <_strtod_l+0x8d4>
 8007e04:	4b9b      	ldr	r3, [pc, #620]	; (8008074 <_strtod_l+0xb04>)
 8007e06:	ea09 0303 	and.w	r3, r9, r3
 8007e0a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e0e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e12:	d81a      	bhi.n	8007e4a <_strtod_l+0x8da>
 8007e14:	0d1b      	lsrs	r3, r3, #20
 8007e16:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e1e:	4299      	cmp	r1, r3
 8007e20:	d118      	bne.n	8007e54 <_strtod_l+0x8e4>
 8007e22:	4b95      	ldr	r3, [pc, #596]	; (8008078 <_strtod_l+0xb08>)
 8007e24:	459a      	cmp	sl, r3
 8007e26:	d102      	bne.n	8007e2e <_strtod_l+0x8be>
 8007e28:	3101      	adds	r1, #1
 8007e2a:	f43f addf 	beq.w	80079ec <_strtod_l+0x47c>
 8007e2e:	4b91      	ldr	r3, [pc, #580]	; (8008074 <_strtod_l+0xb04>)
 8007e30:	ea0a 0303 	and.w	r3, sl, r3
 8007e34:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007e38:	f04f 0800 	mov.w	r8, #0
 8007e3c:	9b05      	ldr	r3, [sp, #20]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d199      	bne.n	8007d76 <_strtod_l+0x806>
 8007e42:	e5dd      	b.n	8007a00 <_strtod_l+0x490>
 8007e44:	f04f 33ff 	mov.w	r3, #4294967295
 8007e48:	e7e9      	b.n	8007e1e <_strtod_l+0x8ae>
 8007e4a:	4613      	mov	r3, r2
 8007e4c:	e7e7      	b.n	8007e1e <_strtod_l+0x8ae>
 8007e4e:	ea53 0308 	orrs.w	r3, r3, r8
 8007e52:	d080      	beq.n	8007d56 <_strtod_l+0x7e6>
 8007e54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e56:	b1e3      	cbz	r3, 8007e92 <_strtod_l+0x922>
 8007e58:	ea13 0f0a 	tst.w	r3, sl
 8007e5c:	d0ee      	beq.n	8007e3c <_strtod_l+0x8cc>
 8007e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e60:	9a05      	ldr	r2, [sp, #20]
 8007e62:	4640      	mov	r0, r8
 8007e64:	4649      	mov	r1, r9
 8007e66:	b1c3      	cbz	r3, 8007e9a <_strtod_l+0x92a>
 8007e68:	f7ff fb5e 	bl	8007528 <sulp>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	460b      	mov	r3, r1
 8007e70:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007e72:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007e74:	f7f8 fa0a 	bl	800028c <__adddf3>
 8007e78:	4680      	mov	r8, r0
 8007e7a:	4689      	mov	r9, r1
 8007e7c:	e7de      	b.n	8007e3c <_strtod_l+0x8cc>
 8007e7e:	4013      	ands	r3, r2
 8007e80:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007e84:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007e88:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007e8c:	f04f 38ff 	mov.w	r8, #4294967295
 8007e90:	e7d4      	b.n	8007e3c <_strtod_l+0x8cc>
 8007e92:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e94:	ea13 0f08 	tst.w	r3, r8
 8007e98:	e7e0      	b.n	8007e5c <_strtod_l+0x8ec>
 8007e9a:	f7ff fb45 	bl	8007528 <sulp>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007ea4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007ea6:	f7f8 f9ef 	bl	8000288 <__aeabi_dsub>
 8007eaa:	2200      	movs	r2, #0
 8007eac:	2300      	movs	r3, #0
 8007eae:	4680      	mov	r8, r0
 8007eb0:	4689      	mov	r9, r1
 8007eb2:	f7f8 fe09 	bl	8000ac8 <__aeabi_dcmpeq>
 8007eb6:	2800      	cmp	r0, #0
 8007eb8:	d0c0      	beq.n	8007e3c <_strtod_l+0x8cc>
 8007eba:	e608      	b.n	8007ace <_strtod_l+0x55e>
 8007ebc:	4659      	mov	r1, fp
 8007ebe:	4630      	mov	r0, r6
 8007ec0:	f7ff fac0 	bl	8007444 <__ratio>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	460b      	mov	r3, r1
 8007ec8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007ecc:	2200      	movs	r2, #0
 8007ece:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007ed2:	f7f8 fe0d 	bl	8000af0 <__aeabi_dcmple>
 8007ed6:	2800      	cmp	r0, #0
 8007ed8:	d06f      	beq.n	8007fba <_strtod_l+0xa4a>
 8007eda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d17c      	bne.n	8007fda <_strtod_l+0xa6a>
 8007ee0:	f1b8 0f00 	cmp.w	r8, #0
 8007ee4:	d159      	bne.n	8007f9a <_strtod_l+0xa2a>
 8007ee6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d17b      	bne.n	8007fe6 <_strtod_l+0xa76>
 8007eee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007ef2:	4b62      	ldr	r3, [pc, #392]	; (800807c <_strtod_l+0xb0c>)
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	f7f8 fdf1 	bl	8000adc <__aeabi_dcmplt>
 8007efa:	2800      	cmp	r0, #0
 8007efc:	d15a      	bne.n	8007fb4 <_strtod_l+0xa44>
 8007efe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007f02:	4b5f      	ldr	r3, [pc, #380]	; (8008080 <_strtod_l+0xb10>)
 8007f04:	2200      	movs	r2, #0
 8007f06:	f7f8 fb77 	bl	80005f8 <__aeabi_dmul>
 8007f0a:	4605      	mov	r5, r0
 8007f0c:	460f      	mov	r7, r1
 8007f0e:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007f12:	9506      	str	r5, [sp, #24]
 8007f14:	9307      	str	r3, [sp, #28]
 8007f16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f1a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007f1e:	4b55      	ldr	r3, [pc, #340]	; (8008074 <_strtod_l+0xb04>)
 8007f20:	4a54      	ldr	r2, [pc, #336]	; (8008074 <_strtod_l+0xb04>)
 8007f22:	ea0a 0303 	and.w	r3, sl, r3
 8007f26:	9313      	str	r3, [sp, #76]	; 0x4c
 8007f28:	4b56      	ldr	r3, [pc, #344]	; (8008084 <_strtod_l+0xb14>)
 8007f2a:	ea0a 0202 	and.w	r2, sl, r2
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	f040 80ae 	bne.w	8008090 <_strtod_l+0xb20>
 8007f34:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007f38:	4640      	mov	r0, r8
 8007f3a:	4649      	mov	r1, r9
 8007f3c:	f7ff f9c4 	bl	80072c8 <__ulp>
 8007f40:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f44:	f7f8 fb58 	bl	80005f8 <__aeabi_dmul>
 8007f48:	4642      	mov	r2, r8
 8007f4a:	464b      	mov	r3, r9
 8007f4c:	f7f8 f99e 	bl	800028c <__adddf3>
 8007f50:	f8df a120 	ldr.w	sl, [pc, #288]	; 8008074 <_strtod_l+0xb04>
 8007f54:	4a4c      	ldr	r2, [pc, #304]	; (8008088 <_strtod_l+0xb18>)
 8007f56:	ea01 0a0a 	and.w	sl, r1, sl
 8007f5a:	4592      	cmp	sl, r2
 8007f5c:	4680      	mov	r8, r0
 8007f5e:	d948      	bls.n	8007ff2 <_strtod_l+0xa82>
 8007f60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007f62:	4b45      	ldr	r3, [pc, #276]	; (8008078 <_strtod_l+0xb08>)
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d103      	bne.n	8007f70 <_strtod_l+0xa00>
 8007f68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	f43f ad3e 	beq.w	80079ec <_strtod_l+0x47c>
 8007f70:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8008078 <_strtod_l+0xb08>
 8007f74:	f04f 38ff 	mov.w	r8, #4294967295
 8007f78:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	f7fe fe7a 	bl	8006c74 <_Bfree>
 8007f80:	9908      	ldr	r1, [sp, #32]
 8007f82:	4620      	mov	r0, r4
 8007f84:	f7fe fe76 	bl	8006c74 <_Bfree>
 8007f88:	4659      	mov	r1, fp
 8007f8a:	4620      	mov	r0, r4
 8007f8c:	f7fe fe72 	bl	8006c74 <_Bfree>
 8007f90:	4631      	mov	r1, r6
 8007f92:	4620      	mov	r0, r4
 8007f94:	f7fe fe6e 	bl	8006c74 <_Bfree>
 8007f98:	e607      	b.n	8007baa <_strtod_l+0x63a>
 8007f9a:	f1b8 0f01 	cmp.w	r8, #1
 8007f9e:	d103      	bne.n	8007fa8 <_strtod_l+0xa38>
 8007fa0:	f1b9 0f00 	cmp.w	r9, #0
 8007fa4:	f43f ad93 	beq.w	8007ace <_strtod_l+0x55e>
 8007fa8:	4b38      	ldr	r3, [pc, #224]	; (800808c <_strtod_l+0xb1c>)
 8007faa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007fac:	2200      	movs	r2, #0
 8007fae:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007fb2:	e016      	b.n	8007fe2 <_strtod_l+0xa72>
 8007fb4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007fb6:	4f32      	ldr	r7, [pc, #200]	; (8008080 <_strtod_l+0xb10>)
 8007fb8:	e7a9      	b.n	8007f0e <_strtod_l+0x99e>
 8007fba:	4b31      	ldr	r3, [pc, #196]	; (8008080 <_strtod_l+0xb10>)
 8007fbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f7f8 fb19 	bl	80005f8 <__aeabi_dmul>
 8007fc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fc8:	4605      	mov	r5, r0
 8007fca:	460f      	mov	r7, r1
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d09e      	beq.n	8007f0e <_strtod_l+0x99e>
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007fd8:	e79d      	b.n	8007f16 <_strtod_l+0x9a6>
 8007fda:	4b28      	ldr	r3, [pc, #160]	; (800807c <_strtod_l+0xb0c>)
 8007fdc:	2200      	movs	r2, #0
 8007fde:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007fe2:	4f26      	ldr	r7, [pc, #152]	; (800807c <_strtod_l+0xb0c>)
 8007fe4:	e797      	b.n	8007f16 <_strtod_l+0x9a6>
 8007fe6:	4b29      	ldr	r3, [pc, #164]	; (800808c <_strtod_l+0xb1c>)
 8007fe8:	2200      	movs	r2, #0
 8007fea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007fee:	4645      	mov	r5, r8
 8007ff0:	e7f7      	b.n	8007fe2 <_strtod_l+0xa72>
 8007ff2:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8007ff6:	9b05      	ldr	r3, [sp, #20]
 8007ff8:	46ca      	mov	sl, r9
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d1bc      	bne.n	8007f78 <_strtod_l+0xa08>
 8007ffe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008002:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008004:	0d1b      	lsrs	r3, r3, #20
 8008006:	051b      	lsls	r3, r3, #20
 8008008:	429a      	cmp	r2, r3
 800800a:	d1b5      	bne.n	8007f78 <_strtod_l+0xa08>
 800800c:	4628      	mov	r0, r5
 800800e:	4639      	mov	r1, r7
 8008010:	f7f8 fe52 	bl	8000cb8 <__aeabi_d2lz>
 8008014:	f7f8 fac2 	bl	800059c <__aeabi_l2d>
 8008018:	4602      	mov	r2, r0
 800801a:	460b      	mov	r3, r1
 800801c:	4628      	mov	r0, r5
 800801e:	4639      	mov	r1, r7
 8008020:	f7f8 f932 	bl	8000288 <__aeabi_dsub>
 8008024:	460b      	mov	r3, r1
 8008026:	4602      	mov	r2, r0
 8008028:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800802c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8008030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008032:	ea4a 0a08 	orr.w	sl, sl, r8
 8008036:	ea5a 0a03 	orrs.w	sl, sl, r3
 800803a:	d06a      	beq.n	8008112 <_strtod_l+0xba2>
 800803c:	a308      	add	r3, pc, #32	; (adr r3, 8008060 <_strtod_l+0xaf0>)
 800803e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008042:	f7f8 fd4b 	bl	8000adc <__aeabi_dcmplt>
 8008046:	2800      	cmp	r0, #0
 8008048:	f47f acda 	bne.w	8007a00 <_strtod_l+0x490>
 800804c:	a306      	add	r3, pc, #24	; (adr r3, 8008068 <_strtod_l+0xaf8>)
 800804e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008052:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008056:	f7f8 fd5f 	bl	8000b18 <__aeabi_dcmpgt>
 800805a:	2800      	cmp	r0, #0
 800805c:	d08c      	beq.n	8007f78 <_strtod_l+0xa08>
 800805e:	e4cf      	b.n	8007a00 <_strtod_l+0x490>
 8008060:	94a03595 	.word	0x94a03595
 8008064:	3fdfffff 	.word	0x3fdfffff
 8008068:	35afe535 	.word	0x35afe535
 800806c:	3fe00000 	.word	0x3fe00000
 8008070:	000fffff 	.word	0x000fffff
 8008074:	7ff00000 	.word	0x7ff00000
 8008078:	7fefffff 	.word	0x7fefffff
 800807c:	3ff00000 	.word	0x3ff00000
 8008080:	3fe00000 	.word	0x3fe00000
 8008084:	7fe00000 	.word	0x7fe00000
 8008088:	7c9fffff 	.word	0x7c9fffff
 800808c:	bff00000 	.word	0xbff00000
 8008090:	9b05      	ldr	r3, [sp, #20]
 8008092:	b333      	cbz	r3, 80080e2 <_strtod_l+0xb72>
 8008094:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008096:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800809a:	d822      	bhi.n	80080e2 <_strtod_l+0xb72>
 800809c:	a328      	add	r3, pc, #160	; (adr r3, 8008140 <_strtod_l+0xbd0>)
 800809e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a2:	4628      	mov	r0, r5
 80080a4:	4639      	mov	r1, r7
 80080a6:	f7f8 fd23 	bl	8000af0 <__aeabi_dcmple>
 80080aa:	b1a0      	cbz	r0, 80080d6 <_strtod_l+0xb66>
 80080ac:	4639      	mov	r1, r7
 80080ae:	4628      	mov	r0, r5
 80080b0:	f7f8 fd7a 	bl	8000ba8 <__aeabi_d2uiz>
 80080b4:	2801      	cmp	r0, #1
 80080b6:	bf38      	it	cc
 80080b8:	2001      	movcc	r0, #1
 80080ba:	f7f8 fa23 	bl	8000504 <__aeabi_ui2d>
 80080be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080c0:	4605      	mov	r5, r0
 80080c2:	460f      	mov	r7, r1
 80080c4:	bb03      	cbnz	r3, 8008108 <_strtod_l+0xb98>
 80080c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80080ca:	9014      	str	r0, [sp, #80]	; 0x50
 80080cc:	9315      	str	r3, [sp, #84]	; 0x54
 80080ce:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80080d2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80080d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80080d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80080da:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80080de:	1a9b      	subs	r3, r3, r2
 80080e0:	9311      	str	r3, [sp, #68]	; 0x44
 80080e2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80080e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80080e6:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 80080ea:	f7ff f8ed 	bl	80072c8 <__ulp>
 80080ee:	4602      	mov	r2, r0
 80080f0:	460b      	mov	r3, r1
 80080f2:	4640      	mov	r0, r8
 80080f4:	4649      	mov	r1, r9
 80080f6:	f7f8 fa7f 	bl	80005f8 <__aeabi_dmul>
 80080fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80080fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080fe:	f7f8 f8c5 	bl	800028c <__adddf3>
 8008102:	4680      	mov	r8, r0
 8008104:	4689      	mov	r9, r1
 8008106:	e776      	b.n	8007ff6 <_strtod_l+0xa86>
 8008108:	4602      	mov	r2, r0
 800810a:	460b      	mov	r3, r1
 800810c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8008110:	e7dd      	b.n	80080ce <_strtod_l+0xb5e>
 8008112:	a30d      	add	r3, pc, #52	; (adr r3, 8008148 <_strtod_l+0xbd8>)
 8008114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008118:	f7f8 fce0 	bl	8000adc <__aeabi_dcmplt>
 800811c:	e79d      	b.n	800805a <_strtod_l+0xaea>
 800811e:	2300      	movs	r3, #0
 8008120:	930e      	str	r3, [sp, #56]	; 0x38
 8008122:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008124:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008126:	6013      	str	r3, [r2, #0]
 8008128:	f7ff ba5f 	b.w	80075ea <_strtod_l+0x7a>
 800812c:	2a65      	cmp	r2, #101	; 0x65
 800812e:	f43f ab56 	beq.w	80077de <_strtod_l+0x26e>
 8008132:	2a45      	cmp	r2, #69	; 0x45
 8008134:	f43f ab53 	beq.w	80077de <_strtod_l+0x26e>
 8008138:	2301      	movs	r3, #1
 800813a:	f7ff bb8b 	b.w	8007854 <_strtod_l+0x2e4>
 800813e:	bf00      	nop
 8008140:	ffc00000 	.word	0xffc00000
 8008144:	41dfffff 	.word	0x41dfffff
 8008148:	94a03595 	.word	0x94a03595
 800814c:	3fcfffff 	.word	0x3fcfffff

08008150 <_strtod_r>:
 8008150:	4b01      	ldr	r3, [pc, #4]	; (8008158 <_strtod_r+0x8>)
 8008152:	f7ff ba0d 	b.w	8007570 <_strtod_l>
 8008156:	bf00      	nop
 8008158:	200000b0 	.word	0x200000b0

0800815c <_strtol_l.constprop.0>:
 800815c:	2b01      	cmp	r3, #1
 800815e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008162:	4686      	mov	lr, r0
 8008164:	4690      	mov	r8, r2
 8008166:	d001      	beq.n	800816c <_strtol_l.constprop.0+0x10>
 8008168:	2b24      	cmp	r3, #36	; 0x24
 800816a:	d906      	bls.n	800817a <_strtol_l.constprop.0+0x1e>
 800816c:	f7fd fdac 	bl	8005cc8 <__errno>
 8008170:	2316      	movs	r3, #22
 8008172:	6003      	str	r3, [r0, #0]
 8008174:	2000      	movs	r0, #0
 8008176:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800817a:	4836      	ldr	r0, [pc, #216]	; (8008254 <_strtol_l.constprop.0+0xf8>)
 800817c:	460d      	mov	r5, r1
 800817e:	462a      	mov	r2, r5
 8008180:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008184:	5d06      	ldrb	r6, [r0, r4]
 8008186:	f016 0608 	ands.w	r6, r6, #8
 800818a:	d1f8      	bne.n	800817e <_strtol_l.constprop.0+0x22>
 800818c:	2c2d      	cmp	r4, #45	; 0x2d
 800818e:	d12e      	bne.n	80081ee <_strtol_l.constprop.0+0x92>
 8008190:	782c      	ldrb	r4, [r5, #0]
 8008192:	2601      	movs	r6, #1
 8008194:	1c95      	adds	r5, r2, #2
 8008196:	2b00      	cmp	r3, #0
 8008198:	d057      	beq.n	800824a <_strtol_l.constprop.0+0xee>
 800819a:	2b10      	cmp	r3, #16
 800819c:	d109      	bne.n	80081b2 <_strtol_l.constprop.0+0x56>
 800819e:	2c30      	cmp	r4, #48	; 0x30
 80081a0:	d107      	bne.n	80081b2 <_strtol_l.constprop.0+0x56>
 80081a2:	782a      	ldrb	r2, [r5, #0]
 80081a4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80081a8:	2a58      	cmp	r2, #88	; 0x58
 80081aa:	d149      	bne.n	8008240 <_strtol_l.constprop.0+0xe4>
 80081ac:	786c      	ldrb	r4, [r5, #1]
 80081ae:	2310      	movs	r3, #16
 80081b0:	3502      	adds	r5, #2
 80081b2:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 80081b6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80081ba:	2200      	movs	r2, #0
 80081bc:	fbbc f9f3 	udiv	r9, ip, r3
 80081c0:	4610      	mov	r0, r2
 80081c2:	fb03 ca19 	mls	sl, r3, r9, ip
 80081c6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80081ca:	2f09      	cmp	r7, #9
 80081cc:	d814      	bhi.n	80081f8 <_strtol_l.constprop.0+0x9c>
 80081ce:	463c      	mov	r4, r7
 80081d0:	42a3      	cmp	r3, r4
 80081d2:	dd20      	ble.n	8008216 <_strtol_l.constprop.0+0xba>
 80081d4:	1c57      	adds	r7, r2, #1
 80081d6:	d007      	beq.n	80081e8 <_strtol_l.constprop.0+0x8c>
 80081d8:	4581      	cmp	r9, r0
 80081da:	d319      	bcc.n	8008210 <_strtol_l.constprop.0+0xb4>
 80081dc:	d101      	bne.n	80081e2 <_strtol_l.constprop.0+0x86>
 80081de:	45a2      	cmp	sl, r4
 80081e0:	db16      	blt.n	8008210 <_strtol_l.constprop.0+0xb4>
 80081e2:	fb00 4003 	mla	r0, r0, r3, r4
 80081e6:	2201      	movs	r2, #1
 80081e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081ec:	e7eb      	b.n	80081c6 <_strtol_l.constprop.0+0x6a>
 80081ee:	2c2b      	cmp	r4, #43	; 0x2b
 80081f0:	bf04      	itt	eq
 80081f2:	782c      	ldrbeq	r4, [r5, #0]
 80081f4:	1c95      	addeq	r5, r2, #2
 80081f6:	e7ce      	b.n	8008196 <_strtol_l.constprop.0+0x3a>
 80081f8:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80081fc:	2f19      	cmp	r7, #25
 80081fe:	d801      	bhi.n	8008204 <_strtol_l.constprop.0+0xa8>
 8008200:	3c37      	subs	r4, #55	; 0x37
 8008202:	e7e5      	b.n	80081d0 <_strtol_l.constprop.0+0x74>
 8008204:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008208:	2f19      	cmp	r7, #25
 800820a:	d804      	bhi.n	8008216 <_strtol_l.constprop.0+0xba>
 800820c:	3c57      	subs	r4, #87	; 0x57
 800820e:	e7df      	b.n	80081d0 <_strtol_l.constprop.0+0x74>
 8008210:	f04f 32ff 	mov.w	r2, #4294967295
 8008214:	e7e8      	b.n	80081e8 <_strtol_l.constprop.0+0x8c>
 8008216:	1c53      	adds	r3, r2, #1
 8008218:	d108      	bne.n	800822c <_strtol_l.constprop.0+0xd0>
 800821a:	2322      	movs	r3, #34	; 0x22
 800821c:	f8ce 3000 	str.w	r3, [lr]
 8008220:	4660      	mov	r0, ip
 8008222:	f1b8 0f00 	cmp.w	r8, #0
 8008226:	d0a6      	beq.n	8008176 <_strtol_l.constprop.0+0x1a>
 8008228:	1e69      	subs	r1, r5, #1
 800822a:	e006      	b.n	800823a <_strtol_l.constprop.0+0xde>
 800822c:	b106      	cbz	r6, 8008230 <_strtol_l.constprop.0+0xd4>
 800822e:	4240      	negs	r0, r0
 8008230:	f1b8 0f00 	cmp.w	r8, #0
 8008234:	d09f      	beq.n	8008176 <_strtol_l.constprop.0+0x1a>
 8008236:	2a00      	cmp	r2, #0
 8008238:	d1f6      	bne.n	8008228 <_strtol_l.constprop.0+0xcc>
 800823a:	f8c8 1000 	str.w	r1, [r8]
 800823e:	e79a      	b.n	8008176 <_strtol_l.constprop.0+0x1a>
 8008240:	2430      	movs	r4, #48	; 0x30
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1b5      	bne.n	80081b2 <_strtol_l.constprop.0+0x56>
 8008246:	2308      	movs	r3, #8
 8008248:	e7b3      	b.n	80081b2 <_strtol_l.constprop.0+0x56>
 800824a:	2c30      	cmp	r4, #48	; 0x30
 800824c:	d0a9      	beq.n	80081a2 <_strtol_l.constprop.0+0x46>
 800824e:	230a      	movs	r3, #10
 8008250:	e7af      	b.n	80081b2 <_strtol_l.constprop.0+0x56>
 8008252:	bf00      	nop
 8008254:	0800eaf9 	.word	0x0800eaf9

08008258 <_strtol_r>:
 8008258:	f7ff bf80 	b.w	800815c <_strtol_l.constprop.0>

0800825c <__ssputs_r>:
 800825c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008260:	688e      	ldr	r6, [r1, #8]
 8008262:	461f      	mov	r7, r3
 8008264:	42be      	cmp	r6, r7
 8008266:	680b      	ldr	r3, [r1, #0]
 8008268:	4682      	mov	sl, r0
 800826a:	460c      	mov	r4, r1
 800826c:	4690      	mov	r8, r2
 800826e:	d82c      	bhi.n	80082ca <__ssputs_r+0x6e>
 8008270:	898a      	ldrh	r2, [r1, #12]
 8008272:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008276:	d026      	beq.n	80082c6 <__ssputs_r+0x6a>
 8008278:	6965      	ldr	r5, [r4, #20]
 800827a:	6909      	ldr	r1, [r1, #16]
 800827c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008280:	eba3 0901 	sub.w	r9, r3, r1
 8008284:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008288:	1c7b      	adds	r3, r7, #1
 800828a:	444b      	add	r3, r9
 800828c:	106d      	asrs	r5, r5, #1
 800828e:	429d      	cmp	r5, r3
 8008290:	bf38      	it	cc
 8008292:	461d      	movcc	r5, r3
 8008294:	0553      	lsls	r3, r2, #21
 8008296:	d527      	bpl.n	80082e8 <__ssputs_r+0x8c>
 8008298:	4629      	mov	r1, r5
 800829a:	f7fe fc1f 	bl	8006adc <_malloc_r>
 800829e:	4606      	mov	r6, r0
 80082a0:	b360      	cbz	r0, 80082fc <__ssputs_r+0xa0>
 80082a2:	6921      	ldr	r1, [r4, #16]
 80082a4:	464a      	mov	r2, r9
 80082a6:	f000 fa9b 	bl	80087e0 <memcpy>
 80082aa:	89a3      	ldrh	r3, [r4, #12]
 80082ac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082b4:	81a3      	strh	r3, [r4, #12]
 80082b6:	6126      	str	r6, [r4, #16]
 80082b8:	6165      	str	r5, [r4, #20]
 80082ba:	444e      	add	r6, r9
 80082bc:	eba5 0509 	sub.w	r5, r5, r9
 80082c0:	6026      	str	r6, [r4, #0]
 80082c2:	60a5      	str	r5, [r4, #8]
 80082c4:	463e      	mov	r6, r7
 80082c6:	42be      	cmp	r6, r7
 80082c8:	d900      	bls.n	80082cc <__ssputs_r+0x70>
 80082ca:	463e      	mov	r6, r7
 80082cc:	6820      	ldr	r0, [r4, #0]
 80082ce:	4632      	mov	r2, r6
 80082d0:	4641      	mov	r1, r8
 80082d2:	f000 fa27 	bl	8008724 <memmove>
 80082d6:	68a3      	ldr	r3, [r4, #8]
 80082d8:	1b9b      	subs	r3, r3, r6
 80082da:	60a3      	str	r3, [r4, #8]
 80082dc:	6823      	ldr	r3, [r4, #0]
 80082de:	4433      	add	r3, r6
 80082e0:	6023      	str	r3, [r4, #0]
 80082e2:	2000      	movs	r0, #0
 80082e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082e8:	462a      	mov	r2, r5
 80082ea:	f000 fe2a 	bl	8008f42 <_realloc_r>
 80082ee:	4606      	mov	r6, r0
 80082f0:	2800      	cmp	r0, #0
 80082f2:	d1e0      	bne.n	80082b6 <__ssputs_r+0x5a>
 80082f4:	6921      	ldr	r1, [r4, #16]
 80082f6:	4650      	mov	r0, sl
 80082f8:	f7fe fb7e 	bl	80069f8 <_free_r>
 80082fc:	230c      	movs	r3, #12
 80082fe:	f8ca 3000 	str.w	r3, [sl]
 8008302:	89a3      	ldrh	r3, [r4, #12]
 8008304:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008308:	81a3      	strh	r3, [r4, #12]
 800830a:	f04f 30ff 	mov.w	r0, #4294967295
 800830e:	e7e9      	b.n	80082e4 <__ssputs_r+0x88>

08008310 <_svfiprintf_r>:
 8008310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008314:	4698      	mov	r8, r3
 8008316:	898b      	ldrh	r3, [r1, #12]
 8008318:	061b      	lsls	r3, r3, #24
 800831a:	b09d      	sub	sp, #116	; 0x74
 800831c:	4607      	mov	r7, r0
 800831e:	460d      	mov	r5, r1
 8008320:	4614      	mov	r4, r2
 8008322:	d50e      	bpl.n	8008342 <_svfiprintf_r+0x32>
 8008324:	690b      	ldr	r3, [r1, #16]
 8008326:	b963      	cbnz	r3, 8008342 <_svfiprintf_r+0x32>
 8008328:	2140      	movs	r1, #64	; 0x40
 800832a:	f7fe fbd7 	bl	8006adc <_malloc_r>
 800832e:	6028      	str	r0, [r5, #0]
 8008330:	6128      	str	r0, [r5, #16]
 8008332:	b920      	cbnz	r0, 800833e <_svfiprintf_r+0x2e>
 8008334:	230c      	movs	r3, #12
 8008336:	603b      	str	r3, [r7, #0]
 8008338:	f04f 30ff 	mov.w	r0, #4294967295
 800833c:	e0d0      	b.n	80084e0 <_svfiprintf_r+0x1d0>
 800833e:	2340      	movs	r3, #64	; 0x40
 8008340:	616b      	str	r3, [r5, #20]
 8008342:	2300      	movs	r3, #0
 8008344:	9309      	str	r3, [sp, #36]	; 0x24
 8008346:	2320      	movs	r3, #32
 8008348:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800834c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008350:	2330      	movs	r3, #48	; 0x30
 8008352:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80084f8 <_svfiprintf_r+0x1e8>
 8008356:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800835a:	f04f 0901 	mov.w	r9, #1
 800835e:	4623      	mov	r3, r4
 8008360:	469a      	mov	sl, r3
 8008362:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008366:	b10a      	cbz	r2, 800836c <_svfiprintf_r+0x5c>
 8008368:	2a25      	cmp	r2, #37	; 0x25
 800836a:	d1f9      	bne.n	8008360 <_svfiprintf_r+0x50>
 800836c:	ebba 0b04 	subs.w	fp, sl, r4
 8008370:	d00b      	beq.n	800838a <_svfiprintf_r+0x7a>
 8008372:	465b      	mov	r3, fp
 8008374:	4622      	mov	r2, r4
 8008376:	4629      	mov	r1, r5
 8008378:	4638      	mov	r0, r7
 800837a:	f7ff ff6f 	bl	800825c <__ssputs_r>
 800837e:	3001      	adds	r0, #1
 8008380:	f000 80a9 	beq.w	80084d6 <_svfiprintf_r+0x1c6>
 8008384:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008386:	445a      	add	r2, fp
 8008388:	9209      	str	r2, [sp, #36]	; 0x24
 800838a:	f89a 3000 	ldrb.w	r3, [sl]
 800838e:	2b00      	cmp	r3, #0
 8008390:	f000 80a1 	beq.w	80084d6 <_svfiprintf_r+0x1c6>
 8008394:	2300      	movs	r3, #0
 8008396:	f04f 32ff 	mov.w	r2, #4294967295
 800839a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800839e:	f10a 0a01 	add.w	sl, sl, #1
 80083a2:	9304      	str	r3, [sp, #16]
 80083a4:	9307      	str	r3, [sp, #28]
 80083a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083aa:	931a      	str	r3, [sp, #104]	; 0x68
 80083ac:	4654      	mov	r4, sl
 80083ae:	2205      	movs	r2, #5
 80083b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083b4:	4850      	ldr	r0, [pc, #320]	; (80084f8 <_svfiprintf_r+0x1e8>)
 80083b6:	f7f7 ff0b 	bl	80001d0 <memchr>
 80083ba:	9a04      	ldr	r2, [sp, #16]
 80083bc:	b9d8      	cbnz	r0, 80083f6 <_svfiprintf_r+0xe6>
 80083be:	06d0      	lsls	r0, r2, #27
 80083c0:	bf44      	itt	mi
 80083c2:	2320      	movmi	r3, #32
 80083c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083c8:	0711      	lsls	r1, r2, #28
 80083ca:	bf44      	itt	mi
 80083cc:	232b      	movmi	r3, #43	; 0x2b
 80083ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083d2:	f89a 3000 	ldrb.w	r3, [sl]
 80083d6:	2b2a      	cmp	r3, #42	; 0x2a
 80083d8:	d015      	beq.n	8008406 <_svfiprintf_r+0xf6>
 80083da:	9a07      	ldr	r2, [sp, #28]
 80083dc:	4654      	mov	r4, sl
 80083de:	2000      	movs	r0, #0
 80083e0:	f04f 0c0a 	mov.w	ip, #10
 80083e4:	4621      	mov	r1, r4
 80083e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083ea:	3b30      	subs	r3, #48	; 0x30
 80083ec:	2b09      	cmp	r3, #9
 80083ee:	d94d      	bls.n	800848c <_svfiprintf_r+0x17c>
 80083f0:	b1b0      	cbz	r0, 8008420 <_svfiprintf_r+0x110>
 80083f2:	9207      	str	r2, [sp, #28]
 80083f4:	e014      	b.n	8008420 <_svfiprintf_r+0x110>
 80083f6:	eba0 0308 	sub.w	r3, r0, r8
 80083fa:	fa09 f303 	lsl.w	r3, r9, r3
 80083fe:	4313      	orrs	r3, r2
 8008400:	9304      	str	r3, [sp, #16]
 8008402:	46a2      	mov	sl, r4
 8008404:	e7d2      	b.n	80083ac <_svfiprintf_r+0x9c>
 8008406:	9b03      	ldr	r3, [sp, #12]
 8008408:	1d19      	adds	r1, r3, #4
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	9103      	str	r1, [sp, #12]
 800840e:	2b00      	cmp	r3, #0
 8008410:	bfbb      	ittet	lt
 8008412:	425b      	neglt	r3, r3
 8008414:	f042 0202 	orrlt.w	r2, r2, #2
 8008418:	9307      	strge	r3, [sp, #28]
 800841a:	9307      	strlt	r3, [sp, #28]
 800841c:	bfb8      	it	lt
 800841e:	9204      	strlt	r2, [sp, #16]
 8008420:	7823      	ldrb	r3, [r4, #0]
 8008422:	2b2e      	cmp	r3, #46	; 0x2e
 8008424:	d10c      	bne.n	8008440 <_svfiprintf_r+0x130>
 8008426:	7863      	ldrb	r3, [r4, #1]
 8008428:	2b2a      	cmp	r3, #42	; 0x2a
 800842a:	d134      	bne.n	8008496 <_svfiprintf_r+0x186>
 800842c:	9b03      	ldr	r3, [sp, #12]
 800842e:	1d1a      	adds	r2, r3, #4
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	9203      	str	r2, [sp, #12]
 8008434:	2b00      	cmp	r3, #0
 8008436:	bfb8      	it	lt
 8008438:	f04f 33ff 	movlt.w	r3, #4294967295
 800843c:	3402      	adds	r4, #2
 800843e:	9305      	str	r3, [sp, #20]
 8008440:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80084fc <_svfiprintf_r+0x1ec>
 8008444:	7821      	ldrb	r1, [r4, #0]
 8008446:	2203      	movs	r2, #3
 8008448:	4650      	mov	r0, sl
 800844a:	f7f7 fec1 	bl	80001d0 <memchr>
 800844e:	b138      	cbz	r0, 8008460 <_svfiprintf_r+0x150>
 8008450:	9b04      	ldr	r3, [sp, #16]
 8008452:	eba0 000a 	sub.w	r0, r0, sl
 8008456:	2240      	movs	r2, #64	; 0x40
 8008458:	4082      	lsls	r2, r0
 800845a:	4313      	orrs	r3, r2
 800845c:	3401      	adds	r4, #1
 800845e:	9304      	str	r3, [sp, #16]
 8008460:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008464:	4826      	ldr	r0, [pc, #152]	; (8008500 <_svfiprintf_r+0x1f0>)
 8008466:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800846a:	2206      	movs	r2, #6
 800846c:	f7f7 feb0 	bl	80001d0 <memchr>
 8008470:	2800      	cmp	r0, #0
 8008472:	d038      	beq.n	80084e6 <_svfiprintf_r+0x1d6>
 8008474:	4b23      	ldr	r3, [pc, #140]	; (8008504 <_svfiprintf_r+0x1f4>)
 8008476:	bb1b      	cbnz	r3, 80084c0 <_svfiprintf_r+0x1b0>
 8008478:	9b03      	ldr	r3, [sp, #12]
 800847a:	3307      	adds	r3, #7
 800847c:	f023 0307 	bic.w	r3, r3, #7
 8008480:	3308      	adds	r3, #8
 8008482:	9303      	str	r3, [sp, #12]
 8008484:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008486:	4433      	add	r3, r6
 8008488:	9309      	str	r3, [sp, #36]	; 0x24
 800848a:	e768      	b.n	800835e <_svfiprintf_r+0x4e>
 800848c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008490:	460c      	mov	r4, r1
 8008492:	2001      	movs	r0, #1
 8008494:	e7a6      	b.n	80083e4 <_svfiprintf_r+0xd4>
 8008496:	2300      	movs	r3, #0
 8008498:	3401      	adds	r4, #1
 800849a:	9305      	str	r3, [sp, #20]
 800849c:	4619      	mov	r1, r3
 800849e:	f04f 0c0a 	mov.w	ip, #10
 80084a2:	4620      	mov	r0, r4
 80084a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084a8:	3a30      	subs	r2, #48	; 0x30
 80084aa:	2a09      	cmp	r2, #9
 80084ac:	d903      	bls.n	80084b6 <_svfiprintf_r+0x1a6>
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d0c6      	beq.n	8008440 <_svfiprintf_r+0x130>
 80084b2:	9105      	str	r1, [sp, #20]
 80084b4:	e7c4      	b.n	8008440 <_svfiprintf_r+0x130>
 80084b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80084ba:	4604      	mov	r4, r0
 80084bc:	2301      	movs	r3, #1
 80084be:	e7f0      	b.n	80084a2 <_svfiprintf_r+0x192>
 80084c0:	ab03      	add	r3, sp, #12
 80084c2:	9300      	str	r3, [sp, #0]
 80084c4:	462a      	mov	r2, r5
 80084c6:	4b10      	ldr	r3, [pc, #64]	; (8008508 <_svfiprintf_r+0x1f8>)
 80084c8:	a904      	add	r1, sp, #16
 80084ca:	4638      	mov	r0, r7
 80084cc:	f7fc fbcc 	bl	8004c68 <_printf_float>
 80084d0:	1c42      	adds	r2, r0, #1
 80084d2:	4606      	mov	r6, r0
 80084d4:	d1d6      	bne.n	8008484 <_svfiprintf_r+0x174>
 80084d6:	89ab      	ldrh	r3, [r5, #12]
 80084d8:	065b      	lsls	r3, r3, #25
 80084da:	f53f af2d 	bmi.w	8008338 <_svfiprintf_r+0x28>
 80084de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084e0:	b01d      	add	sp, #116	; 0x74
 80084e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e6:	ab03      	add	r3, sp, #12
 80084e8:	9300      	str	r3, [sp, #0]
 80084ea:	462a      	mov	r2, r5
 80084ec:	4b06      	ldr	r3, [pc, #24]	; (8008508 <_svfiprintf_r+0x1f8>)
 80084ee:	a904      	add	r1, sp, #16
 80084f0:	4638      	mov	r0, r7
 80084f2:	f7fc fe53 	bl	800519c <_printf_i>
 80084f6:	e7eb      	b.n	80084d0 <_svfiprintf_r+0x1c0>
 80084f8:	0800ebf9 	.word	0x0800ebf9
 80084fc:	0800ebff 	.word	0x0800ebff
 8008500:	0800ec03 	.word	0x0800ec03
 8008504:	08004c69 	.word	0x08004c69
 8008508:	0800825d 	.word	0x0800825d

0800850c <__sflush_r>:
 800850c:	898a      	ldrh	r2, [r1, #12]
 800850e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008510:	4605      	mov	r5, r0
 8008512:	0710      	lsls	r0, r2, #28
 8008514:	460c      	mov	r4, r1
 8008516:	d457      	bmi.n	80085c8 <__sflush_r+0xbc>
 8008518:	684b      	ldr	r3, [r1, #4]
 800851a:	2b00      	cmp	r3, #0
 800851c:	dc04      	bgt.n	8008528 <__sflush_r+0x1c>
 800851e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008520:	2b00      	cmp	r3, #0
 8008522:	dc01      	bgt.n	8008528 <__sflush_r+0x1c>
 8008524:	2000      	movs	r0, #0
 8008526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008528:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800852a:	2e00      	cmp	r6, #0
 800852c:	d0fa      	beq.n	8008524 <__sflush_r+0x18>
 800852e:	2300      	movs	r3, #0
 8008530:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008534:	682f      	ldr	r7, [r5, #0]
 8008536:	6a21      	ldr	r1, [r4, #32]
 8008538:	602b      	str	r3, [r5, #0]
 800853a:	d032      	beq.n	80085a2 <__sflush_r+0x96>
 800853c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800853e:	89a3      	ldrh	r3, [r4, #12]
 8008540:	075a      	lsls	r2, r3, #29
 8008542:	d505      	bpl.n	8008550 <__sflush_r+0x44>
 8008544:	6863      	ldr	r3, [r4, #4]
 8008546:	1ac0      	subs	r0, r0, r3
 8008548:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800854a:	b10b      	cbz	r3, 8008550 <__sflush_r+0x44>
 800854c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800854e:	1ac0      	subs	r0, r0, r3
 8008550:	2300      	movs	r3, #0
 8008552:	4602      	mov	r2, r0
 8008554:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008556:	6a21      	ldr	r1, [r4, #32]
 8008558:	4628      	mov	r0, r5
 800855a:	47b0      	blx	r6
 800855c:	1c43      	adds	r3, r0, #1
 800855e:	89a3      	ldrh	r3, [r4, #12]
 8008560:	d106      	bne.n	8008570 <__sflush_r+0x64>
 8008562:	6829      	ldr	r1, [r5, #0]
 8008564:	291d      	cmp	r1, #29
 8008566:	d82b      	bhi.n	80085c0 <__sflush_r+0xb4>
 8008568:	4a28      	ldr	r2, [pc, #160]	; (800860c <__sflush_r+0x100>)
 800856a:	410a      	asrs	r2, r1
 800856c:	07d6      	lsls	r6, r2, #31
 800856e:	d427      	bmi.n	80085c0 <__sflush_r+0xb4>
 8008570:	2200      	movs	r2, #0
 8008572:	6062      	str	r2, [r4, #4]
 8008574:	04d9      	lsls	r1, r3, #19
 8008576:	6922      	ldr	r2, [r4, #16]
 8008578:	6022      	str	r2, [r4, #0]
 800857a:	d504      	bpl.n	8008586 <__sflush_r+0x7a>
 800857c:	1c42      	adds	r2, r0, #1
 800857e:	d101      	bne.n	8008584 <__sflush_r+0x78>
 8008580:	682b      	ldr	r3, [r5, #0]
 8008582:	b903      	cbnz	r3, 8008586 <__sflush_r+0x7a>
 8008584:	6560      	str	r0, [r4, #84]	; 0x54
 8008586:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008588:	602f      	str	r7, [r5, #0]
 800858a:	2900      	cmp	r1, #0
 800858c:	d0ca      	beq.n	8008524 <__sflush_r+0x18>
 800858e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008592:	4299      	cmp	r1, r3
 8008594:	d002      	beq.n	800859c <__sflush_r+0x90>
 8008596:	4628      	mov	r0, r5
 8008598:	f7fe fa2e 	bl	80069f8 <_free_r>
 800859c:	2000      	movs	r0, #0
 800859e:	6360      	str	r0, [r4, #52]	; 0x34
 80085a0:	e7c1      	b.n	8008526 <__sflush_r+0x1a>
 80085a2:	2301      	movs	r3, #1
 80085a4:	4628      	mov	r0, r5
 80085a6:	47b0      	blx	r6
 80085a8:	1c41      	adds	r1, r0, #1
 80085aa:	d1c8      	bne.n	800853e <__sflush_r+0x32>
 80085ac:	682b      	ldr	r3, [r5, #0]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d0c5      	beq.n	800853e <__sflush_r+0x32>
 80085b2:	2b1d      	cmp	r3, #29
 80085b4:	d001      	beq.n	80085ba <__sflush_r+0xae>
 80085b6:	2b16      	cmp	r3, #22
 80085b8:	d101      	bne.n	80085be <__sflush_r+0xb2>
 80085ba:	602f      	str	r7, [r5, #0]
 80085bc:	e7b2      	b.n	8008524 <__sflush_r+0x18>
 80085be:	89a3      	ldrh	r3, [r4, #12]
 80085c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085c4:	81a3      	strh	r3, [r4, #12]
 80085c6:	e7ae      	b.n	8008526 <__sflush_r+0x1a>
 80085c8:	690f      	ldr	r7, [r1, #16]
 80085ca:	2f00      	cmp	r7, #0
 80085cc:	d0aa      	beq.n	8008524 <__sflush_r+0x18>
 80085ce:	0793      	lsls	r3, r2, #30
 80085d0:	680e      	ldr	r6, [r1, #0]
 80085d2:	bf08      	it	eq
 80085d4:	694b      	ldreq	r3, [r1, #20]
 80085d6:	600f      	str	r7, [r1, #0]
 80085d8:	bf18      	it	ne
 80085da:	2300      	movne	r3, #0
 80085dc:	1bf6      	subs	r6, r6, r7
 80085de:	608b      	str	r3, [r1, #8]
 80085e0:	2e00      	cmp	r6, #0
 80085e2:	dd9f      	ble.n	8008524 <__sflush_r+0x18>
 80085e4:	6a21      	ldr	r1, [r4, #32]
 80085e6:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80085ea:	4633      	mov	r3, r6
 80085ec:	463a      	mov	r2, r7
 80085ee:	4628      	mov	r0, r5
 80085f0:	47e0      	blx	ip
 80085f2:	2800      	cmp	r0, #0
 80085f4:	dc06      	bgt.n	8008604 <__sflush_r+0xf8>
 80085f6:	89a3      	ldrh	r3, [r4, #12]
 80085f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085fc:	81a3      	strh	r3, [r4, #12]
 80085fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008602:	e790      	b.n	8008526 <__sflush_r+0x1a>
 8008604:	4407      	add	r7, r0
 8008606:	1a36      	subs	r6, r6, r0
 8008608:	e7ea      	b.n	80085e0 <__sflush_r+0xd4>
 800860a:	bf00      	nop
 800860c:	dfbffffe 	.word	0xdfbffffe

08008610 <_fflush_r>:
 8008610:	b538      	push	{r3, r4, r5, lr}
 8008612:	690b      	ldr	r3, [r1, #16]
 8008614:	4605      	mov	r5, r0
 8008616:	460c      	mov	r4, r1
 8008618:	b913      	cbnz	r3, 8008620 <_fflush_r+0x10>
 800861a:	2500      	movs	r5, #0
 800861c:	4628      	mov	r0, r5
 800861e:	bd38      	pop	{r3, r4, r5, pc}
 8008620:	b118      	cbz	r0, 800862a <_fflush_r+0x1a>
 8008622:	6a03      	ldr	r3, [r0, #32]
 8008624:	b90b      	cbnz	r3, 800862a <_fflush_r+0x1a>
 8008626:	f7fd f973 	bl	8005910 <__sinit>
 800862a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d0f3      	beq.n	800861a <_fflush_r+0xa>
 8008632:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008634:	07d0      	lsls	r0, r2, #31
 8008636:	d404      	bmi.n	8008642 <_fflush_r+0x32>
 8008638:	0599      	lsls	r1, r3, #22
 800863a:	d402      	bmi.n	8008642 <_fflush_r+0x32>
 800863c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800863e:	f7fd fb6e 	bl	8005d1e <__retarget_lock_acquire_recursive>
 8008642:	4628      	mov	r0, r5
 8008644:	4621      	mov	r1, r4
 8008646:	f7ff ff61 	bl	800850c <__sflush_r>
 800864a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800864c:	07da      	lsls	r2, r3, #31
 800864e:	4605      	mov	r5, r0
 8008650:	d4e4      	bmi.n	800861c <_fflush_r+0xc>
 8008652:	89a3      	ldrh	r3, [r4, #12]
 8008654:	059b      	lsls	r3, r3, #22
 8008656:	d4e1      	bmi.n	800861c <_fflush_r+0xc>
 8008658:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800865a:	f7fd fb61 	bl	8005d20 <__retarget_lock_release_recursive>
 800865e:	e7dd      	b.n	800861c <_fflush_r+0xc>

08008660 <__swhatbuf_r>:
 8008660:	b570      	push	{r4, r5, r6, lr}
 8008662:	460c      	mov	r4, r1
 8008664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008668:	2900      	cmp	r1, #0
 800866a:	b096      	sub	sp, #88	; 0x58
 800866c:	4615      	mov	r5, r2
 800866e:	461e      	mov	r6, r3
 8008670:	da0d      	bge.n	800868e <__swhatbuf_r+0x2e>
 8008672:	89a3      	ldrh	r3, [r4, #12]
 8008674:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008678:	f04f 0100 	mov.w	r1, #0
 800867c:	bf0c      	ite	eq
 800867e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008682:	2340      	movne	r3, #64	; 0x40
 8008684:	2000      	movs	r0, #0
 8008686:	6031      	str	r1, [r6, #0]
 8008688:	602b      	str	r3, [r5, #0]
 800868a:	b016      	add	sp, #88	; 0x58
 800868c:	bd70      	pop	{r4, r5, r6, pc}
 800868e:	466a      	mov	r2, sp
 8008690:	f000 f874 	bl	800877c <_fstat_r>
 8008694:	2800      	cmp	r0, #0
 8008696:	dbec      	blt.n	8008672 <__swhatbuf_r+0x12>
 8008698:	9901      	ldr	r1, [sp, #4]
 800869a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800869e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80086a2:	4259      	negs	r1, r3
 80086a4:	4159      	adcs	r1, r3
 80086a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086aa:	e7eb      	b.n	8008684 <__swhatbuf_r+0x24>

080086ac <__smakebuf_r>:
 80086ac:	898b      	ldrh	r3, [r1, #12]
 80086ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80086b0:	079d      	lsls	r5, r3, #30
 80086b2:	4606      	mov	r6, r0
 80086b4:	460c      	mov	r4, r1
 80086b6:	d507      	bpl.n	80086c8 <__smakebuf_r+0x1c>
 80086b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80086bc:	6023      	str	r3, [r4, #0]
 80086be:	6123      	str	r3, [r4, #16]
 80086c0:	2301      	movs	r3, #1
 80086c2:	6163      	str	r3, [r4, #20]
 80086c4:	b002      	add	sp, #8
 80086c6:	bd70      	pop	{r4, r5, r6, pc}
 80086c8:	ab01      	add	r3, sp, #4
 80086ca:	466a      	mov	r2, sp
 80086cc:	f7ff ffc8 	bl	8008660 <__swhatbuf_r>
 80086d0:	9900      	ldr	r1, [sp, #0]
 80086d2:	4605      	mov	r5, r0
 80086d4:	4630      	mov	r0, r6
 80086d6:	f7fe fa01 	bl	8006adc <_malloc_r>
 80086da:	b948      	cbnz	r0, 80086f0 <__smakebuf_r+0x44>
 80086dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086e0:	059a      	lsls	r2, r3, #22
 80086e2:	d4ef      	bmi.n	80086c4 <__smakebuf_r+0x18>
 80086e4:	f023 0303 	bic.w	r3, r3, #3
 80086e8:	f043 0302 	orr.w	r3, r3, #2
 80086ec:	81a3      	strh	r3, [r4, #12]
 80086ee:	e7e3      	b.n	80086b8 <__smakebuf_r+0xc>
 80086f0:	89a3      	ldrh	r3, [r4, #12]
 80086f2:	6020      	str	r0, [r4, #0]
 80086f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086f8:	81a3      	strh	r3, [r4, #12]
 80086fa:	9b00      	ldr	r3, [sp, #0]
 80086fc:	6163      	str	r3, [r4, #20]
 80086fe:	9b01      	ldr	r3, [sp, #4]
 8008700:	6120      	str	r0, [r4, #16]
 8008702:	b15b      	cbz	r3, 800871c <__smakebuf_r+0x70>
 8008704:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008708:	4630      	mov	r0, r6
 800870a:	f000 f849 	bl	80087a0 <_isatty_r>
 800870e:	b128      	cbz	r0, 800871c <__smakebuf_r+0x70>
 8008710:	89a3      	ldrh	r3, [r4, #12]
 8008712:	f023 0303 	bic.w	r3, r3, #3
 8008716:	f043 0301 	orr.w	r3, r3, #1
 800871a:	81a3      	strh	r3, [r4, #12]
 800871c:	89a3      	ldrh	r3, [r4, #12]
 800871e:	431d      	orrs	r5, r3
 8008720:	81a5      	strh	r5, [r4, #12]
 8008722:	e7cf      	b.n	80086c4 <__smakebuf_r+0x18>

08008724 <memmove>:
 8008724:	4288      	cmp	r0, r1
 8008726:	b510      	push	{r4, lr}
 8008728:	eb01 0402 	add.w	r4, r1, r2
 800872c:	d902      	bls.n	8008734 <memmove+0x10>
 800872e:	4284      	cmp	r4, r0
 8008730:	4623      	mov	r3, r4
 8008732:	d807      	bhi.n	8008744 <memmove+0x20>
 8008734:	1e43      	subs	r3, r0, #1
 8008736:	42a1      	cmp	r1, r4
 8008738:	d008      	beq.n	800874c <memmove+0x28>
 800873a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800873e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008742:	e7f8      	b.n	8008736 <memmove+0x12>
 8008744:	4402      	add	r2, r0
 8008746:	4601      	mov	r1, r0
 8008748:	428a      	cmp	r2, r1
 800874a:	d100      	bne.n	800874e <memmove+0x2a>
 800874c:	bd10      	pop	{r4, pc}
 800874e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008752:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008756:	e7f7      	b.n	8008748 <memmove+0x24>

08008758 <strncmp>:
 8008758:	b510      	push	{r4, lr}
 800875a:	b16a      	cbz	r2, 8008778 <strncmp+0x20>
 800875c:	3901      	subs	r1, #1
 800875e:	1884      	adds	r4, r0, r2
 8008760:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008764:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008768:	429a      	cmp	r2, r3
 800876a:	d103      	bne.n	8008774 <strncmp+0x1c>
 800876c:	42a0      	cmp	r0, r4
 800876e:	d001      	beq.n	8008774 <strncmp+0x1c>
 8008770:	2a00      	cmp	r2, #0
 8008772:	d1f5      	bne.n	8008760 <strncmp+0x8>
 8008774:	1ad0      	subs	r0, r2, r3
 8008776:	bd10      	pop	{r4, pc}
 8008778:	4610      	mov	r0, r2
 800877a:	e7fc      	b.n	8008776 <strncmp+0x1e>

0800877c <_fstat_r>:
 800877c:	b538      	push	{r3, r4, r5, lr}
 800877e:	4d07      	ldr	r5, [pc, #28]	; (800879c <_fstat_r+0x20>)
 8008780:	2300      	movs	r3, #0
 8008782:	4604      	mov	r4, r0
 8008784:	4608      	mov	r0, r1
 8008786:	4611      	mov	r1, r2
 8008788:	602b      	str	r3, [r5, #0]
 800878a:	f7f8 ff36 	bl	80015fa <_fstat>
 800878e:	1c43      	adds	r3, r0, #1
 8008790:	d102      	bne.n	8008798 <_fstat_r+0x1c>
 8008792:	682b      	ldr	r3, [r5, #0]
 8008794:	b103      	cbz	r3, 8008798 <_fstat_r+0x1c>
 8008796:	6023      	str	r3, [r4, #0]
 8008798:	bd38      	pop	{r3, r4, r5, pc}
 800879a:	bf00      	nop
 800879c:	20000c78 	.word	0x20000c78

080087a0 <_isatty_r>:
 80087a0:	b538      	push	{r3, r4, r5, lr}
 80087a2:	4d06      	ldr	r5, [pc, #24]	; (80087bc <_isatty_r+0x1c>)
 80087a4:	2300      	movs	r3, #0
 80087a6:	4604      	mov	r4, r0
 80087a8:	4608      	mov	r0, r1
 80087aa:	602b      	str	r3, [r5, #0]
 80087ac:	f7f8 ff34 	bl	8001618 <_isatty>
 80087b0:	1c43      	adds	r3, r0, #1
 80087b2:	d102      	bne.n	80087ba <_isatty_r+0x1a>
 80087b4:	682b      	ldr	r3, [r5, #0]
 80087b6:	b103      	cbz	r3, 80087ba <_isatty_r+0x1a>
 80087b8:	6023      	str	r3, [r4, #0]
 80087ba:	bd38      	pop	{r3, r4, r5, pc}
 80087bc:	20000c78 	.word	0x20000c78

080087c0 <_sbrk_r>:
 80087c0:	b538      	push	{r3, r4, r5, lr}
 80087c2:	4d06      	ldr	r5, [pc, #24]	; (80087dc <_sbrk_r+0x1c>)
 80087c4:	2300      	movs	r3, #0
 80087c6:	4604      	mov	r4, r0
 80087c8:	4608      	mov	r0, r1
 80087ca:	602b      	str	r3, [r5, #0]
 80087cc:	f7f8 ff3a 	bl	8001644 <_sbrk>
 80087d0:	1c43      	adds	r3, r0, #1
 80087d2:	d102      	bne.n	80087da <_sbrk_r+0x1a>
 80087d4:	682b      	ldr	r3, [r5, #0]
 80087d6:	b103      	cbz	r3, 80087da <_sbrk_r+0x1a>
 80087d8:	6023      	str	r3, [r4, #0]
 80087da:	bd38      	pop	{r3, r4, r5, pc}
 80087dc:	20000c78 	.word	0x20000c78

080087e0 <memcpy>:
 80087e0:	440a      	add	r2, r1
 80087e2:	4291      	cmp	r1, r2
 80087e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80087e8:	d100      	bne.n	80087ec <memcpy+0xc>
 80087ea:	4770      	bx	lr
 80087ec:	b510      	push	{r4, lr}
 80087ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80087f6:	4291      	cmp	r1, r2
 80087f8:	d1f9      	bne.n	80087ee <memcpy+0xe>
 80087fa:	bd10      	pop	{r4, pc}

080087fc <nan>:
 80087fc:	4901      	ldr	r1, [pc, #4]	; (8008804 <nan+0x8>)
 80087fe:	2000      	movs	r0, #0
 8008800:	4770      	bx	lr
 8008802:	bf00      	nop
 8008804:	7ff80000 	.word	0x7ff80000

08008808 <__assert_func>:
 8008808:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800880a:	4614      	mov	r4, r2
 800880c:	461a      	mov	r2, r3
 800880e:	4b09      	ldr	r3, [pc, #36]	; (8008834 <__assert_func+0x2c>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4605      	mov	r5, r0
 8008814:	68d8      	ldr	r0, [r3, #12]
 8008816:	b14c      	cbz	r4, 800882c <__assert_func+0x24>
 8008818:	4b07      	ldr	r3, [pc, #28]	; (8008838 <__assert_func+0x30>)
 800881a:	9100      	str	r1, [sp, #0]
 800881c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008820:	4906      	ldr	r1, [pc, #24]	; (800883c <__assert_func+0x34>)
 8008822:	462b      	mov	r3, r5
 8008824:	f000 fbca 	bl	8008fbc <fiprintf>
 8008828:	f000 fbda 	bl	8008fe0 <abort>
 800882c:	4b04      	ldr	r3, [pc, #16]	; (8008840 <__assert_func+0x38>)
 800882e:	461c      	mov	r4, r3
 8008830:	e7f3      	b.n	800881a <__assert_func+0x12>
 8008832:	bf00      	nop
 8008834:	200000ac 	.word	0x200000ac
 8008838:	0800ec12 	.word	0x0800ec12
 800883c:	0800ec1f 	.word	0x0800ec1f
 8008840:	0800ec4d 	.word	0x0800ec4d

08008844 <_calloc_r>:
 8008844:	b570      	push	{r4, r5, r6, lr}
 8008846:	fba1 5402 	umull	r5, r4, r1, r2
 800884a:	b934      	cbnz	r4, 800885a <_calloc_r+0x16>
 800884c:	4629      	mov	r1, r5
 800884e:	f7fe f945 	bl	8006adc <_malloc_r>
 8008852:	4606      	mov	r6, r0
 8008854:	b928      	cbnz	r0, 8008862 <_calloc_r+0x1e>
 8008856:	4630      	mov	r0, r6
 8008858:	bd70      	pop	{r4, r5, r6, pc}
 800885a:	220c      	movs	r2, #12
 800885c:	6002      	str	r2, [r0, #0]
 800885e:	2600      	movs	r6, #0
 8008860:	e7f9      	b.n	8008856 <_calloc_r+0x12>
 8008862:	462a      	mov	r2, r5
 8008864:	4621      	mov	r1, r4
 8008866:	f7fd f9dd 	bl	8005c24 <memset>
 800886a:	e7f4      	b.n	8008856 <_calloc_r+0x12>

0800886c <rshift>:
 800886c:	6903      	ldr	r3, [r0, #16]
 800886e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008872:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008876:	ea4f 1261 	mov.w	r2, r1, asr #5
 800887a:	f100 0414 	add.w	r4, r0, #20
 800887e:	dd45      	ble.n	800890c <rshift+0xa0>
 8008880:	f011 011f 	ands.w	r1, r1, #31
 8008884:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008888:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800888c:	d10c      	bne.n	80088a8 <rshift+0x3c>
 800888e:	f100 0710 	add.w	r7, r0, #16
 8008892:	4629      	mov	r1, r5
 8008894:	42b1      	cmp	r1, r6
 8008896:	d334      	bcc.n	8008902 <rshift+0x96>
 8008898:	1a9b      	subs	r3, r3, r2
 800889a:	009b      	lsls	r3, r3, #2
 800889c:	1eea      	subs	r2, r5, #3
 800889e:	4296      	cmp	r6, r2
 80088a0:	bf38      	it	cc
 80088a2:	2300      	movcc	r3, #0
 80088a4:	4423      	add	r3, r4
 80088a6:	e015      	b.n	80088d4 <rshift+0x68>
 80088a8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80088ac:	f1c1 0820 	rsb	r8, r1, #32
 80088b0:	40cf      	lsrs	r7, r1
 80088b2:	f105 0e04 	add.w	lr, r5, #4
 80088b6:	46a1      	mov	r9, r4
 80088b8:	4576      	cmp	r6, lr
 80088ba:	46f4      	mov	ip, lr
 80088bc:	d815      	bhi.n	80088ea <rshift+0x7e>
 80088be:	1a9a      	subs	r2, r3, r2
 80088c0:	0092      	lsls	r2, r2, #2
 80088c2:	3a04      	subs	r2, #4
 80088c4:	3501      	adds	r5, #1
 80088c6:	42ae      	cmp	r6, r5
 80088c8:	bf38      	it	cc
 80088ca:	2200      	movcc	r2, #0
 80088cc:	18a3      	adds	r3, r4, r2
 80088ce:	50a7      	str	r7, [r4, r2]
 80088d0:	b107      	cbz	r7, 80088d4 <rshift+0x68>
 80088d2:	3304      	adds	r3, #4
 80088d4:	1b1a      	subs	r2, r3, r4
 80088d6:	42a3      	cmp	r3, r4
 80088d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80088dc:	bf08      	it	eq
 80088de:	2300      	moveq	r3, #0
 80088e0:	6102      	str	r2, [r0, #16]
 80088e2:	bf08      	it	eq
 80088e4:	6143      	streq	r3, [r0, #20]
 80088e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088ea:	f8dc c000 	ldr.w	ip, [ip]
 80088ee:	fa0c fc08 	lsl.w	ip, ip, r8
 80088f2:	ea4c 0707 	orr.w	r7, ip, r7
 80088f6:	f849 7b04 	str.w	r7, [r9], #4
 80088fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80088fe:	40cf      	lsrs	r7, r1
 8008900:	e7da      	b.n	80088b8 <rshift+0x4c>
 8008902:	f851 cb04 	ldr.w	ip, [r1], #4
 8008906:	f847 cf04 	str.w	ip, [r7, #4]!
 800890a:	e7c3      	b.n	8008894 <rshift+0x28>
 800890c:	4623      	mov	r3, r4
 800890e:	e7e1      	b.n	80088d4 <rshift+0x68>

08008910 <__hexdig_fun>:
 8008910:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008914:	2b09      	cmp	r3, #9
 8008916:	d802      	bhi.n	800891e <__hexdig_fun+0xe>
 8008918:	3820      	subs	r0, #32
 800891a:	b2c0      	uxtb	r0, r0
 800891c:	4770      	bx	lr
 800891e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008922:	2b05      	cmp	r3, #5
 8008924:	d801      	bhi.n	800892a <__hexdig_fun+0x1a>
 8008926:	3847      	subs	r0, #71	; 0x47
 8008928:	e7f7      	b.n	800891a <__hexdig_fun+0xa>
 800892a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800892e:	2b05      	cmp	r3, #5
 8008930:	d801      	bhi.n	8008936 <__hexdig_fun+0x26>
 8008932:	3827      	subs	r0, #39	; 0x27
 8008934:	e7f1      	b.n	800891a <__hexdig_fun+0xa>
 8008936:	2000      	movs	r0, #0
 8008938:	4770      	bx	lr
	...

0800893c <__gethex>:
 800893c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008940:	4617      	mov	r7, r2
 8008942:	680a      	ldr	r2, [r1, #0]
 8008944:	b085      	sub	sp, #20
 8008946:	f102 0b02 	add.w	fp, r2, #2
 800894a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800894e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008952:	4681      	mov	r9, r0
 8008954:	468a      	mov	sl, r1
 8008956:	9302      	str	r3, [sp, #8]
 8008958:	32fe      	adds	r2, #254	; 0xfe
 800895a:	eb02 030b 	add.w	r3, r2, fp
 800895e:	46d8      	mov	r8, fp
 8008960:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008964:	9301      	str	r3, [sp, #4]
 8008966:	2830      	cmp	r0, #48	; 0x30
 8008968:	d0f7      	beq.n	800895a <__gethex+0x1e>
 800896a:	f7ff ffd1 	bl	8008910 <__hexdig_fun>
 800896e:	4604      	mov	r4, r0
 8008970:	2800      	cmp	r0, #0
 8008972:	d138      	bne.n	80089e6 <__gethex+0xaa>
 8008974:	49a8      	ldr	r1, [pc, #672]	; (8008c18 <__gethex+0x2dc>)
 8008976:	2201      	movs	r2, #1
 8008978:	4640      	mov	r0, r8
 800897a:	f7ff feed 	bl	8008758 <strncmp>
 800897e:	4606      	mov	r6, r0
 8008980:	2800      	cmp	r0, #0
 8008982:	d169      	bne.n	8008a58 <__gethex+0x11c>
 8008984:	f898 0001 	ldrb.w	r0, [r8, #1]
 8008988:	465d      	mov	r5, fp
 800898a:	f7ff ffc1 	bl	8008910 <__hexdig_fun>
 800898e:	2800      	cmp	r0, #0
 8008990:	d064      	beq.n	8008a5c <__gethex+0x120>
 8008992:	465a      	mov	r2, fp
 8008994:	7810      	ldrb	r0, [r2, #0]
 8008996:	2830      	cmp	r0, #48	; 0x30
 8008998:	4690      	mov	r8, r2
 800899a:	f102 0201 	add.w	r2, r2, #1
 800899e:	d0f9      	beq.n	8008994 <__gethex+0x58>
 80089a0:	f7ff ffb6 	bl	8008910 <__hexdig_fun>
 80089a4:	2301      	movs	r3, #1
 80089a6:	fab0 f480 	clz	r4, r0
 80089aa:	0964      	lsrs	r4, r4, #5
 80089ac:	465e      	mov	r6, fp
 80089ae:	9301      	str	r3, [sp, #4]
 80089b0:	4642      	mov	r2, r8
 80089b2:	4615      	mov	r5, r2
 80089b4:	3201      	adds	r2, #1
 80089b6:	7828      	ldrb	r0, [r5, #0]
 80089b8:	f7ff ffaa 	bl	8008910 <__hexdig_fun>
 80089bc:	2800      	cmp	r0, #0
 80089be:	d1f8      	bne.n	80089b2 <__gethex+0x76>
 80089c0:	4995      	ldr	r1, [pc, #596]	; (8008c18 <__gethex+0x2dc>)
 80089c2:	2201      	movs	r2, #1
 80089c4:	4628      	mov	r0, r5
 80089c6:	f7ff fec7 	bl	8008758 <strncmp>
 80089ca:	b978      	cbnz	r0, 80089ec <__gethex+0xb0>
 80089cc:	b946      	cbnz	r6, 80089e0 <__gethex+0xa4>
 80089ce:	1c6e      	adds	r6, r5, #1
 80089d0:	4632      	mov	r2, r6
 80089d2:	4615      	mov	r5, r2
 80089d4:	3201      	adds	r2, #1
 80089d6:	7828      	ldrb	r0, [r5, #0]
 80089d8:	f7ff ff9a 	bl	8008910 <__hexdig_fun>
 80089dc:	2800      	cmp	r0, #0
 80089de:	d1f8      	bne.n	80089d2 <__gethex+0x96>
 80089e0:	1b73      	subs	r3, r6, r5
 80089e2:	009e      	lsls	r6, r3, #2
 80089e4:	e004      	b.n	80089f0 <__gethex+0xb4>
 80089e6:	2400      	movs	r4, #0
 80089e8:	4626      	mov	r6, r4
 80089ea:	e7e1      	b.n	80089b0 <__gethex+0x74>
 80089ec:	2e00      	cmp	r6, #0
 80089ee:	d1f7      	bne.n	80089e0 <__gethex+0xa4>
 80089f0:	782b      	ldrb	r3, [r5, #0]
 80089f2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80089f6:	2b50      	cmp	r3, #80	; 0x50
 80089f8:	d13d      	bne.n	8008a76 <__gethex+0x13a>
 80089fa:	786b      	ldrb	r3, [r5, #1]
 80089fc:	2b2b      	cmp	r3, #43	; 0x2b
 80089fe:	d02f      	beq.n	8008a60 <__gethex+0x124>
 8008a00:	2b2d      	cmp	r3, #45	; 0x2d
 8008a02:	d031      	beq.n	8008a68 <__gethex+0x12c>
 8008a04:	1c69      	adds	r1, r5, #1
 8008a06:	f04f 0b00 	mov.w	fp, #0
 8008a0a:	7808      	ldrb	r0, [r1, #0]
 8008a0c:	f7ff ff80 	bl	8008910 <__hexdig_fun>
 8008a10:	1e42      	subs	r2, r0, #1
 8008a12:	b2d2      	uxtb	r2, r2
 8008a14:	2a18      	cmp	r2, #24
 8008a16:	d82e      	bhi.n	8008a76 <__gethex+0x13a>
 8008a18:	f1a0 0210 	sub.w	r2, r0, #16
 8008a1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008a20:	f7ff ff76 	bl	8008910 <__hexdig_fun>
 8008a24:	f100 3cff 	add.w	ip, r0, #4294967295
 8008a28:	fa5f fc8c 	uxtb.w	ip, ip
 8008a2c:	f1bc 0f18 	cmp.w	ip, #24
 8008a30:	d91d      	bls.n	8008a6e <__gethex+0x132>
 8008a32:	f1bb 0f00 	cmp.w	fp, #0
 8008a36:	d000      	beq.n	8008a3a <__gethex+0xfe>
 8008a38:	4252      	negs	r2, r2
 8008a3a:	4416      	add	r6, r2
 8008a3c:	f8ca 1000 	str.w	r1, [sl]
 8008a40:	b1dc      	cbz	r4, 8008a7a <__gethex+0x13e>
 8008a42:	9b01      	ldr	r3, [sp, #4]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	bf14      	ite	ne
 8008a48:	f04f 0800 	movne.w	r8, #0
 8008a4c:	f04f 0806 	moveq.w	r8, #6
 8008a50:	4640      	mov	r0, r8
 8008a52:	b005      	add	sp, #20
 8008a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a58:	4645      	mov	r5, r8
 8008a5a:	4626      	mov	r6, r4
 8008a5c:	2401      	movs	r4, #1
 8008a5e:	e7c7      	b.n	80089f0 <__gethex+0xb4>
 8008a60:	f04f 0b00 	mov.w	fp, #0
 8008a64:	1ca9      	adds	r1, r5, #2
 8008a66:	e7d0      	b.n	8008a0a <__gethex+0xce>
 8008a68:	f04f 0b01 	mov.w	fp, #1
 8008a6c:	e7fa      	b.n	8008a64 <__gethex+0x128>
 8008a6e:	230a      	movs	r3, #10
 8008a70:	fb03 0002 	mla	r0, r3, r2, r0
 8008a74:	e7d0      	b.n	8008a18 <__gethex+0xdc>
 8008a76:	4629      	mov	r1, r5
 8008a78:	e7e0      	b.n	8008a3c <__gethex+0x100>
 8008a7a:	eba5 0308 	sub.w	r3, r5, r8
 8008a7e:	3b01      	subs	r3, #1
 8008a80:	4621      	mov	r1, r4
 8008a82:	2b07      	cmp	r3, #7
 8008a84:	dc0a      	bgt.n	8008a9c <__gethex+0x160>
 8008a86:	4648      	mov	r0, r9
 8008a88:	f7fe f8b4 	bl	8006bf4 <_Balloc>
 8008a8c:	4604      	mov	r4, r0
 8008a8e:	b940      	cbnz	r0, 8008aa2 <__gethex+0x166>
 8008a90:	4b62      	ldr	r3, [pc, #392]	; (8008c1c <__gethex+0x2e0>)
 8008a92:	4602      	mov	r2, r0
 8008a94:	21e4      	movs	r1, #228	; 0xe4
 8008a96:	4862      	ldr	r0, [pc, #392]	; (8008c20 <__gethex+0x2e4>)
 8008a98:	f7ff feb6 	bl	8008808 <__assert_func>
 8008a9c:	3101      	adds	r1, #1
 8008a9e:	105b      	asrs	r3, r3, #1
 8008aa0:	e7ef      	b.n	8008a82 <__gethex+0x146>
 8008aa2:	f100 0a14 	add.w	sl, r0, #20
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	f8cd a004 	str.w	sl, [sp, #4]
 8008aac:	469b      	mov	fp, r3
 8008aae:	45a8      	cmp	r8, r5
 8008ab0:	d344      	bcc.n	8008b3c <__gethex+0x200>
 8008ab2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008ab6:	f848 bb04 	str.w	fp, [r8], #4
 8008aba:	eba8 080a 	sub.w	r8, r8, sl
 8008abe:	ea4f 02a8 	mov.w	r2, r8, asr #2
 8008ac2:	6122      	str	r2, [r4, #16]
 8008ac4:	4658      	mov	r0, fp
 8008ac6:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8008aca:	f7fe f985 	bl	8006dd8 <__hi0bits>
 8008ace:	683d      	ldr	r5, [r7, #0]
 8008ad0:	eba8 0800 	sub.w	r8, r8, r0
 8008ad4:	45a8      	cmp	r8, r5
 8008ad6:	dd59      	ble.n	8008b8c <__gethex+0x250>
 8008ad8:	eba8 0805 	sub.w	r8, r8, r5
 8008adc:	4641      	mov	r1, r8
 8008ade:	4620      	mov	r0, r4
 8008ae0:	f7fe fd01 	bl	80074e6 <__any_on>
 8008ae4:	4683      	mov	fp, r0
 8008ae6:	b1b8      	cbz	r0, 8008b18 <__gethex+0x1dc>
 8008ae8:	f108 33ff 	add.w	r3, r8, #4294967295
 8008aec:	1159      	asrs	r1, r3, #5
 8008aee:	f003 021f 	and.w	r2, r3, #31
 8008af2:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008af6:	f04f 0b01 	mov.w	fp, #1
 8008afa:	fa0b f202 	lsl.w	r2, fp, r2
 8008afe:	420a      	tst	r2, r1
 8008b00:	d00a      	beq.n	8008b18 <__gethex+0x1dc>
 8008b02:	455b      	cmp	r3, fp
 8008b04:	dd06      	ble.n	8008b14 <__gethex+0x1d8>
 8008b06:	f1a8 0102 	sub.w	r1, r8, #2
 8008b0a:	4620      	mov	r0, r4
 8008b0c:	f7fe fceb 	bl	80074e6 <__any_on>
 8008b10:	2800      	cmp	r0, #0
 8008b12:	d138      	bne.n	8008b86 <__gethex+0x24a>
 8008b14:	f04f 0b02 	mov.w	fp, #2
 8008b18:	4641      	mov	r1, r8
 8008b1a:	4620      	mov	r0, r4
 8008b1c:	f7ff fea6 	bl	800886c <rshift>
 8008b20:	4446      	add	r6, r8
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	42b3      	cmp	r3, r6
 8008b26:	da41      	bge.n	8008bac <__gethex+0x270>
 8008b28:	4621      	mov	r1, r4
 8008b2a:	4648      	mov	r0, r9
 8008b2c:	f7fe f8a2 	bl	8006c74 <_Bfree>
 8008b30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b32:	2300      	movs	r3, #0
 8008b34:	6013      	str	r3, [r2, #0]
 8008b36:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008b3a:	e789      	b.n	8008a50 <__gethex+0x114>
 8008b3c:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008b40:	2a2e      	cmp	r2, #46	; 0x2e
 8008b42:	d014      	beq.n	8008b6e <__gethex+0x232>
 8008b44:	2b20      	cmp	r3, #32
 8008b46:	d106      	bne.n	8008b56 <__gethex+0x21a>
 8008b48:	9b01      	ldr	r3, [sp, #4]
 8008b4a:	f843 bb04 	str.w	fp, [r3], #4
 8008b4e:	f04f 0b00 	mov.w	fp, #0
 8008b52:	9301      	str	r3, [sp, #4]
 8008b54:	465b      	mov	r3, fp
 8008b56:	7828      	ldrb	r0, [r5, #0]
 8008b58:	9303      	str	r3, [sp, #12]
 8008b5a:	f7ff fed9 	bl	8008910 <__hexdig_fun>
 8008b5e:	9b03      	ldr	r3, [sp, #12]
 8008b60:	f000 000f 	and.w	r0, r0, #15
 8008b64:	4098      	lsls	r0, r3
 8008b66:	ea4b 0b00 	orr.w	fp, fp, r0
 8008b6a:	3304      	adds	r3, #4
 8008b6c:	e79f      	b.n	8008aae <__gethex+0x172>
 8008b6e:	45a8      	cmp	r8, r5
 8008b70:	d8e8      	bhi.n	8008b44 <__gethex+0x208>
 8008b72:	4929      	ldr	r1, [pc, #164]	; (8008c18 <__gethex+0x2dc>)
 8008b74:	9303      	str	r3, [sp, #12]
 8008b76:	2201      	movs	r2, #1
 8008b78:	4628      	mov	r0, r5
 8008b7a:	f7ff fded 	bl	8008758 <strncmp>
 8008b7e:	9b03      	ldr	r3, [sp, #12]
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d1df      	bne.n	8008b44 <__gethex+0x208>
 8008b84:	e793      	b.n	8008aae <__gethex+0x172>
 8008b86:	f04f 0b03 	mov.w	fp, #3
 8008b8a:	e7c5      	b.n	8008b18 <__gethex+0x1dc>
 8008b8c:	da0b      	bge.n	8008ba6 <__gethex+0x26a>
 8008b8e:	eba5 0808 	sub.w	r8, r5, r8
 8008b92:	4621      	mov	r1, r4
 8008b94:	4642      	mov	r2, r8
 8008b96:	4648      	mov	r0, r9
 8008b98:	f7fe fa86 	bl	80070a8 <__lshift>
 8008b9c:	eba6 0608 	sub.w	r6, r6, r8
 8008ba0:	4604      	mov	r4, r0
 8008ba2:	f100 0a14 	add.w	sl, r0, #20
 8008ba6:	f04f 0b00 	mov.w	fp, #0
 8008baa:	e7ba      	b.n	8008b22 <__gethex+0x1e6>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	42b3      	cmp	r3, r6
 8008bb0:	dd74      	ble.n	8008c9c <__gethex+0x360>
 8008bb2:	1b9e      	subs	r6, r3, r6
 8008bb4:	42b5      	cmp	r5, r6
 8008bb6:	dc35      	bgt.n	8008c24 <__gethex+0x2e8>
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2b02      	cmp	r3, #2
 8008bbc:	d023      	beq.n	8008c06 <__gethex+0x2ca>
 8008bbe:	2b03      	cmp	r3, #3
 8008bc0:	d025      	beq.n	8008c0e <__gethex+0x2d2>
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d115      	bne.n	8008bf2 <__gethex+0x2b6>
 8008bc6:	42b5      	cmp	r5, r6
 8008bc8:	d113      	bne.n	8008bf2 <__gethex+0x2b6>
 8008bca:	2d01      	cmp	r5, #1
 8008bcc:	d10b      	bne.n	8008be6 <__gethex+0x2aa>
 8008bce:	9a02      	ldr	r2, [sp, #8]
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6013      	str	r3, [r2, #0]
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	6123      	str	r3, [r4, #16]
 8008bd8:	f8ca 3000 	str.w	r3, [sl]
 8008bdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008bde:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008be2:	601c      	str	r4, [r3, #0]
 8008be4:	e734      	b.n	8008a50 <__gethex+0x114>
 8008be6:	1e69      	subs	r1, r5, #1
 8008be8:	4620      	mov	r0, r4
 8008bea:	f7fe fc7c 	bl	80074e6 <__any_on>
 8008bee:	2800      	cmp	r0, #0
 8008bf0:	d1ed      	bne.n	8008bce <__gethex+0x292>
 8008bf2:	4621      	mov	r1, r4
 8008bf4:	4648      	mov	r0, r9
 8008bf6:	f7fe f83d 	bl	8006c74 <_Bfree>
 8008bfa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	6013      	str	r3, [r2, #0]
 8008c00:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008c04:	e724      	b.n	8008a50 <__gethex+0x114>
 8008c06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d1f2      	bne.n	8008bf2 <__gethex+0x2b6>
 8008c0c:	e7df      	b.n	8008bce <__gethex+0x292>
 8008c0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d1dc      	bne.n	8008bce <__gethex+0x292>
 8008c14:	e7ed      	b.n	8008bf2 <__gethex+0x2b6>
 8008c16:	bf00      	nop
 8008c18:	0800eaa4 	.word	0x0800eaa4
 8008c1c:	0800e93d 	.word	0x0800e93d
 8008c20:	0800ec4e 	.word	0x0800ec4e
 8008c24:	f106 38ff 	add.w	r8, r6, #4294967295
 8008c28:	f1bb 0f00 	cmp.w	fp, #0
 8008c2c:	d133      	bne.n	8008c96 <__gethex+0x35a>
 8008c2e:	f1b8 0f00 	cmp.w	r8, #0
 8008c32:	d004      	beq.n	8008c3e <__gethex+0x302>
 8008c34:	4641      	mov	r1, r8
 8008c36:	4620      	mov	r0, r4
 8008c38:	f7fe fc55 	bl	80074e6 <__any_on>
 8008c3c:	4683      	mov	fp, r0
 8008c3e:	ea4f 1268 	mov.w	r2, r8, asr #5
 8008c42:	2301      	movs	r3, #1
 8008c44:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008c48:	f008 081f 	and.w	r8, r8, #31
 8008c4c:	fa03 f308 	lsl.w	r3, r3, r8
 8008c50:	4213      	tst	r3, r2
 8008c52:	4631      	mov	r1, r6
 8008c54:	4620      	mov	r0, r4
 8008c56:	bf18      	it	ne
 8008c58:	f04b 0b02 	orrne.w	fp, fp, #2
 8008c5c:	1bad      	subs	r5, r5, r6
 8008c5e:	f7ff fe05 	bl	800886c <rshift>
 8008c62:	687e      	ldr	r6, [r7, #4]
 8008c64:	f04f 0802 	mov.w	r8, #2
 8008c68:	f1bb 0f00 	cmp.w	fp, #0
 8008c6c:	d04a      	beq.n	8008d04 <__gethex+0x3c8>
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2b02      	cmp	r3, #2
 8008c72:	d016      	beq.n	8008ca2 <__gethex+0x366>
 8008c74:	2b03      	cmp	r3, #3
 8008c76:	d018      	beq.n	8008caa <__gethex+0x36e>
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d109      	bne.n	8008c90 <__gethex+0x354>
 8008c7c:	f01b 0f02 	tst.w	fp, #2
 8008c80:	d006      	beq.n	8008c90 <__gethex+0x354>
 8008c82:	f8da 3000 	ldr.w	r3, [sl]
 8008c86:	ea4b 0b03 	orr.w	fp, fp, r3
 8008c8a:	f01b 0f01 	tst.w	fp, #1
 8008c8e:	d10f      	bne.n	8008cb0 <__gethex+0x374>
 8008c90:	f048 0810 	orr.w	r8, r8, #16
 8008c94:	e036      	b.n	8008d04 <__gethex+0x3c8>
 8008c96:	f04f 0b01 	mov.w	fp, #1
 8008c9a:	e7d0      	b.n	8008c3e <__gethex+0x302>
 8008c9c:	f04f 0801 	mov.w	r8, #1
 8008ca0:	e7e2      	b.n	8008c68 <__gethex+0x32c>
 8008ca2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ca4:	f1c3 0301 	rsb	r3, r3, #1
 8008ca8:	930f      	str	r3, [sp, #60]	; 0x3c
 8008caa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d0ef      	beq.n	8008c90 <__gethex+0x354>
 8008cb0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008cb4:	f104 0214 	add.w	r2, r4, #20
 8008cb8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8008cbc:	9301      	str	r3, [sp, #4]
 8008cbe:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	4694      	mov	ip, r2
 8008cc6:	f852 1b04 	ldr.w	r1, [r2], #4
 8008cca:	f1b1 3fff 	cmp.w	r1, #4294967295
 8008cce:	d01e      	beq.n	8008d0e <__gethex+0x3d2>
 8008cd0:	3101      	adds	r1, #1
 8008cd2:	f8cc 1000 	str.w	r1, [ip]
 8008cd6:	f1b8 0f02 	cmp.w	r8, #2
 8008cda:	f104 0214 	add.w	r2, r4, #20
 8008cde:	d13d      	bne.n	8008d5c <__gethex+0x420>
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	3b01      	subs	r3, #1
 8008ce4:	42ab      	cmp	r3, r5
 8008ce6:	d10b      	bne.n	8008d00 <__gethex+0x3c4>
 8008ce8:	1169      	asrs	r1, r5, #5
 8008cea:	2301      	movs	r3, #1
 8008cec:	f005 051f 	and.w	r5, r5, #31
 8008cf0:	fa03 f505 	lsl.w	r5, r3, r5
 8008cf4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008cf8:	421d      	tst	r5, r3
 8008cfa:	bf18      	it	ne
 8008cfc:	f04f 0801 	movne.w	r8, #1
 8008d00:	f048 0820 	orr.w	r8, r8, #32
 8008d04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d06:	601c      	str	r4, [r3, #0]
 8008d08:	9b02      	ldr	r3, [sp, #8]
 8008d0a:	601e      	str	r6, [r3, #0]
 8008d0c:	e6a0      	b.n	8008a50 <__gethex+0x114>
 8008d0e:	4290      	cmp	r0, r2
 8008d10:	f842 3c04 	str.w	r3, [r2, #-4]
 8008d14:	d8d6      	bhi.n	8008cc4 <__gethex+0x388>
 8008d16:	68a2      	ldr	r2, [r4, #8]
 8008d18:	4593      	cmp	fp, r2
 8008d1a:	db17      	blt.n	8008d4c <__gethex+0x410>
 8008d1c:	6861      	ldr	r1, [r4, #4]
 8008d1e:	4648      	mov	r0, r9
 8008d20:	3101      	adds	r1, #1
 8008d22:	f7fd ff67 	bl	8006bf4 <_Balloc>
 8008d26:	4682      	mov	sl, r0
 8008d28:	b918      	cbnz	r0, 8008d32 <__gethex+0x3f6>
 8008d2a:	4b1b      	ldr	r3, [pc, #108]	; (8008d98 <__gethex+0x45c>)
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	2184      	movs	r1, #132	; 0x84
 8008d30:	e6b1      	b.n	8008a96 <__gethex+0x15a>
 8008d32:	6922      	ldr	r2, [r4, #16]
 8008d34:	3202      	adds	r2, #2
 8008d36:	f104 010c 	add.w	r1, r4, #12
 8008d3a:	0092      	lsls	r2, r2, #2
 8008d3c:	300c      	adds	r0, #12
 8008d3e:	f7ff fd4f 	bl	80087e0 <memcpy>
 8008d42:	4621      	mov	r1, r4
 8008d44:	4648      	mov	r0, r9
 8008d46:	f7fd ff95 	bl	8006c74 <_Bfree>
 8008d4a:	4654      	mov	r4, sl
 8008d4c:	6922      	ldr	r2, [r4, #16]
 8008d4e:	1c51      	adds	r1, r2, #1
 8008d50:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008d54:	6121      	str	r1, [r4, #16]
 8008d56:	2101      	movs	r1, #1
 8008d58:	6151      	str	r1, [r2, #20]
 8008d5a:	e7bc      	b.n	8008cd6 <__gethex+0x39a>
 8008d5c:	6921      	ldr	r1, [r4, #16]
 8008d5e:	4559      	cmp	r1, fp
 8008d60:	dd0b      	ble.n	8008d7a <__gethex+0x43e>
 8008d62:	2101      	movs	r1, #1
 8008d64:	4620      	mov	r0, r4
 8008d66:	f7ff fd81 	bl	800886c <rshift>
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	3601      	adds	r6, #1
 8008d6e:	42b3      	cmp	r3, r6
 8008d70:	f6ff aeda 	blt.w	8008b28 <__gethex+0x1ec>
 8008d74:	f04f 0801 	mov.w	r8, #1
 8008d78:	e7c2      	b.n	8008d00 <__gethex+0x3c4>
 8008d7a:	f015 051f 	ands.w	r5, r5, #31
 8008d7e:	d0f9      	beq.n	8008d74 <__gethex+0x438>
 8008d80:	9b01      	ldr	r3, [sp, #4]
 8008d82:	441a      	add	r2, r3
 8008d84:	f1c5 0520 	rsb	r5, r5, #32
 8008d88:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8008d8c:	f7fe f824 	bl	8006dd8 <__hi0bits>
 8008d90:	42a8      	cmp	r0, r5
 8008d92:	dbe6      	blt.n	8008d62 <__gethex+0x426>
 8008d94:	e7ee      	b.n	8008d74 <__gethex+0x438>
 8008d96:	bf00      	nop
 8008d98:	0800e93d 	.word	0x0800e93d

08008d9c <L_shift>:
 8008d9c:	f1c2 0208 	rsb	r2, r2, #8
 8008da0:	0092      	lsls	r2, r2, #2
 8008da2:	b570      	push	{r4, r5, r6, lr}
 8008da4:	f1c2 0620 	rsb	r6, r2, #32
 8008da8:	6843      	ldr	r3, [r0, #4]
 8008daa:	6804      	ldr	r4, [r0, #0]
 8008dac:	fa03 f506 	lsl.w	r5, r3, r6
 8008db0:	432c      	orrs	r4, r5
 8008db2:	40d3      	lsrs	r3, r2
 8008db4:	6004      	str	r4, [r0, #0]
 8008db6:	f840 3f04 	str.w	r3, [r0, #4]!
 8008dba:	4288      	cmp	r0, r1
 8008dbc:	d3f4      	bcc.n	8008da8 <L_shift+0xc>
 8008dbe:	bd70      	pop	{r4, r5, r6, pc}

08008dc0 <__match>:
 8008dc0:	b530      	push	{r4, r5, lr}
 8008dc2:	6803      	ldr	r3, [r0, #0]
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dca:	b914      	cbnz	r4, 8008dd2 <__match+0x12>
 8008dcc:	6003      	str	r3, [r0, #0]
 8008dce:	2001      	movs	r0, #1
 8008dd0:	bd30      	pop	{r4, r5, pc}
 8008dd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dd6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008dda:	2d19      	cmp	r5, #25
 8008ddc:	bf98      	it	ls
 8008dde:	3220      	addls	r2, #32
 8008de0:	42a2      	cmp	r2, r4
 8008de2:	d0f0      	beq.n	8008dc6 <__match+0x6>
 8008de4:	2000      	movs	r0, #0
 8008de6:	e7f3      	b.n	8008dd0 <__match+0x10>

08008de8 <__hexnan>:
 8008de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dec:	680b      	ldr	r3, [r1, #0]
 8008dee:	6801      	ldr	r1, [r0, #0]
 8008df0:	115e      	asrs	r6, r3, #5
 8008df2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008df6:	f013 031f 	ands.w	r3, r3, #31
 8008dfa:	b087      	sub	sp, #28
 8008dfc:	bf18      	it	ne
 8008dfe:	3604      	addne	r6, #4
 8008e00:	2500      	movs	r5, #0
 8008e02:	1f37      	subs	r7, r6, #4
 8008e04:	4682      	mov	sl, r0
 8008e06:	4690      	mov	r8, r2
 8008e08:	9301      	str	r3, [sp, #4]
 8008e0a:	f846 5c04 	str.w	r5, [r6, #-4]
 8008e0e:	46b9      	mov	r9, r7
 8008e10:	463c      	mov	r4, r7
 8008e12:	9502      	str	r5, [sp, #8]
 8008e14:	46ab      	mov	fp, r5
 8008e16:	784a      	ldrb	r2, [r1, #1]
 8008e18:	1c4b      	adds	r3, r1, #1
 8008e1a:	9303      	str	r3, [sp, #12]
 8008e1c:	b342      	cbz	r2, 8008e70 <__hexnan+0x88>
 8008e1e:	4610      	mov	r0, r2
 8008e20:	9105      	str	r1, [sp, #20]
 8008e22:	9204      	str	r2, [sp, #16]
 8008e24:	f7ff fd74 	bl	8008910 <__hexdig_fun>
 8008e28:	2800      	cmp	r0, #0
 8008e2a:	d14f      	bne.n	8008ecc <__hexnan+0xe4>
 8008e2c:	9a04      	ldr	r2, [sp, #16]
 8008e2e:	9905      	ldr	r1, [sp, #20]
 8008e30:	2a20      	cmp	r2, #32
 8008e32:	d818      	bhi.n	8008e66 <__hexnan+0x7e>
 8008e34:	9b02      	ldr	r3, [sp, #8]
 8008e36:	459b      	cmp	fp, r3
 8008e38:	dd13      	ble.n	8008e62 <__hexnan+0x7a>
 8008e3a:	454c      	cmp	r4, r9
 8008e3c:	d206      	bcs.n	8008e4c <__hexnan+0x64>
 8008e3e:	2d07      	cmp	r5, #7
 8008e40:	dc04      	bgt.n	8008e4c <__hexnan+0x64>
 8008e42:	462a      	mov	r2, r5
 8008e44:	4649      	mov	r1, r9
 8008e46:	4620      	mov	r0, r4
 8008e48:	f7ff ffa8 	bl	8008d9c <L_shift>
 8008e4c:	4544      	cmp	r4, r8
 8008e4e:	d950      	bls.n	8008ef2 <__hexnan+0x10a>
 8008e50:	2300      	movs	r3, #0
 8008e52:	f1a4 0904 	sub.w	r9, r4, #4
 8008e56:	f844 3c04 	str.w	r3, [r4, #-4]
 8008e5a:	f8cd b008 	str.w	fp, [sp, #8]
 8008e5e:	464c      	mov	r4, r9
 8008e60:	461d      	mov	r5, r3
 8008e62:	9903      	ldr	r1, [sp, #12]
 8008e64:	e7d7      	b.n	8008e16 <__hexnan+0x2e>
 8008e66:	2a29      	cmp	r2, #41	; 0x29
 8008e68:	d155      	bne.n	8008f16 <__hexnan+0x12e>
 8008e6a:	3102      	adds	r1, #2
 8008e6c:	f8ca 1000 	str.w	r1, [sl]
 8008e70:	f1bb 0f00 	cmp.w	fp, #0
 8008e74:	d04f      	beq.n	8008f16 <__hexnan+0x12e>
 8008e76:	454c      	cmp	r4, r9
 8008e78:	d206      	bcs.n	8008e88 <__hexnan+0xa0>
 8008e7a:	2d07      	cmp	r5, #7
 8008e7c:	dc04      	bgt.n	8008e88 <__hexnan+0xa0>
 8008e7e:	462a      	mov	r2, r5
 8008e80:	4649      	mov	r1, r9
 8008e82:	4620      	mov	r0, r4
 8008e84:	f7ff ff8a 	bl	8008d9c <L_shift>
 8008e88:	4544      	cmp	r4, r8
 8008e8a:	d934      	bls.n	8008ef6 <__hexnan+0x10e>
 8008e8c:	f1a8 0204 	sub.w	r2, r8, #4
 8008e90:	4623      	mov	r3, r4
 8008e92:	f853 1b04 	ldr.w	r1, [r3], #4
 8008e96:	f842 1f04 	str.w	r1, [r2, #4]!
 8008e9a:	429f      	cmp	r7, r3
 8008e9c:	d2f9      	bcs.n	8008e92 <__hexnan+0xaa>
 8008e9e:	1b3b      	subs	r3, r7, r4
 8008ea0:	f023 0303 	bic.w	r3, r3, #3
 8008ea4:	3304      	adds	r3, #4
 8008ea6:	3e03      	subs	r6, #3
 8008ea8:	3401      	adds	r4, #1
 8008eaa:	42a6      	cmp	r6, r4
 8008eac:	bf38      	it	cc
 8008eae:	2304      	movcc	r3, #4
 8008eb0:	4443      	add	r3, r8
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	f843 2b04 	str.w	r2, [r3], #4
 8008eb8:	429f      	cmp	r7, r3
 8008eba:	d2fb      	bcs.n	8008eb4 <__hexnan+0xcc>
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	b91b      	cbnz	r3, 8008ec8 <__hexnan+0xe0>
 8008ec0:	4547      	cmp	r7, r8
 8008ec2:	d126      	bne.n	8008f12 <__hexnan+0x12a>
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	603b      	str	r3, [r7, #0]
 8008ec8:	2005      	movs	r0, #5
 8008eca:	e025      	b.n	8008f18 <__hexnan+0x130>
 8008ecc:	3501      	adds	r5, #1
 8008ece:	2d08      	cmp	r5, #8
 8008ed0:	f10b 0b01 	add.w	fp, fp, #1
 8008ed4:	dd06      	ble.n	8008ee4 <__hexnan+0xfc>
 8008ed6:	4544      	cmp	r4, r8
 8008ed8:	d9c3      	bls.n	8008e62 <__hexnan+0x7a>
 8008eda:	2300      	movs	r3, #0
 8008edc:	f844 3c04 	str.w	r3, [r4, #-4]
 8008ee0:	2501      	movs	r5, #1
 8008ee2:	3c04      	subs	r4, #4
 8008ee4:	6822      	ldr	r2, [r4, #0]
 8008ee6:	f000 000f 	and.w	r0, r0, #15
 8008eea:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008eee:	6020      	str	r0, [r4, #0]
 8008ef0:	e7b7      	b.n	8008e62 <__hexnan+0x7a>
 8008ef2:	2508      	movs	r5, #8
 8008ef4:	e7b5      	b.n	8008e62 <__hexnan+0x7a>
 8008ef6:	9b01      	ldr	r3, [sp, #4]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d0df      	beq.n	8008ebc <__hexnan+0xd4>
 8008efc:	f1c3 0320 	rsb	r3, r3, #32
 8008f00:	f04f 32ff 	mov.w	r2, #4294967295
 8008f04:	40da      	lsrs	r2, r3
 8008f06:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008f0a:	4013      	ands	r3, r2
 8008f0c:	f846 3c04 	str.w	r3, [r6, #-4]
 8008f10:	e7d4      	b.n	8008ebc <__hexnan+0xd4>
 8008f12:	3f04      	subs	r7, #4
 8008f14:	e7d2      	b.n	8008ebc <__hexnan+0xd4>
 8008f16:	2004      	movs	r0, #4
 8008f18:	b007      	add	sp, #28
 8008f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008f1e <__ascii_mbtowc>:
 8008f1e:	b082      	sub	sp, #8
 8008f20:	b901      	cbnz	r1, 8008f24 <__ascii_mbtowc+0x6>
 8008f22:	a901      	add	r1, sp, #4
 8008f24:	b142      	cbz	r2, 8008f38 <__ascii_mbtowc+0x1a>
 8008f26:	b14b      	cbz	r3, 8008f3c <__ascii_mbtowc+0x1e>
 8008f28:	7813      	ldrb	r3, [r2, #0]
 8008f2a:	600b      	str	r3, [r1, #0]
 8008f2c:	7812      	ldrb	r2, [r2, #0]
 8008f2e:	1e10      	subs	r0, r2, #0
 8008f30:	bf18      	it	ne
 8008f32:	2001      	movne	r0, #1
 8008f34:	b002      	add	sp, #8
 8008f36:	4770      	bx	lr
 8008f38:	4610      	mov	r0, r2
 8008f3a:	e7fb      	b.n	8008f34 <__ascii_mbtowc+0x16>
 8008f3c:	f06f 0001 	mvn.w	r0, #1
 8008f40:	e7f8      	b.n	8008f34 <__ascii_mbtowc+0x16>

08008f42 <_realloc_r>:
 8008f42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f46:	4680      	mov	r8, r0
 8008f48:	4614      	mov	r4, r2
 8008f4a:	460e      	mov	r6, r1
 8008f4c:	b921      	cbnz	r1, 8008f58 <_realloc_r+0x16>
 8008f4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f52:	4611      	mov	r1, r2
 8008f54:	f7fd bdc2 	b.w	8006adc <_malloc_r>
 8008f58:	b92a      	cbnz	r2, 8008f66 <_realloc_r+0x24>
 8008f5a:	f7fd fd4d 	bl	80069f8 <_free_r>
 8008f5e:	4625      	mov	r5, r4
 8008f60:	4628      	mov	r0, r5
 8008f62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f66:	f000 f842 	bl	8008fee <_malloc_usable_size_r>
 8008f6a:	4284      	cmp	r4, r0
 8008f6c:	4607      	mov	r7, r0
 8008f6e:	d802      	bhi.n	8008f76 <_realloc_r+0x34>
 8008f70:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f74:	d812      	bhi.n	8008f9c <_realloc_r+0x5a>
 8008f76:	4621      	mov	r1, r4
 8008f78:	4640      	mov	r0, r8
 8008f7a:	f7fd fdaf 	bl	8006adc <_malloc_r>
 8008f7e:	4605      	mov	r5, r0
 8008f80:	2800      	cmp	r0, #0
 8008f82:	d0ed      	beq.n	8008f60 <_realloc_r+0x1e>
 8008f84:	42bc      	cmp	r4, r7
 8008f86:	4622      	mov	r2, r4
 8008f88:	4631      	mov	r1, r6
 8008f8a:	bf28      	it	cs
 8008f8c:	463a      	movcs	r2, r7
 8008f8e:	f7ff fc27 	bl	80087e0 <memcpy>
 8008f92:	4631      	mov	r1, r6
 8008f94:	4640      	mov	r0, r8
 8008f96:	f7fd fd2f 	bl	80069f8 <_free_r>
 8008f9a:	e7e1      	b.n	8008f60 <_realloc_r+0x1e>
 8008f9c:	4635      	mov	r5, r6
 8008f9e:	e7df      	b.n	8008f60 <_realloc_r+0x1e>

08008fa0 <__ascii_wctomb>:
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	4608      	mov	r0, r1
 8008fa4:	b141      	cbz	r1, 8008fb8 <__ascii_wctomb+0x18>
 8008fa6:	2aff      	cmp	r2, #255	; 0xff
 8008fa8:	d904      	bls.n	8008fb4 <__ascii_wctomb+0x14>
 8008faa:	228a      	movs	r2, #138	; 0x8a
 8008fac:	601a      	str	r2, [r3, #0]
 8008fae:	f04f 30ff 	mov.w	r0, #4294967295
 8008fb2:	4770      	bx	lr
 8008fb4:	700a      	strb	r2, [r1, #0]
 8008fb6:	2001      	movs	r0, #1
 8008fb8:	4770      	bx	lr
	...

08008fbc <fiprintf>:
 8008fbc:	b40e      	push	{r1, r2, r3}
 8008fbe:	b503      	push	{r0, r1, lr}
 8008fc0:	4601      	mov	r1, r0
 8008fc2:	ab03      	add	r3, sp, #12
 8008fc4:	4805      	ldr	r0, [pc, #20]	; (8008fdc <fiprintf+0x20>)
 8008fc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fca:	6800      	ldr	r0, [r0, #0]
 8008fcc:	9301      	str	r3, [sp, #4]
 8008fce:	f000 f83d 	bl	800904c <_vfiprintf_r>
 8008fd2:	b002      	add	sp, #8
 8008fd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fd8:	b003      	add	sp, #12
 8008fda:	4770      	bx	lr
 8008fdc:	200000ac 	.word	0x200000ac

08008fe0 <abort>:
 8008fe0:	b508      	push	{r3, lr}
 8008fe2:	2006      	movs	r0, #6
 8008fe4:	f000 f974 	bl	80092d0 <raise>
 8008fe8:	2001      	movs	r0, #1
 8008fea:	f7f8 fab8 	bl	800155e <_exit>

08008fee <_malloc_usable_size_r>:
 8008fee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ff2:	1f18      	subs	r0, r3, #4
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	bfbc      	itt	lt
 8008ff8:	580b      	ldrlt	r3, [r1, r0]
 8008ffa:	18c0      	addlt	r0, r0, r3
 8008ffc:	4770      	bx	lr

08008ffe <__sfputc_r>:
 8008ffe:	6893      	ldr	r3, [r2, #8]
 8009000:	3b01      	subs	r3, #1
 8009002:	2b00      	cmp	r3, #0
 8009004:	b410      	push	{r4}
 8009006:	6093      	str	r3, [r2, #8]
 8009008:	da07      	bge.n	800901a <__sfputc_r+0x1c>
 800900a:	6994      	ldr	r4, [r2, #24]
 800900c:	42a3      	cmp	r3, r4
 800900e:	db01      	blt.n	8009014 <__sfputc_r+0x16>
 8009010:	290a      	cmp	r1, #10
 8009012:	d102      	bne.n	800901a <__sfputc_r+0x1c>
 8009014:	bc10      	pop	{r4}
 8009016:	f7fc bd70 	b.w	8005afa <__swbuf_r>
 800901a:	6813      	ldr	r3, [r2, #0]
 800901c:	1c58      	adds	r0, r3, #1
 800901e:	6010      	str	r0, [r2, #0]
 8009020:	7019      	strb	r1, [r3, #0]
 8009022:	4608      	mov	r0, r1
 8009024:	bc10      	pop	{r4}
 8009026:	4770      	bx	lr

08009028 <__sfputs_r>:
 8009028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800902a:	4606      	mov	r6, r0
 800902c:	460f      	mov	r7, r1
 800902e:	4614      	mov	r4, r2
 8009030:	18d5      	adds	r5, r2, r3
 8009032:	42ac      	cmp	r4, r5
 8009034:	d101      	bne.n	800903a <__sfputs_r+0x12>
 8009036:	2000      	movs	r0, #0
 8009038:	e007      	b.n	800904a <__sfputs_r+0x22>
 800903a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800903e:	463a      	mov	r2, r7
 8009040:	4630      	mov	r0, r6
 8009042:	f7ff ffdc 	bl	8008ffe <__sfputc_r>
 8009046:	1c43      	adds	r3, r0, #1
 8009048:	d1f3      	bne.n	8009032 <__sfputs_r+0xa>
 800904a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800904c <_vfiprintf_r>:
 800904c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009050:	460d      	mov	r5, r1
 8009052:	b09d      	sub	sp, #116	; 0x74
 8009054:	4614      	mov	r4, r2
 8009056:	4698      	mov	r8, r3
 8009058:	4606      	mov	r6, r0
 800905a:	b118      	cbz	r0, 8009064 <_vfiprintf_r+0x18>
 800905c:	6a03      	ldr	r3, [r0, #32]
 800905e:	b90b      	cbnz	r3, 8009064 <_vfiprintf_r+0x18>
 8009060:	f7fc fc56 	bl	8005910 <__sinit>
 8009064:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009066:	07d9      	lsls	r1, r3, #31
 8009068:	d405      	bmi.n	8009076 <_vfiprintf_r+0x2a>
 800906a:	89ab      	ldrh	r3, [r5, #12]
 800906c:	059a      	lsls	r2, r3, #22
 800906e:	d402      	bmi.n	8009076 <_vfiprintf_r+0x2a>
 8009070:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009072:	f7fc fe54 	bl	8005d1e <__retarget_lock_acquire_recursive>
 8009076:	89ab      	ldrh	r3, [r5, #12]
 8009078:	071b      	lsls	r3, r3, #28
 800907a:	d501      	bpl.n	8009080 <_vfiprintf_r+0x34>
 800907c:	692b      	ldr	r3, [r5, #16]
 800907e:	b99b      	cbnz	r3, 80090a8 <_vfiprintf_r+0x5c>
 8009080:	4629      	mov	r1, r5
 8009082:	4630      	mov	r0, r6
 8009084:	f7fc fd76 	bl	8005b74 <__swsetup_r>
 8009088:	b170      	cbz	r0, 80090a8 <_vfiprintf_r+0x5c>
 800908a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800908c:	07dc      	lsls	r4, r3, #31
 800908e:	d504      	bpl.n	800909a <_vfiprintf_r+0x4e>
 8009090:	f04f 30ff 	mov.w	r0, #4294967295
 8009094:	b01d      	add	sp, #116	; 0x74
 8009096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800909a:	89ab      	ldrh	r3, [r5, #12]
 800909c:	0598      	lsls	r0, r3, #22
 800909e:	d4f7      	bmi.n	8009090 <_vfiprintf_r+0x44>
 80090a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090a2:	f7fc fe3d 	bl	8005d20 <__retarget_lock_release_recursive>
 80090a6:	e7f3      	b.n	8009090 <_vfiprintf_r+0x44>
 80090a8:	2300      	movs	r3, #0
 80090aa:	9309      	str	r3, [sp, #36]	; 0x24
 80090ac:	2320      	movs	r3, #32
 80090ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80090b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80090b6:	2330      	movs	r3, #48	; 0x30
 80090b8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800926c <_vfiprintf_r+0x220>
 80090bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090c0:	f04f 0901 	mov.w	r9, #1
 80090c4:	4623      	mov	r3, r4
 80090c6:	469a      	mov	sl, r3
 80090c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090cc:	b10a      	cbz	r2, 80090d2 <_vfiprintf_r+0x86>
 80090ce:	2a25      	cmp	r2, #37	; 0x25
 80090d0:	d1f9      	bne.n	80090c6 <_vfiprintf_r+0x7a>
 80090d2:	ebba 0b04 	subs.w	fp, sl, r4
 80090d6:	d00b      	beq.n	80090f0 <_vfiprintf_r+0xa4>
 80090d8:	465b      	mov	r3, fp
 80090da:	4622      	mov	r2, r4
 80090dc:	4629      	mov	r1, r5
 80090de:	4630      	mov	r0, r6
 80090e0:	f7ff ffa2 	bl	8009028 <__sfputs_r>
 80090e4:	3001      	adds	r0, #1
 80090e6:	f000 80a9 	beq.w	800923c <_vfiprintf_r+0x1f0>
 80090ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090ec:	445a      	add	r2, fp
 80090ee:	9209      	str	r2, [sp, #36]	; 0x24
 80090f0:	f89a 3000 	ldrb.w	r3, [sl]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	f000 80a1 	beq.w	800923c <_vfiprintf_r+0x1f0>
 80090fa:	2300      	movs	r3, #0
 80090fc:	f04f 32ff 	mov.w	r2, #4294967295
 8009100:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009104:	f10a 0a01 	add.w	sl, sl, #1
 8009108:	9304      	str	r3, [sp, #16]
 800910a:	9307      	str	r3, [sp, #28]
 800910c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009110:	931a      	str	r3, [sp, #104]	; 0x68
 8009112:	4654      	mov	r4, sl
 8009114:	2205      	movs	r2, #5
 8009116:	f814 1b01 	ldrb.w	r1, [r4], #1
 800911a:	4854      	ldr	r0, [pc, #336]	; (800926c <_vfiprintf_r+0x220>)
 800911c:	f7f7 f858 	bl	80001d0 <memchr>
 8009120:	9a04      	ldr	r2, [sp, #16]
 8009122:	b9d8      	cbnz	r0, 800915c <_vfiprintf_r+0x110>
 8009124:	06d1      	lsls	r1, r2, #27
 8009126:	bf44      	itt	mi
 8009128:	2320      	movmi	r3, #32
 800912a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800912e:	0713      	lsls	r3, r2, #28
 8009130:	bf44      	itt	mi
 8009132:	232b      	movmi	r3, #43	; 0x2b
 8009134:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009138:	f89a 3000 	ldrb.w	r3, [sl]
 800913c:	2b2a      	cmp	r3, #42	; 0x2a
 800913e:	d015      	beq.n	800916c <_vfiprintf_r+0x120>
 8009140:	9a07      	ldr	r2, [sp, #28]
 8009142:	4654      	mov	r4, sl
 8009144:	2000      	movs	r0, #0
 8009146:	f04f 0c0a 	mov.w	ip, #10
 800914a:	4621      	mov	r1, r4
 800914c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009150:	3b30      	subs	r3, #48	; 0x30
 8009152:	2b09      	cmp	r3, #9
 8009154:	d94d      	bls.n	80091f2 <_vfiprintf_r+0x1a6>
 8009156:	b1b0      	cbz	r0, 8009186 <_vfiprintf_r+0x13a>
 8009158:	9207      	str	r2, [sp, #28]
 800915a:	e014      	b.n	8009186 <_vfiprintf_r+0x13a>
 800915c:	eba0 0308 	sub.w	r3, r0, r8
 8009160:	fa09 f303 	lsl.w	r3, r9, r3
 8009164:	4313      	orrs	r3, r2
 8009166:	9304      	str	r3, [sp, #16]
 8009168:	46a2      	mov	sl, r4
 800916a:	e7d2      	b.n	8009112 <_vfiprintf_r+0xc6>
 800916c:	9b03      	ldr	r3, [sp, #12]
 800916e:	1d19      	adds	r1, r3, #4
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	9103      	str	r1, [sp, #12]
 8009174:	2b00      	cmp	r3, #0
 8009176:	bfbb      	ittet	lt
 8009178:	425b      	neglt	r3, r3
 800917a:	f042 0202 	orrlt.w	r2, r2, #2
 800917e:	9307      	strge	r3, [sp, #28]
 8009180:	9307      	strlt	r3, [sp, #28]
 8009182:	bfb8      	it	lt
 8009184:	9204      	strlt	r2, [sp, #16]
 8009186:	7823      	ldrb	r3, [r4, #0]
 8009188:	2b2e      	cmp	r3, #46	; 0x2e
 800918a:	d10c      	bne.n	80091a6 <_vfiprintf_r+0x15a>
 800918c:	7863      	ldrb	r3, [r4, #1]
 800918e:	2b2a      	cmp	r3, #42	; 0x2a
 8009190:	d134      	bne.n	80091fc <_vfiprintf_r+0x1b0>
 8009192:	9b03      	ldr	r3, [sp, #12]
 8009194:	1d1a      	adds	r2, r3, #4
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	9203      	str	r2, [sp, #12]
 800919a:	2b00      	cmp	r3, #0
 800919c:	bfb8      	it	lt
 800919e:	f04f 33ff 	movlt.w	r3, #4294967295
 80091a2:	3402      	adds	r4, #2
 80091a4:	9305      	str	r3, [sp, #20]
 80091a6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009270 <_vfiprintf_r+0x224>
 80091aa:	7821      	ldrb	r1, [r4, #0]
 80091ac:	2203      	movs	r2, #3
 80091ae:	4650      	mov	r0, sl
 80091b0:	f7f7 f80e 	bl	80001d0 <memchr>
 80091b4:	b138      	cbz	r0, 80091c6 <_vfiprintf_r+0x17a>
 80091b6:	9b04      	ldr	r3, [sp, #16]
 80091b8:	eba0 000a 	sub.w	r0, r0, sl
 80091bc:	2240      	movs	r2, #64	; 0x40
 80091be:	4082      	lsls	r2, r0
 80091c0:	4313      	orrs	r3, r2
 80091c2:	3401      	adds	r4, #1
 80091c4:	9304      	str	r3, [sp, #16]
 80091c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091ca:	482a      	ldr	r0, [pc, #168]	; (8009274 <_vfiprintf_r+0x228>)
 80091cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091d0:	2206      	movs	r2, #6
 80091d2:	f7f6 fffd 	bl	80001d0 <memchr>
 80091d6:	2800      	cmp	r0, #0
 80091d8:	d03f      	beq.n	800925a <_vfiprintf_r+0x20e>
 80091da:	4b27      	ldr	r3, [pc, #156]	; (8009278 <_vfiprintf_r+0x22c>)
 80091dc:	bb1b      	cbnz	r3, 8009226 <_vfiprintf_r+0x1da>
 80091de:	9b03      	ldr	r3, [sp, #12]
 80091e0:	3307      	adds	r3, #7
 80091e2:	f023 0307 	bic.w	r3, r3, #7
 80091e6:	3308      	adds	r3, #8
 80091e8:	9303      	str	r3, [sp, #12]
 80091ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ec:	443b      	add	r3, r7
 80091ee:	9309      	str	r3, [sp, #36]	; 0x24
 80091f0:	e768      	b.n	80090c4 <_vfiprintf_r+0x78>
 80091f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80091f6:	460c      	mov	r4, r1
 80091f8:	2001      	movs	r0, #1
 80091fa:	e7a6      	b.n	800914a <_vfiprintf_r+0xfe>
 80091fc:	2300      	movs	r3, #0
 80091fe:	3401      	adds	r4, #1
 8009200:	9305      	str	r3, [sp, #20]
 8009202:	4619      	mov	r1, r3
 8009204:	f04f 0c0a 	mov.w	ip, #10
 8009208:	4620      	mov	r0, r4
 800920a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800920e:	3a30      	subs	r2, #48	; 0x30
 8009210:	2a09      	cmp	r2, #9
 8009212:	d903      	bls.n	800921c <_vfiprintf_r+0x1d0>
 8009214:	2b00      	cmp	r3, #0
 8009216:	d0c6      	beq.n	80091a6 <_vfiprintf_r+0x15a>
 8009218:	9105      	str	r1, [sp, #20]
 800921a:	e7c4      	b.n	80091a6 <_vfiprintf_r+0x15a>
 800921c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009220:	4604      	mov	r4, r0
 8009222:	2301      	movs	r3, #1
 8009224:	e7f0      	b.n	8009208 <_vfiprintf_r+0x1bc>
 8009226:	ab03      	add	r3, sp, #12
 8009228:	9300      	str	r3, [sp, #0]
 800922a:	462a      	mov	r2, r5
 800922c:	4b13      	ldr	r3, [pc, #76]	; (800927c <_vfiprintf_r+0x230>)
 800922e:	a904      	add	r1, sp, #16
 8009230:	4630      	mov	r0, r6
 8009232:	f7fb fd19 	bl	8004c68 <_printf_float>
 8009236:	4607      	mov	r7, r0
 8009238:	1c78      	adds	r0, r7, #1
 800923a:	d1d6      	bne.n	80091ea <_vfiprintf_r+0x19e>
 800923c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800923e:	07d9      	lsls	r1, r3, #31
 8009240:	d405      	bmi.n	800924e <_vfiprintf_r+0x202>
 8009242:	89ab      	ldrh	r3, [r5, #12]
 8009244:	059a      	lsls	r2, r3, #22
 8009246:	d402      	bmi.n	800924e <_vfiprintf_r+0x202>
 8009248:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800924a:	f7fc fd69 	bl	8005d20 <__retarget_lock_release_recursive>
 800924e:	89ab      	ldrh	r3, [r5, #12]
 8009250:	065b      	lsls	r3, r3, #25
 8009252:	f53f af1d 	bmi.w	8009090 <_vfiprintf_r+0x44>
 8009256:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009258:	e71c      	b.n	8009094 <_vfiprintf_r+0x48>
 800925a:	ab03      	add	r3, sp, #12
 800925c:	9300      	str	r3, [sp, #0]
 800925e:	462a      	mov	r2, r5
 8009260:	4b06      	ldr	r3, [pc, #24]	; (800927c <_vfiprintf_r+0x230>)
 8009262:	a904      	add	r1, sp, #16
 8009264:	4630      	mov	r0, r6
 8009266:	f7fb ff99 	bl	800519c <_printf_i>
 800926a:	e7e4      	b.n	8009236 <_vfiprintf_r+0x1ea>
 800926c:	0800ebf9 	.word	0x0800ebf9
 8009270:	0800ebff 	.word	0x0800ebff
 8009274:	0800ec03 	.word	0x0800ec03
 8009278:	08004c69 	.word	0x08004c69
 800927c:	08009029 	.word	0x08009029

08009280 <_raise_r>:
 8009280:	291f      	cmp	r1, #31
 8009282:	b538      	push	{r3, r4, r5, lr}
 8009284:	4604      	mov	r4, r0
 8009286:	460d      	mov	r5, r1
 8009288:	d904      	bls.n	8009294 <_raise_r+0x14>
 800928a:	2316      	movs	r3, #22
 800928c:	6003      	str	r3, [r0, #0]
 800928e:	f04f 30ff 	mov.w	r0, #4294967295
 8009292:	bd38      	pop	{r3, r4, r5, pc}
 8009294:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009296:	b112      	cbz	r2, 800929e <_raise_r+0x1e>
 8009298:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800929c:	b94b      	cbnz	r3, 80092b2 <_raise_r+0x32>
 800929e:	4620      	mov	r0, r4
 80092a0:	f000 f830 	bl	8009304 <_getpid_r>
 80092a4:	462a      	mov	r2, r5
 80092a6:	4601      	mov	r1, r0
 80092a8:	4620      	mov	r0, r4
 80092aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092ae:	f000 b817 	b.w	80092e0 <_kill_r>
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d00a      	beq.n	80092cc <_raise_r+0x4c>
 80092b6:	1c59      	adds	r1, r3, #1
 80092b8:	d103      	bne.n	80092c2 <_raise_r+0x42>
 80092ba:	2316      	movs	r3, #22
 80092bc:	6003      	str	r3, [r0, #0]
 80092be:	2001      	movs	r0, #1
 80092c0:	e7e7      	b.n	8009292 <_raise_r+0x12>
 80092c2:	2400      	movs	r4, #0
 80092c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80092c8:	4628      	mov	r0, r5
 80092ca:	4798      	blx	r3
 80092cc:	2000      	movs	r0, #0
 80092ce:	e7e0      	b.n	8009292 <_raise_r+0x12>

080092d0 <raise>:
 80092d0:	4b02      	ldr	r3, [pc, #8]	; (80092dc <raise+0xc>)
 80092d2:	4601      	mov	r1, r0
 80092d4:	6818      	ldr	r0, [r3, #0]
 80092d6:	f7ff bfd3 	b.w	8009280 <_raise_r>
 80092da:	bf00      	nop
 80092dc:	200000ac 	.word	0x200000ac

080092e0 <_kill_r>:
 80092e0:	b538      	push	{r3, r4, r5, lr}
 80092e2:	4d07      	ldr	r5, [pc, #28]	; (8009300 <_kill_r+0x20>)
 80092e4:	2300      	movs	r3, #0
 80092e6:	4604      	mov	r4, r0
 80092e8:	4608      	mov	r0, r1
 80092ea:	4611      	mov	r1, r2
 80092ec:	602b      	str	r3, [r5, #0]
 80092ee:	f7f8 f926 	bl	800153e <_kill>
 80092f2:	1c43      	adds	r3, r0, #1
 80092f4:	d102      	bne.n	80092fc <_kill_r+0x1c>
 80092f6:	682b      	ldr	r3, [r5, #0]
 80092f8:	b103      	cbz	r3, 80092fc <_kill_r+0x1c>
 80092fa:	6023      	str	r3, [r4, #0]
 80092fc:	bd38      	pop	{r3, r4, r5, pc}
 80092fe:	bf00      	nop
 8009300:	20000c78 	.word	0x20000c78

08009304 <_getpid_r>:
 8009304:	f7f8 b914 	b.w	8001530 <_getpid>

08009308 <_init>:
 8009308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800930a:	bf00      	nop
 800930c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800930e:	bc08      	pop	{r3}
 8009310:	469e      	mov	lr, r3
 8009312:	4770      	bx	lr

08009314 <_fini>:
 8009314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009316:	bf00      	nop
 8009318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800931a:	bc08      	pop	{r3}
 800931c:	469e      	mov	lr, r3
 800931e:	4770      	bx	lr
