{
  "module_name": "mmhub_9_4_1_offset.h",
  "hash_id": "3547ad77eedbe52c9fe6bc840bc00e5491f6aa37fe02e5e0e897c75b15269f10",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_offset.h",
  "human_readable_source": " \n#ifndef _mmhub_9_4_1_OFFSET_HEADER\n#define _mmhub_9_4_1_OFFSET_HEADER\n\n\n\n\n\n#define mmDAGB0_RDCLI0                                                                                 0x0000\n#define mmDAGB0_RDCLI0_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI1                                                                                 0x0001\n#define mmDAGB0_RDCLI1_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI2                                                                                 0x0002\n#define mmDAGB0_RDCLI2_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI3                                                                                 0x0003\n#define mmDAGB0_RDCLI3_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI4                                                                                 0x0004\n#define mmDAGB0_RDCLI4_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI5                                                                                 0x0005\n#define mmDAGB0_RDCLI5_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI6                                                                                 0x0006\n#define mmDAGB0_RDCLI6_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI7                                                                                 0x0007\n#define mmDAGB0_RDCLI7_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI8                                                                                 0x0008\n#define mmDAGB0_RDCLI8_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI9                                                                                 0x0009\n#define mmDAGB0_RDCLI9_BASE_IDX                                                                        1\n#define mmDAGB0_RDCLI10                                                                                0x000a\n#define mmDAGB0_RDCLI10_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI11                                                                                0x000b\n#define mmDAGB0_RDCLI11_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI12                                                                                0x000c\n#define mmDAGB0_RDCLI12_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI13                                                                                0x000d\n#define mmDAGB0_RDCLI13_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI14                                                                                0x000e\n#define mmDAGB0_RDCLI14_BASE_IDX                                                                       1\n#define mmDAGB0_RDCLI15                                                                                0x000f\n#define mmDAGB0_RDCLI15_BASE_IDX                                                                       1\n#define mmDAGB0_RD_CNTL                                                                                0x0010\n#define mmDAGB0_RD_CNTL_BASE_IDX                                                                       1\n#define mmDAGB0_RD_GMI_CNTL                                                                            0x0011\n#define mmDAGB0_RD_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_ADDR_DAGB                                                                           0x0012\n#define mmDAGB0_RD_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0013\n#define mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0014\n#define mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB0_RD_CGTT_CLK_CTRL                                                                       0x0015\n#define mmDAGB0_RD_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0016\n#define mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0017\n#define mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST0                                                                0x0018\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0019\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST1                                                                0x001a\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x001b\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB0_RD_VC0_CNTL                                                                            0x001c\n#define mmDAGB0_RD_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC1_CNTL                                                                            0x001d\n#define mmDAGB0_RD_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC2_CNTL                                                                            0x001e\n#define mmDAGB0_RD_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC3_CNTL                                                                            0x001f\n#define mmDAGB0_RD_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC4_CNTL                                                                            0x0020\n#define mmDAGB0_RD_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC5_CNTL                                                                            0x0021\n#define mmDAGB0_RD_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC6_CNTL                                                                            0x0022\n#define mmDAGB0_RD_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_VC7_CNTL                                                                            0x0023\n#define mmDAGB0_RD_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_RD_CNTL_MISC                                                                           0x0024\n#define mmDAGB0_RD_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB0_RD_TLB_CREDIT                                                                          0x0025\n#define mmDAGB0_RD_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB0_RDCLI_ASK_PENDING                                                                      0x0026\n#define mmDAGB0_RDCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB0_RDCLI_GO_PENDING                                                                       0x0027\n#define mmDAGB0_RDCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB0_RDCLI_GBLSEND_PENDING                                                                  0x0028\n#define mmDAGB0_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB0_RDCLI_TLB_PENDING                                                                      0x0029\n#define mmDAGB0_RDCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB0_RDCLI_OARB_PENDING                                                                     0x002a\n#define mmDAGB0_RDCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB0_RDCLI_OSD_PENDING                                                                      0x002b\n#define mmDAGB0_RDCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB0_WRCLI0                                                                                 0x002c\n#define mmDAGB0_WRCLI0_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI1                                                                                 0x002d\n#define mmDAGB0_WRCLI1_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI2                                                                                 0x002e\n#define mmDAGB0_WRCLI2_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI3                                                                                 0x002f\n#define mmDAGB0_WRCLI3_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI4                                                                                 0x0030\n#define mmDAGB0_WRCLI4_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI5                                                                                 0x0031\n#define mmDAGB0_WRCLI5_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI6                                                                                 0x0032\n#define mmDAGB0_WRCLI6_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI7                                                                                 0x0033\n#define mmDAGB0_WRCLI7_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI8                                                                                 0x0034\n#define mmDAGB0_WRCLI8_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI9                                                                                 0x0035\n#define mmDAGB0_WRCLI9_BASE_IDX                                                                        1\n#define mmDAGB0_WRCLI10                                                                                0x0036\n#define mmDAGB0_WRCLI10_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI11                                                                                0x0037\n#define mmDAGB0_WRCLI11_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI12                                                                                0x0038\n#define mmDAGB0_WRCLI12_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI13                                                                                0x0039\n#define mmDAGB0_WRCLI13_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI14                                                                                0x003a\n#define mmDAGB0_WRCLI14_BASE_IDX                                                                       1\n#define mmDAGB0_WRCLI15                                                                                0x003b\n#define mmDAGB0_WRCLI15_BASE_IDX                                                                       1\n#define mmDAGB0_WR_CNTL                                                                                0x003c\n#define mmDAGB0_WR_CNTL_BASE_IDX                                                                       1\n#define mmDAGB0_WR_GMI_CNTL                                                                            0x003d\n#define mmDAGB0_WR_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_ADDR_DAGB                                                                           0x003e\n#define mmDAGB0_WR_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST                                                               0x003f\n#define mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x0040\n#define mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB0_WR_CGTT_CLK_CTRL                                                                       0x0041\n#define mmDAGB0_WR_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x0042\n#define mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x0043\n#define mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST0                                                                0x0044\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x0045\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST1                                                                0x0046\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x0047\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB0_WR_DATA_DAGB                                                                           0x0048\n#define mmDAGB0_WR_DATA_DAGB_BASE_IDX                                                                  1\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST0                                                                0x0049\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0                                                               0x004a\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST1                                                                0x004b\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1                                                               0x004c\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB0_WR_VC0_CNTL                                                                            0x004d\n#define mmDAGB0_WR_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC1_CNTL                                                                            0x004e\n#define mmDAGB0_WR_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC2_CNTL                                                                            0x004f\n#define mmDAGB0_WR_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC3_CNTL                                                                            0x0050\n#define mmDAGB0_WR_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC4_CNTL                                                                            0x0051\n#define mmDAGB0_WR_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC5_CNTL                                                                            0x0052\n#define mmDAGB0_WR_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC6_CNTL                                                                            0x0053\n#define mmDAGB0_WR_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_VC7_CNTL                                                                            0x0054\n#define mmDAGB0_WR_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB0_WR_CNTL_MISC                                                                           0x0055\n#define mmDAGB0_WR_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB0_WR_TLB_CREDIT                                                                          0x0056\n#define mmDAGB0_WR_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB0_WR_DATA_CREDIT                                                                         0x0057\n#define mmDAGB0_WR_DATA_CREDIT_BASE_IDX                                                                1\n#define mmDAGB0_WR_MISC_CREDIT                                                                         0x0058\n#define mmDAGB0_WR_MISC_CREDIT_BASE_IDX                                                                1\n#define mmDAGB0_WRCLI_ASK_PENDING                                                                      0x005d\n#define mmDAGB0_WRCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB0_WRCLI_GO_PENDING                                                                       0x005e\n#define mmDAGB0_WRCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB0_WRCLI_GBLSEND_PENDING                                                                  0x005f\n#define mmDAGB0_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB0_WRCLI_TLB_PENDING                                                                      0x0060\n#define mmDAGB0_WRCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB0_WRCLI_OARB_PENDING                                                                     0x0061\n#define mmDAGB0_WRCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB0_WRCLI_OSD_PENDING                                                                      0x0062\n#define mmDAGB0_WRCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB0_WRCLI_DBUS_ASK_PENDING                                                                 0x0063\n#define mmDAGB0_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        1\n#define mmDAGB0_WRCLI_DBUS_GO_PENDING                                                                  0x0064\n#define mmDAGB0_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         1\n#define mmDAGB0_DAGB_DLY                                                                               0x0065\n#define mmDAGB0_DAGB_DLY_BASE_IDX                                                                      1\n#define mmDAGB0_CNTL_MISC                                                                              0x0066\n#define mmDAGB0_CNTL_MISC_BASE_IDX                                                                     1\n#define mmDAGB0_CNTL_MISC2                                                                             0x0067\n#define mmDAGB0_CNTL_MISC2_BASE_IDX                                                                    1\n#define mmDAGB0_FIFO_EMPTY                                                                             0x0068\n#define mmDAGB0_FIFO_EMPTY_BASE_IDX                                                                    1\n#define mmDAGB0_FIFO_FULL                                                                              0x0069\n#define mmDAGB0_FIFO_FULL_BASE_IDX                                                                     1\n#define mmDAGB0_WR_CREDITS_FULL                                                                        0x006a\n#define mmDAGB0_WR_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB0_RD_CREDITS_FULL                                                                        0x006b\n#define mmDAGB0_RD_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB0_PERFCOUNTER_LO                                                                         0x006c\n#define mmDAGB0_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmDAGB0_PERFCOUNTER_HI                                                                         0x006d\n#define mmDAGB0_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmDAGB0_PERFCOUNTER0_CFG                                                                       0x006e\n#define mmDAGB0_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmDAGB0_PERFCOUNTER1_CFG                                                                       0x006f\n#define mmDAGB0_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmDAGB0_PERFCOUNTER2_CFG                                                                       0x0070\n#define mmDAGB0_PERFCOUNTER2_CFG_BASE_IDX                                                              1\n#define mmDAGB0_PERFCOUNTER_RSLT_CNTL                                                                  0x0071\n#define mmDAGB0_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmDAGB0_RESERVE0                                                                               0x0072\n#define mmDAGB0_RESERVE0_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE1                                                                               0x0073\n#define mmDAGB0_RESERVE1_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE2                                                                               0x0074\n#define mmDAGB0_RESERVE2_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE3                                                                               0x0075\n#define mmDAGB0_RESERVE3_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE4                                                                               0x0076\n#define mmDAGB0_RESERVE4_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE5                                                                               0x0077\n#define mmDAGB0_RESERVE5_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE6                                                                               0x0078\n#define mmDAGB0_RESERVE6_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE7                                                                               0x0079\n#define mmDAGB0_RESERVE7_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE8                                                                               0x007a\n#define mmDAGB0_RESERVE8_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE9                                                                               0x007b\n#define mmDAGB0_RESERVE9_BASE_IDX                                                                      1\n#define mmDAGB0_RESERVE10                                                                              0x007c\n#define mmDAGB0_RESERVE10_BASE_IDX                                                                     1\n#define mmDAGB0_RESERVE11                                                                              0x007d\n#define mmDAGB0_RESERVE11_BASE_IDX                                                                     1\n#define mmDAGB0_RESERVE12                                                                              0x007e\n#define mmDAGB0_RESERVE12_BASE_IDX                                                                     1\n#define mmDAGB0_RESERVE13                                                                              0x007f\n#define mmDAGB0_RESERVE13_BASE_IDX                                                                     1\n\n\n\n\n#define mmDAGB1_RDCLI0                                                                                 0x0080\n#define mmDAGB1_RDCLI0_BASE_IDX                                                                        1\n#define mmDAGB1_RDCLI1                                                                                 0x0081\n#define mmDAGB1_RDCLI1_BASE_IDX                                                                        1\n#define mmDAGB1_RDCLI2                                                                                 0x0082\n#define mmDAGB1_RDCLI2_BASE_IDX                                                                        1\n#define mmDAGB1_RDCLI3                                                                                 0x0083\n#define mmDAGB1_RDCLI3_BASE_IDX                                                                        1\n#define mmDAGB1_RDCLI4                                                                                 0x0084\n#define mmDAGB1_RDCLI4_BASE_IDX                                                                        1\n#define mmDAGB1_RDCLI5                                                                                 0x0085\n#define mmDAGB1_RDCLI5_BASE_IDX                                                                        1\n#define mmDAGB1_RDCLI6                                                                                 0x0086\n#define mmDAGB1_RDCLI6_BASE_IDX                                                                        1\n#define mmDAGB1_RDCLI7                                                                                 0x0087\n#define mmDAGB1_RDCLI7_BASE_IDX                                                                        1\n#define mmDAGB1_RDCLI8                                                                                 0x0088\n#define mmDAGB1_RDCLI8_BASE_IDX                                                                        1\n#define mmDAGB1_RDCLI9                                                                                 0x0089\n#define mmDAGB1_RDCLI9_BASE_IDX                                                                        1\n#define mmDAGB1_RDCLI10                                                                                0x008a\n#define mmDAGB1_RDCLI10_BASE_IDX                                                                       1\n#define mmDAGB1_RDCLI11                                                                                0x008b\n#define mmDAGB1_RDCLI11_BASE_IDX                                                                       1\n#define mmDAGB1_RDCLI12                                                                                0x008c\n#define mmDAGB1_RDCLI12_BASE_IDX                                                                       1\n#define mmDAGB1_RDCLI13                                                                                0x008d\n#define mmDAGB1_RDCLI13_BASE_IDX                                                                       1\n#define mmDAGB1_RDCLI14                                                                                0x008e\n#define mmDAGB1_RDCLI14_BASE_IDX                                                                       1\n#define mmDAGB1_RDCLI15                                                                                0x008f\n#define mmDAGB1_RDCLI15_BASE_IDX                                                                       1\n#define mmDAGB1_RD_CNTL                                                                                0x0090\n#define mmDAGB1_RD_CNTL_BASE_IDX                                                                       1\n#define mmDAGB1_RD_GMI_CNTL                                                                            0x0091\n#define mmDAGB1_RD_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_RD_ADDR_DAGB                                                                           0x0092\n#define mmDAGB1_RD_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB1_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0093\n#define mmDAGB1_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB1_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0094\n#define mmDAGB1_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB1_RD_CGTT_CLK_CTRL                                                                       0x0095\n#define mmDAGB1_RD_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB1_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0096\n#define mmDAGB1_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB1_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0097\n#define mmDAGB1_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB1_RD_ADDR_DAGB_MAX_BURST0                                                                0x0098\n#define mmDAGB1_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0099\n#define mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB1_RD_ADDR_DAGB_MAX_BURST1                                                                0x009a\n#define mmDAGB1_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x009b\n#define mmDAGB1_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB1_RD_VC0_CNTL                                                                            0x009c\n#define mmDAGB1_RD_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_RD_VC1_CNTL                                                                            0x009d\n#define mmDAGB1_RD_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_RD_VC2_CNTL                                                                            0x009e\n#define mmDAGB1_RD_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_RD_VC3_CNTL                                                                            0x009f\n#define mmDAGB1_RD_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_RD_VC4_CNTL                                                                            0x00a0\n#define mmDAGB1_RD_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_RD_VC5_CNTL                                                                            0x00a1\n#define mmDAGB1_RD_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_RD_VC6_CNTL                                                                            0x00a2\n#define mmDAGB1_RD_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_RD_VC7_CNTL                                                                            0x00a3\n#define mmDAGB1_RD_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_RD_CNTL_MISC                                                                           0x00a4\n#define mmDAGB1_RD_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB1_RD_TLB_CREDIT                                                                          0x00a5\n#define mmDAGB1_RD_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB1_RDCLI_ASK_PENDING                                                                      0x00a6\n#define mmDAGB1_RDCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB1_RDCLI_GO_PENDING                                                                       0x00a7\n#define mmDAGB1_RDCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB1_RDCLI_GBLSEND_PENDING                                                                  0x00a8\n#define mmDAGB1_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB1_RDCLI_TLB_PENDING                                                                      0x00a9\n#define mmDAGB1_RDCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB1_RDCLI_OARB_PENDING                                                                     0x00aa\n#define mmDAGB1_RDCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB1_RDCLI_OSD_PENDING                                                                      0x00ab\n#define mmDAGB1_RDCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB1_WRCLI0                                                                                 0x00ac\n#define mmDAGB1_WRCLI0_BASE_IDX                                                                        1\n#define mmDAGB1_WRCLI1                                                                                 0x00ad\n#define mmDAGB1_WRCLI1_BASE_IDX                                                                        1\n#define mmDAGB1_WRCLI2                                                                                 0x00ae\n#define mmDAGB1_WRCLI2_BASE_IDX                                                                        1\n#define mmDAGB1_WRCLI3                                                                                 0x00af\n#define mmDAGB1_WRCLI3_BASE_IDX                                                                        1\n#define mmDAGB1_WRCLI4                                                                                 0x00b0\n#define mmDAGB1_WRCLI4_BASE_IDX                                                                        1\n#define mmDAGB1_WRCLI5                                                                                 0x00b1\n#define mmDAGB1_WRCLI5_BASE_IDX                                                                        1\n#define mmDAGB1_WRCLI6                                                                                 0x00b2\n#define mmDAGB1_WRCLI6_BASE_IDX                                                                        1\n#define mmDAGB1_WRCLI7                                                                                 0x00b3\n#define mmDAGB1_WRCLI7_BASE_IDX                                                                        1\n#define mmDAGB1_WRCLI8                                                                                 0x00b4\n#define mmDAGB1_WRCLI8_BASE_IDX                                                                        1\n#define mmDAGB1_WRCLI9                                                                                 0x00b5\n#define mmDAGB1_WRCLI9_BASE_IDX                                                                        1\n#define mmDAGB1_WRCLI10                                                                                0x00b6\n#define mmDAGB1_WRCLI10_BASE_IDX                                                                       1\n#define mmDAGB1_WRCLI11                                                                                0x00b7\n#define mmDAGB1_WRCLI11_BASE_IDX                                                                       1\n#define mmDAGB1_WRCLI12                                                                                0x00b8\n#define mmDAGB1_WRCLI12_BASE_IDX                                                                       1\n#define mmDAGB1_WRCLI13                                                                                0x00b9\n#define mmDAGB1_WRCLI13_BASE_IDX                                                                       1\n#define mmDAGB1_WRCLI14                                                                                0x00ba\n#define mmDAGB1_WRCLI14_BASE_IDX                                                                       1\n#define mmDAGB1_WRCLI15                                                                                0x00bb\n#define mmDAGB1_WRCLI15_BASE_IDX                                                                       1\n#define mmDAGB1_WR_CNTL                                                                                0x00bc\n#define mmDAGB1_WR_CNTL_BASE_IDX                                                                       1\n#define mmDAGB1_WR_GMI_CNTL                                                                            0x00bd\n#define mmDAGB1_WR_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_WR_ADDR_DAGB                                                                           0x00be\n#define mmDAGB1_WR_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB1_WR_OUTPUT_DAGB_MAX_BURST                                                               0x00bf\n#define mmDAGB1_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB1_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x00c0\n#define mmDAGB1_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB1_WR_CGTT_CLK_CTRL                                                                       0x00c1\n#define mmDAGB1_WR_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB1_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x00c2\n#define mmDAGB1_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB1_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x00c3\n#define mmDAGB1_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB1_WR_ADDR_DAGB_MAX_BURST0                                                                0x00c4\n#define mmDAGB1_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x00c5\n#define mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB1_WR_ADDR_DAGB_MAX_BURST1                                                                0x00c6\n#define mmDAGB1_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x00c7\n#define mmDAGB1_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB1_WR_DATA_DAGB                                                                           0x00c8\n#define mmDAGB1_WR_DATA_DAGB_BASE_IDX                                                                  1\n#define mmDAGB1_WR_DATA_DAGB_MAX_BURST0                                                                0x00c9\n#define mmDAGB1_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB1_WR_DATA_DAGB_LAZY_TIMER0                                                               0x00ca\n#define mmDAGB1_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB1_WR_DATA_DAGB_MAX_BURST1                                                                0x00cb\n#define mmDAGB1_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB1_WR_DATA_DAGB_LAZY_TIMER1                                                               0x00cc\n#define mmDAGB1_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB1_WR_VC0_CNTL                                                                            0x00cd\n#define mmDAGB1_WR_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_WR_VC1_CNTL                                                                            0x00ce\n#define mmDAGB1_WR_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_WR_VC2_CNTL                                                                            0x00cf\n#define mmDAGB1_WR_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_WR_VC3_CNTL                                                                            0x00d0\n#define mmDAGB1_WR_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_WR_VC4_CNTL                                                                            0x00d1\n#define mmDAGB1_WR_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_WR_VC5_CNTL                                                                            0x00d2\n#define mmDAGB1_WR_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_WR_VC6_CNTL                                                                            0x00d3\n#define mmDAGB1_WR_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_WR_VC7_CNTL                                                                            0x00d4\n#define mmDAGB1_WR_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB1_WR_CNTL_MISC                                                                           0x00d5\n#define mmDAGB1_WR_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB1_WR_TLB_CREDIT                                                                          0x00d6\n#define mmDAGB1_WR_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB1_WR_DATA_CREDIT                                                                         0x00d7\n#define mmDAGB1_WR_DATA_CREDIT_BASE_IDX                                                                1\n#define mmDAGB1_WR_MISC_CREDIT                                                                         0x00d8\n#define mmDAGB1_WR_MISC_CREDIT_BASE_IDX                                                                1\n#define mmDAGB1_WRCLI_ASK_PENDING                                                                      0x00dd\n#define mmDAGB1_WRCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB1_WRCLI_GO_PENDING                                                                       0x00de\n#define mmDAGB1_WRCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB1_WRCLI_GBLSEND_PENDING                                                                  0x00df\n#define mmDAGB1_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB1_WRCLI_TLB_PENDING                                                                      0x00e0\n#define mmDAGB1_WRCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB1_WRCLI_OARB_PENDING                                                                     0x00e1\n#define mmDAGB1_WRCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB1_WRCLI_OSD_PENDING                                                                      0x00e2\n#define mmDAGB1_WRCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB1_WRCLI_DBUS_ASK_PENDING                                                                 0x00e3\n#define mmDAGB1_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        1\n#define mmDAGB1_WRCLI_DBUS_GO_PENDING                                                                  0x00e4\n#define mmDAGB1_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         1\n#define mmDAGB1_DAGB_DLY                                                                               0x00e5\n#define mmDAGB1_DAGB_DLY_BASE_IDX                                                                      1\n#define mmDAGB1_CNTL_MISC                                                                              0x00e6\n#define mmDAGB1_CNTL_MISC_BASE_IDX                                                                     1\n#define mmDAGB1_CNTL_MISC2                                                                             0x00e7\n#define mmDAGB1_CNTL_MISC2_BASE_IDX                                                                    1\n#define mmDAGB1_FIFO_EMPTY                                                                             0x00e8\n#define mmDAGB1_FIFO_EMPTY_BASE_IDX                                                                    1\n#define mmDAGB1_FIFO_FULL                                                                              0x00e9\n#define mmDAGB1_FIFO_FULL_BASE_IDX                                                                     1\n#define mmDAGB1_WR_CREDITS_FULL                                                                        0x00ea\n#define mmDAGB1_WR_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB1_RD_CREDITS_FULL                                                                        0x00eb\n#define mmDAGB1_RD_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB1_PERFCOUNTER_LO                                                                         0x00ec\n#define mmDAGB1_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmDAGB1_PERFCOUNTER_HI                                                                         0x00ed\n#define mmDAGB1_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmDAGB1_PERFCOUNTER0_CFG                                                                       0x00ee\n#define mmDAGB1_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmDAGB1_PERFCOUNTER1_CFG                                                                       0x00ef\n#define mmDAGB1_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmDAGB1_PERFCOUNTER2_CFG                                                                       0x00f0\n#define mmDAGB1_PERFCOUNTER2_CFG_BASE_IDX                                                              1\n#define mmDAGB1_PERFCOUNTER_RSLT_CNTL                                                                  0x00f1\n#define mmDAGB1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmDAGB1_RESERVE0                                                                               0x00f2\n#define mmDAGB1_RESERVE0_BASE_IDX                                                                      1\n#define mmDAGB1_RESERVE1                                                                               0x00f3\n#define mmDAGB1_RESERVE1_BASE_IDX                                                                      1\n#define mmDAGB1_RESERVE2                                                                               0x00f4\n#define mmDAGB1_RESERVE2_BASE_IDX                                                                      1\n#define mmDAGB1_RESERVE3                                                                               0x00f5\n#define mmDAGB1_RESERVE3_BASE_IDX                                                                      1\n#define mmDAGB1_RESERVE4                                                                               0x00f6\n#define mmDAGB1_RESERVE4_BASE_IDX                                                                      1\n#define mmDAGB1_RESERVE5                                                                               0x00f7\n#define mmDAGB1_RESERVE5_BASE_IDX                                                                      1\n#define mmDAGB1_RESERVE6                                                                               0x00f8\n#define mmDAGB1_RESERVE6_BASE_IDX                                                                      1\n#define mmDAGB1_RESERVE7                                                                               0x00f9\n#define mmDAGB1_RESERVE7_BASE_IDX                                                                      1\n#define mmDAGB1_RESERVE8                                                                               0x00fa\n#define mmDAGB1_RESERVE8_BASE_IDX                                                                      1\n#define mmDAGB1_RESERVE9                                                                               0x00fb\n#define mmDAGB1_RESERVE9_BASE_IDX                                                                      1\n#define mmDAGB1_RESERVE10                                                                              0x00fc\n#define mmDAGB1_RESERVE10_BASE_IDX                                                                     1\n#define mmDAGB1_RESERVE11                                                                              0x00fd\n#define mmDAGB1_RESERVE11_BASE_IDX                                                                     1\n#define mmDAGB1_RESERVE12                                                                              0x00fe\n#define mmDAGB1_RESERVE12_BASE_IDX                                                                     1\n#define mmDAGB1_RESERVE13                                                                              0x00ff\n#define mmDAGB1_RESERVE13_BASE_IDX                                                                     1\n\n\n\n\n#define mmDAGB2_RDCLI0                                                                                 0x0100\n#define mmDAGB2_RDCLI0_BASE_IDX                                                                        1\n#define mmDAGB2_RDCLI1                                                                                 0x0101\n#define mmDAGB2_RDCLI1_BASE_IDX                                                                        1\n#define mmDAGB2_RDCLI2                                                                                 0x0102\n#define mmDAGB2_RDCLI2_BASE_IDX                                                                        1\n#define mmDAGB2_RDCLI3                                                                                 0x0103\n#define mmDAGB2_RDCLI3_BASE_IDX                                                                        1\n#define mmDAGB2_RDCLI4                                                                                 0x0104\n#define mmDAGB2_RDCLI4_BASE_IDX                                                                        1\n#define mmDAGB2_RDCLI5                                                                                 0x0105\n#define mmDAGB2_RDCLI5_BASE_IDX                                                                        1\n#define mmDAGB2_RDCLI6                                                                                 0x0106\n#define mmDAGB2_RDCLI6_BASE_IDX                                                                        1\n#define mmDAGB2_RDCLI7                                                                                 0x0107\n#define mmDAGB2_RDCLI7_BASE_IDX                                                                        1\n#define mmDAGB2_RDCLI8                                                                                 0x0108\n#define mmDAGB2_RDCLI8_BASE_IDX                                                                        1\n#define mmDAGB2_RDCLI9                                                                                 0x0109\n#define mmDAGB2_RDCLI9_BASE_IDX                                                                        1\n#define mmDAGB2_RDCLI10                                                                                0x010a\n#define mmDAGB2_RDCLI10_BASE_IDX                                                                       1\n#define mmDAGB2_RDCLI11                                                                                0x010b\n#define mmDAGB2_RDCLI11_BASE_IDX                                                                       1\n#define mmDAGB2_RDCLI12                                                                                0x010c\n#define mmDAGB2_RDCLI12_BASE_IDX                                                                       1\n#define mmDAGB2_RDCLI13                                                                                0x010d\n#define mmDAGB2_RDCLI13_BASE_IDX                                                                       1\n#define mmDAGB2_RDCLI14                                                                                0x010e\n#define mmDAGB2_RDCLI14_BASE_IDX                                                                       1\n#define mmDAGB2_RDCLI15                                                                                0x010f\n#define mmDAGB2_RDCLI15_BASE_IDX                                                                       1\n#define mmDAGB2_RD_CNTL                                                                                0x0110\n#define mmDAGB2_RD_CNTL_BASE_IDX                                                                       1\n#define mmDAGB2_RD_GMI_CNTL                                                                            0x0111\n#define mmDAGB2_RD_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_RD_ADDR_DAGB                                                                           0x0112\n#define mmDAGB2_RD_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB2_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0113\n#define mmDAGB2_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB2_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0114\n#define mmDAGB2_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB2_RD_CGTT_CLK_CTRL                                                                       0x0115\n#define mmDAGB2_RD_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB2_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0116\n#define mmDAGB2_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB2_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0117\n#define mmDAGB2_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB2_RD_ADDR_DAGB_MAX_BURST0                                                                0x0118\n#define mmDAGB2_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB2_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0119\n#define mmDAGB2_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB2_RD_ADDR_DAGB_MAX_BURST1                                                                0x011a\n#define mmDAGB2_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB2_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x011b\n#define mmDAGB2_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB2_RD_VC0_CNTL                                                                            0x011c\n#define mmDAGB2_RD_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_RD_VC1_CNTL                                                                            0x011d\n#define mmDAGB2_RD_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_RD_VC2_CNTL                                                                            0x011e\n#define mmDAGB2_RD_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_RD_VC3_CNTL                                                                            0x011f\n#define mmDAGB2_RD_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_RD_VC4_CNTL                                                                            0x0120\n#define mmDAGB2_RD_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_RD_VC5_CNTL                                                                            0x0121\n#define mmDAGB2_RD_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_RD_VC6_CNTL                                                                            0x0122\n#define mmDAGB2_RD_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_RD_VC7_CNTL                                                                            0x0123\n#define mmDAGB2_RD_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_RD_CNTL_MISC                                                                           0x0124\n#define mmDAGB2_RD_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB2_RD_TLB_CREDIT                                                                          0x0125\n#define mmDAGB2_RD_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB2_RDCLI_ASK_PENDING                                                                      0x0126\n#define mmDAGB2_RDCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB2_RDCLI_GO_PENDING                                                                       0x0127\n#define mmDAGB2_RDCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB2_RDCLI_GBLSEND_PENDING                                                                  0x0128\n#define mmDAGB2_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB2_RDCLI_TLB_PENDING                                                                      0x0129\n#define mmDAGB2_RDCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB2_RDCLI_OARB_PENDING                                                                     0x012a\n#define mmDAGB2_RDCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB2_RDCLI_OSD_PENDING                                                                      0x012b\n#define mmDAGB2_RDCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB2_WRCLI0                                                                                 0x012c\n#define mmDAGB2_WRCLI0_BASE_IDX                                                                        1\n#define mmDAGB2_WRCLI1                                                                                 0x012d\n#define mmDAGB2_WRCLI1_BASE_IDX                                                                        1\n#define mmDAGB2_WRCLI2                                                                                 0x012e\n#define mmDAGB2_WRCLI2_BASE_IDX                                                                        1\n#define mmDAGB2_WRCLI3                                                                                 0x012f\n#define mmDAGB2_WRCLI3_BASE_IDX                                                                        1\n#define mmDAGB2_WRCLI4                                                                                 0x0130\n#define mmDAGB2_WRCLI4_BASE_IDX                                                                        1\n#define mmDAGB2_WRCLI5                                                                                 0x0131\n#define mmDAGB2_WRCLI5_BASE_IDX                                                                        1\n#define mmDAGB2_WRCLI6                                                                                 0x0132\n#define mmDAGB2_WRCLI6_BASE_IDX                                                                        1\n#define mmDAGB2_WRCLI7                                                                                 0x0133\n#define mmDAGB2_WRCLI7_BASE_IDX                                                                        1\n#define mmDAGB2_WRCLI8                                                                                 0x0134\n#define mmDAGB2_WRCLI8_BASE_IDX                                                                        1\n#define mmDAGB2_WRCLI9                                                                                 0x0135\n#define mmDAGB2_WRCLI9_BASE_IDX                                                                        1\n#define mmDAGB2_WRCLI10                                                                                0x0136\n#define mmDAGB2_WRCLI10_BASE_IDX                                                                       1\n#define mmDAGB2_WRCLI11                                                                                0x0137\n#define mmDAGB2_WRCLI11_BASE_IDX                                                                       1\n#define mmDAGB2_WRCLI12                                                                                0x0138\n#define mmDAGB2_WRCLI12_BASE_IDX                                                                       1\n#define mmDAGB2_WRCLI13                                                                                0x0139\n#define mmDAGB2_WRCLI13_BASE_IDX                                                                       1\n#define mmDAGB2_WRCLI14                                                                                0x013a\n#define mmDAGB2_WRCLI14_BASE_IDX                                                                       1\n#define mmDAGB2_WRCLI15                                                                                0x013b\n#define mmDAGB2_WRCLI15_BASE_IDX                                                                       1\n#define mmDAGB2_WR_CNTL                                                                                0x013c\n#define mmDAGB2_WR_CNTL_BASE_IDX                                                                       1\n#define mmDAGB2_WR_GMI_CNTL                                                                            0x013d\n#define mmDAGB2_WR_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_WR_ADDR_DAGB                                                                           0x013e\n#define mmDAGB2_WR_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB2_WR_OUTPUT_DAGB_MAX_BURST                                                               0x013f\n#define mmDAGB2_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB2_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x0140\n#define mmDAGB2_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB2_WR_CGTT_CLK_CTRL                                                                       0x0141\n#define mmDAGB2_WR_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB2_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x0142\n#define mmDAGB2_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB2_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x0143\n#define mmDAGB2_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB2_WR_ADDR_DAGB_MAX_BURST0                                                                0x0144\n#define mmDAGB2_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB2_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x0145\n#define mmDAGB2_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB2_WR_ADDR_DAGB_MAX_BURST1                                                                0x0146\n#define mmDAGB2_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB2_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x0147\n#define mmDAGB2_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB2_WR_DATA_DAGB                                                                           0x0148\n#define mmDAGB2_WR_DATA_DAGB_BASE_IDX                                                                  1\n#define mmDAGB2_WR_DATA_DAGB_MAX_BURST0                                                                0x0149\n#define mmDAGB2_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB2_WR_DATA_DAGB_LAZY_TIMER0                                                               0x014a\n#define mmDAGB2_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB2_WR_DATA_DAGB_MAX_BURST1                                                                0x014b\n#define mmDAGB2_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB2_WR_DATA_DAGB_LAZY_TIMER1                                                               0x014c\n#define mmDAGB2_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB2_WR_VC0_CNTL                                                                            0x014d\n#define mmDAGB2_WR_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_WR_VC1_CNTL                                                                            0x014e\n#define mmDAGB2_WR_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_WR_VC2_CNTL                                                                            0x014f\n#define mmDAGB2_WR_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_WR_VC3_CNTL                                                                            0x0150\n#define mmDAGB2_WR_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_WR_VC4_CNTL                                                                            0x0151\n#define mmDAGB2_WR_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_WR_VC5_CNTL                                                                            0x0152\n#define mmDAGB2_WR_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_WR_VC6_CNTL                                                                            0x0153\n#define mmDAGB2_WR_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_WR_VC7_CNTL                                                                            0x0154\n#define mmDAGB2_WR_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB2_WR_CNTL_MISC                                                                           0x0155\n#define mmDAGB2_WR_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB2_WR_TLB_CREDIT                                                                          0x0156\n#define mmDAGB2_WR_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB2_WR_DATA_CREDIT                                                                         0x0157\n#define mmDAGB2_WR_DATA_CREDIT_BASE_IDX                                                                1\n#define mmDAGB2_WR_MISC_CREDIT                                                                         0x0158\n#define mmDAGB2_WR_MISC_CREDIT_BASE_IDX                                                                1\n#define mmDAGB2_WRCLI_ASK_PENDING                                                                      0x015d\n#define mmDAGB2_WRCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB2_WRCLI_GO_PENDING                                                                       0x015e\n#define mmDAGB2_WRCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB2_WRCLI_GBLSEND_PENDING                                                                  0x015f\n#define mmDAGB2_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB2_WRCLI_TLB_PENDING                                                                      0x0160\n#define mmDAGB2_WRCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB2_WRCLI_OARB_PENDING                                                                     0x0161\n#define mmDAGB2_WRCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB2_WRCLI_OSD_PENDING                                                                      0x0162\n#define mmDAGB2_WRCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB2_WRCLI_DBUS_ASK_PENDING                                                                 0x0163\n#define mmDAGB2_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        1\n#define mmDAGB2_WRCLI_DBUS_GO_PENDING                                                                  0x0164\n#define mmDAGB2_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         1\n#define mmDAGB2_DAGB_DLY                                                                               0x0165\n#define mmDAGB2_DAGB_DLY_BASE_IDX                                                                      1\n#define mmDAGB2_CNTL_MISC                                                                              0x0166\n#define mmDAGB2_CNTL_MISC_BASE_IDX                                                                     1\n#define mmDAGB2_CNTL_MISC2                                                                             0x0167\n#define mmDAGB2_CNTL_MISC2_BASE_IDX                                                                    1\n#define mmDAGB2_FIFO_EMPTY                                                                             0x0168\n#define mmDAGB2_FIFO_EMPTY_BASE_IDX                                                                    1\n#define mmDAGB2_FIFO_FULL                                                                              0x0169\n#define mmDAGB2_FIFO_FULL_BASE_IDX                                                                     1\n#define mmDAGB2_WR_CREDITS_FULL                                                                        0x016a\n#define mmDAGB2_WR_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB2_RD_CREDITS_FULL                                                                        0x016b\n#define mmDAGB2_RD_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB2_PERFCOUNTER_LO                                                                         0x016c\n#define mmDAGB2_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmDAGB2_PERFCOUNTER_HI                                                                         0x016d\n#define mmDAGB2_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmDAGB2_PERFCOUNTER0_CFG                                                                       0x016e\n#define mmDAGB2_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmDAGB2_PERFCOUNTER1_CFG                                                                       0x016f\n#define mmDAGB2_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmDAGB2_PERFCOUNTER2_CFG                                                                       0x0170\n#define mmDAGB2_PERFCOUNTER2_CFG_BASE_IDX                                                              1\n#define mmDAGB2_PERFCOUNTER_RSLT_CNTL                                                                  0x0171\n#define mmDAGB2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmDAGB2_RESERVE0                                                                               0x0172\n#define mmDAGB2_RESERVE0_BASE_IDX                                                                      1\n#define mmDAGB2_RESERVE1                                                                               0x0173\n#define mmDAGB2_RESERVE1_BASE_IDX                                                                      1\n#define mmDAGB2_RESERVE2                                                                               0x0174\n#define mmDAGB2_RESERVE2_BASE_IDX                                                                      1\n#define mmDAGB2_RESERVE3                                                                               0x0175\n#define mmDAGB2_RESERVE3_BASE_IDX                                                                      1\n#define mmDAGB2_RESERVE4                                                                               0x0176\n#define mmDAGB2_RESERVE4_BASE_IDX                                                                      1\n#define mmDAGB2_RESERVE5                                                                               0x0177\n#define mmDAGB2_RESERVE5_BASE_IDX                                                                      1\n#define mmDAGB2_RESERVE6                                                                               0x0178\n#define mmDAGB2_RESERVE6_BASE_IDX                                                                      1\n#define mmDAGB2_RESERVE7                                                                               0x0179\n#define mmDAGB2_RESERVE7_BASE_IDX                                                                      1\n#define mmDAGB2_RESERVE8                                                                               0x017a\n#define mmDAGB2_RESERVE8_BASE_IDX                                                                      1\n#define mmDAGB2_RESERVE9                                                                               0x017b\n#define mmDAGB2_RESERVE9_BASE_IDX                                                                      1\n#define mmDAGB2_RESERVE10                                                                              0x017c\n#define mmDAGB2_RESERVE10_BASE_IDX                                                                     1\n#define mmDAGB2_RESERVE11                                                                              0x017d\n#define mmDAGB2_RESERVE11_BASE_IDX                                                                     1\n#define mmDAGB2_RESERVE12                                                                              0x017e\n#define mmDAGB2_RESERVE12_BASE_IDX                                                                     1\n#define mmDAGB2_RESERVE13                                                                              0x017f\n#define mmDAGB2_RESERVE13_BASE_IDX                                                                     1\n\n\n\n\n#define mmDAGB3_RDCLI0                                                                                 0x0180\n#define mmDAGB3_RDCLI0_BASE_IDX                                                                        1\n#define mmDAGB3_RDCLI1                                                                                 0x0181\n#define mmDAGB3_RDCLI1_BASE_IDX                                                                        1\n#define mmDAGB3_RDCLI2                                                                                 0x0182\n#define mmDAGB3_RDCLI2_BASE_IDX                                                                        1\n#define mmDAGB3_RDCLI3                                                                                 0x0183\n#define mmDAGB3_RDCLI3_BASE_IDX                                                                        1\n#define mmDAGB3_RDCLI4                                                                                 0x0184\n#define mmDAGB3_RDCLI4_BASE_IDX                                                                        1\n#define mmDAGB3_RDCLI5                                                                                 0x0185\n#define mmDAGB3_RDCLI5_BASE_IDX                                                                        1\n#define mmDAGB3_RDCLI6                                                                                 0x0186\n#define mmDAGB3_RDCLI6_BASE_IDX                                                                        1\n#define mmDAGB3_RDCLI7                                                                                 0x0187\n#define mmDAGB3_RDCLI7_BASE_IDX                                                                        1\n#define mmDAGB3_RDCLI8                                                                                 0x0188\n#define mmDAGB3_RDCLI8_BASE_IDX                                                                        1\n#define mmDAGB3_RDCLI9                                                                                 0x0189\n#define mmDAGB3_RDCLI9_BASE_IDX                                                                        1\n#define mmDAGB3_RDCLI10                                                                                0x018a\n#define mmDAGB3_RDCLI10_BASE_IDX                                                                       1\n#define mmDAGB3_RDCLI11                                                                                0x018b\n#define mmDAGB3_RDCLI11_BASE_IDX                                                                       1\n#define mmDAGB3_RDCLI12                                                                                0x018c\n#define mmDAGB3_RDCLI12_BASE_IDX                                                                       1\n#define mmDAGB3_RDCLI13                                                                                0x018d\n#define mmDAGB3_RDCLI13_BASE_IDX                                                                       1\n#define mmDAGB3_RDCLI14                                                                                0x018e\n#define mmDAGB3_RDCLI14_BASE_IDX                                                                       1\n#define mmDAGB3_RDCLI15                                                                                0x018f\n#define mmDAGB3_RDCLI15_BASE_IDX                                                                       1\n#define mmDAGB3_RD_CNTL                                                                                0x0190\n#define mmDAGB3_RD_CNTL_BASE_IDX                                                                       1\n#define mmDAGB3_RD_GMI_CNTL                                                                            0x0191\n#define mmDAGB3_RD_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_RD_ADDR_DAGB                                                                           0x0192\n#define mmDAGB3_RD_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB3_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0193\n#define mmDAGB3_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB3_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0194\n#define mmDAGB3_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB3_RD_CGTT_CLK_CTRL                                                                       0x0195\n#define mmDAGB3_RD_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB3_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0196\n#define mmDAGB3_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB3_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0197\n#define mmDAGB3_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB3_RD_ADDR_DAGB_MAX_BURST0                                                                0x0198\n#define mmDAGB3_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB3_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0199\n#define mmDAGB3_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB3_RD_ADDR_DAGB_MAX_BURST1                                                                0x019a\n#define mmDAGB3_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB3_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x019b\n#define mmDAGB3_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB3_RD_VC0_CNTL                                                                            0x019c\n#define mmDAGB3_RD_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_RD_VC1_CNTL                                                                            0x019d\n#define mmDAGB3_RD_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_RD_VC2_CNTL                                                                            0x019e\n#define mmDAGB3_RD_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_RD_VC3_CNTL                                                                            0x019f\n#define mmDAGB3_RD_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_RD_VC4_CNTL                                                                            0x01a0\n#define mmDAGB3_RD_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_RD_VC5_CNTL                                                                            0x01a1\n#define mmDAGB3_RD_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_RD_VC6_CNTL                                                                            0x01a2\n#define mmDAGB3_RD_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_RD_VC7_CNTL                                                                            0x01a3\n#define mmDAGB3_RD_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_RD_CNTL_MISC                                                                           0x01a4\n#define mmDAGB3_RD_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB3_RD_TLB_CREDIT                                                                          0x01a5\n#define mmDAGB3_RD_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB3_RDCLI_ASK_PENDING                                                                      0x01a6\n#define mmDAGB3_RDCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB3_RDCLI_GO_PENDING                                                                       0x01a7\n#define mmDAGB3_RDCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB3_RDCLI_GBLSEND_PENDING                                                                  0x01a8\n#define mmDAGB3_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB3_RDCLI_TLB_PENDING                                                                      0x01a9\n#define mmDAGB3_RDCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB3_RDCLI_OARB_PENDING                                                                     0x01aa\n#define mmDAGB3_RDCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB3_RDCLI_OSD_PENDING                                                                      0x01ab\n#define mmDAGB3_RDCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB3_WRCLI0                                                                                 0x01ac\n#define mmDAGB3_WRCLI0_BASE_IDX                                                                        1\n#define mmDAGB3_WRCLI1                                                                                 0x01ad\n#define mmDAGB3_WRCLI1_BASE_IDX                                                                        1\n#define mmDAGB3_WRCLI2                                                                                 0x01ae\n#define mmDAGB3_WRCLI2_BASE_IDX                                                                        1\n#define mmDAGB3_WRCLI3                                                                                 0x01af\n#define mmDAGB3_WRCLI3_BASE_IDX                                                                        1\n#define mmDAGB3_WRCLI4                                                                                 0x01b0\n#define mmDAGB3_WRCLI4_BASE_IDX                                                                        1\n#define mmDAGB3_WRCLI5                                                                                 0x01b1\n#define mmDAGB3_WRCLI5_BASE_IDX                                                                        1\n#define mmDAGB3_WRCLI6                                                                                 0x01b2\n#define mmDAGB3_WRCLI6_BASE_IDX                                                                        1\n#define mmDAGB3_WRCLI7                                                                                 0x01b3\n#define mmDAGB3_WRCLI7_BASE_IDX                                                                        1\n#define mmDAGB3_WRCLI8                                                                                 0x01b4\n#define mmDAGB3_WRCLI8_BASE_IDX                                                                        1\n#define mmDAGB3_WRCLI9                                                                                 0x01b5\n#define mmDAGB3_WRCLI9_BASE_IDX                                                                        1\n#define mmDAGB3_WRCLI10                                                                                0x01b6\n#define mmDAGB3_WRCLI10_BASE_IDX                                                                       1\n#define mmDAGB3_WRCLI11                                                                                0x01b7\n#define mmDAGB3_WRCLI11_BASE_IDX                                                                       1\n#define mmDAGB3_WRCLI12                                                                                0x01b8\n#define mmDAGB3_WRCLI12_BASE_IDX                                                                       1\n#define mmDAGB3_WRCLI13                                                                                0x01b9\n#define mmDAGB3_WRCLI13_BASE_IDX                                                                       1\n#define mmDAGB3_WRCLI14                                                                                0x01ba\n#define mmDAGB3_WRCLI14_BASE_IDX                                                                       1\n#define mmDAGB3_WRCLI15                                                                                0x01bb\n#define mmDAGB3_WRCLI15_BASE_IDX                                                                       1\n#define mmDAGB3_WR_CNTL                                                                                0x01bc\n#define mmDAGB3_WR_CNTL_BASE_IDX                                                                       1\n#define mmDAGB3_WR_GMI_CNTL                                                                            0x01bd\n#define mmDAGB3_WR_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_WR_ADDR_DAGB                                                                           0x01be\n#define mmDAGB3_WR_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB3_WR_OUTPUT_DAGB_MAX_BURST                                                               0x01bf\n#define mmDAGB3_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB3_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x01c0\n#define mmDAGB3_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB3_WR_CGTT_CLK_CTRL                                                                       0x01c1\n#define mmDAGB3_WR_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB3_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x01c2\n#define mmDAGB3_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB3_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x01c3\n#define mmDAGB3_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB3_WR_ADDR_DAGB_MAX_BURST0                                                                0x01c4\n#define mmDAGB3_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB3_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x01c5\n#define mmDAGB3_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB3_WR_ADDR_DAGB_MAX_BURST1                                                                0x01c6\n#define mmDAGB3_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB3_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x01c7\n#define mmDAGB3_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB3_WR_DATA_DAGB                                                                           0x01c8\n#define mmDAGB3_WR_DATA_DAGB_BASE_IDX                                                                  1\n#define mmDAGB3_WR_DATA_DAGB_MAX_BURST0                                                                0x01c9\n#define mmDAGB3_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB3_WR_DATA_DAGB_LAZY_TIMER0                                                               0x01ca\n#define mmDAGB3_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB3_WR_DATA_DAGB_MAX_BURST1                                                                0x01cb\n#define mmDAGB3_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB3_WR_DATA_DAGB_LAZY_TIMER1                                                               0x01cc\n#define mmDAGB3_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB3_WR_VC0_CNTL                                                                            0x01cd\n#define mmDAGB3_WR_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_WR_VC1_CNTL                                                                            0x01ce\n#define mmDAGB3_WR_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_WR_VC2_CNTL                                                                            0x01cf\n#define mmDAGB3_WR_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_WR_VC3_CNTL                                                                            0x01d0\n#define mmDAGB3_WR_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_WR_VC4_CNTL                                                                            0x01d1\n#define mmDAGB3_WR_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_WR_VC5_CNTL                                                                            0x01d2\n#define mmDAGB3_WR_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_WR_VC6_CNTL                                                                            0x01d3\n#define mmDAGB3_WR_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_WR_VC7_CNTL                                                                            0x01d4\n#define mmDAGB3_WR_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB3_WR_CNTL_MISC                                                                           0x01d5\n#define mmDAGB3_WR_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB3_WR_TLB_CREDIT                                                                          0x01d6\n#define mmDAGB3_WR_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB3_WR_DATA_CREDIT                                                                         0x01d7\n#define mmDAGB3_WR_DATA_CREDIT_BASE_IDX                                                                1\n#define mmDAGB3_WR_MISC_CREDIT                                                                         0x01d8\n#define mmDAGB3_WR_MISC_CREDIT_BASE_IDX                                                                1\n#define mmDAGB3_WRCLI_ASK_PENDING                                                                      0x01dd\n#define mmDAGB3_WRCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB3_WRCLI_GO_PENDING                                                                       0x01de\n#define mmDAGB3_WRCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB3_WRCLI_GBLSEND_PENDING                                                                  0x01df\n#define mmDAGB3_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB3_WRCLI_TLB_PENDING                                                                      0x01e0\n#define mmDAGB3_WRCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB3_WRCLI_OARB_PENDING                                                                     0x01e1\n#define mmDAGB3_WRCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB3_WRCLI_OSD_PENDING                                                                      0x01e2\n#define mmDAGB3_WRCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB3_WRCLI_DBUS_ASK_PENDING                                                                 0x01e3\n#define mmDAGB3_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        1\n#define mmDAGB3_WRCLI_DBUS_GO_PENDING                                                                  0x01e4\n#define mmDAGB3_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         1\n#define mmDAGB3_DAGB_DLY                                                                               0x01e5\n#define mmDAGB3_DAGB_DLY_BASE_IDX                                                                      1\n#define mmDAGB3_CNTL_MISC                                                                              0x01e6\n#define mmDAGB3_CNTL_MISC_BASE_IDX                                                                     1\n#define mmDAGB3_CNTL_MISC2                                                                             0x01e7\n#define mmDAGB3_CNTL_MISC2_BASE_IDX                                                                    1\n#define mmDAGB3_FIFO_EMPTY                                                                             0x01e8\n#define mmDAGB3_FIFO_EMPTY_BASE_IDX                                                                    1\n#define mmDAGB3_FIFO_FULL                                                                              0x01e9\n#define mmDAGB3_FIFO_FULL_BASE_IDX                                                                     1\n#define mmDAGB3_WR_CREDITS_FULL                                                                        0x01ea\n#define mmDAGB3_WR_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB3_RD_CREDITS_FULL                                                                        0x01eb\n#define mmDAGB3_RD_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB3_PERFCOUNTER_LO                                                                         0x01ec\n#define mmDAGB3_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmDAGB3_PERFCOUNTER_HI                                                                         0x01ed\n#define mmDAGB3_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmDAGB3_PERFCOUNTER0_CFG                                                                       0x01ee\n#define mmDAGB3_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmDAGB3_PERFCOUNTER1_CFG                                                                       0x01ef\n#define mmDAGB3_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmDAGB3_PERFCOUNTER2_CFG                                                                       0x01f0\n#define mmDAGB3_PERFCOUNTER2_CFG_BASE_IDX                                                              1\n#define mmDAGB3_PERFCOUNTER_RSLT_CNTL                                                                  0x01f1\n#define mmDAGB3_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmDAGB3_RESERVE0                                                                               0x01f2\n#define mmDAGB3_RESERVE0_BASE_IDX                                                                      1\n#define mmDAGB3_RESERVE1                                                                               0x01f3\n#define mmDAGB3_RESERVE1_BASE_IDX                                                                      1\n#define mmDAGB3_RESERVE2                                                                               0x01f4\n#define mmDAGB3_RESERVE2_BASE_IDX                                                                      1\n#define mmDAGB3_RESERVE3                                                                               0x01f5\n#define mmDAGB3_RESERVE3_BASE_IDX                                                                      1\n#define mmDAGB3_RESERVE4                                                                               0x01f6\n#define mmDAGB3_RESERVE4_BASE_IDX                                                                      1\n#define mmDAGB3_RESERVE5                                                                               0x01f7\n#define mmDAGB3_RESERVE5_BASE_IDX                                                                      1\n#define mmDAGB3_RESERVE6                                                                               0x01f8\n#define mmDAGB3_RESERVE6_BASE_IDX                                                                      1\n#define mmDAGB3_RESERVE7                                                                               0x01f9\n#define mmDAGB3_RESERVE7_BASE_IDX                                                                      1\n#define mmDAGB3_RESERVE8                                                                               0x01fa\n#define mmDAGB3_RESERVE8_BASE_IDX                                                                      1\n#define mmDAGB3_RESERVE9                                                                               0x01fb\n#define mmDAGB3_RESERVE9_BASE_IDX                                                                      1\n#define mmDAGB3_RESERVE10                                                                              0x01fc\n#define mmDAGB3_RESERVE10_BASE_IDX                                                                     1\n#define mmDAGB3_RESERVE11                                                                              0x01fd\n#define mmDAGB3_RESERVE11_BASE_IDX                                                                     1\n#define mmDAGB3_RESERVE12                                                                              0x01fe\n#define mmDAGB3_RESERVE12_BASE_IDX                                                                     1\n#define mmDAGB3_RESERVE13                                                                              0x01ff\n#define mmDAGB3_RESERVE13_BASE_IDX                                                                     1\n\n\n\n\n#define mmDAGB4_RDCLI0                                                                                 0x0200\n#define mmDAGB4_RDCLI0_BASE_IDX                                                                        1\n#define mmDAGB4_RDCLI1                                                                                 0x0201\n#define mmDAGB4_RDCLI1_BASE_IDX                                                                        1\n#define mmDAGB4_RDCLI2                                                                                 0x0202\n#define mmDAGB4_RDCLI2_BASE_IDX                                                                        1\n#define mmDAGB4_RDCLI3                                                                                 0x0203\n#define mmDAGB4_RDCLI3_BASE_IDX                                                                        1\n#define mmDAGB4_RDCLI4                                                                                 0x0204\n#define mmDAGB4_RDCLI4_BASE_IDX                                                                        1\n#define mmDAGB4_RDCLI5                                                                                 0x0205\n#define mmDAGB4_RDCLI5_BASE_IDX                                                                        1\n#define mmDAGB4_RDCLI6                                                                                 0x0206\n#define mmDAGB4_RDCLI6_BASE_IDX                                                                        1\n#define mmDAGB4_RDCLI7                                                                                 0x0207\n#define mmDAGB4_RDCLI7_BASE_IDX                                                                        1\n#define mmDAGB4_RDCLI8                                                                                 0x0208\n#define mmDAGB4_RDCLI8_BASE_IDX                                                                        1\n#define mmDAGB4_RDCLI9                                                                                 0x0209\n#define mmDAGB4_RDCLI9_BASE_IDX                                                                        1\n#define mmDAGB4_RDCLI10                                                                                0x020a\n#define mmDAGB4_RDCLI10_BASE_IDX                                                                       1\n#define mmDAGB4_RDCLI11                                                                                0x020b\n#define mmDAGB4_RDCLI11_BASE_IDX                                                                       1\n#define mmDAGB4_RDCLI12                                                                                0x020c\n#define mmDAGB4_RDCLI12_BASE_IDX                                                                       1\n#define mmDAGB4_RDCLI13                                                                                0x020d\n#define mmDAGB4_RDCLI13_BASE_IDX                                                                       1\n#define mmDAGB4_RDCLI14                                                                                0x020e\n#define mmDAGB4_RDCLI14_BASE_IDX                                                                       1\n#define mmDAGB4_RDCLI15                                                                                0x020f\n#define mmDAGB4_RDCLI15_BASE_IDX                                                                       1\n#define mmDAGB4_RD_CNTL                                                                                0x0210\n#define mmDAGB4_RD_CNTL_BASE_IDX                                                                       1\n#define mmDAGB4_RD_GMI_CNTL                                                                            0x0211\n#define mmDAGB4_RD_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_RD_ADDR_DAGB                                                                           0x0212\n#define mmDAGB4_RD_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB4_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0213\n#define mmDAGB4_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB4_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0214\n#define mmDAGB4_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB4_RD_CGTT_CLK_CTRL                                                                       0x0215\n#define mmDAGB4_RD_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB4_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0216\n#define mmDAGB4_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB4_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0217\n#define mmDAGB4_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB4_RD_ADDR_DAGB_MAX_BURST0                                                                0x0218\n#define mmDAGB4_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB4_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0219\n#define mmDAGB4_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB4_RD_ADDR_DAGB_MAX_BURST1                                                                0x021a\n#define mmDAGB4_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB4_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x021b\n#define mmDAGB4_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB4_RD_VC0_CNTL                                                                            0x021c\n#define mmDAGB4_RD_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_RD_VC1_CNTL                                                                            0x021d\n#define mmDAGB4_RD_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_RD_VC2_CNTL                                                                            0x021e\n#define mmDAGB4_RD_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_RD_VC3_CNTL                                                                            0x021f\n#define mmDAGB4_RD_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_RD_VC4_CNTL                                                                            0x0220\n#define mmDAGB4_RD_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_RD_VC5_CNTL                                                                            0x0221\n#define mmDAGB4_RD_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_RD_VC6_CNTL                                                                            0x0222\n#define mmDAGB4_RD_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_RD_VC7_CNTL                                                                            0x0223\n#define mmDAGB4_RD_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_RD_CNTL_MISC                                                                           0x0224\n#define mmDAGB4_RD_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB4_RD_TLB_CREDIT                                                                          0x0225\n#define mmDAGB4_RD_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB4_RDCLI_ASK_PENDING                                                                      0x0226\n#define mmDAGB4_RDCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB4_RDCLI_GO_PENDING                                                                       0x0227\n#define mmDAGB4_RDCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB4_RDCLI_GBLSEND_PENDING                                                                  0x0228\n#define mmDAGB4_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB4_RDCLI_TLB_PENDING                                                                      0x0229\n#define mmDAGB4_RDCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB4_RDCLI_OARB_PENDING                                                                     0x022a\n#define mmDAGB4_RDCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB4_RDCLI_OSD_PENDING                                                                      0x022b\n#define mmDAGB4_RDCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB4_WRCLI0                                                                                 0x022c\n#define mmDAGB4_WRCLI0_BASE_IDX                                                                        1\n#define mmDAGB4_WRCLI1                                                                                 0x022d\n#define mmDAGB4_WRCLI1_BASE_IDX                                                                        1\n#define mmDAGB4_WRCLI2                                                                                 0x022e\n#define mmDAGB4_WRCLI2_BASE_IDX                                                                        1\n#define mmDAGB4_WRCLI3                                                                                 0x022f\n#define mmDAGB4_WRCLI3_BASE_IDX                                                                        1\n#define mmDAGB4_WRCLI4                                                                                 0x0230\n#define mmDAGB4_WRCLI4_BASE_IDX                                                                        1\n#define mmDAGB4_WRCLI5                                                                                 0x0231\n#define mmDAGB4_WRCLI5_BASE_IDX                                                                        1\n#define mmDAGB4_WRCLI6                                                                                 0x0232\n#define mmDAGB4_WRCLI6_BASE_IDX                                                                        1\n#define mmDAGB4_WRCLI7                                                                                 0x0233\n#define mmDAGB4_WRCLI7_BASE_IDX                                                                        1\n#define mmDAGB4_WRCLI8                                                                                 0x0234\n#define mmDAGB4_WRCLI8_BASE_IDX                                                                        1\n#define mmDAGB4_WRCLI9                                                                                 0x0235\n#define mmDAGB4_WRCLI9_BASE_IDX                                                                        1\n#define mmDAGB4_WRCLI10                                                                                0x0236\n#define mmDAGB4_WRCLI10_BASE_IDX                                                                       1\n#define mmDAGB4_WRCLI11                                                                                0x0237\n#define mmDAGB4_WRCLI11_BASE_IDX                                                                       1\n#define mmDAGB4_WRCLI12                                                                                0x0238\n#define mmDAGB4_WRCLI12_BASE_IDX                                                                       1\n#define mmDAGB4_WRCLI13                                                                                0x0239\n#define mmDAGB4_WRCLI13_BASE_IDX                                                                       1\n#define mmDAGB4_WRCLI14                                                                                0x023a\n#define mmDAGB4_WRCLI14_BASE_IDX                                                                       1\n#define mmDAGB4_WRCLI15                                                                                0x023b\n#define mmDAGB4_WRCLI15_BASE_IDX                                                                       1\n#define mmDAGB4_WR_CNTL                                                                                0x023c\n#define mmDAGB4_WR_CNTL_BASE_IDX                                                                       1\n#define mmDAGB4_WR_GMI_CNTL                                                                            0x023d\n#define mmDAGB4_WR_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_WR_ADDR_DAGB                                                                           0x023e\n#define mmDAGB4_WR_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB4_WR_OUTPUT_DAGB_MAX_BURST                                                               0x023f\n#define mmDAGB4_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB4_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x0240\n#define mmDAGB4_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB4_WR_CGTT_CLK_CTRL                                                                       0x0241\n#define mmDAGB4_WR_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB4_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x0242\n#define mmDAGB4_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB4_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x0243\n#define mmDAGB4_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB4_WR_ADDR_DAGB_MAX_BURST0                                                                0x0244\n#define mmDAGB4_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB4_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x0245\n#define mmDAGB4_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB4_WR_ADDR_DAGB_MAX_BURST1                                                                0x0246\n#define mmDAGB4_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB4_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x0247\n#define mmDAGB4_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB4_WR_DATA_DAGB                                                                           0x0248\n#define mmDAGB4_WR_DATA_DAGB_BASE_IDX                                                                  1\n#define mmDAGB4_WR_DATA_DAGB_MAX_BURST0                                                                0x0249\n#define mmDAGB4_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB4_WR_DATA_DAGB_LAZY_TIMER0                                                               0x024a\n#define mmDAGB4_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB4_WR_DATA_DAGB_MAX_BURST1                                                                0x024b\n#define mmDAGB4_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB4_WR_DATA_DAGB_LAZY_TIMER1                                                               0x024c\n#define mmDAGB4_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB4_WR_VC0_CNTL                                                                            0x024d\n#define mmDAGB4_WR_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_WR_VC1_CNTL                                                                            0x024e\n#define mmDAGB4_WR_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_WR_VC2_CNTL                                                                            0x024f\n#define mmDAGB4_WR_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_WR_VC3_CNTL                                                                            0x0250\n#define mmDAGB4_WR_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_WR_VC4_CNTL                                                                            0x0251\n#define mmDAGB4_WR_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_WR_VC5_CNTL                                                                            0x0252\n#define mmDAGB4_WR_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_WR_VC6_CNTL                                                                            0x0253\n#define mmDAGB4_WR_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_WR_VC7_CNTL                                                                            0x0254\n#define mmDAGB4_WR_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB4_WR_CNTL_MISC                                                                           0x0255\n#define mmDAGB4_WR_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB4_WR_TLB_CREDIT                                                                          0x0256\n#define mmDAGB4_WR_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB4_WR_DATA_CREDIT                                                                         0x0257\n#define mmDAGB4_WR_DATA_CREDIT_BASE_IDX                                                                1\n#define mmDAGB4_WR_MISC_CREDIT                                                                         0x0258\n#define mmDAGB4_WR_MISC_CREDIT_BASE_IDX                                                                1\n#define mmDAGB4_WRCLI_ASK_PENDING                                                                      0x025d\n#define mmDAGB4_WRCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB4_WRCLI_GO_PENDING                                                                       0x025e\n#define mmDAGB4_WRCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB4_WRCLI_GBLSEND_PENDING                                                                  0x025f\n#define mmDAGB4_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB4_WRCLI_TLB_PENDING                                                                      0x0260\n#define mmDAGB4_WRCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB4_WRCLI_OARB_PENDING                                                                     0x0261\n#define mmDAGB4_WRCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB4_WRCLI_OSD_PENDING                                                                      0x0262\n#define mmDAGB4_WRCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB4_WRCLI_DBUS_ASK_PENDING                                                                 0x0263\n#define mmDAGB4_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        1\n#define mmDAGB4_WRCLI_DBUS_GO_PENDING                                                                  0x0264\n#define mmDAGB4_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         1\n#define mmDAGB4_DAGB_DLY                                                                               0x0265\n#define mmDAGB4_DAGB_DLY_BASE_IDX                                                                      1\n#define mmDAGB4_CNTL_MISC                                                                              0x0266\n#define mmDAGB4_CNTL_MISC_BASE_IDX                                                                     1\n#define mmDAGB4_CNTL_MISC2                                                                             0x0267\n#define mmDAGB4_CNTL_MISC2_BASE_IDX                                                                    1\n#define mmDAGB4_FIFO_EMPTY                                                                             0x0268\n#define mmDAGB4_FIFO_EMPTY_BASE_IDX                                                                    1\n#define mmDAGB4_FIFO_FULL                                                                              0x0269\n#define mmDAGB4_FIFO_FULL_BASE_IDX                                                                     1\n#define mmDAGB4_WR_CREDITS_FULL                                                                        0x026a\n#define mmDAGB4_WR_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB4_RD_CREDITS_FULL                                                                        0x026b\n#define mmDAGB4_RD_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB4_PERFCOUNTER_LO                                                                         0x026c\n#define mmDAGB4_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmDAGB4_PERFCOUNTER_HI                                                                         0x026d\n#define mmDAGB4_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmDAGB4_PERFCOUNTER0_CFG                                                                       0x026e\n#define mmDAGB4_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmDAGB4_PERFCOUNTER1_CFG                                                                       0x026f\n#define mmDAGB4_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmDAGB4_PERFCOUNTER2_CFG                                                                       0x0270\n#define mmDAGB4_PERFCOUNTER2_CFG_BASE_IDX                                                              1\n#define mmDAGB4_PERFCOUNTER_RSLT_CNTL                                                                  0x0271\n#define mmDAGB4_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmDAGB4_RESERVE0                                                                               0x0272\n#define mmDAGB4_RESERVE0_BASE_IDX                                                                      1\n#define mmDAGB4_RESERVE1                                                                               0x0273\n#define mmDAGB4_RESERVE1_BASE_IDX                                                                      1\n#define mmDAGB4_RESERVE2                                                                               0x0274\n#define mmDAGB4_RESERVE2_BASE_IDX                                                                      1\n#define mmDAGB4_RESERVE3                                                                               0x0275\n#define mmDAGB4_RESERVE3_BASE_IDX                                                                      1\n#define mmDAGB4_RESERVE4                                                                               0x0276\n#define mmDAGB4_RESERVE4_BASE_IDX                                                                      1\n#define mmDAGB4_RESERVE5                                                                               0x0277\n#define mmDAGB4_RESERVE5_BASE_IDX                                                                      1\n#define mmDAGB4_RESERVE6                                                                               0x0278\n#define mmDAGB4_RESERVE6_BASE_IDX                                                                      1\n#define mmDAGB4_RESERVE7                                                                               0x0279\n#define mmDAGB4_RESERVE7_BASE_IDX                                                                      1\n#define mmDAGB4_RESERVE8                                                                               0x027a\n#define mmDAGB4_RESERVE8_BASE_IDX                                                                      1\n#define mmDAGB4_RESERVE9                                                                               0x027b\n#define mmDAGB4_RESERVE9_BASE_IDX                                                                      1\n#define mmDAGB4_RESERVE10                                                                              0x027c\n#define mmDAGB4_RESERVE10_BASE_IDX                                                                     1\n#define mmDAGB4_RESERVE11                                                                              0x027d\n#define mmDAGB4_RESERVE11_BASE_IDX                                                                     1\n#define mmDAGB4_RESERVE12                                                                              0x027e\n#define mmDAGB4_RESERVE12_BASE_IDX                                                                     1\n#define mmDAGB4_RESERVE13                                                                              0x027f\n#define mmDAGB4_RESERVE13_BASE_IDX                                                                     1\n\n\n\n\n#define mmMMEA0_DRAM_RD_CLI2GRP_MAP0                                                                   0x0280\n#define mmMMEA0_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA0_DRAM_RD_CLI2GRP_MAP1                                                                   0x0281\n#define mmMMEA0_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA0_DRAM_WR_CLI2GRP_MAP0                                                                   0x0282\n#define mmMMEA0_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA0_DRAM_WR_CLI2GRP_MAP1                                                                   0x0283\n#define mmMMEA0_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA0_DRAM_RD_GRP2VC_MAP                                                                     0x0284\n#define mmMMEA0_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA0_DRAM_WR_GRP2VC_MAP                                                                     0x0285\n#define mmMMEA0_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA0_DRAM_RD_LAZY                                                                           0x0286\n#define mmMMEA0_DRAM_RD_LAZY_BASE_IDX                                                                  1\n#define mmMMEA0_DRAM_WR_LAZY                                                                           0x0287\n#define mmMMEA0_DRAM_WR_LAZY_BASE_IDX                                                                  1\n#define mmMMEA0_DRAM_RD_CAM_CNTL                                                                       0x0288\n#define mmMMEA0_DRAM_RD_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA0_DRAM_WR_CAM_CNTL                                                                       0x0289\n#define mmMMEA0_DRAM_WR_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA0_DRAM_PAGE_BURST                                                                        0x028a\n#define mmMMEA0_DRAM_PAGE_BURST_BASE_IDX                                                               1\n#define mmMMEA0_DRAM_RD_PRI_AGE                                                                        0x028b\n#define mmMMEA0_DRAM_RD_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA0_DRAM_WR_PRI_AGE                                                                        0x028c\n#define mmMMEA0_DRAM_WR_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA0_DRAM_RD_PRI_QUEUING                                                                    0x028d\n#define mmMMEA0_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA0_DRAM_WR_PRI_QUEUING                                                                    0x028e\n#define mmMMEA0_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA0_DRAM_RD_PRI_FIXED                                                                      0x028f\n#define mmMMEA0_DRAM_RD_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA0_DRAM_WR_PRI_FIXED                                                                      0x0290\n#define mmMMEA0_DRAM_WR_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA0_DRAM_RD_PRI_URGENCY                                                                    0x0291\n#define mmMMEA0_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA0_DRAM_WR_PRI_URGENCY                                                                    0x0292\n#define mmMMEA0_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0293\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0294\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0295\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0296\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0297\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0298\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA0_GMI_RD_CLI2GRP_MAP0                                                                    0x0299\n#define mmMMEA0_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA0_GMI_RD_CLI2GRP_MAP1                                                                    0x029a\n#define mmMMEA0_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA0_GMI_WR_CLI2GRP_MAP0                                                                    0x029b\n#define mmMMEA0_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA0_GMI_WR_CLI2GRP_MAP1                                                                    0x029c\n#define mmMMEA0_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA0_GMI_RD_GRP2VC_MAP                                                                      0x029d\n#define mmMMEA0_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA0_GMI_WR_GRP2VC_MAP                                                                      0x029e\n#define mmMMEA0_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA0_GMI_RD_LAZY                                                                            0x029f\n#define mmMMEA0_GMI_RD_LAZY_BASE_IDX                                                                   1\n#define mmMMEA0_GMI_WR_LAZY                                                                            0x02a0\n#define mmMMEA0_GMI_WR_LAZY_BASE_IDX                                                                   1\n#define mmMMEA0_GMI_RD_CAM_CNTL                                                                        0x02a1\n#define mmMMEA0_GMI_RD_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA0_GMI_WR_CAM_CNTL                                                                        0x02a2\n#define mmMMEA0_GMI_WR_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA0_GMI_PAGE_BURST                                                                         0x02a3\n#define mmMMEA0_GMI_PAGE_BURST_BASE_IDX                                                                1\n#define mmMMEA0_GMI_RD_PRI_AGE                                                                         0x02a4\n#define mmMMEA0_GMI_RD_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA0_GMI_WR_PRI_AGE                                                                         0x02a5\n#define mmMMEA0_GMI_WR_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA0_GMI_RD_PRI_QUEUING                                                                     0x02a6\n#define mmMMEA0_GMI_RD_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA0_GMI_WR_PRI_QUEUING                                                                     0x02a7\n#define mmMMEA0_GMI_WR_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA0_GMI_RD_PRI_FIXED                                                                       0x02a8\n#define mmMMEA0_GMI_RD_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA0_GMI_WR_PRI_FIXED                                                                       0x02a9\n#define mmMMEA0_GMI_WR_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA0_GMI_RD_PRI_URGENCY                                                                     0x02aa\n#define mmMMEA0_GMI_RD_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA0_GMI_WR_PRI_URGENCY                                                                     0x02ab\n#define mmMMEA0_GMI_WR_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA0_GMI_RD_PRI_URGENCY_MASKING                                                             0x02ac\n#define mmMMEA0_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA0_GMI_WR_PRI_URGENCY_MASKING                                                             0x02ad\n#define mmMMEA0_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA0_GMI_RD_PRI_QUANT_PRI1                                                                  0x02ae\n#define mmMMEA0_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA0_GMI_RD_PRI_QUANT_PRI2                                                                  0x02af\n#define mmMMEA0_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA0_GMI_RD_PRI_QUANT_PRI3                                                                  0x02b0\n#define mmMMEA0_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA0_GMI_WR_PRI_QUANT_PRI1                                                                  0x02b1\n#define mmMMEA0_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA0_GMI_WR_PRI_QUANT_PRI2                                                                  0x02b2\n#define mmMMEA0_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA0_GMI_WR_PRI_QUANT_PRI3                                                                  0x02b3\n#define mmMMEA0_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA0_ADDRNORM_BASE_ADDR0                                                                    0x02b4\n#define mmMMEA0_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           1\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR0                                                                   0x02b5\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          1\n#define mmMMEA0_ADDRNORM_BASE_ADDR1                                                                    0x02b6\n#define mmMMEA0_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           1\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR1                                                                   0x02b7\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          1\n#define mmMMEA0_ADDRNORM_OFFSET_ADDR1                                                                  0x02b8\n#define mmMMEA0_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         1\n#define mmMMEA0_ADDRNORM_BASE_ADDR2                                                                    0x02b9\n#define mmMMEA0_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           1\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR2                                                                   0x02ba\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          1\n#define mmMMEA0_ADDRNORM_BASE_ADDR3                                                                    0x02bb\n#define mmMMEA0_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           1\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR3                                                                   0x02bc\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          1\n#define mmMMEA0_ADDRNORM_OFFSET_ADDR3                                                                  0x02bd\n#define mmMMEA0_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         1\n#define mmMMEA0_ADDRNORM_BASE_ADDR4                                                                    0x02be\n#define mmMMEA0_ADDRNORM_BASE_ADDR4_BASE_IDX                                                           1\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR4                                                                   0x02bf\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR4_BASE_IDX                                                          1\n#define mmMMEA0_ADDRNORM_BASE_ADDR5                                                                    0x02c0\n#define mmMMEA0_ADDRNORM_BASE_ADDR5_BASE_IDX                                                           1\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR5                                                                   0x02c1\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR5_BASE_IDX                                                          1\n#define mmMMEA0_ADDRNORM_OFFSET_ADDR5                                                                  0x02c2\n#define mmMMEA0_ADDRNORM_OFFSET_ADDR5_BASE_IDX                                                         1\n#define mmMMEA0_ADDRNORMDRAM_HOLE_CNTL                                                                 0x02c3\n#define mmMMEA0_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        1\n#define mmMMEA0_ADDRNORMGMI_HOLE_CNTL                                                                  0x02c4\n#define mmMMEA0_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         1\n#define mmMMEA0_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x02c5\n#define mmMMEA0_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  1\n#define mmMMEA0_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x02c6\n#define mmMMEA0_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDEC_BANK_CFG                                                                       0x02c7\n#define mmMMEA0_ADDRDEC_BANK_CFG_BASE_IDX                                                              1\n#define mmMMEA0_ADDRDEC_MISC_CFG                                                                       0x02c8\n#define mmMMEA0_ADDRDEC_MISC_CFG_BASE_IDX                                                              1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK0                                                            0x02c9\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK0_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK1                                                            0x02ca\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK1_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK2                                                            0x02cb\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK2_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK3                                                            0x02cc\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK3_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK4                                                            0x02cd\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK4_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK5                                                            0x02ce\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK5_BASE_IDX                                                   1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC                                                               0x02cf\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC2                                                              0x02d0\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC2_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS0                                                              0x02d1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS0_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS1                                                              0x02d2\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS1_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDECDRAM_HARVEST_ENABLE                                                             0x02d3\n#define mmMMEA0_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_BANK0                                                             0x02d4\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_BANK0_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_BANK1                                                             0x02d5\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_BANK1_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_BANK2                                                             0x02d6\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_BANK2_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_BANK3                                                             0x02d7\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_BANK3_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_BANK4                                                             0x02d8\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_BANK4_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_BANK5                                                             0x02d9\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_BANK5_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_PC                                                                0x02da\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_PC_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_PC2                                                               0x02db\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_PC2_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_CS0                                                               0x02dc\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_CS0_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_CS1                                                               0x02dd\n#define mmMMEA0_ADDRDECGMI_ADDR_HASH_CS1_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDECGMI_HARVEST_ENABLE                                                              0x02de\n#define mmMMEA0_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS0                                                                 0x02df\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS1                                                                 0x02e0\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS2                                                                 0x02e1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS3                                                                 0x02e2\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x02e3\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x02e4\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x02e5\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x02e6\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS01                                                                0x02e7\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS23                                                                0x02e8\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x02e9\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x02ea\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS01                                                                 0x02eb\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS23                                                                 0x02ec\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS01                                                                 0x02ed\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS23                                                                 0x02ee\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC0_ADDR_SEL2_CS01                                                                0x02ef\n#define mmMMEA0_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC0_ADDR_SEL2_CS23                                                                0x02f0\n#define mmMMEA0_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS01                                                               0x02f1\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS23                                                               0x02f2\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS01                                                               0x02f3\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS23                                                               0x02f4\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS01                                                                   0x02f5\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS23                                                                   0x02f6\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA0_ADDRDEC0_RM_SEL_SECCS01                                                                0x02f7\n#define mmMMEA0_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC0_RM_SEL_SECCS23                                                                0x02f8\n#define mmMMEA0_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS0                                                                 0x02f9\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS1                                                                 0x02fa\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS2                                                                 0x02fb\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS3                                                                 0x02fc\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x02fd\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x02fe\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x02ff\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x0300\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS01                                                                0x0301\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS23                                                                0x0302\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x0303\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x0304\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS01                                                                 0x0305\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS23                                                                 0x0306\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS01                                                                 0x0307\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS23                                                                 0x0308\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC1_ADDR_SEL2_CS01                                                                0x0309\n#define mmMMEA0_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_ADDR_SEL2_CS23                                                                0x030a\n#define mmMMEA0_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS01                                                               0x030b\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS23                                                               0x030c\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS01                                                               0x030d\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS23                                                               0x030e\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS01                                                                   0x030f\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS23                                                                   0x0310\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA0_ADDRDEC1_RM_SEL_SECCS01                                                                0x0311\n#define mmMMEA0_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC1_RM_SEL_SECCS23                                                                0x0312\n#define mmMMEA0_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_CS0                                                                 0x0313\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_CS1                                                                 0x0314\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_CS2                                                                 0x0315\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_CS3                                                                 0x0316\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x0317\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x0318\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x0319\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x031a\n#define mmMMEA0_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA0_ADDRDEC2_ADDR_MASK_CS01                                                                0x031b\n#define mmMMEA0_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC2_ADDR_MASK_CS23                                                                0x031c\n#define mmMMEA0_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x031d\n#define mmMMEA0_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x031e\n#define mmMMEA0_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA0_ADDRDEC2_ADDR_CFG_CS01                                                                 0x031f\n#define mmMMEA0_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC2_ADDR_CFG_CS23                                                                 0x0320\n#define mmMMEA0_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC2_ADDR_SEL_CS01                                                                 0x0321\n#define mmMMEA0_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC2_ADDR_SEL_CS23                                                                 0x0322\n#define mmMMEA0_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA0_ADDRDEC2_ADDR_SEL2_CS01                                                                0x0323\n#define mmMMEA0_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC2_ADDR_SEL2_CS23                                                                0x0324\n#define mmMMEA0_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC2_COL_SEL_LO_CS01                                                               0x0325\n#define mmMMEA0_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC2_COL_SEL_LO_CS23                                                               0x0326\n#define mmMMEA0_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC2_COL_SEL_HI_CS01                                                               0x0327\n#define mmMMEA0_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC2_COL_SEL_HI_CS23                                                               0x0328\n#define mmMMEA0_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA0_ADDRDEC2_RM_SEL_CS01                                                                   0x0329\n#define mmMMEA0_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA0_ADDRDEC2_RM_SEL_CS23                                                                   0x032a\n#define mmMMEA0_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA0_ADDRDEC2_RM_SEL_SECCS01                                                                0x032b\n#define mmMMEA0_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA0_ADDRDEC2_RM_SEL_SECCS23                                                                0x032c\n#define mmMMEA0_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA0_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x032d\n#define mmMMEA0_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      1\n#define mmMMEA0_ADDRNORMGMI_GLOBAL_CNTL                                                                0x032e\n#define mmMMEA0_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       1\n#define mmMMEA0_IO_RD_CLI2GRP_MAP0                                                                     0x0355\n#define mmMMEA0_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA0_IO_RD_CLI2GRP_MAP1                                                                     0x0356\n#define mmMMEA0_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA0_IO_WR_CLI2GRP_MAP0                                                                     0x0357\n#define mmMMEA0_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA0_IO_WR_CLI2GRP_MAP1                                                                     0x0358\n#define mmMMEA0_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA0_IO_RD_COMBINE_FLUSH                                                                    0x0359\n#define mmMMEA0_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA0_IO_WR_COMBINE_FLUSH                                                                    0x035a\n#define mmMMEA0_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA0_IO_GROUP_BURST                                                                         0x035b\n#define mmMMEA0_IO_GROUP_BURST_BASE_IDX                                                                1\n#define mmMMEA0_IO_RD_PRI_AGE                                                                          0x035c\n#define mmMMEA0_IO_RD_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA0_IO_WR_PRI_AGE                                                                          0x035d\n#define mmMMEA0_IO_WR_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA0_IO_RD_PRI_QUEUING                                                                      0x035e\n#define mmMMEA0_IO_RD_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA0_IO_WR_PRI_QUEUING                                                                      0x035f\n#define mmMMEA0_IO_WR_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA0_IO_RD_PRI_FIXED                                                                        0x0360\n#define mmMMEA0_IO_RD_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA0_IO_WR_PRI_FIXED                                                                        0x0361\n#define mmMMEA0_IO_WR_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA0_IO_RD_PRI_URGENCY                                                                      0x0362\n#define mmMMEA0_IO_RD_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA0_IO_WR_PRI_URGENCY                                                                      0x0363\n#define mmMMEA0_IO_WR_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA0_IO_RD_PRI_URGENCY_MASKING                                                              0x0364\n#define mmMMEA0_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA0_IO_WR_PRI_URGENCY_MASKING                                                              0x0365\n#define mmMMEA0_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI1                                                                   0x0366\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI2                                                                   0x0367\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI3                                                                   0x0368\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI1                                                                   0x0369\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI2                                                                   0x036a\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI3                                                                   0x036b\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA0_SDP_ARB_DRAM                                                                           0x036c\n#define mmMMEA0_SDP_ARB_DRAM_BASE_IDX                                                                  1\n#define mmMMEA0_SDP_ARB_GMI                                                                            0x036d\n#define mmMMEA0_SDP_ARB_GMI_BASE_IDX                                                                   1\n#define mmMMEA0_SDP_ARB_FINAL                                                                          0x036e\n#define mmMMEA0_SDP_ARB_FINAL_BASE_IDX                                                                 1\n#define mmMMEA0_SDP_DRAM_PRIORITY                                                                      0x036f\n#define mmMMEA0_SDP_DRAM_PRIORITY_BASE_IDX                                                             1\n#define mmMMEA0_SDP_GMI_PRIORITY                                                                       0x0370\n#define mmMMEA0_SDP_GMI_PRIORITY_BASE_IDX                                                              1\n#define mmMMEA0_SDP_IO_PRIORITY                                                                        0x0371\n#define mmMMEA0_SDP_IO_PRIORITY_BASE_IDX                                                               1\n#define mmMMEA0_SDP_CREDITS                                                                            0x0372\n#define mmMMEA0_SDP_CREDITS_BASE_IDX                                                                   1\n#define mmMMEA0_SDP_TAG_RESERVE0                                                                       0x0373\n#define mmMMEA0_SDP_TAG_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA0_SDP_TAG_RESERVE1                                                                       0x0374\n#define mmMMEA0_SDP_TAG_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA0_SDP_VCC_RESERVE0                                                                       0x0375\n#define mmMMEA0_SDP_VCC_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA0_SDP_VCC_RESERVE1                                                                       0x0376\n#define mmMMEA0_SDP_VCC_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA0_SDP_VCD_RESERVE0                                                                       0x0377\n#define mmMMEA0_SDP_VCD_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA0_SDP_VCD_RESERVE1                                                                       0x0378\n#define mmMMEA0_SDP_VCD_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA0_SDP_REQ_CNTL                                                                           0x0379\n#define mmMMEA0_SDP_REQ_CNTL_BASE_IDX                                                                  1\n#define mmMMEA0_MISC                                                                                   0x037a\n#define mmMMEA0_MISC_BASE_IDX                                                                          1\n#define mmMMEA0_LATENCY_SAMPLING                                                                       0x037b\n#define mmMMEA0_LATENCY_SAMPLING_BASE_IDX                                                              1\n#define mmMMEA0_PERFCOUNTER_LO                                                                         0x037c\n#define mmMMEA0_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmMMEA0_PERFCOUNTER_HI                                                                         0x037d\n#define mmMMEA0_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmMMEA0_PERFCOUNTER0_CFG                                                                       0x037e\n#define mmMMEA0_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmMMEA0_PERFCOUNTER1_CFG                                                                       0x037f\n#define mmMMEA0_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmMMEA0_PERFCOUNTER_RSLT_CNTL                                                                  0x0380\n#define mmMMEA0_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmMMEA0_EDC_CNT                                                                                0x0386\n#define mmMMEA0_EDC_CNT_BASE_IDX                                                                       1\n#define mmMMEA0_EDC_CNT2                                                                               0x0387\n#define mmMMEA0_EDC_CNT2_BASE_IDX                                                                      1\n#define mmMMEA0_DSM_CNTL                                                                               0x0388\n#define mmMMEA0_DSM_CNTL_BASE_IDX                                                                      1\n#define mmMMEA0_DSM_CNTLA                                                                              0x0389\n#define mmMMEA0_DSM_CNTLA_BASE_IDX                                                                     1\n#define mmMMEA0_DSM_CNTLB                                                                              0x038a\n#define mmMMEA0_DSM_CNTLB_BASE_IDX                                                                     1\n#define mmMMEA0_DSM_CNTL2                                                                              0x038b\n#define mmMMEA0_DSM_CNTL2_BASE_IDX                                                                     1\n#define mmMMEA0_DSM_CNTL2A                                                                             0x038c\n#define mmMMEA0_DSM_CNTL2A_BASE_IDX                                                                    1\n#define mmMMEA0_DSM_CNTL2B                                                                             0x038d\n#define mmMMEA0_DSM_CNTL2B_BASE_IDX                                                                    1\n#define mmMMEA0_CGTT_CLK_CTRL                                                                          0x038f\n#define mmMMEA0_CGTT_CLK_CTRL_BASE_IDX                                                                 1\n#define mmMMEA0_EDC_MODE                                                                               0x0390\n#define mmMMEA0_EDC_MODE_BASE_IDX                                                                      1\n#define mmMMEA0_ERR_STATUS                                                                             0x0391\n#define mmMMEA0_ERR_STATUS_BASE_IDX                                                                    1\n#define mmMMEA0_MISC2                                                                                  0x0392\n#define mmMMEA0_MISC2_BASE_IDX                                                                         1\n#define mmMMEA0_ADDRDEC_SELECT                                                                         0x0393\n#define mmMMEA0_ADDRDEC_SELECT_BASE_IDX                                                                1\n#define mmMMEA0_EDC_CNT3                                                                               0x0394\n#define mmMMEA0_EDC_CNT3_BASE_IDX                                                                      1\n\n\n\n\n#define mmMMEA1_DRAM_RD_CLI2GRP_MAP0                                                                   0x03c0\n#define mmMMEA1_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA1_DRAM_RD_CLI2GRP_MAP1                                                                   0x03c1\n#define mmMMEA1_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA1_DRAM_WR_CLI2GRP_MAP0                                                                   0x03c2\n#define mmMMEA1_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA1_DRAM_WR_CLI2GRP_MAP1                                                                   0x03c3\n#define mmMMEA1_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA1_DRAM_RD_GRP2VC_MAP                                                                     0x03c4\n#define mmMMEA1_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA1_DRAM_WR_GRP2VC_MAP                                                                     0x03c5\n#define mmMMEA1_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA1_DRAM_RD_LAZY                                                                           0x03c6\n#define mmMMEA1_DRAM_RD_LAZY_BASE_IDX                                                                  1\n#define mmMMEA1_DRAM_WR_LAZY                                                                           0x03c7\n#define mmMMEA1_DRAM_WR_LAZY_BASE_IDX                                                                  1\n#define mmMMEA1_DRAM_RD_CAM_CNTL                                                                       0x03c8\n#define mmMMEA1_DRAM_RD_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA1_DRAM_WR_CAM_CNTL                                                                       0x03c9\n#define mmMMEA1_DRAM_WR_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA1_DRAM_PAGE_BURST                                                                        0x03ca\n#define mmMMEA1_DRAM_PAGE_BURST_BASE_IDX                                                               1\n#define mmMMEA1_DRAM_RD_PRI_AGE                                                                        0x03cb\n#define mmMMEA1_DRAM_RD_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA1_DRAM_WR_PRI_AGE                                                                        0x03cc\n#define mmMMEA1_DRAM_WR_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA1_DRAM_RD_PRI_QUEUING                                                                    0x03cd\n#define mmMMEA1_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA1_DRAM_WR_PRI_QUEUING                                                                    0x03ce\n#define mmMMEA1_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA1_DRAM_RD_PRI_FIXED                                                                      0x03cf\n#define mmMMEA1_DRAM_RD_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA1_DRAM_WR_PRI_FIXED                                                                      0x03d0\n#define mmMMEA1_DRAM_WR_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA1_DRAM_RD_PRI_URGENCY                                                                    0x03d1\n#define mmMMEA1_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA1_DRAM_WR_PRI_URGENCY                                                                    0x03d2\n#define mmMMEA1_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI1                                                                 0x03d3\n#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI2                                                                 0x03d4\n#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI3                                                                 0x03d5\n#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI1                                                                 0x03d6\n#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI2                                                                 0x03d7\n#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI3                                                                 0x03d8\n#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA1_GMI_RD_CLI2GRP_MAP0                                                                    0x03d9\n#define mmMMEA1_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA1_GMI_RD_CLI2GRP_MAP1                                                                    0x03da\n#define mmMMEA1_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA1_GMI_WR_CLI2GRP_MAP0                                                                    0x03db\n#define mmMMEA1_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA1_GMI_WR_CLI2GRP_MAP1                                                                    0x03dc\n#define mmMMEA1_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA1_GMI_RD_GRP2VC_MAP                                                                      0x03dd\n#define mmMMEA1_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA1_GMI_WR_GRP2VC_MAP                                                                      0x03de\n#define mmMMEA1_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA1_GMI_RD_LAZY                                                                            0x03df\n#define mmMMEA1_GMI_RD_LAZY_BASE_IDX                                                                   1\n#define mmMMEA1_GMI_WR_LAZY                                                                            0x03e0\n#define mmMMEA1_GMI_WR_LAZY_BASE_IDX                                                                   1\n#define mmMMEA1_GMI_RD_CAM_CNTL                                                                        0x03e1\n#define mmMMEA1_GMI_RD_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA1_GMI_WR_CAM_CNTL                                                                        0x03e2\n#define mmMMEA1_GMI_WR_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA1_GMI_PAGE_BURST                                                                         0x03e3\n#define mmMMEA1_GMI_PAGE_BURST_BASE_IDX                                                                1\n#define mmMMEA1_GMI_RD_PRI_AGE                                                                         0x03e4\n#define mmMMEA1_GMI_RD_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA1_GMI_WR_PRI_AGE                                                                         0x03e5\n#define mmMMEA1_GMI_WR_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA1_GMI_RD_PRI_QUEUING                                                                     0x03e6\n#define mmMMEA1_GMI_RD_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA1_GMI_WR_PRI_QUEUING                                                                     0x03e7\n#define mmMMEA1_GMI_WR_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA1_GMI_RD_PRI_FIXED                                                                       0x03e8\n#define mmMMEA1_GMI_RD_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA1_GMI_WR_PRI_FIXED                                                                       0x03e9\n#define mmMMEA1_GMI_WR_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA1_GMI_RD_PRI_URGENCY                                                                     0x03ea\n#define mmMMEA1_GMI_RD_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA1_GMI_WR_PRI_URGENCY                                                                     0x03eb\n#define mmMMEA1_GMI_WR_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA1_GMI_RD_PRI_URGENCY_MASKING                                                             0x03ec\n#define mmMMEA1_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA1_GMI_WR_PRI_URGENCY_MASKING                                                             0x03ed\n#define mmMMEA1_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA1_GMI_RD_PRI_QUANT_PRI1                                                                  0x03ee\n#define mmMMEA1_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA1_GMI_RD_PRI_QUANT_PRI2                                                                  0x03ef\n#define mmMMEA1_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA1_GMI_RD_PRI_QUANT_PRI3                                                                  0x03f0\n#define mmMMEA1_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA1_GMI_WR_PRI_QUANT_PRI1                                                                  0x03f1\n#define mmMMEA1_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA1_GMI_WR_PRI_QUANT_PRI2                                                                  0x03f2\n#define mmMMEA1_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA1_GMI_WR_PRI_QUANT_PRI3                                                                  0x03f3\n#define mmMMEA1_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA1_ADDRNORM_BASE_ADDR0                                                                    0x03f4\n#define mmMMEA1_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           1\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR0                                                                   0x03f5\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          1\n#define mmMMEA1_ADDRNORM_BASE_ADDR1                                                                    0x03f6\n#define mmMMEA1_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           1\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR1                                                                   0x03f7\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          1\n#define mmMMEA1_ADDRNORM_OFFSET_ADDR1                                                                  0x03f8\n#define mmMMEA1_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         1\n#define mmMMEA1_ADDRNORM_BASE_ADDR2                                                                    0x03f9\n#define mmMMEA1_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           1\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR2                                                                   0x03fa\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          1\n#define mmMMEA1_ADDRNORM_BASE_ADDR3                                                                    0x03fb\n#define mmMMEA1_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           1\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR3                                                                   0x03fc\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          1\n#define mmMMEA1_ADDRNORM_OFFSET_ADDR3                                                                  0x03fd\n#define mmMMEA1_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         1\n#define mmMMEA1_ADDRNORM_BASE_ADDR4                                                                    0x03fe\n#define mmMMEA1_ADDRNORM_BASE_ADDR4_BASE_IDX                                                           1\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR4                                                                   0x03ff\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR4_BASE_IDX                                                          1\n#define mmMMEA1_ADDRNORM_BASE_ADDR5                                                                    0x0400\n#define mmMMEA1_ADDRNORM_BASE_ADDR5_BASE_IDX                                                           1\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR5                                                                   0x0401\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR5_BASE_IDX                                                          1\n#define mmMMEA1_ADDRNORM_OFFSET_ADDR5                                                                  0x0402\n#define mmMMEA1_ADDRNORM_OFFSET_ADDR5_BASE_IDX                                                         1\n#define mmMMEA1_ADDRNORMDRAM_HOLE_CNTL                                                                 0x0403\n#define mmMMEA1_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        1\n#define mmMMEA1_ADDRNORMGMI_HOLE_CNTL                                                                  0x0404\n#define mmMMEA1_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         1\n#define mmMMEA1_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x0405\n#define mmMMEA1_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  1\n#define mmMMEA1_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x0406\n#define mmMMEA1_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   1\n#define mmMMEA1_ADDRDEC_BANK_CFG                                                                       0x0407\n#define mmMMEA1_ADDRDEC_BANK_CFG_BASE_IDX                                                              1\n#define mmMMEA1_ADDRDEC_MISC_CFG                                                                       0x0408\n#define mmMMEA1_ADDRDEC_MISC_CFG_BASE_IDX                                                              1\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK0                                                            0x0409\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK0_BASE_IDX                                                   1\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK1                                                            0x040a\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK1_BASE_IDX                                                   1\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK2                                                            0x040b\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK2_BASE_IDX                                                   1\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK3                                                            0x040c\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK3_BASE_IDX                                                   1\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK4                                                            0x040d\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK4_BASE_IDX                                                   1\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK5                                                            0x040e\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK5_BASE_IDX                                                   1\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC                                                               0x040f\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC2                                                              0x0410\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC2_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS0                                                              0x0411\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS0_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS1                                                              0x0412\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS1_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDECDRAM_HARVEST_ENABLE                                                             0x0413\n#define mmMMEA1_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_BANK0                                                             0x0414\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_BANK0_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_BANK1                                                             0x0415\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_BANK1_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_BANK2                                                             0x0416\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_BANK2_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_BANK3                                                             0x0417\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_BANK3_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_BANK4                                                             0x0418\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_BANK4_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_BANK5                                                             0x0419\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_BANK5_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_PC                                                                0x041a\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_PC_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_PC2                                                               0x041b\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_PC2_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_CS0                                                               0x041c\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_CS0_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_CS1                                                               0x041d\n#define mmMMEA1_ADDRDECGMI_ADDR_HASH_CS1_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDECGMI_HARVEST_ENABLE                                                              0x041e\n#define mmMMEA1_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS0                                                                 0x041f\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS1                                                                 0x0420\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS2                                                                 0x0421\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS3                                                                 0x0422\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x0423\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x0424\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x0425\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x0426\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_CS01                                                                0x0427\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_CS23                                                                0x0428\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x0429\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x042a\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDEC0_ADDR_CFG_CS01                                                                 0x042b\n#define mmMMEA1_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC0_ADDR_CFG_CS23                                                                 0x042c\n#define mmMMEA1_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC0_ADDR_SEL_CS01                                                                 0x042d\n#define mmMMEA1_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC0_ADDR_SEL_CS23                                                                 0x042e\n#define mmMMEA1_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC0_ADDR_SEL2_CS01                                                                0x042f\n#define mmMMEA1_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC0_ADDR_SEL2_CS23                                                                0x0430\n#define mmMMEA1_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC0_COL_SEL_LO_CS01                                                               0x0431\n#define mmMMEA1_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDEC0_COL_SEL_LO_CS23                                                               0x0432\n#define mmMMEA1_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDEC0_COL_SEL_HI_CS01                                                               0x0433\n#define mmMMEA1_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDEC0_COL_SEL_HI_CS23                                                               0x0434\n#define mmMMEA1_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDEC0_RM_SEL_CS01                                                                   0x0435\n#define mmMMEA1_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA1_ADDRDEC0_RM_SEL_CS23                                                                   0x0436\n#define mmMMEA1_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA1_ADDRDEC0_RM_SEL_SECCS01                                                                0x0437\n#define mmMMEA1_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC0_RM_SEL_SECCS23                                                                0x0438\n#define mmMMEA1_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS0                                                                 0x0439\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS1                                                                 0x043a\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS2                                                                 0x043b\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS3                                                                 0x043c\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x043d\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x043e\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x043f\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x0440\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_CS01                                                                0x0441\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_CS23                                                                0x0442\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x0443\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x0444\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDEC1_ADDR_CFG_CS01                                                                 0x0445\n#define mmMMEA1_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC1_ADDR_CFG_CS23                                                                 0x0446\n#define mmMMEA1_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC1_ADDR_SEL_CS01                                                                 0x0447\n#define mmMMEA1_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC1_ADDR_SEL_CS23                                                                 0x0448\n#define mmMMEA1_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC1_ADDR_SEL2_CS01                                                                0x0449\n#define mmMMEA1_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC1_ADDR_SEL2_CS23                                                                0x044a\n#define mmMMEA1_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC1_COL_SEL_LO_CS01                                                               0x044b\n#define mmMMEA1_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDEC1_COL_SEL_LO_CS23                                                               0x044c\n#define mmMMEA1_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDEC1_COL_SEL_HI_CS01                                                               0x044d\n#define mmMMEA1_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDEC1_COL_SEL_HI_CS23                                                               0x044e\n#define mmMMEA1_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDEC1_RM_SEL_CS01                                                                   0x044f\n#define mmMMEA1_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA1_ADDRDEC1_RM_SEL_CS23                                                                   0x0450\n#define mmMMEA1_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA1_ADDRDEC1_RM_SEL_SECCS01                                                                0x0451\n#define mmMMEA1_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC1_RM_SEL_SECCS23                                                                0x0452\n#define mmMMEA1_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_CS0                                                                 0x0453\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_CS1                                                                 0x0454\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_CS2                                                                 0x0455\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_CS3                                                                 0x0456\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x0457\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x0458\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x0459\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x045a\n#define mmMMEA1_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA1_ADDRDEC2_ADDR_MASK_CS01                                                                0x045b\n#define mmMMEA1_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC2_ADDR_MASK_CS23                                                                0x045c\n#define mmMMEA1_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x045d\n#define mmMMEA1_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x045e\n#define mmMMEA1_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA1_ADDRDEC2_ADDR_CFG_CS01                                                                 0x045f\n#define mmMMEA1_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC2_ADDR_CFG_CS23                                                                 0x0460\n#define mmMMEA1_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC2_ADDR_SEL_CS01                                                                 0x0461\n#define mmMMEA1_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC2_ADDR_SEL_CS23                                                                 0x0462\n#define mmMMEA1_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA1_ADDRDEC2_ADDR_SEL2_CS01                                                                0x0463\n#define mmMMEA1_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC2_ADDR_SEL2_CS23                                                                0x0464\n#define mmMMEA1_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC2_COL_SEL_LO_CS01                                                               0x0465\n#define mmMMEA1_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDEC2_COL_SEL_LO_CS23                                                               0x0466\n#define mmMMEA1_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDEC2_COL_SEL_HI_CS01                                                               0x0467\n#define mmMMEA1_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDEC2_COL_SEL_HI_CS23                                                               0x0468\n#define mmMMEA1_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA1_ADDRDEC2_RM_SEL_CS01                                                                   0x0469\n#define mmMMEA1_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA1_ADDRDEC2_RM_SEL_CS23                                                                   0x046a\n#define mmMMEA1_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA1_ADDRDEC2_RM_SEL_SECCS01                                                                0x046b\n#define mmMMEA1_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA1_ADDRDEC2_RM_SEL_SECCS23                                                                0x046c\n#define mmMMEA1_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA1_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x046d\n#define mmMMEA1_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      1\n#define mmMMEA1_ADDRNORMGMI_GLOBAL_CNTL                                                                0x046e\n#define mmMMEA1_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       1\n#define mmMMEA1_IO_RD_CLI2GRP_MAP0                                                                     0x0495\n#define mmMMEA1_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA1_IO_RD_CLI2GRP_MAP1                                                                     0x0496\n#define mmMMEA1_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA1_IO_WR_CLI2GRP_MAP0                                                                     0x0497\n#define mmMMEA1_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA1_IO_WR_CLI2GRP_MAP1                                                                     0x0498\n#define mmMMEA1_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA1_IO_RD_COMBINE_FLUSH                                                                    0x0499\n#define mmMMEA1_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA1_IO_WR_COMBINE_FLUSH                                                                    0x049a\n#define mmMMEA1_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA1_IO_GROUP_BURST                                                                         0x049b\n#define mmMMEA1_IO_GROUP_BURST_BASE_IDX                                                                1\n#define mmMMEA1_IO_RD_PRI_AGE                                                                          0x049c\n#define mmMMEA1_IO_RD_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA1_IO_WR_PRI_AGE                                                                          0x049d\n#define mmMMEA1_IO_WR_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA1_IO_RD_PRI_QUEUING                                                                      0x049e\n#define mmMMEA1_IO_RD_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA1_IO_WR_PRI_QUEUING                                                                      0x049f\n#define mmMMEA1_IO_WR_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA1_IO_RD_PRI_FIXED                                                                        0x04a0\n#define mmMMEA1_IO_RD_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA1_IO_WR_PRI_FIXED                                                                        0x04a1\n#define mmMMEA1_IO_WR_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA1_IO_RD_PRI_URGENCY                                                                      0x04a2\n#define mmMMEA1_IO_RD_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA1_IO_WR_PRI_URGENCY                                                                      0x04a3\n#define mmMMEA1_IO_WR_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA1_IO_RD_PRI_URGENCY_MASKING                                                              0x04a4\n#define mmMMEA1_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA1_IO_WR_PRI_URGENCY_MASKING                                                              0x04a5\n#define mmMMEA1_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA1_IO_RD_PRI_QUANT_PRI1                                                                   0x04a6\n#define mmMMEA1_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA1_IO_RD_PRI_QUANT_PRI2                                                                   0x04a7\n#define mmMMEA1_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA1_IO_RD_PRI_QUANT_PRI3                                                                   0x04a8\n#define mmMMEA1_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA1_IO_WR_PRI_QUANT_PRI1                                                                   0x04a9\n#define mmMMEA1_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA1_IO_WR_PRI_QUANT_PRI2                                                                   0x04aa\n#define mmMMEA1_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA1_IO_WR_PRI_QUANT_PRI3                                                                   0x04ab\n#define mmMMEA1_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA1_SDP_ARB_DRAM                                                                           0x04ac\n#define mmMMEA1_SDP_ARB_DRAM_BASE_IDX                                                                  1\n#define mmMMEA1_SDP_ARB_GMI                                                                            0x04ad\n#define mmMMEA1_SDP_ARB_GMI_BASE_IDX                                                                   1\n#define mmMMEA1_SDP_ARB_FINAL                                                                          0x04ae\n#define mmMMEA1_SDP_ARB_FINAL_BASE_IDX                                                                 1\n#define mmMMEA1_SDP_DRAM_PRIORITY                                                                      0x04af\n#define mmMMEA1_SDP_DRAM_PRIORITY_BASE_IDX                                                             1\n#define mmMMEA1_SDP_GMI_PRIORITY                                                                       0x04b0\n#define mmMMEA1_SDP_GMI_PRIORITY_BASE_IDX                                                              1\n#define mmMMEA1_SDP_IO_PRIORITY                                                                        0x04b1\n#define mmMMEA1_SDP_IO_PRIORITY_BASE_IDX                                                               1\n#define mmMMEA1_SDP_CREDITS                                                                            0x04b2\n#define mmMMEA1_SDP_CREDITS_BASE_IDX                                                                   1\n#define mmMMEA1_SDP_TAG_RESERVE0                                                                       0x04b3\n#define mmMMEA1_SDP_TAG_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA1_SDP_TAG_RESERVE1                                                                       0x04b4\n#define mmMMEA1_SDP_TAG_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA1_SDP_VCC_RESERVE0                                                                       0x04b5\n#define mmMMEA1_SDP_VCC_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA1_SDP_VCC_RESERVE1                                                                       0x04b6\n#define mmMMEA1_SDP_VCC_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA1_SDP_VCD_RESERVE0                                                                       0x04b7\n#define mmMMEA1_SDP_VCD_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA1_SDP_VCD_RESERVE1                                                                       0x04b8\n#define mmMMEA1_SDP_VCD_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA1_SDP_REQ_CNTL                                                                           0x04b9\n#define mmMMEA1_SDP_REQ_CNTL_BASE_IDX                                                                  1\n#define mmMMEA1_MISC                                                                                   0x04ba\n#define mmMMEA1_MISC_BASE_IDX                                                                          1\n#define mmMMEA1_LATENCY_SAMPLING                                                                       0x04bb\n#define mmMMEA1_LATENCY_SAMPLING_BASE_IDX                                                              1\n#define mmMMEA1_PERFCOUNTER_LO                                                                         0x04bc\n#define mmMMEA1_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmMMEA1_PERFCOUNTER_HI                                                                         0x04bd\n#define mmMMEA1_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmMMEA1_PERFCOUNTER0_CFG                                                                       0x04be\n#define mmMMEA1_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmMMEA1_PERFCOUNTER1_CFG                                                                       0x04bf\n#define mmMMEA1_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmMMEA1_PERFCOUNTER_RSLT_CNTL                                                                  0x04c0\n#define mmMMEA1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmMMEA1_EDC_CNT                                                                                0x04c6\n#define mmMMEA1_EDC_CNT_BASE_IDX                                                                       1\n#define mmMMEA1_EDC_CNT2                                                                               0x04c7\n#define mmMMEA1_EDC_CNT2_BASE_IDX                                                                      1\n#define mmMMEA1_DSM_CNTL                                                                               0x04c8\n#define mmMMEA1_DSM_CNTL_BASE_IDX                                                                      1\n#define mmMMEA1_DSM_CNTLA                                                                              0x04c9\n#define mmMMEA1_DSM_CNTLA_BASE_IDX                                                                     1\n#define mmMMEA1_DSM_CNTLB                                                                              0x04ca\n#define mmMMEA1_DSM_CNTLB_BASE_IDX                                                                     1\n#define mmMMEA1_DSM_CNTL2                                                                              0x04cb\n#define mmMMEA1_DSM_CNTL2_BASE_IDX                                                                     1\n#define mmMMEA1_DSM_CNTL2A                                                                             0x04cc\n#define mmMMEA1_DSM_CNTL2A_BASE_IDX                                                                    1\n#define mmMMEA1_DSM_CNTL2B                                                                             0x04cd\n#define mmMMEA1_DSM_CNTL2B_BASE_IDX                                                                    1\n#define mmMMEA1_CGTT_CLK_CTRL                                                                          0x04cf\n#define mmMMEA1_CGTT_CLK_CTRL_BASE_IDX                                                                 1\n#define mmMMEA1_EDC_MODE                                                                               0x04d0\n#define mmMMEA1_EDC_MODE_BASE_IDX                                                                      1\n#define mmMMEA1_ERR_STATUS                                                                             0x04d1\n#define mmMMEA1_ERR_STATUS_BASE_IDX                                                                    1\n#define mmMMEA1_MISC2                                                                                  0x04d2\n#define mmMMEA1_MISC2_BASE_IDX                                                                         1\n#define mmMMEA1_ADDRDEC_SELECT                                                                         0x04d3\n#define mmMMEA1_ADDRDEC_SELECT_BASE_IDX                                                                1\n#define mmMMEA1_EDC_CNT3                                                                               0x04d4\n#define mmMMEA1_EDC_CNT3_BASE_IDX                                                                      1\n\n\n\n\n#define mmMMEA2_DRAM_RD_CLI2GRP_MAP0                                                                   0x0500\n#define mmMMEA2_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA2_DRAM_RD_CLI2GRP_MAP1                                                                   0x0501\n#define mmMMEA2_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA2_DRAM_WR_CLI2GRP_MAP0                                                                   0x0502\n#define mmMMEA2_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA2_DRAM_WR_CLI2GRP_MAP1                                                                   0x0503\n#define mmMMEA2_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA2_DRAM_RD_GRP2VC_MAP                                                                     0x0504\n#define mmMMEA2_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA2_DRAM_WR_GRP2VC_MAP                                                                     0x0505\n#define mmMMEA2_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA2_DRAM_RD_LAZY                                                                           0x0506\n#define mmMMEA2_DRAM_RD_LAZY_BASE_IDX                                                                  1\n#define mmMMEA2_DRAM_WR_LAZY                                                                           0x0507\n#define mmMMEA2_DRAM_WR_LAZY_BASE_IDX                                                                  1\n#define mmMMEA2_DRAM_RD_CAM_CNTL                                                                       0x0508\n#define mmMMEA2_DRAM_RD_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA2_DRAM_WR_CAM_CNTL                                                                       0x0509\n#define mmMMEA2_DRAM_WR_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA2_DRAM_PAGE_BURST                                                                        0x050a\n#define mmMMEA2_DRAM_PAGE_BURST_BASE_IDX                                                               1\n#define mmMMEA2_DRAM_RD_PRI_AGE                                                                        0x050b\n#define mmMMEA2_DRAM_RD_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA2_DRAM_WR_PRI_AGE                                                                        0x050c\n#define mmMMEA2_DRAM_WR_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA2_DRAM_RD_PRI_QUEUING                                                                    0x050d\n#define mmMMEA2_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA2_DRAM_WR_PRI_QUEUING                                                                    0x050e\n#define mmMMEA2_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA2_DRAM_RD_PRI_FIXED                                                                      0x050f\n#define mmMMEA2_DRAM_RD_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA2_DRAM_WR_PRI_FIXED                                                                      0x0510\n#define mmMMEA2_DRAM_WR_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA2_DRAM_RD_PRI_URGENCY                                                                    0x0511\n#define mmMMEA2_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA2_DRAM_WR_PRI_URGENCY                                                                    0x0512\n#define mmMMEA2_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA2_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0513\n#define mmMMEA2_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA2_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0514\n#define mmMMEA2_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA2_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0515\n#define mmMMEA2_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA2_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0516\n#define mmMMEA2_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA2_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0517\n#define mmMMEA2_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA2_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0518\n#define mmMMEA2_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA2_GMI_RD_CLI2GRP_MAP0                                                                    0x0519\n#define mmMMEA2_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA2_GMI_RD_CLI2GRP_MAP1                                                                    0x051a\n#define mmMMEA2_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA2_GMI_WR_CLI2GRP_MAP0                                                                    0x051b\n#define mmMMEA2_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA2_GMI_WR_CLI2GRP_MAP1                                                                    0x051c\n#define mmMMEA2_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA2_GMI_RD_GRP2VC_MAP                                                                      0x051d\n#define mmMMEA2_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA2_GMI_WR_GRP2VC_MAP                                                                      0x051e\n#define mmMMEA2_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA2_GMI_RD_LAZY                                                                            0x051f\n#define mmMMEA2_GMI_RD_LAZY_BASE_IDX                                                                   1\n#define mmMMEA2_GMI_WR_LAZY                                                                            0x0520\n#define mmMMEA2_GMI_WR_LAZY_BASE_IDX                                                                   1\n#define mmMMEA2_GMI_RD_CAM_CNTL                                                                        0x0521\n#define mmMMEA2_GMI_RD_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA2_GMI_WR_CAM_CNTL                                                                        0x0522\n#define mmMMEA2_GMI_WR_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA2_GMI_PAGE_BURST                                                                         0x0523\n#define mmMMEA2_GMI_PAGE_BURST_BASE_IDX                                                                1\n#define mmMMEA2_GMI_RD_PRI_AGE                                                                         0x0524\n#define mmMMEA2_GMI_RD_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA2_GMI_WR_PRI_AGE                                                                         0x0525\n#define mmMMEA2_GMI_WR_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA2_GMI_RD_PRI_QUEUING                                                                     0x0526\n#define mmMMEA2_GMI_RD_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA2_GMI_WR_PRI_QUEUING                                                                     0x0527\n#define mmMMEA2_GMI_WR_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA2_GMI_RD_PRI_FIXED                                                                       0x0528\n#define mmMMEA2_GMI_RD_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA2_GMI_WR_PRI_FIXED                                                                       0x0529\n#define mmMMEA2_GMI_WR_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA2_GMI_RD_PRI_URGENCY                                                                     0x052a\n#define mmMMEA2_GMI_RD_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA2_GMI_WR_PRI_URGENCY                                                                     0x052b\n#define mmMMEA2_GMI_WR_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA2_GMI_RD_PRI_URGENCY_MASKING                                                             0x052c\n#define mmMMEA2_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA2_GMI_WR_PRI_URGENCY_MASKING                                                             0x052d\n#define mmMMEA2_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA2_GMI_RD_PRI_QUANT_PRI1                                                                  0x052e\n#define mmMMEA2_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA2_GMI_RD_PRI_QUANT_PRI2                                                                  0x052f\n#define mmMMEA2_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA2_GMI_RD_PRI_QUANT_PRI3                                                                  0x0530\n#define mmMMEA2_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA2_GMI_WR_PRI_QUANT_PRI1                                                                  0x0531\n#define mmMMEA2_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA2_GMI_WR_PRI_QUANT_PRI2                                                                  0x0532\n#define mmMMEA2_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA2_GMI_WR_PRI_QUANT_PRI3                                                                  0x0533\n#define mmMMEA2_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA2_ADDRNORM_BASE_ADDR0                                                                    0x0534\n#define mmMMEA2_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           1\n#define mmMMEA2_ADDRNORM_LIMIT_ADDR0                                                                   0x0535\n#define mmMMEA2_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          1\n#define mmMMEA2_ADDRNORM_BASE_ADDR1                                                                    0x0536\n#define mmMMEA2_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           1\n#define mmMMEA2_ADDRNORM_LIMIT_ADDR1                                                                   0x0537\n#define mmMMEA2_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          1\n#define mmMMEA2_ADDRNORM_OFFSET_ADDR1                                                                  0x0538\n#define mmMMEA2_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         1\n#define mmMMEA2_ADDRNORM_BASE_ADDR2                                                                    0x0539\n#define mmMMEA2_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           1\n#define mmMMEA2_ADDRNORM_LIMIT_ADDR2                                                                   0x053a\n#define mmMMEA2_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          1\n#define mmMMEA2_ADDRNORM_BASE_ADDR3                                                                    0x053b\n#define mmMMEA2_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           1\n#define mmMMEA2_ADDRNORM_LIMIT_ADDR3                                                                   0x053c\n#define mmMMEA2_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          1\n#define mmMMEA2_ADDRNORM_OFFSET_ADDR3                                                                  0x053d\n#define mmMMEA2_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         1\n#define mmMMEA2_ADDRNORM_BASE_ADDR4                                                                    0x053e\n#define mmMMEA2_ADDRNORM_BASE_ADDR4_BASE_IDX                                                           1\n#define mmMMEA2_ADDRNORM_LIMIT_ADDR4                                                                   0x053f\n#define mmMMEA2_ADDRNORM_LIMIT_ADDR4_BASE_IDX                                                          1\n#define mmMMEA2_ADDRNORM_BASE_ADDR5                                                                    0x0540\n#define mmMMEA2_ADDRNORM_BASE_ADDR5_BASE_IDX                                                           1\n#define mmMMEA2_ADDRNORM_LIMIT_ADDR5                                                                   0x0541\n#define mmMMEA2_ADDRNORM_LIMIT_ADDR5_BASE_IDX                                                          1\n#define mmMMEA2_ADDRNORM_OFFSET_ADDR5                                                                  0x0542\n#define mmMMEA2_ADDRNORM_OFFSET_ADDR5_BASE_IDX                                                         1\n#define mmMMEA2_ADDRNORMDRAM_HOLE_CNTL                                                                 0x0543\n#define mmMMEA2_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        1\n#define mmMMEA2_ADDRNORMGMI_HOLE_CNTL                                                                  0x0544\n#define mmMMEA2_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         1\n#define mmMMEA2_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x0545\n#define mmMMEA2_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  1\n#define mmMMEA2_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x0546\n#define mmMMEA2_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   1\n#define mmMMEA2_ADDRDEC_BANK_CFG                                                                       0x0547\n#define mmMMEA2_ADDRDEC_BANK_CFG_BASE_IDX                                                              1\n#define mmMMEA2_ADDRDEC_MISC_CFG                                                                       0x0548\n#define mmMMEA2_ADDRDEC_MISC_CFG_BASE_IDX                                                              1\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_BANK0                                                            0x0549\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_BANK0_BASE_IDX                                                   1\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_BANK1                                                            0x054a\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_BANK1_BASE_IDX                                                   1\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_BANK2                                                            0x054b\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_BANK2_BASE_IDX                                                   1\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_BANK3                                                            0x054c\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_BANK3_BASE_IDX                                                   1\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_BANK4                                                            0x054d\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_BANK4_BASE_IDX                                                   1\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_BANK5                                                            0x054e\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_BANK5_BASE_IDX                                                   1\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_PC                                                               0x054f\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_PC_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_PC2                                                              0x0550\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_PC2_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_CS0                                                              0x0551\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_CS0_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_CS1                                                              0x0552\n#define mmMMEA2_ADDRDECDRAM_ADDR_HASH_CS1_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDECDRAM_HARVEST_ENABLE                                                             0x0553\n#define mmMMEA2_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_BANK0                                                             0x0554\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_BANK0_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_BANK1                                                             0x0555\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_BANK1_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_BANK2                                                             0x0556\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_BANK2_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_BANK3                                                             0x0557\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_BANK3_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_BANK4                                                             0x0558\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_BANK4_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_BANK5                                                             0x0559\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_BANK5_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_PC                                                                0x055a\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_PC_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_PC2                                                               0x055b\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_PC2_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_CS0                                                               0x055c\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_CS0_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_CS1                                                               0x055d\n#define mmMMEA2_ADDRDECGMI_ADDR_HASH_CS1_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDECGMI_HARVEST_ENABLE                                                              0x055e\n#define mmMMEA2_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_CS0                                                                 0x055f\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_CS1                                                                 0x0560\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_CS2                                                                 0x0561\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_CS3                                                                 0x0562\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x0563\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x0564\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x0565\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x0566\n#define mmMMEA2_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC0_ADDR_MASK_CS01                                                                0x0567\n#define mmMMEA2_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC0_ADDR_MASK_CS23                                                                0x0568\n#define mmMMEA2_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x0569\n#define mmMMEA2_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x056a\n#define mmMMEA2_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDEC0_ADDR_CFG_CS01                                                                 0x056b\n#define mmMMEA2_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC0_ADDR_CFG_CS23                                                                 0x056c\n#define mmMMEA2_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC0_ADDR_SEL_CS01                                                                 0x056d\n#define mmMMEA2_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC0_ADDR_SEL_CS23                                                                 0x056e\n#define mmMMEA2_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC0_ADDR_SEL2_CS01                                                                0x056f\n#define mmMMEA2_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC0_ADDR_SEL2_CS23                                                                0x0570\n#define mmMMEA2_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC0_COL_SEL_LO_CS01                                                               0x0571\n#define mmMMEA2_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDEC0_COL_SEL_LO_CS23                                                               0x0572\n#define mmMMEA2_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDEC0_COL_SEL_HI_CS01                                                               0x0573\n#define mmMMEA2_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDEC0_COL_SEL_HI_CS23                                                               0x0574\n#define mmMMEA2_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDEC0_RM_SEL_CS01                                                                   0x0575\n#define mmMMEA2_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA2_ADDRDEC0_RM_SEL_CS23                                                                   0x0576\n#define mmMMEA2_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA2_ADDRDEC0_RM_SEL_SECCS01                                                                0x0577\n#define mmMMEA2_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC0_RM_SEL_SECCS23                                                                0x0578\n#define mmMMEA2_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_CS0                                                                 0x0579\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_CS1                                                                 0x057a\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_CS2                                                                 0x057b\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_CS3                                                                 0x057c\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x057d\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x057e\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x057f\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x0580\n#define mmMMEA2_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC1_ADDR_MASK_CS01                                                                0x0581\n#define mmMMEA2_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC1_ADDR_MASK_CS23                                                                0x0582\n#define mmMMEA2_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x0583\n#define mmMMEA2_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x0584\n#define mmMMEA2_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDEC1_ADDR_CFG_CS01                                                                 0x0585\n#define mmMMEA2_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC1_ADDR_CFG_CS23                                                                 0x0586\n#define mmMMEA2_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC1_ADDR_SEL_CS01                                                                 0x0587\n#define mmMMEA2_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC1_ADDR_SEL_CS23                                                                 0x0588\n#define mmMMEA2_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC1_ADDR_SEL2_CS01                                                                0x0589\n#define mmMMEA2_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC1_ADDR_SEL2_CS23                                                                0x058a\n#define mmMMEA2_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC1_COL_SEL_LO_CS01                                                               0x058b\n#define mmMMEA2_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDEC1_COL_SEL_LO_CS23                                                               0x058c\n#define mmMMEA2_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDEC1_COL_SEL_HI_CS01                                                               0x058d\n#define mmMMEA2_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDEC1_COL_SEL_HI_CS23                                                               0x058e\n#define mmMMEA2_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDEC1_RM_SEL_CS01                                                                   0x058f\n#define mmMMEA2_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA2_ADDRDEC1_RM_SEL_CS23                                                                   0x0590\n#define mmMMEA2_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA2_ADDRDEC1_RM_SEL_SECCS01                                                                0x0591\n#define mmMMEA2_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC1_RM_SEL_SECCS23                                                                0x0592\n#define mmMMEA2_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_CS0                                                                 0x0593\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_CS1                                                                 0x0594\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_CS2                                                                 0x0595\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_CS3                                                                 0x0596\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x0597\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x0598\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x0599\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x059a\n#define mmMMEA2_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA2_ADDRDEC2_ADDR_MASK_CS01                                                                0x059b\n#define mmMMEA2_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC2_ADDR_MASK_CS23                                                                0x059c\n#define mmMMEA2_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x059d\n#define mmMMEA2_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x059e\n#define mmMMEA2_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA2_ADDRDEC2_ADDR_CFG_CS01                                                                 0x059f\n#define mmMMEA2_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC2_ADDR_CFG_CS23                                                                 0x05a0\n#define mmMMEA2_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC2_ADDR_SEL_CS01                                                                 0x05a1\n#define mmMMEA2_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC2_ADDR_SEL_CS23                                                                 0x05a2\n#define mmMMEA2_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA2_ADDRDEC2_ADDR_SEL2_CS01                                                                0x05a3\n#define mmMMEA2_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC2_ADDR_SEL2_CS23                                                                0x05a4\n#define mmMMEA2_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC2_COL_SEL_LO_CS01                                                               0x05a5\n#define mmMMEA2_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDEC2_COL_SEL_LO_CS23                                                               0x05a6\n#define mmMMEA2_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDEC2_COL_SEL_HI_CS01                                                               0x05a7\n#define mmMMEA2_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDEC2_COL_SEL_HI_CS23                                                               0x05a8\n#define mmMMEA2_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA2_ADDRDEC2_RM_SEL_CS01                                                                   0x05a9\n#define mmMMEA2_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA2_ADDRDEC2_RM_SEL_CS23                                                                   0x05aa\n#define mmMMEA2_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA2_ADDRDEC2_RM_SEL_SECCS01                                                                0x05ab\n#define mmMMEA2_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA2_ADDRDEC2_RM_SEL_SECCS23                                                                0x05ac\n#define mmMMEA2_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA2_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x05ad\n#define mmMMEA2_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      1\n#define mmMMEA2_ADDRNORMGMI_GLOBAL_CNTL                                                                0x05ae\n#define mmMMEA2_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       1\n#define mmMMEA2_IO_RD_CLI2GRP_MAP0                                                                     0x05d5\n#define mmMMEA2_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA2_IO_RD_CLI2GRP_MAP1                                                                     0x05d6\n#define mmMMEA2_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA2_IO_WR_CLI2GRP_MAP0                                                                     0x05d7\n#define mmMMEA2_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA2_IO_WR_CLI2GRP_MAP1                                                                     0x05d8\n#define mmMMEA2_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA2_IO_RD_COMBINE_FLUSH                                                                    0x05d9\n#define mmMMEA2_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA2_IO_WR_COMBINE_FLUSH                                                                    0x05da\n#define mmMMEA2_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA2_IO_GROUP_BURST                                                                         0x05db\n#define mmMMEA2_IO_GROUP_BURST_BASE_IDX                                                                1\n#define mmMMEA2_IO_RD_PRI_AGE                                                                          0x05dc\n#define mmMMEA2_IO_RD_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA2_IO_WR_PRI_AGE                                                                          0x05dd\n#define mmMMEA2_IO_WR_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA2_IO_RD_PRI_QUEUING                                                                      0x05de\n#define mmMMEA2_IO_RD_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA2_IO_WR_PRI_QUEUING                                                                      0x05df\n#define mmMMEA2_IO_WR_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA2_IO_RD_PRI_FIXED                                                                        0x05e0\n#define mmMMEA2_IO_RD_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA2_IO_WR_PRI_FIXED                                                                        0x05e1\n#define mmMMEA2_IO_WR_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA2_IO_RD_PRI_URGENCY                                                                      0x05e2\n#define mmMMEA2_IO_RD_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA2_IO_WR_PRI_URGENCY                                                                      0x05e3\n#define mmMMEA2_IO_WR_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA2_IO_RD_PRI_URGENCY_MASKING                                                              0x05e4\n#define mmMMEA2_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA2_IO_WR_PRI_URGENCY_MASKING                                                              0x05e5\n#define mmMMEA2_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA2_IO_RD_PRI_QUANT_PRI1                                                                   0x05e6\n#define mmMMEA2_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA2_IO_RD_PRI_QUANT_PRI2                                                                   0x05e7\n#define mmMMEA2_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA2_IO_RD_PRI_QUANT_PRI3                                                                   0x05e8\n#define mmMMEA2_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA2_IO_WR_PRI_QUANT_PRI1                                                                   0x05e9\n#define mmMMEA2_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA2_IO_WR_PRI_QUANT_PRI2                                                                   0x05ea\n#define mmMMEA2_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA2_IO_WR_PRI_QUANT_PRI3                                                                   0x05eb\n#define mmMMEA2_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA2_SDP_ARB_DRAM                                                                           0x05ec\n#define mmMMEA2_SDP_ARB_DRAM_BASE_IDX                                                                  1\n#define mmMMEA2_SDP_ARB_GMI                                                                            0x05ed\n#define mmMMEA2_SDP_ARB_GMI_BASE_IDX                                                                   1\n#define mmMMEA2_SDP_ARB_FINAL                                                                          0x05ee\n#define mmMMEA2_SDP_ARB_FINAL_BASE_IDX                                                                 1\n#define mmMMEA2_SDP_DRAM_PRIORITY                                                                      0x05ef\n#define mmMMEA2_SDP_DRAM_PRIORITY_BASE_IDX                                                             1\n#define mmMMEA2_SDP_GMI_PRIORITY                                                                       0x05f0\n#define mmMMEA2_SDP_GMI_PRIORITY_BASE_IDX                                                              1\n#define mmMMEA2_SDP_IO_PRIORITY                                                                        0x05f1\n#define mmMMEA2_SDP_IO_PRIORITY_BASE_IDX                                                               1\n#define mmMMEA2_SDP_CREDITS                                                                            0x05f2\n#define mmMMEA2_SDP_CREDITS_BASE_IDX                                                                   1\n#define mmMMEA2_SDP_TAG_RESERVE0                                                                       0x05f3\n#define mmMMEA2_SDP_TAG_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA2_SDP_TAG_RESERVE1                                                                       0x05f4\n#define mmMMEA2_SDP_TAG_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA2_SDP_VCC_RESERVE0                                                                       0x05f5\n#define mmMMEA2_SDP_VCC_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA2_SDP_VCC_RESERVE1                                                                       0x05f6\n#define mmMMEA2_SDP_VCC_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA2_SDP_VCD_RESERVE0                                                                       0x05f7\n#define mmMMEA2_SDP_VCD_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA2_SDP_VCD_RESERVE1                                                                       0x05f8\n#define mmMMEA2_SDP_VCD_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA2_SDP_REQ_CNTL                                                                           0x05f9\n#define mmMMEA2_SDP_REQ_CNTL_BASE_IDX                                                                  1\n#define mmMMEA2_MISC                                                                                   0x05fa\n#define mmMMEA2_MISC_BASE_IDX                                                                          1\n#define mmMMEA2_LATENCY_SAMPLING                                                                       0x05fb\n#define mmMMEA2_LATENCY_SAMPLING_BASE_IDX                                                              1\n#define mmMMEA2_PERFCOUNTER_LO                                                                         0x05fc\n#define mmMMEA2_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmMMEA2_PERFCOUNTER_HI                                                                         0x05fd\n#define mmMMEA2_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmMMEA2_PERFCOUNTER0_CFG                                                                       0x05fe\n#define mmMMEA2_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmMMEA2_PERFCOUNTER1_CFG                                                                       0x05ff\n#define mmMMEA2_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmMMEA2_PERFCOUNTER_RSLT_CNTL                                                                  0x0600\n#define mmMMEA2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmMMEA2_EDC_CNT                                                                                0x0606\n#define mmMMEA2_EDC_CNT_BASE_IDX                                                                       1\n#define mmMMEA2_EDC_CNT2                                                                               0x0607\n#define mmMMEA2_EDC_CNT2_BASE_IDX                                                                      1\n#define mmMMEA2_DSM_CNTL                                                                               0x0608\n#define mmMMEA2_DSM_CNTL_BASE_IDX                                                                      1\n#define mmMMEA2_DSM_CNTLA                                                                              0x0609\n#define mmMMEA2_DSM_CNTLA_BASE_IDX                                                                     1\n#define mmMMEA2_DSM_CNTLB                                                                              0x060a\n#define mmMMEA2_DSM_CNTLB_BASE_IDX                                                                     1\n#define mmMMEA2_DSM_CNTL2                                                                              0x060b\n#define mmMMEA2_DSM_CNTL2_BASE_IDX                                                                     1\n#define mmMMEA2_DSM_CNTL2A                                                                             0x060c\n#define mmMMEA2_DSM_CNTL2A_BASE_IDX                                                                    1\n#define mmMMEA2_DSM_CNTL2B                                                                             0x060d\n#define mmMMEA2_DSM_CNTL2B_BASE_IDX                                                                    1\n#define mmMMEA2_CGTT_CLK_CTRL                                                                          0x060f\n#define mmMMEA2_CGTT_CLK_CTRL_BASE_IDX                                                                 1\n#define mmMMEA2_EDC_MODE                                                                               0x0610\n#define mmMMEA2_EDC_MODE_BASE_IDX                                                                      1\n#define mmMMEA2_ERR_STATUS                                                                             0x0611\n#define mmMMEA2_ERR_STATUS_BASE_IDX                                                                    1\n#define mmMMEA2_MISC2                                                                                  0x0612\n#define mmMMEA2_MISC2_BASE_IDX                                                                         1\n#define mmMMEA2_ADDRDEC_SELECT                                                                         0x0613\n#define mmMMEA2_ADDRDEC_SELECT_BASE_IDX                                                                1\n#define mmMMEA2_EDC_CNT3                                                                               0x0614\n#define mmMMEA2_EDC_CNT3_BASE_IDX                                                                      1\n\n\n\n\n#define mmMMEA3_DRAM_RD_CLI2GRP_MAP0                                                                   0x0640\n#define mmMMEA3_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA3_DRAM_RD_CLI2GRP_MAP1                                                                   0x0641\n#define mmMMEA3_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA3_DRAM_WR_CLI2GRP_MAP0                                                                   0x0642\n#define mmMMEA3_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA3_DRAM_WR_CLI2GRP_MAP1                                                                   0x0643\n#define mmMMEA3_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA3_DRAM_RD_GRP2VC_MAP                                                                     0x0644\n#define mmMMEA3_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA3_DRAM_WR_GRP2VC_MAP                                                                     0x0645\n#define mmMMEA3_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA3_DRAM_RD_LAZY                                                                           0x0646\n#define mmMMEA3_DRAM_RD_LAZY_BASE_IDX                                                                  1\n#define mmMMEA3_DRAM_WR_LAZY                                                                           0x0647\n#define mmMMEA3_DRAM_WR_LAZY_BASE_IDX                                                                  1\n#define mmMMEA3_DRAM_RD_CAM_CNTL                                                                       0x0648\n#define mmMMEA3_DRAM_RD_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA3_DRAM_WR_CAM_CNTL                                                                       0x0649\n#define mmMMEA3_DRAM_WR_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA3_DRAM_PAGE_BURST                                                                        0x064a\n#define mmMMEA3_DRAM_PAGE_BURST_BASE_IDX                                                               1\n#define mmMMEA3_DRAM_RD_PRI_AGE                                                                        0x064b\n#define mmMMEA3_DRAM_RD_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA3_DRAM_WR_PRI_AGE                                                                        0x064c\n#define mmMMEA3_DRAM_WR_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA3_DRAM_RD_PRI_QUEUING                                                                    0x064d\n#define mmMMEA3_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA3_DRAM_WR_PRI_QUEUING                                                                    0x064e\n#define mmMMEA3_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA3_DRAM_RD_PRI_FIXED                                                                      0x064f\n#define mmMMEA3_DRAM_RD_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA3_DRAM_WR_PRI_FIXED                                                                      0x0650\n#define mmMMEA3_DRAM_WR_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA3_DRAM_RD_PRI_URGENCY                                                                    0x0651\n#define mmMMEA3_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA3_DRAM_WR_PRI_URGENCY                                                                    0x0652\n#define mmMMEA3_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA3_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0653\n#define mmMMEA3_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA3_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0654\n#define mmMMEA3_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA3_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0655\n#define mmMMEA3_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA3_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0656\n#define mmMMEA3_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA3_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0657\n#define mmMMEA3_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA3_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0658\n#define mmMMEA3_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA3_GMI_RD_CLI2GRP_MAP0                                                                    0x0659\n#define mmMMEA3_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA3_GMI_RD_CLI2GRP_MAP1                                                                    0x065a\n#define mmMMEA3_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA3_GMI_WR_CLI2GRP_MAP0                                                                    0x065b\n#define mmMMEA3_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA3_GMI_WR_CLI2GRP_MAP1                                                                    0x065c\n#define mmMMEA3_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA3_GMI_RD_GRP2VC_MAP                                                                      0x065d\n#define mmMMEA3_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA3_GMI_WR_GRP2VC_MAP                                                                      0x065e\n#define mmMMEA3_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA3_GMI_RD_LAZY                                                                            0x065f\n#define mmMMEA3_GMI_RD_LAZY_BASE_IDX                                                                   1\n#define mmMMEA3_GMI_WR_LAZY                                                                            0x0660\n#define mmMMEA3_GMI_WR_LAZY_BASE_IDX                                                                   1\n#define mmMMEA3_GMI_RD_CAM_CNTL                                                                        0x0661\n#define mmMMEA3_GMI_RD_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA3_GMI_WR_CAM_CNTL                                                                        0x0662\n#define mmMMEA3_GMI_WR_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA3_GMI_PAGE_BURST                                                                         0x0663\n#define mmMMEA3_GMI_PAGE_BURST_BASE_IDX                                                                1\n#define mmMMEA3_GMI_RD_PRI_AGE                                                                         0x0664\n#define mmMMEA3_GMI_RD_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA3_GMI_WR_PRI_AGE                                                                         0x0665\n#define mmMMEA3_GMI_WR_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA3_GMI_RD_PRI_QUEUING                                                                     0x0666\n#define mmMMEA3_GMI_RD_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA3_GMI_WR_PRI_QUEUING                                                                     0x0667\n#define mmMMEA3_GMI_WR_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA3_GMI_RD_PRI_FIXED                                                                       0x0668\n#define mmMMEA3_GMI_RD_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA3_GMI_WR_PRI_FIXED                                                                       0x0669\n#define mmMMEA3_GMI_WR_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA3_GMI_RD_PRI_URGENCY                                                                     0x066a\n#define mmMMEA3_GMI_RD_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA3_GMI_WR_PRI_URGENCY                                                                     0x066b\n#define mmMMEA3_GMI_WR_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA3_GMI_RD_PRI_URGENCY_MASKING                                                             0x066c\n#define mmMMEA3_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA3_GMI_WR_PRI_URGENCY_MASKING                                                             0x066d\n#define mmMMEA3_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA3_GMI_RD_PRI_QUANT_PRI1                                                                  0x066e\n#define mmMMEA3_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA3_GMI_RD_PRI_QUANT_PRI2                                                                  0x066f\n#define mmMMEA3_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA3_GMI_RD_PRI_QUANT_PRI3                                                                  0x0670\n#define mmMMEA3_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA3_GMI_WR_PRI_QUANT_PRI1                                                                  0x0671\n#define mmMMEA3_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA3_GMI_WR_PRI_QUANT_PRI2                                                                  0x0672\n#define mmMMEA3_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA3_GMI_WR_PRI_QUANT_PRI3                                                                  0x0673\n#define mmMMEA3_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA3_ADDRNORM_BASE_ADDR0                                                                    0x0674\n#define mmMMEA3_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           1\n#define mmMMEA3_ADDRNORM_LIMIT_ADDR0                                                                   0x0675\n#define mmMMEA3_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          1\n#define mmMMEA3_ADDRNORM_BASE_ADDR1                                                                    0x0676\n#define mmMMEA3_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           1\n#define mmMMEA3_ADDRNORM_LIMIT_ADDR1                                                                   0x0677\n#define mmMMEA3_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          1\n#define mmMMEA3_ADDRNORM_OFFSET_ADDR1                                                                  0x0678\n#define mmMMEA3_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         1\n#define mmMMEA3_ADDRNORM_BASE_ADDR2                                                                    0x0679\n#define mmMMEA3_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           1\n#define mmMMEA3_ADDRNORM_LIMIT_ADDR2                                                                   0x067a\n#define mmMMEA3_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          1\n#define mmMMEA3_ADDRNORM_BASE_ADDR3                                                                    0x067b\n#define mmMMEA3_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           1\n#define mmMMEA3_ADDRNORM_LIMIT_ADDR3                                                                   0x067c\n#define mmMMEA3_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          1\n#define mmMMEA3_ADDRNORM_OFFSET_ADDR3                                                                  0x067d\n#define mmMMEA3_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         1\n#define mmMMEA3_ADDRNORM_BASE_ADDR4                                                                    0x067e\n#define mmMMEA3_ADDRNORM_BASE_ADDR4_BASE_IDX                                                           1\n#define mmMMEA3_ADDRNORM_LIMIT_ADDR4                                                                   0x067f\n#define mmMMEA3_ADDRNORM_LIMIT_ADDR4_BASE_IDX                                                          1\n#define mmMMEA3_ADDRNORM_BASE_ADDR5                                                                    0x0680\n#define mmMMEA3_ADDRNORM_BASE_ADDR5_BASE_IDX                                                           1\n#define mmMMEA3_ADDRNORM_LIMIT_ADDR5                                                                   0x0681\n#define mmMMEA3_ADDRNORM_LIMIT_ADDR5_BASE_IDX                                                          1\n#define mmMMEA3_ADDRNORM_OFFSET_ADDR5                                                                  0x0682\n#define mmMMEA3_ADDRNORM_OFFSET_ADDR5_BASE_IDX                                                         1\n#define mmMMEA3_ADDRNORMDRAM_HOLE_CNTL                                                                 0x0683\n#define mmMMEA3_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        1\n#define mmMMEA3_ADDRNORMGMI_HOLE_CNTL                                                                  0x0684\n#define mmMMEA3_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         1\n#define mmMMEA3_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x0685\n#define mmMMEA3_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  1\n#define mmMMEA3_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x0686\n#define mmMMEA3_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   1\n#define mmMMEA3_ADDRDEC_BANK_CFG                                                                       0x0687\n#define mmMMEA3_ADDRDEC_BANK_CFG_BASE_IDX                                                              1\n#define mmMMEA3_ADDRDEC_MISC_CFG                                                                       0x0688\n#define mmMMEA3_ADDRDEC_MISC_CFG_BASE_IDX                                                              1\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_BANK0                                                            0x0689\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_BANK0_BASE_IDX                                                   1\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_BANK1                                                            0x068a\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_BANK1_BASE_IDX                                                   1\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_BANK2                                                            0x068b\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_BANK2_BASE_IDX                                                   1\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_BANK3                                                            0x068c\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_BANK3_BASE_IDX                                                   1\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_BANK4                                                            0x068d\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_BANK4_BASE_IDX                                                   1\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_BANK5                                                            0x068e\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_BANK5_BASE_IDX                                                   1\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_PC                                                               0x068f\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_PC_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_PC2                                                              0x0690\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_PC2_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_CS0                                                              0x0691\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_CS0_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_CS1                                                              0x0692\n#define mmMMEA3_ADDRDECDRAM_ADDR_HASH_CS1_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDECDRAM_HARVEST_ENABLE                                                             0x0693\n#define mmMMEA3_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_BANK0                                                             0x0694\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_BANK0_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_BANK1                                                             0x0695\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_BANK1_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_BANK2                                                             0x0696\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_BANK2_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_BANK3                                                             0x0697\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_BANK3_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_BANK4                                                             0x0698\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_BANK4_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_BANK5                                                             0x0699\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_BANK5_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_PC                                                                0x069a\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_PC_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_PC2                                                               0x069b\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_PC2_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_CS0                                                               0x069c\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_CS0_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_CS1                                                               0x069d\n#define mmMMEA3_ADDRDECGMI_ADDR_HASH_CS1_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDECGMI_HARVEST_ENABLE                                                              0x069e\n#define mmMMEA3_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_CS0                                                                 0x069f\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_CS1                                                                 0x06a0\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_CS2                                                                 0x06a1\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_CS3                                                                 0x06a2\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x06a3\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x06a4\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x06a5\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x06a6\n#define mmMMEA3_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC0_ADDR_MASK_CS01                                                                0x06a7\n#define mmMMEA3_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC0_ADDR_MASK_CS23                                                                0x06a8\n#define mmMMEA3_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x06a9\n#define mmMMEA3_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x06aa\n#define mmMMEA3_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDEC0_ADDR_CFG_CS01                                                                 0x06ab\n#define mmMMEA3_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC0_ADDR_CFG_CS23                                                                 0x06ac\n#define mmMMEA3_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC0_ADDR_SEL_CS01                                                                 0x06ad\n#define mmMMEA3_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC0_ADDR_SEL_CS23                                                                 0x06ae\n#define mmMMEA3_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC0_ADDR_SEL2_CS01                                                                0x06af\n#define mmMMEA3_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC0_ADDR_SEL2_CS23                                                                0x06b0\n#define mmMMEA3_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC0_COL_SEL_LO_CS01                                                               0x06b1\n#define mmMMEA3_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDEC0_COL_SEL_LO_CS23                                                               0x06b2\n#define mmMMEA3_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDEC0_COL_SEL_HI_CS01                                                               0x06b3\n#define mmMMEA3_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDEC0_COL_SEL_HI_CS23                                                               0x06b4\n#define mmMMEA3_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDEC0_RM_SEL_CS01                                                                   0x06b5\n#define mmMMEA3_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA3_ADDRDEC0_RM_SEL_CS23                                                                   0x06b6\n#define mmMMEA3_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA3_ADDRDEC0_RM_SEL_SECCS01                                                                0x06b7\n#define mmMMEA3_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC0_RM_SEL_SECCS23                                                                0x06b8\n#define mmMMEA3_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_CS0                                                                 0x06b9\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_CS1                                                                 0x06ba\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_CS2                                                                 0x06bb\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_CS3                                                                 0x06bc\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x06bd\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x06be\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x06bf\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x06c0\n#define mmMMEA3_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC1_ADDR_MASK_CS01                                                                0x06c1\n#define mmMMEA3_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC1_ADDR_MASK_CS23                                                                0x06c2\n#define mmMMEA3_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x06c3\n#define mmMMEA3_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x06c4\n#define mmMMEA3_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDEC1_ADDR_CFG_CS01                                                                 0x06c5\n#define mmMMEA3_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC1_ADDR_CFG_CS23                                                                 0x06c6\n#define mmMMEA3_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC1_ADDR_SEL_CS01                                                                 0x06c7\n#define mmMMEA3_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC1_ADDR_SEL_CS23                                                                 0x06c8\n#define mmMMEA3_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC1_ADDR_SEL2_CS01                                                                0x06c9\n#define mmMMEA3_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC1_ADDR_SEL2_CS23                                                                0x06ca\n#define mmMMEA3_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC1_COL_SEL_LO_CS01                                                               0x06cb\n#define mmMMEA3_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDEC1_COL_SEL_LO_CS23                                                               0x06cc\n#define mmMMEA3_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDEC1_COL_SEL_HI_CS01                                                               0x06cd\n#define mmMMEA3_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDEC1_COL_SEL_HI_CS23                                                               0x06ce\n#define mmMMEA3_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDEC1_RM_SEL_CS01                                                                   0x06cf\n#define mmMMEA3_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA3_ADDRDEC1_RM_SEL_CS23                                                                   0x06d0\n#define mmMMEA3_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA3_ADDRDEC1_RM_SEL_SECCS01                                                                0x06d1\n#define mmMMEA3_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC1_RM_SEL_SECCS23                                                                0x06d2\n#define mmMMEA3_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_CS0                                                                 0x06d3\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_CS1                                                                 0x06d4\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_CS2                                                                 0x06d5\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_CS3                                                                 0x06d6\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x06d7\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x06d8\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x06d9\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x06da\n#define mmMMEA3_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA3_ADDRDEC2_ADDR_MASK_CS01                                                                0x06db\n#define mmMMEA3_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC2_ADDR_MASK_CS23                                                                0x06dc\n#define mmMMEA3_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x06dd\n#define mmMMEA3_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x06de\n#define mmMMEA3_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA3_ADDRDEC2_ADDR_CFG_CS01                                                                 0x06df\n#define mmMMEA3_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC2_ADDR_CFG_CS23                                                                 0x06e0\n#define mmMMEA3_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC2_ADDR_SEL_CS01                                                                 0x06e1\n#define mmMMEA3_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC2_ADDR_SEL_CS23                                                                 0x06e2\n#define mmMMEA3_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA3_ADDRDEC2_ADDR_SEL2_CS01                                                                0x06e3\n#define mmMMEA3_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC2_ADDR_SEL2_CS23                                                                0x06e4\n#define mmMMEA3_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC2_COL_SEL_LO_CS01                                                               0x06e5\n#define mmMMEA3_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDEC2_COL_SEL_LO_CS23                                                               0x06e6\n#define mmMMEA3_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDEC2_COL_SEL_HI_CS01                                                               0x06e7\n#define mmMMEA3_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDEC2_COL_SEL_HI_CS23                                                               0x06e8\n#define mmMMEA3_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA3_ADDRDEC2_RM_SEL_CS01                                                                   0x06e9\n#define mmMMEA3_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA3_ADDRDEC2_RM_SEL_CS23                                                                   0x06ea\n#define mmMMEA3_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA3_ADDRDEC2_RM_SEL_SECCS01                                                                0x06eb\n#define mmMMEA3_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA3_ADDRDEC2_RM_SEL_SECCS23                                                                0x06ec\n#define mmMMEA3_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA3_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x06ed\n#define mmMMEA3_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      1\n#define mmMMEA3_ADDRNORMGMI_GLOBAL_CNTL                                                                0x06ee\n#define mmMMEA3_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       1\n#define mmMMEA3_IO_RD_CLI2GRP_MAP0                                                                     0x0715\n#define mmMMEA3_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA3_IO_RD_CLI2GRP_MAP1                                                                     0x0716\n#define mmMMEA3_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA3_IO_WR_CLI2GRP_MAP0                                                                     0x0717\n#define mmMMEA3_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA3_IO_WR_CLI2GRP_MAP1                                                                     0x0718\n#define mmMMEA3_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA3_IO_RD_COMBINE_FLUSH                                                                    0x0719\n#define mmMMEA3_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA3_IO_WR_COMBINE_FLUSH                                                                    0x071a\n#define mmMMEA3_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA3_IO_GROUP_BURST                                                                         0x071b\n#define mmMMEA3_IO_GROUP_BURST_BASE_IDX                                                                1\n#define mmMMEA3_IO_RD_PRI_AGE                                                                          0x071c\n#define mmMMEA3_IO_RD_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA3_IO_WR_PRI_AGE                                                                          0x071d\n#define mmMMEA3_IO_WR_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA3_IO_RD_PRI_QUEUING                                                                      0x071e\n#define mmMMEA3_IO_RD_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA3_IO_WR_PRI_QUEUING                                                                      0x071f\n#define mmMMEA3_IO_WR_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA3_IO_RD_PRI_FIXED                                                                        0x0720\n#define mmMMEA3_IO_RD_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA3_IO_WR_PRI_FIXED                                                                        0x0721\n#define mmMMEA3_IO_WR_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA3_IO_RD_PRI_URGENCY                                                                      0x0722\n#define mmMMEA3_IO_RD_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA3_IO_WR_PRI_URGENCY                                                                      0x0723\n#define mmMMEA3_IO_WR_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA3_IO_RD_PRI_URGENCY_MASKING                                                              0x0724\n#define mmMMEA3_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA3_IO_WR_PRI_URGENCY_MASKING                                                              0x0725\n#define mmMMEA3_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA3_IO_RD_PRI_QUANT_PRI1                                                                   0x0726\n#define mmMMEA3_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA3_IO_RD_PRI_QUANT_PRI2                                                                   0x0727\n#define mmMMEA3_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA3_IO_RD_PRI_QUANT_PRI3                                                                   0x0728\n#define mmMMEA3_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA3_IO_WR_PRI_QUANT_PRI1                                                                   0x0729\n#define mmMMEA3_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA3_IO_WR_PRI_QUANT_PRI2                                                                   0x072a\n#define mmMMEA3_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA3_IO_WR_PRI_QUANT_PRI3                                                                   0x072b\n#define mmMMEA3_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA3_SDP_ARB_DRAM                                                                           0x072c\n#define mmMMEA3_SDP_ARB_DRAM_BASE_IDX                                                                  1\n#define mmMMEA3_SDP_ARB_GMI                                                                            0x072d\n#define mmMMEA3_SDP_ARB_GMI_BASE_IDX                                                                   1\n#define mmMMEA3_SDP_ARB_FINAL                                                                          0x072e\n#define mmMMEA3_SDP_ARB_FINAL_BASE_IDX                                                                 1\n#define mmMMEA3_SDP_DRAM_PRIORITY                                                                      0x072f\n#define mmMMEA3_SDP_DRAM_PRIORITY_BASE_IDX                                                             1\n#define mmMMEA3_SDP_GMI_PRIORITY                                                                       0x0730\n#define mmMMEA3_SDP_GMI_PRIORITY_BASE_IDX                                                              1\n#define mmMMEA3_SDP_IO_PRIORITY                                                                        0x0731\n#define mmMMEA3_SDP_IO_PRIORITY_BASE_IDX                                                               1\n#define mmMMEA3_SDP_CREDITS                                                                            0x0732\n#define mmMMEA3_SDP_CREDITS_BASE_IDX                                                                   1\n#define mmMMEA3_SDP_TAG_RESERVE0                                                                       0x0733\n#define mmMMEA3_SDP_TAG_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA3_SDP_TAG_RESERVE1                                                                       0x0734\n#define mmMMEA3_SDP_TAG_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA3_SDP_VCC_RESERVE0                                                                       0x0735\n#define mmMMEA3_SDP_VCC_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA3_SDP_VCC_RESERVE1                                                                       0x0736\n#define mmMMEA3_SDP_VCC_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA3_SDP_VCD_RESERVE0                                                                       0x0737\n#define mmMMEA3_SDP_VCD_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA3_SDP_VCD_RESERVE1                                                                       0x0738\n#define mmMMEA3_SDP_VCD_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA3_SDP_REQ_CNTL                                                                           0x0739\n#define mmMMEA3_SDP_REQ_CNTL_BASE_IDX                                                                  1\n#define mmMMEA3_MISC                                                                                   0x073a\n#define mmMMEA3_MISC_BASE_IDX                                                                          1\n#define mmMMEA3_LATENCY_SAMPLING                                                                       0x073b\n#define mmMMEA3_LATENCY_SAMPLING_BASE_IDX                                                              1\n#define mmMMEA3_PERFCOUNTER_LO                                                                         0x073c\n#define mmMMEA3_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmMMEA3_PERFCOUNTER_HI                                                                         0x073d\n#define mmMMEA3_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmMMEA3_PERFCOUNTER0_CFG                                                                       0x073e\n#define mmMMEA3_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmMMEA3_PERFCOUNTER1_CFG                                                                       0x073f\n#define mmMMEA3_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmMMEA3_PERFCOUNTER_RSLT_CNTL                                                                  0x0740\n#define mmMMEA3_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmMMEA3_EDC_CNT                                                                                0x0746\n#define mmMMEA3_EDC_CNT_BASE_IDX                                                                       1\n#define mmMMEA3_EDC_CNT2                                                                               0x0747\n#define mmMMEA3_EDC_CNT2_BASE_IDX                                                                      1\n#define mmMMEA3_DSM_CNTL                                                                               0x0748\n#define mmMMEA3_DSM_CNTL_BASE_IDX                                                                      1\n#define mmMMEA3_DSM_CNTLA                                                                              0x0749\n#define mmMMEA3_DSM_CNTLA_BASE_IDX                                                                     1\n#define mmMMEA3_DSM_CNTLB                                                                              0x074a\n#define mmMMEA3_DSM_CNTLB_BASE_IDX                                                                     1\n#define mmMMEA3_DSM_CNTL2                                                                              0x074b\n#define mmMMEA3_DSM_CNTL2_BASE_IDX                                                                     1\n#define mmMMEA3_DSM_CNTL2A                                                                             0x074c\n#define mmMMEA3_DSM_CNTL2A_BASE_IDX                                                                    1\n#define mmMMEA3_DSM_CNTL2B                                                                             0x074d\n#define mmMMEA3_DSM_CNTL2B_BASE_IDX                                                                    1\n#define mmMMEA3_CGTT_CLK_CTRL                                                                          0x074f\n#define mmMMEA3_CGTT_CLK_CTRL_BASE_IDX                                                                 1\n#define mmMMEA3_EDC_MODE                                                                               0x0750\n#define mmMMEA3_EDC_MODE_BASE_IDX                                                                      1\n#define mmMMEA3_ERR_STATUS                                                                             0x0751\n#define mmMMEA3_ERR_STATUS_BASE_IDX                                                                    1\n#define mmMMEA3_MISC2                                                                                  0x0752\n#define mmMMEA3_MISC2_BASE_IDX                                                                         1\n#define mmMMEA3_ADDRDEC_SELECT                                                                         0x0753\n#define mmMMEA3_ADDRDEC_SELECT_BASE_IDX                                                                1\n#define mmMMEA3_EDC_CNT3                                                                               0x0754\n#define mmMMEA3_EDC_CNT3_BASE_IDX                                                                      1\n\n\n\n\n#define mmMMEA4_DRAM_RD_CLI2GRP_MAP0                                                                   0x0780\n#define mmMMEA4_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA4_DRAM_RD_CLI2GRP_MAP1                                                                   0x0781\n#define mmMMEA4_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA4_DRAM_WR_CLI2GRP_MAP0                                                                   0x0782\n#define mmMMEA4_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA4_DRAM_WR_CLI2GRP_MAP1                                                                   0x0783\n#define mmMMEA4_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA4_DRAM_RD_GRP2VC_MAP                                                                     0x0784\n#define mmMMEA4_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA4_DRAM_WR_GRP2VC_MAP                                                                     0x0785\n#define mmMMEA4_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA4_DRAM_RD_LAZY                                                                           0x0786\n#define mmMMEA4_DRAM_RD_LAZY_BASE_IDX                                                                  1\n#define mmMMEA4_DRAM_WR_LAZY                                                                           0x0787\n#define mmMMEA4_DRAM_WR_LAZY_BASE_IDX                                                                  1\n#define mmMMEA4_DRAM_RD_CAM_CNTL                                                                       0x0788\n#define mmMMEA4_DRAM_RD_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA4_DRAM_WR_CAM_CNTL                                                                       0x0789\n#define mmMMEA4_DRAM_WR_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA4_DRAM_PAGE_BURST                                                                        0x078a\n#define mmMMEA4_DRAM_PAGE_BURST_BASE_IDX                                                               1\n#define mmMMEA4_DRAM_RD_PRI_AGE                                                                        0x078b\n#define mmMMEA4_DRAM_RD_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA4_DRAM_WR_PRI_AGE                                                                        0x078c\n#define mmMMEA4_DRAM_WR_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA4_DRAM_RD_PRI_QUEUING                                                                    0x078d\n#define mmMMEA4_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA4_DRAM_WR_PRI_QUEUING                                                                    0x078e\n#define mmMMEA4_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA4_DRAM_RD_PRI_FIXED                                                                      0x078f\n#define mmMMEA4_DRAM_RD_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA4_DRAM_WR_PRI_FIXED                                                                      0x0790\n#define mmMMEA4_DRAM_WR_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA4_DRAM_RD_PRI_URGENCY                                                                    0x0791\n#define mmMMEA4_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA4_DRAM_WR_PRI_URGENCY                                                                    0x0792\n#define mmMMEA4_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA4_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0793\n#define mmMMEA4_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA4_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0794\n#define mmMMEA4_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA4_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0795\n#define mmMMEA4_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA4_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0796\n#define mmMMEA4_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA4_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0797\n#define mmMMEA4_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA4_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0798\n#define mmMMEA4_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA4_GMI_RD_CLI2GRP_MAP0                                                                    0x0799\n#define mmMMEA4_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA4_GMI_RD_CLI2GRP_MAP1                                                                    0x079a\n#define mmMMEA4_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA4_GMI_WR_CLI2GRP_MAP0                                                                    0x079b\n#define mmMMEA4_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA4_GMI_WR_CLI2GRP_MAP1                                                                    0x079c\n#define mmMMEA4_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA4_GMI_RD_GRP2VC_MAP                                                                      0x079d\n#define mmMMEA4_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA4_GMI_WR_GRP2VC_MAP                                                                      0x079e\n#define mmMMEA4_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA4_GMI_RD_LAZY                                                                            0x079f\n#define mmMMEA4_GMI_RD_LAZY_BASE_IDX                                                                   1\n#define mmMMEA4_GMI_WR_LAZY                                                                            0x07a0\n#define mmMMEA4_GMI_WR_LAZY_BASE_IDX                                                                   1\n#define mmMMEA4_GMI_RD_CAM_CNTL                                                                        0x07a1\n#define mmMMEA4_GMI_RD_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA4_GMI_WR_CAM_CNTL                                                                        0x07a2\n#define mmMMEA4_GMI_WR_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA4_GMI_PAGE_BURST                                                                         0x07a3\n#define mmMMEA4_GMI_PAGE_BURST_BASE_IDX                                                                1\n#define mmMMEA4_GMI_RD_PRI_AGE                                                                         0x07a4\n#define mmMMEA4_GMI_RD_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA4_GMI_WR_PRI_AGE                                                                         0x07a5\n#define mmMMEA4_GMI_WR_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA4_GMI_RD_PRI_QUEUING                                                                     0x07a6\n#define mmMMEA4_GMI_RD_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA4_GMI_WR_PRI_QUEUING                                                                     0x07a7\n#define mmMMEA4_GMI_WR_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA4_GMI_RD_PRI_FIXED                                                                       0x07a8\n#define mmMMEA4_GMI_RD_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA4_GMI_WR_PRI_FIXED                                                                       0x07a9\n#define mmMMEA4_GMI_WR_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA4_GMI_RD_PRI_URGENCY                                                                     0x07aa\n#define mmMMEA4_GMI_RD_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA4_GMI_WR_PRI_URGENCY                                                                     0x07ab\n#define mmMMEA4_GMI_WR_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA4_GMI_RD_PRI_URGENCY_MASKING                                                             0x07ac\n#define mmMMEA4_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA4_GMI_WR_PRI_URGENCY_MASKING                                                             0x07ad\n#define mmMMEA4_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA4_GMI_RD_PRI_QUANT_PRI1                                                                  0x07ae\n#define mmMMEA4_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA4_GMI_RD_PRI_QUANT_PRI2                                                                  0x07af\n#define mmMMEA4_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA4_GMI_RD_PRI_QUANT_PRI3                                                                  0x07b0\n#define mmMMEA4_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA4_GMI_WR_PRI_QUANT_PRI1                                                                  0x07b1\n#define mmMMEA4_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA4_GMI_WR_PRI_QUANT_PRI2                                                                  0x07b2\n#define mmMMEA4_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA4_GMI_WR_PRI_QUANT_PRI3                                                                  0x07b3\n#define mmMMEA4_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA4_ADDRNORM_BASE_ADDR0                                                                    0x07b4\n#define mmMMEA4_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           1\n#define mmMMEA4_ADDRNORM_LIMIT_ADDR0                                                                   0x07b5\n#define mmMMEA4_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          1\n#define mmMMEA4_ADDRNORM_BASE_ADDR1                                                                    0x07b6\n#define mmMMEA4_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           1\n#define mmMMEA4_ADDRNORM_LIMIT_ADDR1                                                                   0x07b7\n#define mmMMEA4_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          1\n#define mmMMEA4_ADDRNORM_OFFSET_ADDR1                                                                  0x07b8\n#define mmMMEA4_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         1\n#define mmMMEA4_ADDRNORM_BASE_ADDR2                                                                    0x07b9\n#define mmMMEA4_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           1\n#define mmMMEA4_ADDRNORM_LIMIT_ADDR2                                                                   0x07ba\n#define mmMMEA4_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          1\n#define mmMMEA4_ADDRNORM_BASE_ADDR3                                                                    0x07bb\n#define mmMMEA4_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           1\n#define mmMMEA4_ADDRNORM_LIMIT_ADDR3                                                                   0x07bc\n#define mmMMEA4_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          1\n#define mmMMEA4_ADDRNORM_OFFSET_ADDR3                                                                  0x07bd\n#define mmMMEA4_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         1\n#define mmMMEA4_ADDRNORM_BASE_ADDR4                                                                    0x07be\n#define mmMMEA4_ADDRNORM_BASE_ADDR4_BASE_IDX                                                           1\n#define mmMMEA4_ADDRNORM_LIMIT_ADDR4                                                                   0x07bf\n#define mmMMEA4_ADDRNORM_LIMIT_ADDR4_BASE_IDX                                                          1\n#define mmMMEA4_ADDRNORM_BASE_ADDR5                                                                    0x07c0\n#define mmMMEA4_ADDRNORM_BASE_ADDR5_BASE_IDX                                                           1\n#define mmMMEA4_ADDRNORM_LIMIT_ADDR5                                                                   0x07c1\n#define mmMMEA4_ADDRNORM_LIMIT_ADDR5_BASE_IDX                                                          1\n#define mmMMEA4_ADDRNORM_OFFSET_ADDR5                                                                  0x07c2\n#define mmMMEA4_ADDRNORM_OFFSET_ADDR5_BASE_IDX                                                         1\n#define mmMMEA4_ADDRNORMDRAM_HOLE_CNTL                                                                 0x07c3\n#define mmMMEA4_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        1\n#define mmMMEA4_ADDRNORMGMI_HOLE_CNTL                                                                  0x07c4\n#define mmMMEA4_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         1\n#define mmMMEA4_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x07c5\n#define mmMMEA4_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  1\n#define mmMMEA4_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x07c6\n#define mmMMEA4_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   1\n#define mmMMEA4_ADDRDEC_BANK_CFG                                                                       0x07c7\n#define mmMMEA4_ADDRDEC_BANK_CFG_BASE_IDX                                                              1\n#define mmMMEA4_ADDRDEC_MISC_CFG                                                                       0x07c8\n#define mmMMEA4_ADDRDEC_MISC_CFG_BASE_IDX                                                              1\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_BANK0                                                            0x07c9\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_BANK0_BASE_IDX                                                   1\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_BANK1                                                            0x07ca\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_BANK1_BASE_IDX                                                   1\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_BANK2                                                            0x07cb\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_BANK2_BASE_IDX                                                   1\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_BANK3                                                            0x07cc\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_BANK3_BASE_IDX                                                   1\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_BANK4                                                            0x07cd\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_BANK4_BASE_IDX                                                   1\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_BANK5                                                            0x07ce\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_BANK5_BASE_IDX                                                   1\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_PC                                                               0x07cf\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_PC_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_PC2                                                              0x07d0\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_PC2_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_CS0                                                              0x07d1\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_CS0_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_CS1                                                              0x07d2\n#define mmMMEA4_ADDRDECDRAM_ADDR_HASH_CS1_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDECDRAM_HARVEST_ENABLE                                                             0x07d3\n#define mmMMEA4_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_BANK0                                                             0x07d4\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_BANK0_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_BANK1                                                             0x07d5\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_BANK1_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_BANK2                                                             0x07d6\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_BANK2_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_BANK3                                                             0x07d7\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_BANK3_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_BANK4                                                             0x07d8\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_BANK4_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_BANK5                                                             0x07d9\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_BANK5_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_PC                                                                0x07da\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_PC_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_PC2                                                               0x07db\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_PC2_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_CS0                                                               0x07dc\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_CS0_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_CS1                                                               0x07dd\n#define mmMMEA4_ADDRDECGMI_ADDR_HASH_CS1_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDECGMI_HARVEST_ENABLE                                                              0x07de\n#define mmMMEA4_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_CS0                                                                 0x07df\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_CS1                                                                 0x07e0\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_CS2                                                                 0x07e1\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_CS3                                                                 0x07e2\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x07e3\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x07e4\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x07e5\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x07e6\n#define mmMMEA4_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC0_ADDR_MASK_CS01                                                                0x07e7\n#define mmMMEA4_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC0_ADDR_MASK_CS23                                                                0x07e8\n#define mmMMEA4_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x07e9\n#define mmMMEA4_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x07ea\n#define mmMMEA4_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDEC0_ADDR_CFG_CS01                                                                 0x07eb\n#define mmMMEA4_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC0_ADDR_CFG_CS23                                                                 0x07ec\n#define mmMMEA4_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC0_ADDR_SEL_CS01                                                                 0x07ed\n#define mmMMEA4_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC0_ADDR_SEL_CS23                                                                 0x07ee\n#define mmMMEA4_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC0_ADDR_SEL2_CS01                                                                0x07ef\n#define mmMMEA4_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC0_ADDR_SEL2_CS23                                                                0x07f0\n#define mmMMEA4_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC0_COL_SEL_LO_CS01                                                               0x07f1\n#define mmMMEA4_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDEC0_COL_SEL_LO_CS23                                                               0x07f2\n#define mmMMEA4_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDEC0_COL_SEL_HI_CS01                                                               0x07f3\n#define mmMMEA4_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDEC0_COL_SEL_HI_CS23                                                               0x07f4\n#define mmMMEA4_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDEC0_RM_SEL_CS01                                                                   0x07f5\n#define mmMMEA4_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA4_ADDRDEC0_RM_SEL_CS23                                                                   0x07f6\n#define mmMMEA4_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA4_ADDRDEC0_RM_SEL_SECCS01                                                                0x07f7\n#define mmMMEA4_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC0_RM_SEL_SECCS23                                                                0x07f8\n#define mmMMEA4_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_CS0                                                                 0x07f9\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_CS1                                                                 0x07fa\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_CS2                                                                 0x07fb\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_CS3                                                                 0x07fc\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x07fd\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x07fe\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x07ff\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x0800\n#define mmMMEA4_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC1_ADDR_MASK_CS01                                                                0x0801\n#define mmMMEA4_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC1_ADDR_MASK_CS23                                                                0x0802\n#define mmMMEA4_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x0803\n#define mmMMEA4_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x0804\n#define mmMMEA4_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDEC1_ADDR_CFG_CS01                                                                 0x0805\n#define mmMMEA4_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC1_ADDR_CFG_CS23                                                                 0x0806\n#define mmMMEA4_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC1_ADDR_SEL_CS01                                                                 0x0807\n#define mmMMEA4_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC1_ADDR_SEL_CS23                                                                 0x0808\n#define mmMMEA4_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC1_ADDR_SEL2_CS01                                                                0x0809\n#define mmMMEA4_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC1_ADDR_SEL2_CS23                                                                0x080a\n#define mmMMEA4_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC1_COL_SEL_LO_CS01                                                               0x080b\n#define mmMMEA4_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDEC1_COL_SEL_LO_CS23                                                               0x080c\n#define mmMMEA4_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDEC1_COL_SEL_HI_CS01                                                               0x080d\n#define mmMMEA4_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDEC1_COL_SEL_HI_CS23                                                               0x080e\n#define mmMMEA4_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDEC1_RM_SEL_CS01                                                                   0x080f\n#define mmMMEA4_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA4_ADDRDEC1_RM_SEL_CS23                                                                   0x0810\n#define mmMMEA4_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA4_ADDRDEC1_RM_SEL_SECCS01                                                                0x0811\n#define mmMMEA4_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC1_RM_SEL_SECCS23                                                                0x0812\n#define mmMMEA4_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_CS0                                                                 0x0813\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_CS1                                                                 0x0814\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_CS2                                                                 0x0815\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_CS3                                                                 0x0816\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x0817\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x0818\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x0819\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x081a\n#define mmMMEA4_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA4_ADDRDEC2_ADDR_MASK_CS01                                                                0x081b\n#define mmMMEA4_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC2_ADDR_MASK_CS23                                                                0x081c\n#define mmMMEA4_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x081d\n#define mmMMEA4_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x081e\n#define mmMMEA4_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA4_ADDRDEC2_ADDR_CFG_CS01                                                                 0x081f\n#define mmMMEA4_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC2_ADDR_CFG_CS23                                                                 0x0820\n#define mmMMEA4_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC2_ADDR_SEL_CS01                                                                 0x0821\n#define mmMMEA4_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC2_ADDR_SEL_CS23                                                                 0x0822\n#define mmMMEA4_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA4_ADDRDEC2_ADDR_SEL2_CS01                                                                0x0823\n#define mmMMEA4_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC2_ADDR_SEL2_CS23                                                                0x0824\n#define mmMMEA4_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC2_COL_SEL_LO_CS01                                                               0x0825\n#define mmMMEA4_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDEC2_COL_SEL_LO_CS23                                                               0x0826\n#define mmMMEA4_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDEC2_COL_SEL_HI_CS01                                                               0x0827\n#define mmMMEA4_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDEC2_COL_SEL_HI_CS23                                                               0x0828\n#define mmMMEA4_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA4_ADDRDEC2_RM_SEL_CS01                                                                   0x0829\n#define mmMMEA4_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA4_ADDRDEC2_RM_SEL_CS23                                                                   0x082a\n#define mmMMEA4_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA4_ADDRDEC2_RM_SEL_SECCS01                                                                0x082b\n#define mmMMEA4_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA4_ADDRDEC2_RM_SEL_SECCS23                                                                0x082c\n#define mmMMEA4_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA4_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x082d\n#define mmMMEA4_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      1\n#define mmMMEA4_ADDRNORMGMI_GLOBAL_CNTL                                                                0x082e\n#define mmMMEA4_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       1\n#define mmMMEA4_IO_RD_CLI2GRP_MAP0                                                                     0x0855\n#define mmMMEA4_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA4_IO_RD_CLI2GRP_MAP1                                                                     0x0856\n#define mmMMEA4_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA4_IO_WR_CLI2GRP_MAP0                                                                     0x0857\n#define mmMMEA4_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA4_IO_WR_CLI2GRP_MAP1                                                                     0x0858\n#define mmMMEA4_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA4_IO_RD_COMBINE_FLUSH                                                                    0x0859\n#define mmMMEA4_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA4_IO_WR_COMBINE_FLUSH                                                                    0x085a\n#define mmMMEA4_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA4_IO_GROUP_BURST                                                                         0x085b\n#define mmMMEA4_IO_GROUP_BURST_BASE_IDX                                                                1\n#define mmMMEA4_IO_RD_PRI_AGE                                                                          0x085c\n#define mmMMEA4_IO_RD_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA4_IO_WR_PRI_AGE                                                                          0x085d\n#define mmMMEA4_IO_WR_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA4_IO_RD_PRI_QUEUING                                                                      0x085e\n#define mmMMEA4_IO_RD_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA4_IO_WR_PRI_QUEUING                                                                      0x085f\n#define mmMMEA4_IO_WR_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA4_IO_RD_PRI_FIXED                                                                        0x0860\n#define mmMMEA4_IO_RD_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA4_IO_WR_PRI_FIXED                                                                        0x0861\n#define mmMMEA4_IO_WR_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA4_IO_RD_PRI_URGENCY                                                                      0x0862\n#define mmMMEA4_IO_RD_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA4_IO_WR_PRI_URGENCY                                                                      0x0863\n#define mmMMEA4_IO_WR_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA4_IO_RD_PRI_URGENCY_MASKING                                                              0x0864\n#define mmMMEA4_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA4_IO_WR_PRI_URGENCY_MASKING                                                              0x0865\n#define mmMMEA4_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA4_IO_RD_PRI_QUANT_PRI1                                                                   0x0866\n#define mmMMEA4_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA4_IO_RD_PRI_QUANT_PRI2                                                                   0x0867\n#define mmMMEA4_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA4_IO_RD_PRI_QUANT_PRI3                                                                   0x0868\n#define mmMMEA4_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA4_IO_WR_PRI_QUANT_PRI1                                                                   0x0869\n#define mmMMEA4_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA4_IO_WR_PRI_QUANT_PRI2                                                                   0x086a\n#define mmMMEA4_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA4_IO_WR_PRI_QUANT_PRI3                                                                   0x086b\n#define mmMMEA4_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA4_SDP_ARB_DRAM                                                                           0x086c\n#define mmMMEA4_SDP_ARB_DRAM_BASE_IDX                                                                  1\n#define mmMMEA4_SDP_ARB_GMI                                                                            0x086d\n#define mmMMEA4_SDP_ARB_GMI_BASE_IDX                                                                   1\n#define mmMMEA4_SDP_ARB_FINAL                                                                          0x086e\n#define mmMMEA4_SDP_ARB_FINAL_BASE_IDX                                                                 1\n#define mmMMEA4_SDP_DRAM_PRIORITY                                                                      0x086f\n#define mmMMEA4_SDP_DRAM_PRIORITY_BASE_IDX                                                             1\n#define mmMMEA4_SDP_GMI_PRIORITY                                                                       0x0870\n#define mmMMEA4_SDP_GMI_PRIORITY_BASE_IDX                                                              1\n#define mmMMEA4_SDP_IO_PRIORITY                                                                        0x0871\n#define mmMMEA4_SDP_IO_PRIORITY_BASE_IDX                                                               1\n#define mmMMEA4_SDP_CREDITS                                                                            0x0872\n#define mmMMEA4_SDP_CREDITS_BASE_IDX                                                                   1\n#define mmMMEA4_SDP_TAG_RESERVE0                                                                       0x0873\n#define mmMMEA4_SDP_TAG_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA4_SDP_TAG_RESERVE1                                                                       0x0874\n#define mmMMEA4_SDP_TAG_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA4_SDP_VCC_RESERVE0                                                                       0x0875\n#define mmMMEA4_SDP_VCC_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA4_SDP_VCC_RESERVE1                                                                       0x0876\n#define mmMMEA4_SDP_VCC_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA4_SDP_VCD_RESERVE0                                                                       0x0877\n#define mmMMEA4_SDP_VCD_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA4_SDP_VCD_RESERVE1                                                                       0x0878\n#define mmMMEA4_SDP_VCD_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA4_SDP_REQ_CNTL                                                                           0x0879\n#define mmMMEA4_SDP_REQ_CNTL_BASE_IDX                                                                  1\n#define mmMMEA4_MISC                                                                                   0x087a\n#define mmMMEA4_MISC_BASE_IDX                                                                          1\n#define mmMMEA4_LATENCY_SAMPLING                                                                       0x087b\n#define mmMMEA4_LATENCY_SAMPLING_BASE_IDX                                                              1\n#define mmMMEA4_PERFCOUNTER_LO                                                                         0x087c\n#define mmMMEA4_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmMMEA4_PERFCOUNTER_HI                                                                         0x087d\n#define mmMMEA4_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmMMEA4_PERFCOUNTER0_CFG                                                                       0x087e\n#define mmMMEA4_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmMMEA4_PERFCOUNTER1_CFG                                                                       0x087f\n#define mmMMEA4_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmMMEA4_PERFCOUNTER_RSLT_CNTL                                                                  0x0880\n#define mmMMEA4_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmMMEA4_EDC_CNT                                                                                0x0886\n#define mmMMEA4_EDC_CNT_BASE_IDX                                                                       1\n#define mmMMEA4_EDC_CNT2                                                                               0x0887\n#define mmMMEA4_EDC_CNT2_BASE_IDX                                                                      1\n#define mmMMEA4_DSM_CNTL                                                                               0x0888\n#define mmMMEA4_DSM_CNTL_BASE_IDX                                                                      1\n#define mmMMEA4_DSM_CNTLA                                                                              0x0889\n#define mmMMEA4_DSM_CNTLA_BASE_IDX                                                                     1\n#define mmMMEA4_DSM_CNTLB                                                                              0x088a\n#define mmMMEA4_DSM_CNTLB_BASE_IDX                                                                     1\n#define mmMMEA4_DSM_CNTL2                                                                              0x088b\n#define mmMMEA4_DSM_CNTL2_BASE_IDX                                                                     1\n#define mmMMEA4_DSM_CNTL2A                                                                             0x088c\n#define mmMMEA4_DSM_CNTL2A_BASE_IDX                                                                    1\n#define mmMMEA4_DSM_CNTL2B                                                                             0x088d\n#define mmMMEA4_DSM_CNTL2B_BASE_IDX                                                                    1\n#define mmMMEA4_CGTT_CLK_CTRL                                                                          0x088f\n#define mmMMEA4_CGTT_CLK_CTRL_BASE_IDX                                                                 1\n#define mmMMEA4_EDC_MODE                                                                               0x0890\n#define mmMMEA4_EDC_MODE_BASE_IDX                                                                      1\n#define mmMMEA4_ERR_STATUS                                                                             0x0891\n#define mmMMEA4_ERR_STATUS_BASE_IDX                                                                    1\n#define mmMMEA4_MISC2                                                                                  0x0892\n#define mmMMEA4_MISC2_BASE_IDX                                                                         1\n#define mmMMEA4_ADDRDEC_SELECT                                                                         0x0893\n#define mmMMEA4_ADDRDEC_SELECT_BASE_IDX                                                                1\n#define mmMMEA4_EDC_CNT3                                                                               0x0894\n#define mmMMEA4_EDC_CNT3_BASE_IDX                                                                      1\n\n\n\n\n#define mmPCTL0_CTRL                                                                                   0x08c0\n#define mmPCTL0_CTRL_BASE_IDX                                                                          1\n#define mmPCTL0_MMHUB_DEEPSLEEP_IB                                                                     0x08c1\n#define mmPCTL0_MMHUB_DEEPSLEEP_IB_BASE_IDX                                                            1\n#define mmPCTL0_MMHUB_DEEPSLEEP_OVERRIDE                                                               0x08c2\n#define mmPCTL0_MMHUB_DEEPSLEEP_OVERRIDE_BASE_IDX                                                      1\n#define mmPCTL0_MMHUB_DEEPSLEEP_OVERRIDE_IB                                                            0x08c3\n#define mmPCTL0_MMHUB_DEEPSLEEP_OVERRIDE_IB_BASE_IDX                                                   1\n#define mmPCTL0_PG_IGNORE_DEEPSLEEP                                                                    0x08c4\n#define mmPCTL0_PG_IGNORE_DEEPSLEEP_BASE_IDX                                                           1\n#define mmPCTL0_PG_IGNORE_DEEPSLEEP_IB                                                                 0x08c5\n#define mmPCTL0_PG_IGNORE_DEEPSLEEP_IB_BASE_IDX                                                        1\n#define mmPCTL0_SLICE0_CFG_DAGB_BUSY                                                                   0x08c6\n#define mmPCTL0_SLICE0_CFG_DAGB_BUSY_BASE_IDX                                                          1\n#define mmPCTL0_SLICE0_CFG_DS_ALLOW                                                                    0x08c7\n#define mmPCTL0_SLICE0_CFG_DS_ALLOW_BASE_IDX                                                           1\n#define mmPCTL0_SLICE0_CFG_DS_ALLOW_IB                                                                 0x08c8\n#define mmPCTL0_SLICE0_CFG_DS_ALLOW_IB_BASE_IDX                                                        1\n#define mmPCTL0_SLICE1_CFG_DAGB_BUSY                                                                   0x08c9\n#define mmPCTL0_SLICE1_CFG_DAGB_BUSY_BASE_IDX                                                          1\n#define mmPCTL0_SLICE1_CFG_DS_ALLOW                                                                    0x08ca\n#define mmPCTL0_SLICE1_CFG_DS_ALLOW_BASE_IDX                                                           1\n#define mmPCTL0_SLICE1_CFG_DS_ALLOW_IB                                                                 0x08cb\n#define mmPCTL0_SLICE1_CFG_DS_ALLOW_IB_BASE_IDX                                                        1\n#define mmPCTL0_SLICE2_CFG_DAGB_BUSY                                                                   0x08cc\n#define mmPCTL0_SLICE2_CFG_DAGB_BUSY_BASE_IDX                                                          1\n#define mmPCTL0_SLICE2_CFG_DS_ALLOW                                                                    0x08cd\n#define mmPCTL0_SLICE2_CFG_DS_ALLOW_BASE_IDX                                                           1\n#define mmPCTL0_SLICE2_CFG_DS_ALLOW_IB                                                                 0x08ce\n#define mmPCTL0_SLICE2_CFG_DS_ALLOW_IB_BASE_IDX                                                        1\n#define mmPCTL0_SLICE3_CFG_DAGB_BUSY                                                                   0x08cf\n#define mmPCTL0_SLICE3_CFG_DAGB_BUSY_BASE_IDX                                                          1\n#define mmPCTL0_SLICE3_CFG_DS_ALLOW                                                                    0x08d0\n#define mmPCTL0_SLICE3_CFG_DS_ALLOW_BASE_IDX                                                           1\n#define mmPCTL0_SLICE3_CFG_DS_ALLOW_IB                                                                 0x08d1\n#define mmPCTL0_SLICE3_CFG_DS_ALLOW_IB_BASE_IDX                                                        1\n#define mmPCTL0_SLICE4_CFG_DAGB_BUSY                                                                   0x08d2\n#define mmPCTL0_SLICE4_CFG_DAGB_BUSY_BASE_IDX                                                          1\n#define mmPCTL0_SLICE4_CFG_DS_ALLOW                                                                    0x08d3\n#define mmPCTL0_SLICE4_CFG_DS_ALLOW_BASE_IDX                                                           1\n#define mmPCTL0_SLICE4_CFG_DS_ALLOW_IB                                                                 0x08d4\n#define mmPCTL0_SLICE4_CFG_DS_ALLOW_IB_BASE_IDX                                                        1\n#define mmPCTL0_UTCL2_MISC                                                                             0x08d5\n#define mmPCTL0_UTCL2_MISC_BASE_IDX                                                                    1\n#define mmPCTL0_SLICE0_MISC                                                                            0x08d6\n#define mmPCTL0_SLICE0_MISC_BASE_IDX                                                                   1\n#define mmPCTL0_SLICE1_MISC                                                                            0x08d7\n#define mmPCTL0_SLICE1_MISC_BASE_IDX                                                                   1\n#define mmPCTL0_SLICE2_MISC                                                                            0x08d8\n#define mmPCTL0_SLICE2_MISC_BASE_IDX                                                                   1\n#define mmPCTL0_SLICE3_MISC                                                                            0x08d9\n#define mmPCTL0_SLICE3_MISC_BASE_IDX                                                                   1\n#define mmPCTL0_SLICE4_MISC                                                                            0x08da\n#define mmPCTL0_SLICE4_MISC_BASE_IDX                                                                   1\n#define mmPCTL0_UTCL2_RENG_EXECUTE                                                                     0x08db\n#define mmPCTL0_UTCL2_RENG_EXECUTE_BASE_IDX                                                            1\n#define mmPCTL0_SLICE0_RENG_EXECUTE                                                                    0x08dc\n#define mmPCTL0_SLICE0_RENG_EXECUTE_BASE_IDX                                                           1\n#define mmPCTL0_SLICE1_RENG_EXECUTE                                                                    0x08dd\n#define mmPCTL0_SLICE1_RENG_EXECUTE_BASE_IDX                                                           1\n#define mmPCTL0_SLICE2_RENG_EXECUTE                                                                    0x08de\n#define mmPCTL0_SLICE2_RENG_EXECUTE_BASE_IDX                                                           1\n#define mmPCTL0_SLICE3_RENG_EXECUTE                                                                    0x08df\n#define mmPCTL0_SLICE3_RENG_EXECUTE_BASE_IDX                                                           1\n#define mmPCTL0_SLICE4_RENG_EXECUTE                                                                    0x08e0\n#define mmPCTL0_SLICE4_RENG_EXECUTE_BASE_IDX                                                           1\n#define mmPCTL0_UTCL2_RENG_RAM_INDEX                                                                   0x08e1\n#define mmPCTL0_UTCL2_RENG_RAM_INDEX_BASE_IDX                                                          1\n#define mmPCTL0_UTCL2_RENG_RAM_DATA                                                                    0x08e2\n#define mmPCTL0_UTCL2_RENG_RAM_DATA_BASE_IDX                                                           1\n#define mmPCTL0_SLICE0_RENG_RAM_INDEX                                                                  0x08e3\n#define mmPCTL0_SLICE0_RENG_RAM_INDEX_BASE_IDX                                                         1\n#define mmPCTL0_SLICE0_RENG_RAM_DATA                                                                   0x08e4\n#define mmPCTL0_SLICE0_RENG_RAM_DATA_BASE_IDX                                                          1\n#define mmPCTL0_SLICE1_RENG_RAM_INDEX                                                                  0x08e5\n#define mmPCTL0_SLICE1_RENG_RAM_INDEX_BASE_IDX                                                         1\n#define mmPCTL0_SLICE1_RENG_RAM_DATA                                                                   0x08e6\n#define mmPCTL0_SLICE1_RENG_RAM_DATA_BASE_IDX                                                          1\n#define mmPCTL0_SLICE2_RENG_RAM_INDEX                                                                  0x08e7\n#define mmPCTL0_SLICE2_RENG_RAM_INDEX_BASE_IDX                                                         1\n#define mmPCTL0_SLICE2_RENG_RAM_DATA                                                                   0x08e8\n#define mmPCTL0_SLICE2_RENG_RAM_DATA_BASE_IDX                                                          1\n#define mmPCTL0_SLICE3_RENG_RAM_INDEX                                                                  0x08e9\n#define mmPCTL0_SLICE3_RENG_RAM_INDEX_BASE_IDX                                                         1\n#define mmPCTL0_SLICE3_RENG_RAM_DATA                                                                   0x08ea\n#define mmPCTL0_SLICE3_RENG_RAM_DATA_BASE_IDX                                                          1\n#define mmPCTL0_SLICE4_RENG_RAM_INDEX                                                                  0x08eb\n#define mmPCTL0_SLICE4_RENG_RAM_INDEX_BASE_IDX                                                         1\n#define mmPCTL0_SLICE4_RENG_RAM_DATA                                                                   0x08ec\n#define mmPCTL0_SLICE4_RENG_RAM_DATA_BASE_IDX                                                          1\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_RANGE0                                                      0x08ed\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                             1\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_RANGE1                                                      0x08ee\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                             1\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_RANGE2                                                      0x08ef\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                             1\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_RANGE3                                                      0x08f0\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                             1\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_RANGE4                                                      0x08f1\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                             1\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET0                                                   0x08f2\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                          1\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET1                                                   0x08f3\n#define mmPCTL0_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                          1\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_RANGE0                                                     0x08f4\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                            1\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_RANGE1                                                     0x08f5\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                            1\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_RANGE2                                                     0x08f6\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                            1\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_RANGE3                                                     0x08f7\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                            1\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_RANGE4                                                     0x08f8\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                            1\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET0                                                  0x08f9\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                         1\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET1                                                  0x08fa\n#define mmPCTL0_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                         1\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_RANGE0                                                     0x08fb\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                            1\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_RANGE1                                                     0x08fc\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                            1\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_RANGE2                                                     0x08fd\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                            1\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_RANGE3                                                     0x08fe\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                            1\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_RANGE4                                                     0x08ff\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                            1\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET0                                                  0x0900\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                         1\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET1                                                  0x0901\n#define mmPCTL0_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                         1\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_RANGE0                                                     0x0902\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                            1\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_RANGE1                                                     0x0903\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                            1\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_RANGE2                                                     0x0904\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                            1\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_RANGE3                                                     0x0905\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                            1\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_RANGE4                                                     0x0906\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                            1\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_EXCL_SET0                                                  0x0907\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                         1\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_EXCL_SET1                                                  0x0908\n#define mmPCTL0_SLICE2_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                         1\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_RANGE0                                                     0x0909\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                            1\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_RANGE1                                                     0x090a\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                            1\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_RANGE2                                                     0x090b\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                            1\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_RANGE3                                                     0x090c\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                            1\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_RANGE4                                                     0x090d\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                            1\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_EXCL_SET0                                                  0x090e\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                         1\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_EXCL_SET1                                                  0x090f\n#define mmPCTL0_SLICE3_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                         1\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_RANGE0                                                     0x0910\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                            1\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_RANGE1                                                     0x0911\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                            1\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_RANGE2                                                     0x0912\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                            1\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_RANGE3                                                     0x0913\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                            1\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_RANGE4                                                     0x0914\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                            1\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_EXCL_SET0                                                  0x0915\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                         1\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_EXCL_SET1                                                  0x0916\n#define mmPCTL0_SLICE4_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                         1\n\n\n\n\n#define mmVML1_0_MC_VM_MX_L1_TLB0_STATUS                                                               0x0948\n#define mmVML1_0_MC_VM_MX_L1_TLB0_STATUS_BASE_IDX                                                      1\n#define mmVML1_0_MC_VM_MX_L1_TLB1_STATUS                                                               0x0949\n#define mmVML1_0_MC_VM_MX_L1_TLB1_STATUS_BASE_IDX                                                      1\n#define mmVML1_0_MC_VM_MX_L1_TLB2_STATUS                                                               0x094a\n#define mmVML1_0_MC_VM_MX_L1_TLB2_STATUS_BASE_IDX                                                      1\n#define mmVML1_0_MC_VM_MX_L1_TLB3_STATUS                                                               0x094b\n#define mmVML1_0_MC_VM_MX_L1_TLB3_STATUS_BASE_IDX                                                      1\n#define mmVML1_0_MC_VM_MX_L1_TLB4_STATUS                                                               0x094c\n#define mmVML1_0_MC_VM_MX_L1_TLB4_STATUS_BASE_IDX                                                      1\n#define mmVML1_0_MC_VM_MX_L1_TLB5_STATUS                                                               0x094d\n#define mmVML1_0_MC_VM_MX_L1_TLB5_STATUS_BASE_IDX                                                      1\n#define mmVML1_0_MC_VM_MX_L1_TLB6_STATUS                                                               0x094e\n#define mmVML1_0_MC_VM_MX_L1_TLB6_STATUS_BASE_IDX                                                      1\n#define mmVML1_0_MC_VM_MX_L1_TLB7_STATUS                                                               0x094f\n#define mmVML1_0_MC_VM_MX_L1_TLB7_STATUS_BASE_IDX                                                      1\n\n\n\n\n#define mmVML1PL0_MC_VM_MX_L1_PERFCOUNTER0_CFG                                                         0x0960\n#define mmVML1PL0_MC_VM_MX_L1_PERFCOUNTER0_CFG_BASE_IDX                                                1\n#define mmVML1PL0_MC_VM_MX_L1_PERFCOUNTER1_CFG                                                         0x0961\n#define mmVML1PL0_MC_VM_MX_L1_PERFCOUNTER1_CFG_BASE_IDX                                                1\n#define mmVML1PL0_MC_VM_MX_L1_PERFCOUNTER2_CFG                                                         0x0962\n#define mmVML1PL0_MC_VM_MX_L1_PERFCOUNTER2_CFG_BASE_IDX                                                1\n#define mmVML1PL0_MC_VM_MX_L1_PERFCOUNTER3_CFG                                                         0x0963\n#define mmVML1PL0_MC_VM_MX_L1_PERFCOUNTER3_CFG_BASE_IDX                                                1\n#define mmVML1PL0_MC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL                                                    0x0964\n#define mmVML1PL0_MC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                           1\n\n\n\n\n#define mmVML1PR0_MC_VM_MX_L1_PERFCOUNTER_LO                                                           0x0970\n#define mmVML1PR0_MC_VM_MX_L1_PERFCOUNTER_LO_BASE_IDX                                                  1\n#define mmVML1PR0_MC_VM_MX_L1_PERFCOUNTER_HI                                                           0x0971\n#define mmVML1PR0_MC_VM_MX_L1_PERFCOUNTER_HI_BASE_IDX                                                  1\n\n\n\n\n#define mmATCL2_0_ATC_L2_CNTL                                                                          0x0980\n#define mmATCL2_0_ATC_L2_CNTL_BASE_IDX                                                                 1\n#define mmATCL2_0_ATC_L2_CNTL2                                                                         0x0981\n#define mmATCL2_0_ATC_L2_CNTL2_BASE_IDX                                                                1\n#define mmATCL2_0_ATC_L2_CACHE_DATA0                                                                   0x0984\n#define mmATCL2_0_ATC_L2_CACHE_DATA0_BASE_IDX                                                          1\n#define mmATCL2_0_ATC_L2_CACHE_DATA1                                                                   0x0985\n#define mmATCL2_0_ATC_L2_CACHE_DATA1_BASE_IDX                                                          1\n#define mmATCL2_0_ATC_L2_CACHE_DATA2                                                                   0x0986\n#define mmATCL2_0_ATC_L2_CACHE_DATA2_BASE_IDX                                                          1\n#define mmATCL2_0_ATC_L2_CNTL3                                                                         0x0987\n#define mmATCL2_0_ATC_L2_CNTL3_BASE_IDX                                                                1\n#define mmATCL2_0_ATC_L2_STATUS                                                                        0x0988\n#define mmATCL2_0_ATC_L2_STATUS_BASE_IDX                                                               1\n#define mmATCL2_0_ATC_L2_STATUS2                                                                       0x0989\n#define mmATCL2_0_ATC_L2_STATUS2_BASE_IDX                                                              1\n#define mmATCL2_0_ATC_L2_STATUS3                                                                       0x098a\n#define mmATCL2_0_ATC_L2_STATUS3_BASE_IDX                                                              1\n#define mmATCL2_0_ATC_L2_MISC_CG                                                                       0x098b\n#define mmATCL2_0_ATC_L2_MISC_CG_BASE_IDX                                                              1\n#define mmATCL2_0_ATC_L2_MEM_POWER_LS                                                                  0x098c\n#define mmATCL2_0_ATC_L2_MEM_POWER_LS_BASE_IDX                                                         1\n#define mmATCL2_0_ATC_L2_CGTT_CLK_CTRL                                                                 0x098d\n#define mmATCL2_0_ATC_L2_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmATCL2_0_ATC_L2_CACHE_4K_DSM_INDEX                                                            0x098e\n#define mmATCL2_0_ATC_L2_CACHE_4K_DSM_INDEX_BASE_IDX                                                   1\n#define mmATCL2_0_ATC_L2_CACHE_2M_DSM_INDEX                                                            0x098f\n#define mmATCL2_0_ATC_L2_CACHE_2M_DSM_INDEX_BASE_IDX                                                   1\n#define mmATCL2_0_ATC_L2_CACHE_4K_DSM_CNTL                                                             0x0990\n#define mmATCL2_0_ATC_L2_CACHE_4K_DSM_CNTL_BASE_IDX                                                    1\n#define mmATCL2_0_ATC_L2_CACHE_2M_DSM_CNTL                                                             0x0991\n#define mmATCL2_0_ATC_L2_CACHE_2M_DSM_CNTL_BASE_IDX                                                    1\n#define mmATCL2_0_ATC_L2_CNTL4                                                                         0x0992\n#define mmATCL2_0_ATC_L2_CNTL4_BASE_IDX                                                                1\n#define mmATCL2_0_ATC_L2_MM_GROUP_RT_CLASSES                                                           0x0993\n#define mmATCL2_0_ATC_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                  1\n\n\n\n\n#define mmVML2PF0_VM_L2_CNTL                                                                           0x09c0\n#define mmVML2PF0_VM_L2_CNTL_BASE_IDX                                                                  1\n#define mmVML2PF0_VM_L2_CNTL2                                                                          0x09c1\n#define mmVML2PF0_VM_L2_CNTL2_BASE_IDX                                                                 1\n#define mmVML2PF0_VM_L2_CNTL3                                                                          0x09c2\n#define mmVML2PF0_VM_L2_CNTL3_BASE_IDX                                                                 1\n#define mmVML2PF0_VM_L2_STATUS                                                                         0x09c3\n#define mmVML2PF0_VM_L2_STATUS_BASE_IDX                                                                1\n#define mmVML2PF0_VM_DUMMY_PAGE_FAULT_CNTL                                                             0x09c4\n#define mmVML2PF0_VM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX                                                    1\n#define mmVML2PF0_VM_DUMMY_PAGE_FAULT_ADDR_LO32                                                        0x09c5\n#define mmVML2PF0_VM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX                                               1\n#define mmVML2PF0_VM_DUMMY_PAGE_FAULT_ADDR_HI32                                                        0x09c6\n#define mmVML2PF0_VM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX                                               1\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_CNTL                                                          0x09c7\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_CNTL_BASE_IDX                                                 1\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_CNTL2                                                         0x09c8\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX                                                1\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_MM_CNTL3                                                      0x09c9\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX                                             1\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_MM_CNTL4                                                      0x09ca\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX                                             1\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_STATUS                                                        0x09cb\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_STATUS_BASE_IDX                                               1\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_ADDR_LO32                                                     0x09cc\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX                                            1\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_ADDR_HI32                                                     0x09cd\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX                                            1\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32                                             0x09ce\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX                                    1\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32                                             0x09cf\n#define mmVML2PF0_VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX                                    1\n#define mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32                                       0x09d1\n#define mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX                              1\n#define mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32                                       0x09d2\n#define mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX                              1\n#define mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32                                      0x09d3\n#define mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX                             1\n#define mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32                                      0x09d4\n#define mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX                             1\n#define mmVML2PF0_VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32                                          0x09d5\n#define mmVML2PF0_VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX                                 1\n#define mmVML2PF0_VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32                                          0x09d6\n#define mmVML2PF0_VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX                                 1\n#define mmVML2PF0_VM_L2_CNTL4                                                                          0x09d7\n#define mmVML2PF0_VM_L2_CNTL4_BASE_IDX                                                                 1\n#define mmVML2PF0_VM_L2_MM_GROUP_RT_CLASSES                                                            0x09d8\n#define mmVML2PF0_VM_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                   1\n#define mmVML2PF0_VM_L2_BANK_SELECT_RESERVED_CID                                                       0x09d9\n#define mmVML2PF0_VM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX                                              1\n#define mmVML2PF0_VM_L2_BANK_SELECT_RESERVED_CID2                                                      0x09da\n#define mmVML2PF0_VM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX                                             1\n#define mmVML2PF0_VM_L2_CACHE_PARITY_CNTL                                                              0x09db\n#define mmVML2PF0_VM_L2_CACHE_PARITY_CNTL_BASE_IDX                                                     1\n#define mmVML2PF0_VM_L2_CGTT_CLK_CTRL                                                                  0x09de\n#define mmVML2PF0_VM_L2_CGTT_CLK_CTRL_BASE_IDX                                                         1\n\n\n\n\n#define mmVML2VC0_VM_CONTEXT0_CNTL                                                                     0x0a00\n#define mmVML2VC0_VM_CONTEXT0_CNTL_BASE_IDX                                                            1\n#define mmVML2VC0_VM_CONTEXT1_CNTL                                                                     0x0a01\n#define mmVML2VC0_VM_CONTEXT1_CNTL_BASE_IDX                                                            1\n#define mmVML2VC0_VM_CONTEXT2_CNTL                                                                     0x0a02\n#define mmVML2VC0_VM_CONTEXT2_CNTL_BASE_IDX                                                            1\n#define mmVML2VC0_VM_CONTEXT3_CNTL                                                                     0x0a03\n#define mmVML2VC0_VM_CONTEXT3_CNTL_BASE_IDX                                                            1\n#define mmVML2VC0_VM_CONTEXT4_CNTL                                                                     0x0a04\n#define mmVML2VC0_VM_CONTEXT4_CNTL_BASE_IDX                                                            1\n#define mmVML2VC0_VM_CONTEXT5_CNTL                                                                     0x0a05\n#define mmVML2VC0_VM_CONTEXT5_CNTL_BASE_IDX                                                            1\n#define mmVML2VC0_VM_CONTEXT6_CNTL                                                                     0x0a06\n#define mmVML2VC0_VM_CONTEXT6_CNTL_BASE_IDX                                                            1\n#define mmVML2VC0_VM_CONTEXT7_CNTL                                                                     0x0a07\n#define mmVML2VC0_VM_CONTEXT7_CNTL_BASE_IDX                                                            1\n#define mmVML2VC0_VM_CONTEXT8_CNTL                                                                     0x0a08\n#define mmVML2VC0_VM_CONTEXT8_CNTL_BASE_IDX                                                            1\n#define mmVML2VC0_VM_CONTEXT9_CNTL                                                                     0x0a09\n#define mmVML2VC0_VM_CONTEXT9_CNTL_BASE_IDX                                                            1\n#define mmVML2VC0_VM_CONTEXT10_CNTL                                                                    0x0a0a\n#define mmVML2VC0_VM_CONTEXT10_CNTL_BASE_IDX                                                           1\n#define mmVML2VC0_VM_CONTEXT11_CNTL                                                                    0x0a0b\n#define mmVML2VC0_VM_CONTEXT11_CNTL_BASE_IDX                                                           1\n#define mmVML2VC0_VM_CONTEXT12_CNTL                                                                    0x0a0c\n#define mmVML2VC0_VM_CONTEXT12_CNTL_BASE_IDX                                                           1\n#define mmVML2VC0_VM_CONTEXT13_CNTL                                                                    0x0a0d\n#define mmVML2VC0_VM_CONTEXT13_CNTL_BASE_IDX                                                           1\n#define mmVML2VC0_VM_CONTEXT14_CNTL                                                                    0x0a0e\n#define mmVML2VC0_VM_CONTEXT14_CNTL_BASE_IDX                                                           1\n#define mmVML2VC0_VM_CONTEXT15_CNTL                                                                    0x0a0f\n#define mmVML2VC0_VM_CONTEXT15_CNTL_BASE_IDX                                                           1\n#define mmVML2VC0_VM_CONTEXTS_DISABLE                                                                  0x0a10\n#define mmVML2VC0_VM_CONTEXTS_DISABLE_BASE_IDX                                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG0_SEM                                                               0x0a11\n#define mmVML2VC0_VM_INVALIDATE_ENG0_SEM_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG1_SEM                                                               0x0a12\n#define mmVML2VC0_VM_INVALIDATE_ENG1_SEM_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG2_SEM                                                               0x0a13\n#define mmVML2VC0_VM_INVALIDATE_ENG2_SEM_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG3_SEM                                                               0x0a14\n#define mmVML2VC0_VM_INVALIDATE_ENG3_SEM_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG4_SEM                                                               0x0a15\n#define mmVML2VC0_VM_INVALIDATE_ENG4_SEM_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG5_SEM                                                               0x0a16\n#define mmVML2VC0_VM_INVALIDATE_ENG5_SEM_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG6_SEM                                                               0x0a17\n#define mmVML2VC0_VM_INVALIDATE_ENG6_SEM_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG7_SEM                                                               0x0a18\n#define mmVML2VC0_VM_INVALIDATE_ENG7_SEM_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG8_SEM                                                               0x0a19\n#define mmVML2VC0_VM_INVALIDATE_ENG8_SEM_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG9_SEM                                                               0x0a1a\n#define mmVML2VC0_VM_INVALIDATE_ENG9_SEM_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG10_SEM                                                              0x0a1b\n#define mmVML2VC0_VM_INVALIDATE_ENG10_SEM_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG11_SEM                                                              0x0a1c\n#define mmVML2VC0_VM_INVALIDATE_ENG11_SEM_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG12_SEM                                                              0x0a1d\n#define mmVML2VC0_VM_INVALIDATE_ENG12_SEM_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG13_SEM                                                              0x0a1e\n#define mmVML2VC0_VM_INVALIDATE_ENG13_SEM_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG14_SEM                                                              0x0a1f\n#define mmVML2VC0_VM_INVALIDATE_ENG14_SEM_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG15_SEM                                                              0x0a20\n#define mmVML2VC0_VM_INVALIDATE_ENG15_SEM_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG16_SEM                                                              0x0a21\n#define mmVML2VC0_VM_INVALIDATE_ENG16_SEM_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG17_SEM                                                              0x0a22\n#define mmVML2VC0_VM_INVALIDATE_ENG17_SEM_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG0_REQ                                                               0x0a23\n#define mmVML2VC0_VM_INVALIDATE_ENG0_REQ_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG1_REQ                                                               0x0a24\n#define mmVML2VC0_VM_INVALIDATE_ENG1_REQ_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG2_REQ                                                               0x0a25\n#define mmVML2VC0_VM_INVALIDATE_ENG2_REQ_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG3_REQ                                                               0x0a26\n#define mmVML2VC0_VM_INVALIDATE_ENG3_REQ_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG4_REQ                                                               0x0a27\n#define mmVML2VC0_VM_INVALIDATE_ENG4_REQ_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG5_REQ                                                               0x0a28\n#define mmVML2VC0_VM_INVALIDATE_ENG5_REQ_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG6_REQ                                                               0x0a29\n#define mmVML2VC0_VM_INVALIDATE_ENG6_REQ_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG7_REQ                                                               0x0a2a\n#define mmVML2VC0_VM_INVALIDATE_ENG7_REQ_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG8_REQ                                                               0x0a2b\n#define mmVML2VC0_VM_INVALIDATE_ENG8_REQ_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG9_REQ                                                               0x0a2c\n#define mmVML2VC0_VM_INVALIDATE_ENG9_REQ_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG10_REQ                                                              0x0a2d\n#define mmVML2VC0_VM_INVALIDATE_ENG10_REQ_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG11_REQ                                                              0x0a2e\n#define mmVML2VC0_VM_INVALIDATE_ENG11_REQ_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG12_REQ                                                              0x0a2f\n#define mmVML2VC0_VM_INVALIDATE_ENG12_REQ_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG13_REQ                                                              0x0a30\n#define mmVML2VC0_VM_INVALIDATE_ENG13_REQ_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG14_REQ                                                              0x0a31\n#define mmVML2VC0_VM_INVALIDATE_ENG14_REQ_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG15_REQ                                                              0x0a32\n#define mmVML2VC0_VM_INVALIDATE_ENG15_REQ_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG16_REQ                                                              0x0a33\n#define mmVML2VC0_VM_INVALIDATE_ENG16_REQ_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG17_REQ                                                              0x0a34\n#define mmVML2VC0_VM_INVALIDATE_ENG17_REQ_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG0_ACK                                                               0x0a35\n#define mmVML2VC0_VM_INVALIDATE_ENG0_ACK_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG1_ACK                                                               0x0a36\n#define mmVML2VC0_VM_INVALIDATE_ENG1_ACK_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG2_ACK                                                               0x0a37\n#define mmVML2VC0_VM_INVALIDATE_ENG2_ACK_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG3_ACK                                                               0x0a38\n#define mmVML2VC0_VM_INVALIDATE_ENG3_ACK_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG4_ACK                                                               0x0a39\n#define mmVML2VC0_VM_INVALIDATE_ENG4_ACK_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG5_ACK                                                               0x0a3a\n#define mmVML2VC0_VM_INVALIDATE_ENG5_ACK_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG6_ACK                                                               0x0a3b\n#define mmVML2VC0_VM_INVALIDATE_ENG6_ACK_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG7_ACK                                                               0x0a3c\n#define mmVML2VC0_VM_INVALIDATE_ENG7_ACK_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG8_ACK                                                               0x0a3d\n#define mmVML2VC0_VM_INVALIDATE_ENG8_ACK_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG9_ACK                                                               0x0a3e\n#define mmVML2VC0_VM_INVALIDATE_ENG9_ACK_BASE_IDX                                                      1\n#define mmVML2VC0_VM_INVALIDATE_ENG10_ACK                                                              0x0a3f\n#define mmVML2VC0_VM_INVALIDATE_ENG10_ACK_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG11_ACK                                                              0x0a40\n#define mmVML2VC0_VM_INVALIDATE_ENG11_ACK_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG12_ACK                                                              0x0a41\n#define mmVML2VC0_VM_INVALIDATE_ENG12_ACK_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG13_ACK                                                              0x0a42\n#define mmVML2VC0_VM_INVALIDATE_ENG13_ACK_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG14_ACK                                                              0x0a43\n#define mmVML2VC0_VM_INVALIDATE_ENG14_ACK_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG15_ACK                                                              0x0a44\n#define mmVML2VC0_VM_INVALIDATE_ENG15_ACK_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG16_ACK                                                              0x0a45\n#define mmVML2VC0_VM_INVALIDATE_ENG16_ACK_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG17_ACK                                                              0x0a46\n#define mmVML2VC0_VM_INVALIDATE_ENG17_ACK_BASE_IDX                                                     1\n#define mmVML2VC0_VM_INVALIDATE_ENG0_ADDR_RANGE_LO32                                                   0x0a47\n#define mmVML2VC0_VM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG0_ADDR_RANGE_HI32                                                   0x0a48\n#define mmVML2VC0_VM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG1_ADDR_RANGE_LO32                                                   0x0a49\n#define mmVML2VC0_VM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG1_ADDR_RANGE_HI32                                                   0x0a4a\n#define mmVML2VC0_VM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG2_ADDR_RANGE_LO32                                                   0x0a4b\n#define mmVML2VC0_VM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG2_ADDR_RANGE_HI32                                                   0x0a4c\n#define mmVML2VC0_VM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG3_ADDR_RANGE_LO32                                                   0x0a4d\n#define mmVML2VC0_VM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG3_ADDR_RANGE_HI32                                                   0x0a4e\n#define mmVML2VC0_VM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG4_ADDR_RANGE_LO32                                                   0x0a4f\n#define mmVML2VC0_VM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG4_ADDR_RANGE_HI32                                                   0x0a50\n#define mmVML2VC0_VM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG5_ADDR_RANGE_LO32                                                   0x0a51\n#define mmVML2VC0_VM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG5_ADDR_RANGE_HI32                                                   0x0a52\n#define mmVML2VC0_VM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG6_ADDR_RANGE_LO32                                                   0x0a53\n#define mmVML2VC0_VM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG6_ADDR_RANGE_HI32                                                   0x0a54\n#define mmVML2VC0_VM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG7_ADDR_RANGE_LO32                                                   0x0a55\n#define mmVML2VC0_VM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG7_ADDR_RANGE_HI32                                                   0x0a56\n#define mmVML2VC0_VM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG8_ADDR_RANGE_LO32                                                   0x0a57\n#define mmVML2VC0_VM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG8_ADDR_RANGE_HI32                                                   0x0a58\n#define mmVML2VC0_VM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG9_ADDR_RANGE_LO32                                                   0x0a59\n#define mmVML2VC0_VM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG9_ADDR_RANGE_HI32                                                   0x0a5a\n#define mmVML2VC0_VM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC0_VM_INVALIDATE_ENG10_ADDR_RANGE_LO32                                                  0x0a5b\n#define mmVML2VC0_VM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG10_ADDR_RANGE_HI32                                                  0x0a5c\n#define mmVML2VC0_VM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG11_ADDR_RANGE_LO32                                                  0x0a5d\n#define mmVML2VC0_VM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG11_ADDR_RANGE_HI32                                                  0x0a5e\n#define mmVML2VC0_VM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG12_ADDR_RANGE_LO32                                                  0x0a5f\n#define mmVML2VC0_VM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG12_ADDR_RANGE_HI32                                                  0x0a60\n#define mmVML2VC0_VM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG13_ADDR_RANGE_LO32                                                  0x0a61\n#define mmVML2VC0_VM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG13_ADDR_RANGE_HI32                                                  0x0a62\n#define mmVML2VC0_VM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG14_ADDR_RANGE_LO32                                                  0x0a63\n#define mmVML2VC0_VM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG14_ADDR_RANGE_HI32                                                  0x0a64\n#define mmVML2VC0_VM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG15_ADDR_RANGE_LO32                                                  0x0a65\n#define mmVML2VC0_VM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG15_ADDR_RANGE_HI32                                                  0x0a66\n#define mmVML2VC0_VM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG16_ADDR_RANGE_LO32                                                  0x0a67\n#define mmVML2VC0_VM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG16_ADDR_RANGE_HI32                                                  0x0a68\n#define mmVML2VC0_VM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG17_ADDR_RANGE_LO32                                                  0x0a69\n#define mmVML2VC0_VM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC0_VM_INVALIDATE_ENG17_ADDR_RANGE_HI32                                                  0x0a6a\n#define mmVML2VC0_VM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC0_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                                0x0a6b\n#define mmVML2VC0_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                                0x0a6c\n#define mmVML2VC0_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32                                                0x0a6d\n#define mmVML2VC0_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32                                                0x0a6e\n#define mmVML2VC0_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32                                                0x0a6f\n#define mmVML2VC0_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32                                                0x0a70\n#define mmVML2VC0_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32                                                0x0a71\n#define mmVML2VC0_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32                                                0x0a72\n#define mmVML2VC0_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32                                                0x0a73\n#define mmVML2VC0_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32                                                0x0a74\n#define mmVML2VC0_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32                                                0x0a75\n#define mmVML2VC0_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32                                                0x0a76\n#define mmVML2VC0_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32                                                0x0a77\n#define mmVML2VC0_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32                                                0x0a78\n#define mmVML2VC0_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32                                                0x0a79\n#define mmVML2VC0_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32                                                0x0a7a\n#define mmVML2VC0_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32                                                0x0a7b\n#define mmVML2VC0_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32                                                0x0a7c\n#define mmVML2VC0_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32                                                0x0a7d\n#define mmVML2VC0_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32                                                0x0a7e\n#define mmVML2VC0_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32                                               0x0a7f\n#define mmVML2VC0_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32                                               0x0a80\n#define mmVML2VC0_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32                                               0x0a81\n#define mmVML2VC0_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32                                               0x0a82\n#define mmVML2VC0_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32                                               0x0a83\n#define mmVML2VC0_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32                                               0x0a84\n#define mmVML2VC0_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32                                               0x0a85\n#define mmVML2VC0_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32                                               0x0a86\n#define mmVML2VC0_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32                                               0x0a87\n#define mmVML2VC0_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32                                               0x0a88\n#define mmVML2VC0_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32                                               0x0a89\n#define mmVML2VC0_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32                                               0x0a8a\n#define mmVML2VC0_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                               0x0a8b\n#define mmVML2VC0_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                               0x0a8c\n#define mmVML2VC0_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32                                               0x0a8d\n#define mmVML2VC0_VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32                                               0x0a8e\n#define mmVML2VC0_VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32                                               0x0a8f\n#define mmVML2VC0_VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32                                               0x0a90\n#define mmVML2VC0_VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32                                               0x0a91\n#define mmVML2VC0_VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32                                               0x0a92\n#define mmVML2VC0_VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32                                               0x0a93\n#define mmVML2VC0_VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32                                               0x0a94\n#define mmVML2VC0_VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32                                               0x0a95\n#define mmVML2VC0_VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32                                               0x0a96\n#define mmVML2VC0_VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32                                               0x0a97\n#define mmVML2VC0_VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32                                               0x0a98\n#define mmVML2VC0_VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32                                               0x0a99\n#define mmVML2VC0_VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32                                               0x0a9a\n#define mmVML2VC0_VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32                                               0x0a9b\n#define mmVML2VC0_VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32                                               0x0a9c\n#define mmVML2VC0_VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32                                               0x0a9d\n#define mmVML2VC0_VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32                                               0x0a9e\n#define mmVML2VC0_VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC0_VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32                                              0x0a9f\n#define mmVML2VC0_VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmVML2VC0_VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32                                              0x0aa0\n#define mmVML2VC0_VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmVML2VC0_VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32                                              0x0aa1\n#define mmVML2VC0_VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmVML2VC0_VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32                                              0x0aa2\n#define mmVML2VC0_VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmVML2VC0_VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32                                              0x0aa3\n#define mmVML2VC0_VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmVML2VC0_VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32                                              0x0aa4\n#define mmVML2VC0_VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmVML2VC0_VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32                                              0x0aa5\n#define mmVML2VC0_VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmVML2VC0_VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32                                              0x0aa6\n#define mmVML2VC0_VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmVML2VC0_VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32                                              0x0aa7\n#define mmVML2VC0_VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmVML2VC0_VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32                                              0x0aa8\n#define mmVML2VC0_VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmVML2VC0_VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32                                              0x0aa9\n#define mmVML2VC0_VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmVML2VC0_VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32                                              0x0aaa\n#define mmVML2VC0_VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmVML2VC0_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                 0x0aab\n#define mmVML2VC0_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                 0x0aac\n#define mmVML2VC0_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32                                                 0x0aad\n#define mmVML2VC0_VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32                                                 0x0aae\n#define mmVML2VC0_VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32                                                 0x0aaf\n#define mmVML2VC0_VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32                                                 0x0ab0\n#define mmVML2VC0_VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32                                                 0x0ab1\n#define mmVML2VC0_VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32                                                 0x0ab2\n#define mmVML2VC0_VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32                                                 0x0ab3\n#define mmVML2VC0_VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32                                                 0x0ab4\n#define mmVML2VC0_VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32                                                 0x0ab5\n#define mmVML2VC0_VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32                                                 0x0ab6\n#define mmVML2VC0_VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32                                                 0x0ab7\n#define mmVML2VC0_VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32                                                 0x0ab8\n#define mmVML2VC0_VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32                                                 0x0ab9\n#define mmVML2VC0_VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32                                                 0x0aba\n#define mmVML2VC0_VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32                                                 0x0abb\n#define mmVML2VC0_VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32                                                 0x0abc\n#define mmVML2VC0_VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32                                                 0x0abd\n#define mmVML2VC0_VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32                                                 0x0abe\n#define mmVML2VC0_VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC0_VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32                                                0x0abf\n#define mmVML2VC0_VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32                                                0x0ac0\n#define mmVML2VC0_VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32                                                0x0ac1\n#define mmVML2VC0_VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32                                                0x0ac2\n#define mmVML2VC0_VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32                                                0x0ac3\n#define mmVML2VC0_VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32                                                0x0ac4\n#define mmVML2VC0_VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32                                                0x0ac5\n#define mmVML2VC0_VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32                                                0x0ac6\n#define mmVML2VC0_VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32                                                0x0ac7\n#define mmVML2VC0_VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32                                                0x0ac8\n#define mmVML2VC0_VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32                                                0x0ac9\n#define mmVML2VC0_VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC0_VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32                                                0x0aca\n#define mmVML2VC0_VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n\n\n\n\n#define mmVMSHAREDPF0_MC_VM_NB_MMIOBASE                                                                0x0ae4\n#define mmVMSHAREDPF0_MC_VM_NB_MMIOBASE_BASE_IDX                                                       1\n#define mmVMSHAREDPF0_MC_VM_NB_MMIOLIMIT                                                               0x0ae5\n#define mmVMSHAREDPF0_MC_VM_NB_MMIOLIMIT_BASE_IDX                                                      1\n#define mmVMSHAREDPF0_MC_VM_NB_PCI_CTRL                                                                0x0ae6\n#define mmVMSHAREDPF0_MC_VM_NB_PCI_CTRL_BASE_IDX                                                       1\n#define mmVMSHAREDPF0_MC_VM_NB_PCI_ARB                                                                 0x0ae7\n#define mmVMSHAREDPF0_MC_VM_NB_PCI_ARB_BASE_IDX                                                        1\n#define mmVMSHAREDPF0_MC_VM_NB_TOP_OF_DRAM_SLOT1                                                       0x0ae8\n#define mmVMSHAREDPF0_MC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX                                              1\n#define mmVMSHAREDPF0_MC_VM_NB_LOWER_TOP_OF_DRAM2                                                      0x0ae9\n#define mmVMSHAREDPF0_MC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX                                             1\n#define mmVMSHAREDPF0_MC_VM_NB_UPPER_TOP_OF_DRAM2                                                      0x0aea\n#define mmVMSHAREDPF0_MC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX                                             1\n#define mmVMSHAREDPF0_MC_VM_FB_OFFSET                                                                  0x0aeb\n#define mmVMSHAREDPF0_MC_VM_FB_OFFSET_BASE_IDX                                                         1\n#define mmVMSHAREDPF0_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                           0x0aec\n#define mmVMSHAREDPF0_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                  1\n#define mmVMSHAREDPF0_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                           0x0aed\n#define mmVMSHAREDPF0_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                  1\n#define mmVMSHAREDPF0_MC_VM_STEERING                                                                   0x0aee\n#define mmVMSHAREDPF0_MC_VM_STEERING_BASE_IDX                                                          1\n#define mmVMSHAREDPF0_MC_SHARED_VIRT_RESET_REQ                                                         0x0aef\n#define mmVMSHAREDPF0_MC_SHARED_VIRT_RESET_REQ_BASE_IDX                                                1\n#define mmVMSHAREDPF0_MC_MEM_POWER_LS                                                                  0x0af0\n#define mmVMSHAREDPF0_MC_MEM_POWER_LS_BASE_IDX                                                         1\n#define mmVMSHAREDPF0_MC_VM_CACHEABLE_DRAM_ADDRESS_START                                               0x0af1\n#define mmVMSHAREDPF0_MC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX                                      1\n#define mmVMSHAREDPF0_MC_VM_CACHEABLE_DRAM_ADDRESS_END                                                 0x0af2\n#define mmVMSHAREDPF0_MC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX                                        1\n#define mmVMSHAREDPF0_MC_VM_APT_CNTL                                                                   0x0af3\n#define mmVMSHAREDPF0_MC_VM_APT_CNTL_BASE_IDX                                                          1\n#define mmVMSHAREDPF0_MC_VM_LOCAL_HBM_ADDRESS_START                                                    0x0af4\n#define mmVMSHAREDPF0_MC_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX                                           1\n#define mmVMSHAREDPF0_MC_VM_LOCAL_HBM_ADDRESS_END                                                      0x0af5\n#define mmVMSHAREDPF0_MC_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX                                             1\n#define mmVMSHAREDPF0_MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL                                                0x0af6\n#define mmVMSHAREDPF0_MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX                                       1\n#define mmVMSHAREDPF0_MC_VM_XGMI_LFB_CNTL                                                              0x0af7\n#define mmVMSHAREDPF0_MC_VM_XGMI_LFB_CNTL_BASE_IDX                                                     1\n#define mmVMSHAREDPF0_MC_VM_XGMI_LFB_SIZE                                                              0x0af8\n#define mmVMSHAREDPF0_MC_VM_XGMI_LFB_SIZE_BASE_IDX                                                     1\n#define mmVMSHAREDPF0_MC_VM_CACHEABLE_DRAM_CNTL                                                        0x0af9\n#define mmVMSHAREDPF0_MC_VM_CACHEABLE_DRAM_CNTL_BASE_IDX                                               1\n#define mmMC_VM_XGMI_LFB_CNTL                                                                          0x0823\n#define mmMC_VM_XGMI_LFB_CNTL_BASE_IDX                                                                 0\n#define mmMC_VM_XGMI_LFB_SIZE                                                                          0x0824\n#define mmMC_VM_XGMI_LFB_SIZE_BASE_IDX                                                                 0\n\n\n\n\n#define mmVMSHAREDVC0_MC_VM_FB_LOCATION_BASE                                                           0x0b00\n#define mmVMSHAREDVC0_MC_VM_FB_LOCATION_BASE_BASE_IDX                                                  1\n#define mmVMSHAREDVC0_MC_VM_FB_LOCATION_TOP                                                            0x0b01\n#define mmVMSHAREDVC0_MC_VM_FB_LOCATION_TOP_BASE_IDX                                                   1\n#define mmVMSHAREDVC0_MC_VM_AGP_TOP                                                                    0x0b02\n#define mmVMSHAREDVC0_MC_VM_AGP_TOP_BASE_IDX                                                           1\n#define mmVMSHAREDVC0_MC_VM_AGP_BOT                                                                    0x0b03\n#define mmVMSHAREDVC0_MC_VM_AGP_BOT_BASE_IDX                                                           1\n#define mmVMSHAREDVC0_MC_VM_AGP_BASE                                                                   0x0b04\n#define mmVMSHAREDVC0_MC_VM_AGP_BASE_BASE_IDX                                                          1\n#define mmVMSHAREDVC0_MC_VM_SYSTEM_APERTURE_LOW_ADDR                                                   0x0b05\n#define mmVMSHAREDVC0_MC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                          1\n#define mmVMSHAREDVC0_MC_VM_SYSTEM_APERTURE_HIGH_ADDR                                                  0x0b06\n#define mmVMSHAREDVC0_MC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                         1\n#define mmVMSHAREDVC0_MC_VM_MX_L1_TLB_CNTL                                                             0x0b07\n#define mmVMSHAREDVC0_MC_VM_MX_L1_TLB_CNTL_BASE_IDX                                                    1\n\n\n\n\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF0                                                         0x0b20\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX                                                1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF1                                                         0x0b21\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX                                                1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF2                                                         0x0b22\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX                                                1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF3                                                         0x0b23\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX                                                1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF4                                                         0x0b24\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX                                                1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF5                                                         0x0b25\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX                                                1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF6                                                         0x0b26\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX                                                1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF7                                                         0x0b27\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX                                                1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF8                                                         0x0b28\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX                                                1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF9                                                         0x0b29\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX                                                1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF10                                                        0x0b2a\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX                                               1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF11                                                        0x0b2b\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX                                               1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF12                                                        0x0b2c\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX                                               1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF13                                                        0x0b2d\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX                                               1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF14                                                        0x0b2e\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX                                               1\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF15                                                        0x0b2f\n#define mmVMSHAREDHV0_MC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX                                               1\n#define mmVMSHAREDHV0_VM_IOMMU_MMIO_CNTRL_1                                                            0x0b30\n#define mmVMSHAREDHV0_VM_IOMMU_MMIO_CNTRL_1_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_LO_0                                                             0x0b31\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_LO_0_BASE_IDX                                                    1\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_LO_1                                                             0x0b32\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_LO_1_BASE_IDX                                                    1\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_LO_2                                                             0x0b33\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_LO_2_BASE_IDX                                                    1\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_LO_3                                                             0x0b34\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_LO_3_BASE_IDX                                                    1\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_HI_0                                                             0x0b35\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_HI_0_BASE_IDX                                                    1\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_HI_1                                                             0x0b36\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_HI_1_BASE_IDX                                                    1\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_HI_2                                                             0x0b37\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_HI_2_BASE_IDX                                                    1\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_HI_3                                                             0x0b38\n#define mmVMSHAREDHV0_MC_VM_MARC_BASE_HI_3_BASE_IDX                                                    1\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_LO_0                                                            0x0b39\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_LO_0_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_LO_1                                                            0x0b3a\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_LO_1_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_LO_2                                                            0x0b3b\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_LO_2_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_LO_3                                                            0x0b3c\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_LO_3_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_HI_0                                                            0x0b3d\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_HI_0_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_HI_1                                                            0x0b3e\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_HI_1_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_HI_2                                                            0x0b3f\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_HI_2_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_HI_3                                                            0x0b40\n#define mmVMSHAREDHV0_MC_VM_MARC_RELOC_HI_3_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_LO_0                                                              0x0b41\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_LO_0_BASE_IDX                                                     1\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_LO_1                                                              0x0b42\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_LO_1_BASE_IDX                                                     1\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_LO_2                                                              0x0b43\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_LO_2_BASE_IDX                                                     1\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_LO_3                                                              0x0b44\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_LO_3_BASE_IDX                                                     1\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_HI_0                                                              0x0b45\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_HI_0_BASE_IDX                                                     1\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_HI_1                                                              0x0b46\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_HI_1_BASE_IDX                                                     1\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_HI_2                                                              0x0b47\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_HI_2_BASE_IDX                                                     1\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_HI_3                                                              0x0b48\n#define mmVMSHAREDHV0_MC_VM_MARC_LEN_HI_3_BASE_IDX                                                     1\n#define mmVMSHAREDHV0_VM_IOMMU_CONTROL_REGISTER                                                        0x0b49\n#define mmVMSHAREDHV0_VM_IOMMU_CONTROL_REGISTER_BASE_IDX                                               1\n#define mmVMSHAREDHV0_VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER                               0x0b4a\n#define mmVMSHAREDHV0_VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER_BASE_IDX                      1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL                                                                 0x0b4b\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_BASE_IDX                                                        1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_0                                                            0x0b4c\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_0_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_1                                                            0x0b4d\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_1_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_2                                                            0x0b4e\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_2_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_3                                                            0x0b4f\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_3_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_4                                                            0x0b50\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_4_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_5                                                            0x0b51\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_5_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_6                                                            0x0b52\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_6_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_7                                                            0x0b53\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_7_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_8                                                            0x0b54\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_8_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_9                                                            0x0b55\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_9_BASE_IDX                                                   1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_10                                                           0x0b56\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_10_BASE_IDX                                                  1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_11                                                           0x0b57\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_11_BASE_IDX                                                  1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_12                                                           0x0b58\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_12_BASE_IDX                                                  1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_13                                                           0x0b59\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_13_BASE_IDX                                                  1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_14                                                           0x0b5a\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_14_BASE_IDX                                                  1\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_15                                                           0x0b5b\n#define mmVMSHAREDHV0_VM_PCIE_ATS_CNTL_VF_15_BASE_IDX                                                  1\n#define mmVMSHAREDHV0_UTCL2_CGTT_CLK_CTRL                                                              0x0b5c\n#define mmVMSHAREDHV0_UTCL2_CGTT_CLK_CTRL_BASE_IDX                                                     1\n#define mmVMSHAREDHV0_MC_SHARED_ACTIVE_FCN_ID                                                          0x0b5d\n#define mmVMSHAREDHV0_MC_SHARED_ACTIVE_FCN_ID_BASE_IDX                                                 1\n#define mmVMSHAREDHV0_MC_VM_XGMI_GPUIOV_ENABLE                                                         0x0b5e\n#define mmVMSHAREDHV0_MC_VM_XGMI_GPUIOV_ENABLE_BASE_IDX                                                1\n\n\n\n\n#define mmATCL2PFCNTR0_ATC_L2_PERFCOUNTER_LO                                                           0x0b70\n#define mmATCL2PFCNTR0_ATC_L2_PERFCOUNTER_LO_BASE_IDX                                                  1\n#define mmATCL2PFCNTR0_ATC_L2_PERFCOUNTER_HI                                                           0x0b71\n#define mmATCL2PFCNTR0_ATC_L2_PERFCOUNTER_HI_BASE_IDX                                                  1\n\n\n\n\n#define mmATCL2PFCNTL0_ATC_L2_PERFCOUNTER0_CFG                                                         0x0b74\n#define mmATCL2PFCNTL0_ATC_L2_PERFCOUNTER0_CFG_BASE_IDX                                                1\n#define mmATCL2PFCNTL0_ATC_L2_PERFCOUNTER1_CFG                                                         0x0b75\n#define mmATCL2PFCNTL0_ATC_L2_PERFCOUNTER1_CFG_BASE_IDX                                                1\n#define mmATCL2PFCNTL0_ATC_L2_PERFCOUNTER_RSLT_CNTL                                                    0x0b76\n#define mmATCL2PFCNTL0_ATC_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                           1\n\n\n\n\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER0_CFG                                                            0x0b80\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX                                                   1\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER1_CFG                                                            0x0b81\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX                                                   1\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER2_CFG                                                            0x0b82\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX                                                   1\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER3_CFG                                                            0x0b83\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX                                                   1\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER4_CFG                                                            0x0b84\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX                                                   1\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER5_CFG                                                            0x0b85\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX                                                   1\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER6_CFG                                                            0x0b86\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX                                                   1\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER7_CFG                                                            0x0b87\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX                                                   1\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER_RSLT_CNTL                                                       0x0b88\n#define mmVML2PL0_MC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                              1\n\n\n\n\n#define mmVML2PR0_MC_VM_L2_PERFCOUNTER_LO                                                              0x0b90\n#define mmVML2PR0_MC_VM_L2_PERFCOUNTER_LO_BASE_IDX                                                     1\n#define mmVML2PR0_MC_VM_L2_PERFCOUNTER_HI                                                              0x0b91\n#define mmVML2PR0_MC_VM_L2_PERFCOUNTER_HI_BASE_IDX                                                     1\n\n\n\n\n#define mmDAGB5_RDCLI0                                                                                 0x3000\n#define mmDAGB5_RDCLI0_BASE_IDX                                                                        1\n#define mmDAGB5_RDCLI1                                                                                 0x3001\n#define mmDAGB5_RDCLI1_BASE_IDX                                                                        1\n#define mmDAGB5_RDCLI2                                                                                 0x3002\n#define mmDAGB5_RDCLI2_BASE_IDX                                                                        1\n#define mmDAGB5_RDCLI3                                                                                 0x3003\n#define mmDAGB5_RDCLI3_BASE_IDX                                                                        1\n#define mmDAGB5_RDCLI4                                                                                 0x3004\n#define mmDAGB5_RDCLI4_BASE_IDX                                                                        1\n#define mmDAGB5_RDCLI5                                                                                 0x3005\n#define mmDAGB5_RDCLI5_BASE_IDX                                                                        1\n#define mmDAGB5_RDCLI6                                                                                 0x3006\n#define mmDAGB5_RDCLI6_BASE_IDX                                                                        1\n#define mmDAGB5_RDCLI7                                                                                 0x3007\n#define mmDAGB5_RDCLI7_BASE_IDX                                                                        1\n#define mmDAGB5_RDCLI8                                                                                 0x3008\n#define mmDAGB5_RDCLI8_BASE_IDX                                                                        1\n#define mmDAGB5_RDCLI9                                                                                 0x3009\n#define mmDAGB5_RDCLI9_BASE_IDX                                                                        1\n#define mmDAGB5_RDCLI10                                                                                0x300a\n#define mmDAGB5_RDCLI10_BASE_IDX                                                                       1\n#define mmDAGB5_RDCLI11                                                                                0x300b\n#define mmDAGB5_RDCLI11_BASE_IDX                                                                       1\n#define mmDAGB5_RDCLI12                                                                                0x300c\n#define mmDAGB5_RDCLI12_BASE_IDX                                                                       1\n#define mmDAGB5_RDCLI13                                                                                0x300d\n#define mmDAGB5_RDCLI13_BASE_IDX                                                                       1\n#define mmDAGB5_RDCLI14                                                                                0x300e\n#define mmDAGB5_RDCLI14_BASE_IDX                                                                       1\n#define mmDAGB5_RDCLI15                                                                                0x300f\n#define mmDAGB5_RDCLI15_BASE_IDX                                                                       1\n#define mmDAGB5_RD_CNTL                                                                                0x3010\n#define mmDAGB5_RD_CNTL_BASE_IDX                                                                       1\n#define mmDAGB5_RD_GMI_CNTL                                                                            0x3011\n#define mmDAGB5_RD_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_RD_ADDR_DAGB                                                                           0x3012\n#define mmDAGB5_RD_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB5_RD_OUTPUT_DAGB_MAX_BURST                                                               0x3013\n#define mmDAGB5_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB5_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x3014\n#define mmDAGB5_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB5_RD_CGTT_CLK_CTRL                                                                       0x3015\n#define mmDAGB5_RD_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB5_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x3016\n#define mmDAGB5_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB5_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x3017\n#define mmDAGB5_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB5_RD_ADDR_DAGB_MAX_BURST0                                                                0x3018\n#define mmDAGB5_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB5_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x3019\n#define mmDAGB5_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB5_RD_ADDR_DAGB_MAX_BURST1                                                                0x301a\n#define mmDAGB5_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB5_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x301b\n#define mmDAGB5_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB5_RD_VC0_CNTL                                                                            0x301c\n#define mmDAGB5_RD_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_RD_VC1_CNTL                                                                            0x301d\n#define mmDAGB5_RD_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_RD_VC2_CNTL                                                                            0x301e\n#define mmDAGB5_RD_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_RD_VC3_CNTL                                                                            0x301f\n#define mmDAGB5_RD_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_RD_VC4_CNTL                                                                            0x3020\n#define mmDAGB5_RD_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_RD_VC5_CNTL                                                                            0x3021\n#define mmDAGB5_RD_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_RD_VC6_CNTL                                                                            0x3022\n#define mmDAGB5_RD_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_RD_VC7_CNTL                                                                            0x3023\n#define mmDAGB5_RD_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_RD_CNTL_MISC                                                                           0x3024\n#define mmDAGB5_RD_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB5_RD_TLB_CREDIT                                                                          0x3025\n#define mmDAGB5_RD_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB5_RDCLI_ASK_PENDING                                                                      0x3026\n#define mmDAGB5_RDCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB5_RDCLI_GO_PENDING                                                                       0x3027\n#define mmDAGB5_RDCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB5_RDCLI_GBLSEND_PENDING                                                                  0x3028\n#define mmDAGB5_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB5_RDCLI_TLB_PENDING                                                                      0x3029\n#define mmDAGB5_RDCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB5_RDCLI_OARB_PENDING                                                                     0x302a\n#define mmDAGB5_RDCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB5_RDCLI_OSD_PENDING                                                                      0x302b\n#define mmDAGB5_RDCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB5_WRCLI0                                                                                 0x302c\n#define mmDAGB5_WRCLI0_BASE_IDX                                                                        1\n#define mmDAGB5_WRCLI1                                                                                 0x302d\n#define mmDAGB5_WRCLI1_BASE_IDX                                                                        1\n#define mmDAGB5_WRCLI2                                                                                 0x302e\n#define mmDAGB5_WRCLI2_BASE_IDX                                                                        1\n#define mmDAGB5_WRCLI3                                                                                 0x302f\n#define mmDAGB5_WRCLI3_BASE_IDX                                                                        1\n#define mmDAGB5_WRCLI4                                                                                 0x3030\n#define mmDAGB5_WRCLI4_BASE_IDX                                                                        1\n#define mmDAGB5_WRCLI5                                                                                 0x3031\n#define mmDAGB5_WRCLI5_BASE_IDX                                                                        1\n#define mmDAGB5_WRCLI6                                                                                 0x3032\n#define mmDAGB5_WRCLI6_BASE_IDX                                                                        1\n#define mmDAGB5_WRCLI7                                                                                 0x3033\n#define mmDAGB5_WRCLI7_BASE_IDX                                                                        1\n#define mmDAGB5_WRCLI8                                                                                 0x3034\n#define mmDAGB5_WRCLI8_BASE_IDX                                                                        1\n#define mmDAGB5_WRCLI9                                                                                 0x3035\n#define mmDAGB5_WRCLI9_BASE_IDX                                                                        1\n#define mmDAGB5_WRCLI10                                                                                0x3036\n#define mmDAGB5_WRCLI10_BASE_IDX                                                                       1\n#define mmDAGB5_WRCLI11                                                                                0x3037\n#define mmDAGB5_WRCLI11_BASE_IDX                                                                       1\n#define mmDAGB5_WRCLI12                                                                                0x3038\n#define mmDAGB5_WRCLI12_BASE_IDX                                                                       1\n#define mmDAGB5_WRCLI13                                                                                0x3039\n#define mmDAGB5_WRCLI13_BASE_IDX                                                                       1\n#define mmDAGB5_WRCLI14                                                                                0x303a\n#define mmDAGB5_WRCLI14_BASE_IDX                                                                       1\n#define mmDAGB5_WRCLI15                                                                                0x303b\n#define mmDAGB5_WRCLI15_BASE_IDX                                                                       1\n#define mmDAGB5_WR_CNTL                                                                                0x303c\n#define mmDAGB5_WR_CNTL_BASE_IDX                                                                       1\n#define mmDAGB5_WR_GMI_CNTL                                                                            0x303d\n#define mmDAGB5_WR_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_WR_ADDR_DAGB                                                                           0x303e\n#define mmDAGB5_WR_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB5_WR_OUTPUT_DAGB_MAX_BURST                                                               0x303f\n#define mmDAGB5_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB5_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x3040\n#define mmDAGB5_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB5_WR_CGTT_CLK_CTRL                                                                       0x3041\n#define mmDAGB5_WR_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB5_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x3042\n#define mmDAGB5_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB5_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x3043\n#define mmDAGB5_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB5_WR_ADDR_DAGB_MAX_BURST0                                                                0x3044\n#define mmDAGB5_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB5_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x3045\n#define mmDAGB5_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB5_WR_ADDR_DAGB_MAX_BURST1                                                                0x3046\n#define mmDAGB5_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB5_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x3047\n#define mmDAGB5_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB5_WR_DATA_DAGB                                                                           0x3048\n#define mmDAGB5_WR_DATA_DAGB_BASE_IDX                                                                  1\n#define mmDAGB5_WR_DATA_DAGB_MAX_BURST0                                                                0x3049\n#define mmDAGB5_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB5_WR_DATA_DAGB_LAZY_TIMER0                                                               0x304a\n#define mmDAGB5_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB5_WR_DATA_DAGB_MAX_BURST1                                                                0x304b\n#define mmDAGB5_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB5_WR_DATA_DAGB_LAZY_TIMER1                                                               0x304c\n#define mmDAGB5_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB5_WR_VC0_CNTL                                                                            0x304d\n#define mmDAGB5_WR_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_WR_VC1_CNTL                                                                            0x304e\n#define mmDAGB5_WR_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_WR_VC2_CNTL                                                                            0x304f\n#define mmDAGB5_WR_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_WR_VC3_CNTL                                                                            0x3050\n#define mmDAGB5_WR_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_WR_VC4_CNTL                                                                            0x3051\n#define mmDAGB5_WR_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_WR_VC5_CNTL                                                                            0x3052\n#define mmDAGB5_WR_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_WR_VC6_CNTL                                                                            0x3053\n#define mmDAGB5_WR_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_WR_VC7_CNTL                                                                            0x3054\n#define mmDAGB5_WR_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB5_WR_CNTL_MISC                                                                           0x3055\n#define mmDAGB5_WR_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB5_WR_TLB_CREDIT                                                                          0x3056\n#define mmDAGB5_WR_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB5_WR_DATA_CREDIT                                                                         0x3057\n#define mmDAGB5_WR_DATA_CREDIT_BASE_IDX                                                                1\n#define mmDAGB5_WR_MISC_CREDIT                                                                         0x3058\n#define mmDAGB5_WR_MISC_CREDIT_BASE_IDX                                                                1\n#define mmDAGB5_WRCLI_ASK_PENDING                                                                      0x305d\n#define mmDAGB5_WRCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB5_WRCLI_GO_PENDING                                                                       0x305e\n#define mmDAGB5_WRCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB5_WRCLI_GBLSEND_PENDING                                                                  0x305f\n#define mmDAGB5_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB5_WRCLI_TLB_PENDING                                                                      0x3060\n#define mmDAGB5_WRCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB5_WRCLI_OARB_PENDING                                                                     0x3061\n#define mmDAGB5_WRCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB5_WRCLI_OSD_PENDING                                                                      0x3062\n#define mmDAGB5_WRCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB5_WRCLI_DBUS_ASK_PENDING                                                                 0x3063\n#define mmDAGB5_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        1\n#define mmDAGB5_WRCLI_DBUS_GO_PENDING                                                                  0x3064\n#define mmDAGB5_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         1\n#define mmDAGB5_DAGB_DLY                                                                               0x3065\n#define mmDAGB5_DAGB_DLY_BASE_IDX                                                                      1\n#define mmDAGB5_CNTL_MISC                                                                              0x3066\n#define mmDAGB5_CNTL_MISC_BASE_IDX                                                                     1\n#define mmDAGB5_CNTL_MISC2                                                                             0x3067\n#define mmDAGB5_CNTL_MISC2_BASE_IDX                                                                    1\n#define mmDAGB5_FIFO_EMPTY                                                                             0x3068\n#define mmDAGB5_FIFO_EMPTY_BASE_IDX                                                                    1\n#define mmDAGB5_FIFO_FULL                                                                              0x3069\n#define mmDAGB5_FIFO_FULL_BASE_IDX                                                                     1\n#define mmDAGB5_WR_CREDITS_FULL                                                                        0x306a\n#define mmDAGB5_WR_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB5_RD_CREDITS_FULL                                                                        0x306b\n#define mmDAGB5_RD_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB5_PERFCOUNTER_LO                                                                         0x306c\n#define mmDAGB5_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmDAGB5_PERFCOUNTER_HI                                                                         0x306d\n#define mmDAGB5_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmDAGB5_PERFCOUNTER0_CFG                                                                       0x306e\n#define mmDAGB5_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmDAGB5_PERFCOUNTER1_CFG                                                                       0x306f\n#define mmDAGB5_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmDAGB5_PERFCOUNTER2_CFG                                                                       0x3070\n#define mmDAGB5_PERFCOUNTER2_CFG_BASE_IDX                                                              1\n#define mmDAGB5_PERFCOUNTER_RSLT_CNTL                                                                  0x3071\n#define mmDAGB5_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmDAGB5_RESERVE0                                                                               0x3072\n#define mmDAGB5_RESERVE0_BASE_IDX                                                                      1\n#define mmDAGB5_RESERVE1                                                                               0x3073\n#define mmDAGB5_RESERVE1_BASE_IDX                                                                      1\n#define mmDAGB5_RESERVE2                                                                               0x3074\n#define mmDAGB5_RESERVE2_BASE_IDX                                                                      1\n#define mmDAGB5_RESERVE3                                                                               0x3075\n#define mmDAGB5_RESERVE3_BASE_IDX                                                                      1\n#define mmDAGB5_RESERVE4                                                                               0x3076\n#define mmDAGB5_RESERVE4_BASE_IDX                                                                      1\n#define mmDAGB5_RESERVE5                                                                               0x3077\n#define mmDAGB5_RESERVE5_BASE_IDX                                                                      1\n#define mmDAGB5_RESERVE6                                                                               0x3078\n#define mmDAGB5_RESERVE6_BASE_IDX                                                                      1\n#define mmDAGB5_RESERVE7                                                                               0x3079\n#define mmDAGB5_RESERVE7_BASE_IDX                                                                      1\n#define mmDAGB5_RESERVE8                                                                               0x307a\n#define mmDAGB5_RESERVE8_BASE_IDX                                                                      1\n#define mmDAGB5_RESERVE9                                                                               0x307b\n#define mmDAGB5_RESERVE9_BASE_IDX                                                                      1\n#define mmDAGB5_RESERVE10                                                                              0x307c\n#define mmDAGB5_RESERVE10_BASE_IDX                                                                     1\n#define mmDAGB5_RESERVE11                                                                              0x307d\n#define mmDAGB5_RESERVE11_BASE_IDX                                                                     1\n#define mmDAGB5_RESERVE12                                                                              0x307e\n#define mmDAGB5_RESERVE12_BASE_IDX                                                                     1\n#define mmDAGB5_RESERVE13                                                                              0x307f\n#define mmDAGB5_RESERVE13_BASE_IDX                                                                     1\n\n\n\n\n#define mmDAGB6_RDCLI0                                                                                 0x3080\n#define mmDAGB6_RDCLI0_BASE_IDX                                                                        1\n#define mmDAGB6_RDCLI1                                                                                 0x3081\n#define mmDAGB6_RDCLI1_BASE_IDX                                                                        1\n#define mmDAGB6_RDCLI2                                                                                 0x3082\n#define mmDAGB6_RDCLI2_BASE_IDX                                                                        1\n#define mmDAGB6_RDCLI3                                                                                 0x3083\n#define mmDAGB6_RDCLI3_BASE_IDX                                                                        1\n#define mmDAGB6_RDCLI4                                                                                 0x3084\n#define mmDAGB6_RDCLI4_BASE_IDX                                                                        1\n#define mmDAGB6_RDCLI5                                                                                 0x3085\n#define mmDAGB6_RDCLI5_BASE_IDX                                                                        1\n#define mmDAGB6_RDCLI6                                                                                 0x3086\n#define mmDAGB6_RDCLI6_BASE_IDX                                                                        1\n#define mmDAGB6_RDCLI7                                                                                 0x3087\n#define mmDAGB6_RDCLI7_BASE_IDX                                                                        1\n#define mmDAGB6_RDCLI8                                                                                 0x3088\n#define mmDAGB6_RDCLI8_BASE_IDX                                                                        1\n#define mmDAGB6_RDCLI9                                                                                 0x3089\n#define mmDAGB6_RDCLI9_BASE_IDX                                                                        1\n#define mmDAGB6_RDCLI10                                                                                0x308a\n#define mmDAGB6_RDCLI10_BASE_IDX                                                                       1\n#define mmDAGB6_RDCLI11                                                                                0x308b\n#define mmDAGB6_RDCLI11_BASE_IDX                                                                       1\n#define mmDAGB6_RDCLI12                                                                                0x308c\n#define mmDAGB6_RDCLI12_BASE_IDX                                                                       1\n#define mmDAGB6_RDCLI13                                                                                0x308d\n#define mmDAGB6_RDCLI13_BASE_IDX                                                                       1\n#define mmDAGB6_RDCLI14                                                                                0x308e\n#define mmDAGB6_RDCLI14_BASE_IDX                                                                       1\n#define mmDAGB6_RDCLI15                                                                                0x308f\n#define mmDAGB6_RDCLI15_BASE_IDX                                                                       1\n#define mmDAGB6_RD_CNTL                                                                                0x3090\n#define mmDAGB6_RD_CNTL_BASE_IDX                                                                       1\n#define mmDAGB6_RD_GMI_CNTL                                                                            0x3091\n#define mmDAGB6_RD_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_RD_ADDR_DAGB                                                                           0x3092\n#define mmDAGB6_RD_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB6_RD_OUTPUT_DAGB_MAX_BURST                                                               0x3093\n#define mmDAGB6_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB6_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x3094\n#define mmDAGB6_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB6_RD_CGTT_CLK_CTRL                                                                       0x3095\n#define mmDAGB6_RD_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB6_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x3096\n#define mmDAGB6_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB6_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x3097\n#define mmDAGB6_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB6_RD_ADDR_DAGB_MAX_BURST0                                                                0x3098\n#define mmDAGB6_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB6_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x3099\n#define mmDAGB6_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB6_RD_ADDR_DAGB_MAX_BURST1                                                                0x309a\n#define mmDAGB6_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB6_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x309b\n#define mmDAGB6_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB6_RD_VC0_CNTL                                                                            0x309c\n#define mmDAGB6_RD_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_RD_VC1_CNTL                                                                            0x309d\n#define mmDAGB6_RD_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_RD_VC2_CNTL                                                                            0x309e\n#define mmDAGB6_RD_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_RD_VC3_CNTL                                                                            0x309f\n#define mmDAGB6_RD_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_RD_VC4_CNTL                                                                            0x30a0\n#define mmDAGB6_RD_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_RD_VC5_CNTL                                                                            0x30a1\n#define mmDAGB6_RD_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_RD_VC6_CNTL                                                                            0x30a2\n#define mmDAGB6_RD_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_RD_VC7_CNTL                                                                            0x30a3\n#define mmDAGB6_RD_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_RD_CNTL_MISC                                                                           0x30a4\n#define mmDAGB6_RD_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB6_RD_TLB_CREDIT                                                                          0x30a5\n#define mmDAGB6_RD_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB6_RDCLI_ASK_PENDING                                                                      0x30a6\n#define mmDAGB6_RDCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB6_RDCLI_GO_PENDING                                                                       0x30a7\n#define mmDAGB6_RDCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB6_RDCLI_GBLSEND_PENDING                                                                  0x30a8\n#define mmDAGB6_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB6_RDCLI_TLB_PENDING                                                                      0x30a9\n#define mmDAGB6_RDCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB6_RDCLI_OARB_PENDING                                                                     0x30aa\n#define mmDAGB6_RDCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB6_RDCLI_OSD_PENDING                                                                      0x30ab\n#define mmDAGB6_RDCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB6_WRCLI0                                                                                 0x30ac\n#define mmDAGB6_WRCLI0_BASE_IDX                                                                        1\n#define mmDAGB6_WRCLI1                                                                                 0x30ad\n#define mmDAGB6_WRCLI1_BASE_IDX                                                                        1\n#define mmDAGB6_WRCLI2                                                                                 0x30ae\n#define mmDAGB6_WRCLI2_BASE_IDX                                                                        1\n#define mmDAGB6_WRCLI3                                                                                 0x30af\n#define mmDAGB6_WRCLI3_BASE_IDX                                                                        1\n#define mmDAGB6_WRCLI4                                                                                 0x30b0\n#define mmDAGB6_WRCLI4_BASE_IDX                                                                        1\n#define mmDAGB6_WRCLI5                                                                                 0x30b1\n#define mmDAGB6_WRCLI5_BASE_IDX                                                                        1\n#define mmDAGB6_WRCLI6                                                                                 0x30b2\n#define mmDAGB6_WRCLI6_BASE_IDX                                                                        1\n#define mmDAGB6_WRCLI7                                                                                 0x30b3\n#define mmDAGB6_WRCLI7_BASE_IDX                                                                        1\n#define mmDAGB6_WRCLI8                                                                                 0x30b4\n#define mmDAGB6_WRCLI8_BASE_IDX                                                                        1\n#define mmDAGB6_WRCLI9                                                                                 0x30b5\n#define mmDAGB6_WRCLI9_BASE_IDX                                                                        1\n#define mmDAGB6_WRCLI10                                                                                0x30b6\n#define mmDAGB6_WRCLI10_BASE_IDX                                                                       1\n#define mmDAGB6_WRCLI11                                                                                0x30b7\n#define mmDAGB6_WRCLI11_BASE_IDX                                                                       1\n#define mmDAGB6_WRCLI12                                                                                0x30b8\n#define mmDAGB6_WRCLI12_BASE_IDX                                                                       1\n#define mmDAGB6_WRCLI13                                                                                0x30b9\n#define mmDAGB6_WRCLI13_BASE_IDX                                                                       1\n#define mmDAGB6_WRCLI14                                                                                0x30ba\n#define mmDAGB6_WRCLI14_BASE_IDX                                                                       1\n#define mmDAGB6_WRCLI15                                                                                0x30bb\n#define mmDAGB6_WRCLI15_BASE_IDX                                                                       1\n#define mmDAGB6_WR_CNTL                                                                                0x30bc\n#define mmDAGB6_WR_CNTL_BASE_IDX                                                                       1\n#define mmDAGB6_WR_GMI_CNTL                                                                            0x30bd\n#define mmDAGB6_WR_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_WR_ADDR_DAGB                                                                           0x30be\n#define mmDAGB6_WR_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB6_WR_OUTPUT_DAGB_MAX_BURST                                                               0x30bf\n#define mmDAGB6_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB6_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x30c0\n#define mmDAGB6_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB6_WR_CGTT_CLK_CTRL                                                                       0x30c1\n#define mmDAGB6_WR_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB6_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x30c2\n#define mmDAGB6_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB6_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x30c3\n#define mmDAGB6_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB6_WR_ADDR_DAGB_MAX_BURST0                                                                0x30c4\n#define mmDAGB6_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB6_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x30c5\n#define mmDAGB6_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB6_WR_ADDR_DAGB_MAX_BURST1                                                                0x30c6\n#define mmDAGB6_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB6_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x30c7\n#define mmDAGB6_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB6_WR_DATA_DAGB                                                                           0x30c8\n#define mmDAGB6_WR_DATA_DAGB_BASE_IDX                                                                  1\n#define mmDAGB6_WR_DATA_DAGB_MAX_BURST0                                                                0x30c9\n#define mmDAGB6_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB6_WR_DATA_DAGB_LAZY_TIMER0                                                               0x30ca\n#define mmDAGB6_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB6_WR_DATA_DAGB_MAX_BURST1                                                                0x30cb\n#define mmDAGB6_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB6_WR_DATA_DAGB_LAZY_TIMER1                                                               0x30cc\n#define mmDAGB6_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB6_WR_VC0_CNTL                                                                            0x30cd\n#define mmDAGB6_WR_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_WR_VC1_CNTL                                                                            0x30ce\n#define mmDAGB6_WR_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_WR_VC2_CNTL                                                                            0x30cf\n#define mmDAGB6_WR_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_WR_VC3_CNTL                                                                            0x30d0\n#define mmDAGB6_WR_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_WR_VC4_CNTL                                                                            0x30d1\n#define mmDAGB6_WR_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_WR_VC5_CNTL                                                                            0x30d2\n#define mmDAGB6_WR_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_WR_VC6_CNTL                                                                            0x30d3\n#define mmDAGB6_WR_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_WR_VC7_CNTL                                                                            0x30d4\n#define mmDAGB6_WR_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB6_WR_CNTL_MISC                                                                           0x30d5\n#define mmDAGB6_WR_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB6_WR_TLB_CREDIT                                                                          0x30d6\n#define mmDAGB6_WR_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB6_WR_DATA_CREDIT                                                                         0x30d7\n#define mmDAGB6_WR_DATA_CREDIT_BASE_IDX                                                                1\n#define mmDAGB6_WR_MISC_CREDIT                                                                         0x30d8\n#define mmDAGB6_WR_MISC_CREDIT_BASE_IDX                                                                1\n#define mmDAGB6_WRCLI_ASK_PENDING                                                                      0x30dd\n#define mmDAGB6_WRCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB6_WRCLI_GO_PENDING                                                                       0x30de\n#define mmDAGB6_WRCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB6_WRCLI_GBLSEND_PENDING                                                                  0x30df\n#define mmDAGB6_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB6_WRCLI_TLB_PENDING                                                                      0x30e0\n#define mmDAGB6_WRCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB6_WRCLI_OARB_PENDING                                                                     0x30e1\n#define mmDAGB6_WRCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB6_WRCLI_OSD_PENDING                                                                      0x30e2\n#define mmDAGB6_WRCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB6_WRCLI_DBUS_ASK_PENDING                                                                 0x30e3\n#define mmDAGB6_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        1\n#define mmDAGB6_WRCLI_DBUS_GO_PENDING                                                                  0x30e4\n#define mmDAGB6_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         1\n#define mmDAGB6_DAGB_DLY                                                                               0x30e5\n#define mmDAGB6_DAGB_DLY_BASE_IDX                                                                      1\n#define mmDAGB6_CNTL_MISC                                                                              0x30e6\n#define mmDAGB6_CNTL_MISC_BASE_IDX                                                                     1\n#define mmDAGB6_CNTL_MISC2                                                                             0x30e7\n#define mmDAGB6_CNTL_MISC2_BASE_IDX                                                                    1\n#define mmDAGB6_FIFO_EMPTY                                                                             0x30e8\n#define mmDAGB6_FIFO_EMPTY_BASE_IDX                                                                    1\n#define mmDAGB6_FIFO_FULL                                                                              0x30e9\n#define mmDAGB6_FIFO_FULL_BASE_IDX                                                                     1\n#define mmDAGB6_WR_CREDITS_FULL                                                                        0x30ea\n#define mmDAGB6_WR_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB6_RD_CREDITS_FULL                                                                        0x30eb\n#define mmDAGB6_RD_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB6_PERFCOUNTER_LO                                                                         0x30ec\n#define mmDAGB6_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmDAGB6_PERFCOUNTER_HI                                                                         0x30ed\n#define mmDAGB6_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmDAGB6_PERFCOUNTER0_CFG                                                                       0x30ee\n#define mmDAGB6_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmDAGB6_PERFCOUNTER1_CFG                                                                       0x30ef\n#define mmDAGB6_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmDAGB6_PERFCOUNTER2_CFG                                                                       0x30f0\n#define mmDAGB6_PERFCOUNTER2_CFG_BASE_IDX                                                              1\n#define mmDAGB6_PERFCOUNTER_RSLT_CNTL                                                                  0x30f1\n#define mmDAGB6_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmDAGB6_RESERVE0                                                                               0x30f2\n#define mmDAGB6_RESERVE0_BASE_IDX                                                                      1\n#define mmDAGB6_RESERVE1                                                                               0x30f3\n#define mmDAGB6_RESERVE1_BASE_IDX                                                                      1\n#define mmDAGB6_RESERVE2                                                                               0x30f4\n#define mmDAGB6_RESERVE2_BASE_IDX                                                                      1\n#define mmDAGB6_RESERVE3                                                                               0x30f5\n#define mmDAGB6_RESERVE3_BASE_IDX                                                                      1\n#define mmDAGB6_RESERVE4                                                                               0x30f6\n#define mmDAGB6_RESERVE4_BASE_IDX                                                                      1\n#define mmDAGB6_RESERVE5                                                                               0x30f7\n#define mmDAGB6_RESERVE5_BASE_IDX                                                                      1\n#define mmDAGB6_RESERVE6                                                                               0x30f8\n#define mmDAGB6_RESERVE6_BASE_IDX                                                                      1\n#define mmDAGB6_RESERVE7                                                                               0x30f9\n#define mmDAGB6_RESERVE7_BASE_IDX                                                                      1\n#define mmDAGB6_RESERVE8                                                                               0x30fa\n#define mmDAGB6_RESERVE8_BASE_IDX                                                                      1\n#define mmDAGB6_RESERVE9                                                                               0x30fb\n#define mmDAGB6_RESERVE9_BASE_IDX                                                                      1\n#define mmDAGB6_RESERVE10                                                                              0x30fc\n#define mmDAGB6_RESERVE10_BASE_IDX                                                                     1\n#define mmDAGB6_RESERVE11                                                                              0x30fd\n#define mmDAGB6_RESERVE11_BASE_IDX                                                                     1\n#define mmDAGB6_RESERVE12                                                                              0x30fe\n#define mmDAGB6_RESERVE12_BASE_IDX                                                                     1\n#define mmDAGB6_RESERVE13                                                                              0x30ff\n#define mmDAGB6_RESERVE13_BASE_IDX                                                                     1\n\n\n\n\n#define mmDAGB7_RDCLI0                                                                                 0x3100\n#define mmDAGB7_RDCLI0_BASE_IDX                                                                        1\n#define mmDAGB7_RDCLI1                                                                                 0x3101\n#define mmDAGB7_RDCLI1_BASE_IDX                                                                        1\n#define mmDAGB7_RDCLI2                                                                                 0x3102\n#define mmDAGB7_RDCLI2_BASE_IDX                                                                        1\n#define mmDAGB7_RDCLI3                                                                                 0x3103\n#define mmDAGB7_RDCLI3_BASE_IDX                                                                        1\n#define mmDAGB7_RDCLI4                                                                                 0x3104\n#define mmDAGB7_RDCLI4_BASE_IDX                                                                        1\n#define mmDAGB7_RDCLI5                                                                                 0x3105\n#define mmDAGB7_RDCLI5_BASE_IDX                                                                        1\n#define mmDAGB7_RDCLI6                                                                                 0x3106\n#define mmDAGB7_RDCLI6_BASE_IDX                                                                        1\n#define mmDAGB7_RDCLI7                                                                                 0x3107\n#define mmDAGB7_RDCLI7_BASE_IDX                                                                        1\n#define mmDAGB7_RDCLI8                                                                                 0x3108\n#define mmDAGB7_RDCLI8_BASE_IDX                                                                        1\n#define mmDAGB7_RDCLI9                                                                                 0x3109\n#define mmDAGB7_RDCLI9_BASE_IDX                                                                        1\n#define mmDAGB7_RDCLI10                                                                                0x310a\n#define mmDAGB7_RDCLI10_BASE_IDX                                                                       1\n#define mmDAGB7_RDCLI11                                                                                0x310b\n#define mmDAGB7_RDCLI11_BASE_IDX                                                                       1\n#define mmDAGB7_RDCLI12                                                                                0x310c\n#define mmDAGB7_RDCLI12_BASE_IDX                                                                       1\n#define mmDAGB7_RDCLI13                                                                                0x310d\n#define mmDAGB7_RDCLI13_BASE_IDX                                                                       1\n#define mmDAGB7_RDCLI14                                                                                0x310e\n#define mmDAGB7_RDCLI14_BASE_IDX                                                                       1\n#define mmDAGB7_RDCLI15                                                                                0x310f\n#define mmDAGB7_RDCLI15_BASE_IDX                                                                       1\n#define mmDAGB7_RD_CNTL                                                                                0x3110\n#define mmDAGB7_RD_CNTL_BASE_IDX                                                                       1\n#define mmDAGB7_RD_GMI_CNTL                                                                            0x3111\n#define mmDAGB7_RD_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_RD_ADDR_DAGB                                                                           0x3112\n#define mmDAGB7_RD_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB7_RD_OUTPUT_DAGB_MAX_BURST                                                               0x3113\n#define mmDAGB7_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB7_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x3114\n#define mmDAGB7_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB7_RD_CGTT_CLK_CTRL                                                                       0x3115\n#define mmDAGB7_RD_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB7_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x3116\n#define mmDAGB7_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB7_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x3117\n#define mmDAGB7_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB7_RD_ADDR_DAGB_MAX_BURST0                                                                0x3118\n#define mmDAGB7_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB7_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x3119\n#define mmDAGB7_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB7_RD_ADDR_DAGB_MAX_BURST1                                                                0x311a\n#define mmDAGB7_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB7_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x311b\n#define mmDAGB7_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB7_RD_VC0_CNTL                                                                            0x311c\n#define mmDAGB7_RD_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_RD_VC1_CNTL                                                                            0x311d\n#define mmDAGB7_RD_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_RD_VC2_CNTL                                                                            0x311e\n#define mmDAGB7_RD_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_RD_VC3_CNTL                                                                            0x311f\n#define mmDAGB7_RD_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_RD_VC4_CNTL                                                                            0x3120\n#define mmDAGB7_RD_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_RD_VC5_CNTL                                                                            0x3121\n#define mmDAGB7_RD_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_RD_VC6_CNTL                                                                            0x3122\n#define mmDAGB7_RD_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_RD_VC7_CNTL                                                                            0x3123\n#define mmDAGB7_RD_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_RD_CNTL_MISC                                                                           0x3124\n#define mmDAGB7_RD_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB7_RD_TLB_CREDIT                                                                          0x3125\n#define mmDAGB7_RD_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB7_RDCLI_ASK_PENDING                                                                      0x3126\n#define mmDAGB7_RDCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB7_RDCLI_GO_PENDING                                                                       0x3127\n#define mmDAGB7_RDCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB7_RDCLI_GBLSEND_PENDING                                                                  0x3128\n#define mmDAGB7_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB7_RDCLI_TLB_PENDING                                                                      0x3129\n#define mmDAGB7_RDCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB7_RDCLI_OARB_PENDING                                                                     0x312a\n#define mmDAGB7_RDCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB7_RDCLI_OSD_PENDING                                                                      0x312b\n#define mmDAGB7_RDCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB7_WRCLI0                                                                                 0x312c\n#define mmDAGB7_WRCLI0_BASE_IDX                                                                        1\n#define mmDAGB7_WRCLI1                                                                                 0x312d\n#define mmDAGB7_WRCLI1_BASE_IDX                                                                        1\n#define mmDAGB7_WRCLI2                                                                                 0x312e\n#define mmDAGB7_WRCLI2_BASE_IDX                                                                        1\n#define mmDAGB7_WRCLI3                                                                                 0x312f\n#define mmDAGB7_WRCLI3_BASE_IDX                                                                        1\n#define mmDAGB7_WRCLI4                                                                                 0x3130\n#define mmDAGB7_WRCLI4_BASE_IDX                                                                        1\n#define mmDAGB7_WRCLI5                                                                                 0x3131\n#define mmDAGB7_WRCLI5_BASE_IDX                                                                        1\n#define mmDAGB7_WRCLI6                                                                                 0x3132\n#define mmDAGB7_WRCLI6_BASE_IDX                                                                        1\n#define mmDAGB7_WRCLI7                                                                                 0x3133\n#define mmDAGB7_WRCLI7_BASE_IDX                                                                        1\n#define mmDAGB7_WRCLI8                                                                                 0x3134\n#define mmDAGB7_WRCLI8_BASE_IDX                                                                        1\n#define mmDAGB7_WRCLI9                                                                                 0x3135\n#define mmDAGB7_WRCLI9_BASE_IDX                                                                        1\n#define mmDAGB7_WRCLI10                                                                                0x3136\n#define mmDAGB7_WRCLI10_BASE_IDX                                                                       1\n#define mmDAGB7_WRCLI11                                                                                0x3137\n#define mmDAGB7_WRCLI11_BASE_IDX                                                                       1\n#define mmDAGB7_WRCLI12                                                                                0x3138\n#define mmDAGB7_WRCLI12_BASE_IDX                                                                       1\n#define mmDAGB7_WRCLI13                                                                                0x3139\n#define mmDAGB7_WRCLI13_BASE_IDX                                                                       1\n#define mmDAGB7_WRCLI14                                                                                0x313a\n#define mmDAGB7_WRCLI14_BASE_IDX                                                                       1\n#define mmDAGB7_WRCLI15                                                                                0x313b\n#define mmDAGB7_WRCLI15_BASE_IDX                                                                       1\n#define mmDAGB7_WR_CNTL                                                                                0x313c\n#define mmDAGB7_WR_CNTL_BASE_IDX                                                                       1\n#define mmDAGB7_WR_GMI_CNTL                                                                            0x313d\n#define mmDAGB7_WR_GMI_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_WR_ADDR_DAGB                                                                           0x313e\n#define mmDAGB7_WR_ADDR_DAGB_BASE_IDX                                                                  1\n#define mmDAGB7_WR_OUTPUT_DAGB_MAX_BURST                                                               0x313f\n#define mmDAGB7_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      1\n#define mmDAGB7_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x3140\n#define mmDAGB7_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     1\n#define mmDAGB7_WR_CGTT_CLK_CTRL                                                                       0x3141\n#define mmDAGB7_WR_CGTT_CLK_CTRL_BASE_IDX                                                              1\n#define mmDAGB7_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x3142\n#define mmDAGB7_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB7_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x3143\n#define mmDAGB7_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmDAGB7_WR_ADDR_DAGB_MAX_BURST0                                                                0x3144\n#define mmDAGB7_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB7_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x3145\n#define mmDAGB7_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB7_WR_ADDR_DAGB_MAX_BURST1                                                                0x3146\n#define mmDAGB7_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB7_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x3147\n#define mmDAGB7_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB7_WR_DATA_DAGB                                                                           0x3148\n#define mmDAGB7_WR_DATA_DAGB_BASE_IDX                                                                  1\n#define mmDAGB7_WR_DATA_DAGB_MAX_BURST0                                                                0x3149\n#define mmDAGB7_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       1\n#define mmDAGB7_WR_DATA_DAGB_LAZY_TIMER0                                                               0x314a\n#define mmDAGB7_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      1\n#define mmDAGB7_WR_DATA_DAGB_MAX_BURST1                                                                0x314b\n#define mmDAGB7_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       1\n#define mmDAGB7_WR_DATA_DAGB_LAZY_TIMER1                                                               0x314c\n#define mmDAGB7_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      1\n#define mmDAGB7_WR_VC0_CNTL                                                                            0x314d\n#define mmDAGB7_WR_VC0_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_WR_VC1_CNTL                                                                            0x314e\n#define mmDAGB7_WR_VC1_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_WR_VC2_CNTL                                                                            0x314f\n#define mmDAGB7_WR_VC2_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_WR_VC3_CNTL                                                                            0x3150\n#define mmDAGB7_WR_VC3_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_WR_VC4_CNTL                                                                            0x3151\n#define mmDAGB7_WR_VC4_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_WR_VC5_CNTL                                                                            0x3152\n#define mmDAGB7_WR_VC5_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_WR_VC6_CNTL                                                                            0x3153\n#define mmDAGB7_WR_VC6_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_WR_VC7_CNTL                                                                            0x3154\n#define mmDAGB7_WR_VC7_CNTL_BASE_IDX                                                                   1\n#define mmDAGB7_WR_CNTL_MISC                                                                           0x3155\n#define mmDAGB7_WR_CNTL_MISC_BASE_IDX                                                                  1\n#define mmDAGB7_WR_TLB_CREDIT                                                                          0x3156\n#define mmDAGB7_WR_TLB_CREDIT_BASE_IDX                                                                 1\n#define mmDAGB7_WR_DATA_CREDIT                                                                         0x3157\n#define mmDAGB7_WR_DATA_CREDIT_BASE_IDX                                                                1\n#define mmDAGB7_WR_MISC_CREDIT                                                                         0x3158\n#define mmDAGB7_WR_MISC_CREDIT_BASE_IDX                                                                1\n#define mmDAGB7_WRCLI_ASK_PENDING                                                                      0x315d\n#define mmDAGB7_WRCLI_ASK_PENDING_BASE_IDX                                                             1\n#define mmDAGB7_WRCLI_GO_PENDING                                                                       0x315e\n#define mmDAGB7_WRCLI_GO_PENDING_BASE_IDX                                                              1\n#define mmDAGB7_WRCLI_GBLSEND_PENDING                                                                  0x315f\n#define mmDAGB7_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         1\n#define mmDAGB7_WRCLI_TLB_PENDING                                                                      0x3160\n#define mmDAGB7_WRCLI_TLB_PENDING_BASE_IDX                                                             1\n#define mmDAGB7_WRCLI_OARB_PENDING                                                                     0x3161\n#define mmDAGB7_WRCLI_OARB_PENDING_BASE_IDX                                                            1\n#define mmDAGB7_WRCLI_OSD_PENDING                                                                      0x3162\n#define mmDAGB7_WRCLI_OSD_PENDING_BASE_IDX                                                             1\n#define mmDAGB7_WRCLI_DBUS_ASK_PENDING                                                                 0x3163\n#define mmDAGB7_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        1\n#define mmDAGB7_WRCLI_DBUS_GO_PENDING                                                                  0x3164\n#define mmDAGB7_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         1\n#define mmDAGB7_DAGB_DLY                                                                               0x3165\n#define mmDAGB7_DAGB_DLY_BASE_IDX                                                                      1\n#define mmDAGB7_CNTL_MISC                                                                              0x3166\n#define mmDAGB7_CNTL_MISC_BASE_IDX                                                                     1\n#define mmDAGB7_CNTL_MISC2                                                                             0x3167\n#define mmDAGB7_CNTL_MISC2_BASE_IDX                                                                    1\n#define mmDAGB7_FIFO_EMPTY                                                                             0x3168\n#define mmDAGB7_FIFO_EMPTY_BASE_IDX                                                                    1\n#define mmDAGB7_FIFO_FULL                                                                              0x3169\n#define mmDAGB7_FIFO_FULL_BASE_IDX                                                                     1\n#define mmDAGB7_WR_CREDITS_FULL                                                                        0x316a\n#define mmDAGB7_WR_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB7_RD_CREDITS_FULL                                                                        0x316b\n#define mmDAGB7_RD_CREDITS_FULL_BASE_IDX                                                               1\n#define mmDAGB7_PERFCOUNTER_LO                                                                         0x316c\n#define mmDAGB7_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmDAGB7_PERFCOUNTER_HI                                                                         0x316d\n#define mmDAGB7_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmDAGB7_PERFCOUNTER0_CFG                                                                       0x316e\n#define mmDAGB7_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmDAGB7_PERFCOUNTER1_CFG                                                                       0x316f\n#define mmDAGB7_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmDAGB7_PERFCOUNTER2_CFG                                                                       0x3170\n#define mmDAGB7_PERFCOUNTER2_CFG_BASE_IDX                                                              1\n#define mmDAGB7_PERFCOUNTER_RSLT_CNTL                                                                  0x3171\n#define mmDAGB7_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmDAGB7_RESERVE0                                                                               0x3172\n#define mmDAGB7_RESERVE0_BASE_IDX                                                                      1\n#define mmDAGB7_RESERVE1                                                                               0x3173\n#define mmDAGB7_RESERVE1_BASE_IDX                                                                      1\n#define mmDAGB7_RESERVE2                                                                               0x3174\n#define mmDAGB7_RESERVE2_BASE_IDX                                                                      1\n#define mmDAGB7_RESERVE3                                                                               0x3175\n#define mmDAGB7_RESERVE3_BASE_IDX                                                                      1\n#define mmDAGB7_RESERVE4                                                                               0x3176\n#define mmDAGB7_RESERVE4_BASE_IDX                                                                      1\n#define mmDAGB7_RESERVE5                                                                               0x3177\n#define mmDAGB7_RESERVE5_BASE_IDX                                                                      1\n#define mmDAGB7_RESERVE6                                                                               0x3178\n#define mmDAGB7_RESERVE6_BASE_IDX                                                                      1\n#define mmDAGB7_RESERVE7                                                                               0x3179\n#define mmDAGB7_RESERVE7_BASE_IDX                                                                      1\n#define mmDAGB7_RESERVE8                                                                               0x317a\n#define mmDAGB7_RESERVE8_BASE_IDX                                                                      1\n#define mmDAGB7_RESERVE9                                                                               0x317b\n#define mmDAGB7_RESERVE9_BASE_IDX                                                                      1\n#define mmDAGB7_RESERVE10                                                                              0x317c\n#define mmDAGB7_RESERVE10_BASE_IDX                                                                     1\n#define mmDAGB7_RESERVE11                                                                              0x317d\n#define mmDAGB7_RESERVE11_BASE_IDX                                                                     1\n#define mmDAGB7_RESERVE12                                                                              0x317e\n#define mmDAGB7_RESERVE12_BASE_IDX                                                                     1\n#define mmDAGB7_RESERVE13                                                                              0x317f\n#define mmDAGB7_RESERVE13_BASE_IDX                                                                     1\n\n\n\n\n#define mmMMEA5_DRAM_RD_CLI2GRP_MAP0                                                                   0x3280\n#define mmMMEA5_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA5_DRAM_RD_CLI2GRP_MAP1                                                                   0x3281\n#define mmMMEA5_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA5_DRAM_WR_CLI2GRP_MAP0                                                                   0x3282\n#define mmMMEA5_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA5_DRAM_WR_CLI2GRP_MAP1                                                                   0x3283\n#define mmMMEA5_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA5_DRAM_RD_GRP2VC_MAP                                                                     0x3284\n#define mmMMEA5_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA5_DRAM_WR_GRP2VC_MAP                                                                     0x3285\n#define mmMMEA5_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA5_DRAM_RD_LAZY                                                                           0x3286\n#define mmMMEA5_DRAM_RD_LAZY_BASE_IDX                                                                  1\n#define mmMMEA5_DRAM_WR_LAZY                                                                           0x3287\n#define mmMMEA5_DRAM_WR_LAZY_BASE_IDX                                                                  1\n#define mmMMEA5_DRAM_RD_CAM_CNTL                                                                       0x3288\n#define mmMMEA5_DRAM_RD_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA5_DRAM_WR_CAM_CNTL                                                                       0x3289\n#define mmMMEA5_DRAM_WR_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA5_DRAM_PAGE_BURST                                                                        0x328a\n#define mmMMEA5_DRAM_PAGE_BURST_BASE_IDX                                                               1\n#define mmMMEA5_DRAM_RD_PRI_AGE                                                                        0x328b\n#define mmMMEA5_DRAM_RD_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA5_DRAM_WR_PRI_AGE                                                                        0x328c\n#define mmMMEA5_DRAM_WR_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA5_DRAM_RD_PRI_QUEUING                                                                    0x328d\n#define mmMMEA5_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA5_DRAM_WR_PRI_QUEUING                                                                    0x328e\n#define mmMMEA5_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA5_DRAM_RD_PRI_FIXED                                                                      0x328f\n#define mmMMEA5_DRAM_RD_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA5_DRAM_WR_PRI_FIXED                                                                      0x3290\n#define mmMMEA5_DRAM_WR_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA5_DRAM_RD_PRI_URGENCY                                                                    0x3291\n#define mmMMEA5_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA5_DRAM_WR_PRI_URGENCY                                                                    0x3292\n#define mmMMEA5_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA5_DRAM_RD_PRI_QUANT_PRI1                                                                 0x3293\n#define mmMMEA5_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA5_DRAM_RD_PRI_QUANT_PRI2                                                                 0x3294\n#define mmMMEA5_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA5_DRAM_RD_PRI_QUANT_PRI3                                                                 0x3295\n#define mmMMEA5_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA5_DRAM_WR_PRI_QUANT_PRI1                                                                 0x3296\n#define mmMMEA5_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA5_DRAM_WR_PRI_QUANT_PRI2                                                                 0x3297\n#define mmMMEA5_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA5_DRAM_WR_PRI_QUANT_PRI3                                                                 0x3298\n#define mmMMEA5_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA5_GMI_RD_CLI2GRP_MAP0                                                                    0x3299\n#define mmMMEA5_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA5_GMI_RD_CLI2GRP_MAP1                                                                    0x329a\n#define mmMMEA5_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA5_GMI_WR_CLI2GRP_MAP0                                                                    0x329b\n#define mmMMEA5_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA5_GMI_WR_CLI2GRP_MAP1                                                                    0x329c\n#define mmMMEA5_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA5_GMI_RD_GRP2VC_MAP                                                                      0x329d\n#define mmMMEA5_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA5_GMI_WR_GRP2VC_MAP                                                                      0x329e\n#define mmMMEA5_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA5_GMI_RD_LAZY                                                                            0x329f\n#define mmMMEA5_GMI_RD_LAZY_BASE_IDX                                                                   1\n#define mmMMEA5_GMI_WR_LAZY                                                                            0x32a0\n#define mmMMEA5_GMI_WR_LAZY_BASE_IDX                                                                   1\n#define mmMMEA5_GMI_RD_CAM_CNTL                                                                        0x32a1\n#define mmMMEA5_GMI_RD_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA5_GMI_WR_CAM_CNTL                                                                        0x32a2\n#define mmMMEA5_GMI_WR_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA5_GMI_PAGE_BURST                                                                         0x32a3\n#define mmMMEA5_GMI_PAGE_BURST_BASE_IDX                                                                1\n#define mmMMEA5_GMI_RD_PRI_AGE                                                                         0x32a4\n#define mmMMEA5_GMI_RD_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA5_GMI_WR_PRI_AGE                                                                         0x32a5\n#define mmMMEA5_GMI_WR_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA5_GMI_RD_PRI_QUEUING                                                                     0x32a6\n#define mmMMEA5_GMI_RD_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA5_GMI_WR_PRI_QUEUING                                                                     0x32a7\n#define mmMMEA5_GMI_WR_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA5_GMI_RD_PRI_FIXED                                                                       0x32a8\n#define mmMMEA5_GMI_RD_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA5_GMI_WR_PRI_FIXED                                                                       0x32a9\n#define mmMMEA5_GMI_WR_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA5_GMI_RD_PRI_URGENCY                                                                     0x32aa\n#define mmMMEA5_GMI_RD_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA5_GMI_WR_PRI_URGENCY                                                                     0x32ab\n#define mmMMEA5_GMI_WR_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA5_GMI_RD_PRI_URGENCY_MASKING                                                             0x32ac\n#define mmMMEA5_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA5_GMI_WR_PRI_URGENCY_MASKING                                                             0x32ad\n#define mmMMEA5_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA5_GMI_RD_PRI_QUANT_PRI1                                                                  0x32ae\n#define mmMMEA5_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA5_GMI_RD_PRI_QUANT_PRI2                                                                  0x32af\n#define mmMMEA5_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA5_GMI_RD_PRI_QUANT_PRI3                                                                  0x32b0\n#define mmMMEA5_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA5_GMI_WR_PRI_QUANT_PRI1                                                                  0x32b1\n#define mmMMEA5_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA5_GMI_WR_PRI_QUANT_PRI2                                                                  0x32b2\n#define mmMMEA5_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA5_GMI_WR_PRI_QUANT_PRI3                                                                  0x32b3\n#define mmMMEA5_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA5_ADDRNORM_BASE_ADDR0                                                                    0x32b4\n#define mmMMEA5_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           1\n#define mmMMEA5_ADDRNORM_LIMIT_ADDR0                                                                   0x32b5\n#define mmMMEA5_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          1\n#define mmMMEA5_ADDRNORM_BASE_ADDR1                                                                    0x32b6\n#define mmMMEA5_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           1\n#define mmMMEA5_ADDRNORM_LIMIT_ADDR1                                                                   0x32b7\n#define mmMMEA5_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          1\n#define mmMMEA5_ADDRNORM_OFFSET_ADDR1                                                                  0x32b8\n#define mmMMEA5_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         1\n#define mmMMEA5_ADDRNORM_BASE_ADDR2                                                                    0x32b9\n#define mmMMEA5_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           1\n#define mmMMEA5_ADDRNORM_LIMIT_ADDR2                                                                   0x32ba\n#define mmMMEA5_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          1\n#define mmMMEA5_ADDRNORM_BASE_ADDR3                                                                    0x32bb\n#define mmMMEA5_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           1\n#define mmMMEA5_ADDRNORM_LIMIT_ADDR3                                                                   0x32bc\n#define mmMMEA5_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          1\n#define mmMMEA5_ADDRNORM_OFFSET_ADDR3                                                                  0x32bd\n#define mmMMEA5_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         1\n#define mmMMEA5_ADDRNORM_BASE_ADDR4                                                                    0x32be\n#define mmMMEA5_ADDRNORM_BASE_ADDR4_BASE_IDX                                                           1\n#define mmMMEA5_ADDRNORM_LIMIT_ADDR4                                                                   0x32bf\n#define mmMMEA5_ADDRNORM_LIMIT_ADDR4_BASE_IDX                                                          1\n#define mmMMEA5_ADDRNORM_BASE_ADDR5                                                                    0x32c0\n#define mmMMEA5_ADDRNORM_BASE_ADDR5_BASE_IDX                                                           1\n#define mmMMEA5_ADDRNORM_LIMIT_ADDR5                                                                   0x32c1\n#define mmMMEA5_ADDRNORM_LIMIT_ADDR5_BASE_IDX                                                          1\n#define mmMMEA5_ADDRNORM_OFFSET_ADDR5                                                                  0x32c2\n#define mmMMEA5_ADDRNORM_OFFSET_ADDR5_BASE_IDX                                                         1\n#define mmMMEA5_ADDRNORMDRAM_HOLE_CNTL                                                                 0x32c3\n#define mmMMEA5_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        1\n#define mmMMEA5_ADDRNORMGMI_HOLE_CNTL                                                                  0x32c4\n#define mmMMEA5_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         1\n#define mmMMEA5_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x32c5\n#define mmMMEA5_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  1\n#define mmMMEA5_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x32c6\n#define mmMMEA5_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   1\n#define mmMMEA5_ADDRDEC_BANK_CFG                                                                       0x32c7\n#define mmMMEA5_ADDRDEC_BANK_CFG_BASE_IDX                                                              1\n#define mmMMEA5_ADDRDEC_MISC_CFG                                                                       0x32c8\n#define mmMMEA5_ADDRDEC_MISC_CFG_BASE_IDX                                                              1\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_BANK0                                                            0x32c9\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_BANK0_BASE_IDX                                                   1\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_BANK1                                                            0x32ca\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_BANK1_BASE_IDX                                                   1\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_BANK2                                                            0x32cb\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_BANK2_BASE_IDX                                                   1\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_BANK3                                                            0x32cc\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_BANK3_BASE_IDX                                                   1\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_BANK4                                                            0x32cd\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_BANK4_BASE_IDX                                                   1\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_BANK5                                                            0x32ce\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_BANK5_BASE_IDX                                                   1\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_PC                                                               0x32cf\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_PC_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_PC2                                                              0x32d0\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_PC2_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_CS0                                                              0x32d1\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_CS0_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_CS1                                                              0x32d2\n#define mmMMEA5_ADDRDECDRAM_ADDR_HASH_CS1_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDECDRAM_HARVEST_ENABLE                                                             0x32d3\n#define mmMMEA5_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_BANK0                                                             0x32d4\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_BANK0_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_BANK1                                                             0x32d5\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_BANK1_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_BANK2                                                             0x32d6\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_BANK2_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_BANK3                                                             0x32d7\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_BANK3_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_BANK4                                                             0x32d8\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_BANK4_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_BANK5                                                             0x32d9\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_BANK5_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_PC                                                                0x32da\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_PC_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_PC2                                                               0x32db\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_PC2_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_CS0                                                               0x32dc\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_CS0_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_CS1                                                               0x32dd\n#define mmMMEA5_ADDRDECGMI_ADDR_HASH_CS1_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDECGMI_HARVEST_ENABLE                                                              0x32de\n#define mmMMEA5_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_CS0                                                                 0x32df\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_CS1                                                                 0x32e0\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_CS2                                                                 0x32e1\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_CS3                                                                 0x32e2\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x32e3\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x32e4\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x32e5\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x32e6\n#define mmMMEA5_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC0_ADDR_MASK_CS01                                                                0x32e7\n#define mmMMEA5_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC0_ADDR_MASK_CS23                                                                0x32e8\n#define mmMMEA5_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x32e9\n#define mmMMEA5_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x32ea\n#define mmMMEA5_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDEC0_ADDR_CFG_CS01                                                                 0x32eb\n#define mmMMEA5_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC0_ADDR_CFG_CS23                                                                 0x32ec\n#define mmMMEA5_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC0_ADDR_SEL_CS01                                                                 0x32ed\n#define mmMMEA5_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC0_ADDR_SEL_CS23                                                                 0x32ee\n#define mmMMEA5_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC0_ADDR_SEL2_CS01                                                                0x32ef\n#define mmMMEA5_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC0_ADDR_SEL2_CS23                                                                0x32f0\n#define mmMMEA5_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC0_COL_SEL_LO_CS01                                                               0x32f1\n#define mmMMEA5_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDEC0_COL_SEL_LO_CS23                                                               0x32f2\n#define mmMMEA5_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDEC0_COL_SEL_HI_CS01                                                               0x32f3\n#define mmMMEA5_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDEC0_COL_SEL_HI_CS23                                                               0x32f4\n#define mmMMEA5_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDEC0_RM_SEL_CS01                                                                   0x32f5\n#define mmMMEA5_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA5_ADDRDEC0_RM_SEL_CS23                                                                   0x32f6\n#define mmMMEA5_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA5_ADDRDEC0_RM_SEL_SECCS01                                                                0x32f7\n#define mmMMEA5_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC0_RM_SEL_SECCS23                                                                0x32f8\n#define mmMMEA5_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_CS0                                                                 0x32f9\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_CS1                                                                 0x32fa\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_CS2                                                                 0x32fb\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_CS3                                                                 0x32fc\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x32fd\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x32fe\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x32ff\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x3300\n#define mmMMEA5_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC1_ADDR_MASK_CS01                                                                0x3301\n#define mmMMEA5_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC1_ADDR_MASK_CS23                                                                0x3302\n#define mmMMEA5_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x3303\n#define mmMMEA5_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x3304\n#define mmMMEA5_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDEC1_ADDR_CFG_CS01                                                                 0x3305\n#define mmMMEA5_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC1_ADDR_CFG_CS23                                                                 0x3306\n#define mmMMEA5_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC1_ADDR_SEL_CS01                                                                 0x3307\n#define mmMMEA5_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC1_ADDR_SEL_CS23                                                                 0x3308\n#define mmMMEA5_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC1_ADDR_SEL2_CS01                                                                0x3309\n#define mmMMEA5_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC1_ADDR_SEL2_CS23                                                                0x330a\n#define mmMMEA5_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC1_COL_SEL_LO_CS01                                                               0x330b\n#define mmMMEA5_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDEC1_COL_SEL_LO_CS23                                                               0x330c\n#define mmMMEA5_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDEC1_COL_SEL_HI_CS01                                                               0x330d\n#define mmMMEA5_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDEC1_COL_SEL_HI_CS23                                                               0x330e\n#define mmMMEA5_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDEC1_RM_SEL_CS01                                                                   0x330f\n#define mmMMEA5_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA5_ADDRDEC1_RM_SEL_CS23                                                                   0x3310\n#define mmMMEA5_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA5_ADDRDEC1_RM_SEL_SECCS01                                                                0x3311\n#define mmMMEA5_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC1_RM_SEL_SECCS23                                                                0x3312\n#define mmMMEA5_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_CS0                                                                 0x3313\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_CS1                                                                 0x3314\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_CS2                                                                 0x3315\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_CS3                                                                 0x3316\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x3317\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x3318\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x3319\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x331a\n#define mmMMEA5_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA5_ADDRDEC2_ADDR_MASK_CS01                                                                0x331b\n#define mmMMEA5_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC2_ADDR_MASK_CS23                                                                0x331c\n#define mmMMEA5_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x331d\n#define mmMMEA5_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x331e\n#define mmMMEA5_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA5_ADDRDEC2_ADDR_CFG_CS01                                                                 0x331f\n#define mmMMEA5_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC2_ADDR_CFG_CS23                                                                 0x3320\n#define mmMMEA5_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC2_ADDR_SEL_CS01                                                                 0x3321\n#define mmMMEA5_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC2_ADDR_SEL_CS23                                                                 0x3322\n#define mmMMEA5_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA5_ADDRDEC2_ADDR_SEL2_CS01                                                                0x3323\n#define mmMMEA5_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC2_ADDR_SEL2_CS23                                                                0x3324\n#define mmMMEA5_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC2_COL_SEL_LO_CS01                                                               0x3325\n#define mmMMEA5_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDEC2_COL_SEL_LO_CS23                                                               0x3326\n#define mmMMEA5_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDEC2_COL_SEL_HI_CS01                                                               0x3327\n#define mmMMEA5_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDEC2_COL_SEL_HI_CS23                                                               0x3328\n#define mmMMEA5_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA5_ADDRDEC2_RM_SEL_CS01                                                                   0x3329\n#define mmMMEA5_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA5_ADDRDEC2_RM_SEL_CS23                                                                   0x332a\n#define mmMMEA5_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA5_ADDRDEC2_RM_SEL_SECCS01                                                                0x332b\n#define mmMMEA5_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA5_ADDRDEC2_RM_SEL_SECCS23                                                                0x332c\n#define mmMMEA5_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA5_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x332d\n#define mmMMEA5_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      1\n#define mmMMEA5_ADDRNORMGMI_GLOBAL_CNTL                                                                0x332e\n#define mmMMEA5_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       1\n#define mmMMEA5_IO_RD_CLI2GRP_MAP0                                                                     0x3355\n#define mmMMEA5_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA5_IO_RD_CLI2GRP_MAP1                                                                     0x3356\n#define mmMMEA5_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA5_IO_WR_CLI2GRP_MAP0                                                                     0x3357\n#define mmMMEA5_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA5_IO_WR_CLI2GRP_MAP1                                                                     0x3358\n#define mmMMEA5_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA5_IO_RD_COMBINE_FLUSH                                                                    0x3359\n#define mmMMEA5_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA5_IO_WR_COMBINE_FLUSH                                                                    0x335a\n#define mmMMEA5_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA5_IO_GROUP_BURST                                                                         0x335b\n#define mmMMEA5_IO_GROUP_BURST_BASE_IDX                                                                1\n#define mmMMEA5_IO_RD_PRI_AGE                                                                          0x335c\n#define mmMMEA5_IO_RD_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA5_IO_WR_PRI_AGE                                                                          0x335d\n#define mmMMEA5_IO_WR_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA5_IO_RD_PRI_QUEUING                                                                      0x335e\n#define mmMMEA5_IO_RD_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA5_IO_WR_PRI_QUEUING                                                                      0x335f\n#define mmMMEA5_IO_WR_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA5_IO_RD_PRI_FIXED                                                                        0x3360\n#define mmMMEA5_IO_RD_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA5_IO_WR_PRI_FIXED                                                                        0x3361\n#define mmMMEA5_IO_WR_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA5_IO_RD_PRI_URGENCY                                                                      0x3362\n#define mmMMEA5_IO_RD_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA5_IO_WR_PRI_URGENCY                                                                      0x3363\n#define mmMMEA5_IO_WR_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA5_IO_RD_PRI_URGENCY_MASKING                                                              0x3364\n#define mmMMEA5_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA5_IO_WR_PRI_URGENCY_MASKING                                                              0x3365\n#define mmMMEA5_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA5_IO_RD_PRI_QUANT_PRI1                                                                   0x3366\n#define mmMMEA5_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA5_IO_RD_PRI_QUANT_PRI2                                                                   0x3367\n#define mmMMEA5_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA5_IO_RD_PRI_QUANT_PRI3                                                                   0x3368\n#define mmMMEA5_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA5_IO_WR_PRI_QUANT_PRI1                                                                   0x3369\n#define mmMMEA5_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA5_IO_WR_PRI_QUANT_PRI2                                                                   0x336a\n#define mmMMEA5_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA5_IO_WR_PRI_QUANT_PRI3                                                                   0x336b\n#define mmMMEA5_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA5_SDP_ARB_DRAM                                                                           0x336c\n#define mmMMEA5_SDP_ARB_DRAM_BASE_IDX                                                                  1\n#define mmMMEA5_SDP_ARB_GMI                                                                            0x336d\n#define mmMMEA5_SDP_ARB_GMI_BASE_IDX                                                                   1\n#define mmMMEA5_SDP_ARB_FINAL                                                                          0x336e\n#define mmMMEA5_SDP_ARB_FINAL_BASE_IDX                                                                 1\n#define mmMMEA5_SDP_DRAM_PRIORITY                                                                      0x336f\n#define mmMMEA5_SDP_DRAM_PRIORITY_BASE_IDX                                                             1\n#define mmMMEA5_SDP_GMI_PRIORITY                                                                       0x3370\n#define mmMMEA5_SDP_GMI_PRIORITY_BASE_IDX                                                              1\n#define mmMMEA5_SDP_IO_PRIORITY                                                                        0x3371\n#define mmMMEA5_SDP_IO_PRIORITY_BASE_IDX                                                               1\n#define mmMMEA5_SDP_CREDITS                                                                            0x3372\n#define mmMMEA5_SDP_CREDITS_BASE_IDX                                                                   1\n#define mmMMEA5_SDP_TAG_RESERVE0                                                                       0x3373\n#define mmMMEA5_SDP_TAG_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA5_SDP_TAG_RESERVE1                                                                       0x3374\n#define mmMMEA5_SDP_TAG_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA5_SDP_VCC_RESERVE0                                                                       0x3375\n#define mmMMEA5_SDP_VCC_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA5_SDP_VCC_RESERVE1                                                                       0x3376\n#define mmMMEA5_SDP_VCC_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA5_SDP_VCD_RESERVE0                                                                       0x3377\n#define mmMMEA5_SDP_VCD_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA5_SDP_VCD_RESERVE1                                                                       0x3378\n#define mmMMEA5_SDP_VCD_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA5_SDP_REQ_CNTL                                                                           0x3379\n#define mmMMEA5_SDP_REQ_CNTL_BASE_IDX                                                                  1\n#define mmMMEA5_MISC                                                                                   0x337a\n#define mmMMEA5_MISC_BASE_IDX                                                                          1\n#define mmMMEA5_LATENCY_SAMPLING                                                                       0x337b\n#define mmMMEA5_LATENCY_SAMPLING_BASE_IDX                                                              1\n#define mmMMEA5_PERFCOUNTER_LO                                                                         0x337c\n#define mmMMEA5_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmMMEA5_PERFCOUNTER_HI                                                                         0x337d\n#define mmMMEA5_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmMMEA5_PERFCOUNTER0_CFG                                                                       0x337e\n#define mmMMEA5_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmMMEA5_PERFCOUNTER1_CFG                                                                       0x337f\n#define mmMMEA5_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmMMEA5_PERFCOUNTER_RSLT_CNTL                                                                  0x3380\n#define mmMMEA5_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmMMEA5_EDC_CNT                                                                                0x3386\n#define mmMMEA5_EDC_CNT_BASE_IDX                                                                       1\n#define mmMMEA5_EDC_CNT2                                                                               0x3387\n#define mmMMEA5_EDC_CNT2_BASE_IDX                                                                      1\n#define mmMMEA5_DSM_CNTL                                                                               0x3388\n#define mmMMEA5_DSM_CNTL_BASE_IDX                                                                      1\n#define mmMMEA5_DSM_CNTLA                                                                              0x3389\n#define mmMMEA5_DSM_CNTLA_BASE_IDX                                                                     1\n#define mmMMEA5_DSM_CNTLB                                                                              0x338a\n#define mmMMEA5_DSM_CNTLB_BASE_IDX                                                                     1\n#define mmMMEA5_DSM_CNTL2                                                                              0x338b\n#define mmMMEA5_DSM_CNTL2_BASE_IDX                                                                     1\n#define mmMMEA5_DSM_CNTL2A                                                                             0x338c\n#define mmMMEA5_DSM_CNTL2A_BASE_IDX                                                                    1\n#define mmMMEA5_DSM_CNTL2B                                                                             0x338d\n#define mmMMEA5_DSM_CNTL2B_BASE_IDX                                                                    1\n#define mmMMEA5_CGTT_CLK_CTRL                                                                          0x338f\n#define mmMMEA5_CGTT_CLK_CTRL_BASE_IDX                                                                 1\n#define mmMMEA5_EDC_MODE                                                                               0x3390\n#define mmMMEA5_EDC_MODE_BASE_IDX                                                                      1\n#define mmMMEA5_ERR_STATUS                                                                             0x3391\n#define mmMMEA5_ERR_STATUS_BASE_IDX                                                                    1\n#define mmMMEA5_MISC2                                                                                  0x3392\n#define mmMMEA5_MISC2_BASE_IDX                                                                         1\n#define mmMMEA5_ADDRDEC_SELECT                                                                         0x3393\n#define mmMMEA5_ADDRDEC_SELECT_BASE_IDX                                                                1\n#define mmMMEA5_EDC_CNT3                                                                               0x3394\n#define mmMMEA5_EDC_CNT3_BASE_IDX                                                                      1\n\n\n\n\n#define mmMMEA6_DRAM_RD_CLI2GRP_MAP0                                                                   0x33c0\n#define mmMMEA6_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA6_DRAM_RD_CLI2GRP_MAP1                                                                   0x33c1\n#define mmMMEA6_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA6_DRAM_WR_CLI2GRP_MAP0                                                                   0x33c2\n#define mmMMEA6_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA6_DRAM_WR_CLI2GRP_MAP1                                                                   0x33c3\n#define mmMMEA6_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA6_DRAM_RD_GRP2VC_MAP                                                                     0x33c4\n#define mmMMEA6_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA6_DRAM_WR_GRP2VC_MAP                                                                     0x33c5\n#define mmMMEA6_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA6_DRAM_RD_LAZY                                                                           0x33c6\n#define mmMMEA6_DRAM_RD_LAZY_BASE_IDX                                                                  1\n#define mmMMEA6_DRAM_WR_LAZY                                                                           0x33c7\n#define mmMMEA6_DRAM_WR_LAZY_BASE_IDX                                                                  1\n#define mmMMEA6_DRAM_RD_CAM_CNTL                                                                       0x33c8\n#define mmMMEA6_DRAM_RD_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA6_DRAM_WR_CAM_CNTL                                                                       0x33c9\n#define mmMMEA6_DRAM_WR_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA6_DRAM_PAGE_BURST                                                                        0x33ca\n#define mmMMEA6_DRAM_PAGE_BURST_BASE_IDX                                                               1\n#define mmMMEA6_DRAM_RD_PRI_AGE                                                                        0x33cb\n#define mmMMEA6_DRAM_RD_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA6_DRAM_WR_PRI_AGE                                                                        0x33cc\n#define mmMMEA6_DRAM_WR_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA6_DRAM_RD_PRI_QUEUING                                                                    0x33cd\n#define mmMMEA6_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA6_DRAM_WR_PRI_QUEUING                                                                    0x33ce\n#define mmMMEA6_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA6_DRAM_RD_PRI_FIXED                                                                      0x33cf\n#define mmMMEA6_DRAM_RD_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA6_DRAM_WR_PRI_FIXED                                                                      0x33d0\n#define mmMMEA6_DRAM_WR_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA6_DRAM_RD_PRI_URGENCY                                                                    0x33d1\n#define mmMMEA6_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA6_DRAM_WR_PRI_URGENCY                                                                    0x33d2\n#define mmMMEA6_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA6_DRAM_RD_PRI_QUANT_PRI1                                                                 0x33d3\n#define mmMMEA6_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA6_DRAM_RD_PRI_QUANT_PRI2                                                                 0x33d4\n#define mmMMEA6_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA6_DRAM_RD_PRI_QUANT_PRI3                                                                 0x33d5\n#define mmMMEA6_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA6_DRAM_WR_PRI_QUANT_PRI1                                                                 0x33d6\n#define mmMMEA6_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA6_DRAM_WR_PRI_QUANT_PRI2                                                                 0x33d7\n#define mmMMEA6_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA6_DRAM_WR_PRI_QUANT_PRI3                                                                 0x33d8\n#define mmMMEA6_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA6_GMI_RD_CLI2GRP_MAP0                                                                    0x33d9\n#define mmMMEA6_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA6_GMI_RD_CLI2GRP_MAP1                                                                    0x33da\n#define mmMMEA6_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA6_GMI_WR_CLI2GRP_MAP0                                                                    0x33db\n#define mmMMEA6_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA6_GMI_WR_CLI2GRP_MAP1                                                                    0x33dc\n#define mmMMEA6_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA6_GMI_RD_GRP2VC_MAP                                                                      0x33dd\n#define mmMMEA6_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA6_GMI_WR_GRP2VC_MAP                                                                      0x33de\n#define mmMMEA6_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA6_GMI_RD_LAZY                                                                            0x33df\n#define mmMMEA6_GMI_RD_LAZY_BASE_IDX                                                                   1\n#define mmMMEA6_GMI_WR_LAZY                                                                            0x33e0\n#define mmMMEA6_GMI_WR_LAZY_BASE_IDX                                                                   1\n#define mmMMEA6_GMI_RD_CAM_CNTL                                                                        0x33e1\n#define mmMMEA6_GMI_RD_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA6_GMI_WR_CAM_CNTL                                                                        0x33e2\n#define mmMMEA6_GMI_WR_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA6_GMI_PAGE_BURST                                                                         0x33e3\n#define mmMMEA6_GMI_PAGE_BURST_BASE_IDX                                                                1\n#define mmMMEA6_GMI_RD_PRI_AGE                                                                         0x33e4\n#define mmMMEA6_GMI_RD_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA6_GMI_WR_PRI_AGE                                                                         0x33e5\n#define mmMMEA6_GMI_WR_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA6_GMI_RD_PRI_QUEUING                                                                     0x33e6\n#define mmMMEA6_GMI_RD_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA6_GMI_WR_PRI_QUEUING                                                                     0x33e7\n#define mmMMEA6_GMI_WR_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA6_GMI_RD_PRI_FIXED                                                                       0x33e8\n#define mmMMEA6_GMI_RD_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA6_GMI_WR_PRI_FIXED                                                                       0x33e9\n#define mmMMEA6_GMI_WR_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA6_GMI_RD_PRI_URGENCY                                                                     0x33ea\n#define mmMMEA6_GMI_RD_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA6_GMI_WR_PRI_URGENCY                                                                     0x33eb\n#define mmMMEA6_GMI_WR_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA6_GMI_RD_PRI_URGENCY_MASKING                                                             0x33ec\n#define mmMMEA6_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA6_GMI_WR_PRI_URGENCY_MASKING                                                             0x33ed\n#define mmMMEA6_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA6_GMI_RD_PRI_QUANT_PRI1                                                                  0x33ee\n#define mmMMEA6_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA6_GMI_RD_PRI_QUANT_PRI2                                                                  0x33ef\n#define mmMMEA6_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA6_GMI_RD_PRI_QUANT_PRI3                                                                  0x33f0\n#define mmMMEA6_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA6_GMI_WR_PRI_QUANT_PRI1                                                                  0x33f1\n#define mmMMEA6_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA6_GMI_WR_PRI_QUANT_PRI2                                                                  0x33f2\n#define mmMMEA6_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA6_GMI_WR_PRI_QUANT_PRI3                                                                  0x33f3\n#define mmMMEA6_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA6_ADDRNORM_BASE_ADDR0                                                                    0x33f4\n#define mmMMEA6_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           1\n#define mmMMEA6_ADDRNORM_LIMIT_ADDR0                                                                   0x33f5\n#define mmMMEA6_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          1\n#define mmMMEA6_ADDRNORM_BASE_ADDR1                                                                    0x33f6\n#define mmMMEA6_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           1\n#define mmMMEA6_ADDRNORM_LIMIT_ADDR1                                                                   0x33f7\n#define mmMMEA6_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          1\n#define mmMMEA6_ADDRNORM_OFFSET_ADDR1                                                                  0x33f8\n#define mmMMEA6_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         1\n#define mmMMEA6_ADDRNORM_BASE_ADDR2                                                                    0x33f9\n#define mmMMEA6_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           1\n#define mmMMEA6_ADDRNORM_LIMIT_ADDR2                                                                   0x33fa\n#define mmMMEA6_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          1\n#define mmMMEA6_ADDRNORM_BASE_ADDR3                                                                    0x33fb\n#define mmMMEA6_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           1\n#define mmMMEA6_ADDRNORM_LIMIT_ADDR3                                                                   0x33fc\n#define mmMMEA6_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          1\n#define mmMMEA6_ADDRNORM_OFFSET_ADDR3                                                                  0x33fd\n#define mmMMEA6_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         1\n#define mmMMEA6_ADDRNORM_BASE_ADDR4                                                                    0x33fe\n#define mmMMEA6_ADDRNORM_BASE_ADDR4_BASE_IDX                                                           1\n#define mmMMEA6_ADDRNORM_LIMIT_ADDR4                                                                   0x33ff\n#define mmMMEA6_ADDRNORM_LIMIT_ADDR4_BASE_IDX                                                          1\n#define mmMMEA6_ADDRNORM_BASE_ADDR5                                                                    0x3400\n#define mmMMEA6_ADDRNORM_BASE_ADDR5_BASE_IDX                                                           1\n#define mmMMEA6_ADDRNORM_LIMIT_ADDR5                                                                   0x3401\n#define mmMMEA6_ADDRNORM_LIMIT_ADDR5_BASE_IDX                                                          1\n#define mmMMEA6_ADDRNORM_OFFSET_ADDR5                                                                  0x3402\n#define mmMMEA6_ADDRNORM_OFFSET_ADDR5_BASE_IDX                                                         1\n#define mmMMEA6_ADDRNORMDRAM_HOLE_CNTL                                                                 0x3403\n#define mmMMEA6_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        1\n#define mmMMEA6_ADDRNORMGMI_HOLE_CNTL                                                                  0x3404\n#define mmMMEA6_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         1\n#define mmMMEA6_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x3405\n#define mmMMEA6_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  1\n#define mmMMEA6_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x3406\n#define mmMMEA6_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   1\n#define mmMMEA6_ADDRDEC_BANK_CFG                                                                       0x3407\n#define mmMMEA6_ADDRDEC_BANK_CFG_BASE_IDX                                                              1\n#define mmMMEA6_ADDRDEC_MISC_CFG                                                                       0x3408\n#define mmMMEA6_ADDRDEC_MISC_CFG_BASE_IDX                                                              1\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_BANK0                                                            0x3409\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_BANK0_BASE_IDX                                                   1\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_BANK1                                                            0x340a\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_BANK1_BASE_IDX                                                   1\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_BANK2                                                            0x340b\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_BANK2_BASE_IDX                                                   1\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_BANK3                                                            0x340c\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_BANK3_BASE_IDX                                                   1\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_BANK4                                                            0x340d\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_BANK4_BASE_IDX                                                   1\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_BANK5                                                            0x340e\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_BANK5_BASE_IDX                                                   1\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_PC                                                               0x340f\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_PC_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_PC2                                                              0x3410\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_PC2_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_CS0                                                              0x3411\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_CS0_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_CS1                                                              0x3412\n#define mmMMEA6_ADDRDECDRAM_ADDR_HASH_CS1_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDECDRAM_HARVEST_ENABLE                                                             0x3413\n#define mmMMEA6_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_BANK0                                                             0x3414\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_BANK0_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_BANK1                                                             0x3415\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_BANK1_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_BANK2                                                             0x3416\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_BANK2_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_BANK3                                                             0x3417\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_BANK3_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_BANK4                                                             0x3418\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_BANK4_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_BANK5                                                             0x3419\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_BANK5_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_PC                                                                0x341a\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_PC_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_PC2                                                               0x341b\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_PC2_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_CS0                                                               0x341c\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_CS0_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_CS1                                                               0x341d\n#define mmMMEA6_ADDRDECGMI_ADDR_HASH_CS1_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDECGMI_HARVEST_ENABLE                                                              0x341e\n#define mmMMEA6_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_CS0                                                                 0x341f\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_CS1                                                                 0x3420\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_CS2                                                                 0x3421\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_CS3                                                                 0x3422\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x3423\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x3424\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x3425\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x3426\n#define mmMMEA6_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC0_ADDR_MASK_CS01                                                                0x3427\n#define mmMMEA6_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC0_ADDR_MASK_CS23                                                                0x3428\n#define mmMMEA6_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x3429\n#define mmMMEA6_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x342a\n#define mmMMEA6_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDEC0_ADDR_CFG_CS01                                                                 0x342b\n#define mmMMEA6_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC0_ADDR_CFG_CS23                                                                 0x342c\n#define mmMMEA6_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC0_ADDR_SEL_CS01                                                                 0x342d\n#define mmMMEA6_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC0_ADDR_SEL_CS23                                                                 0x342e\n#define mmMMEA6_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC0_ADDR_SEL2_CS01                                                                0x342f\n#define mmMMEA6_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC0_ADDR_SEL2_CS23                                                                0x3430\n#define mmMMEA6_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC0_COL_SEL_LO_CS01                                                               0x3431\n#define mmMMEA6_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDEC0_COL_SEL_LO_CS23                                                               0x3432\n#define mmMMEA6_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDEC0_COL_SEL_HI_CS01                                                               0x3433\n#define mmMMEA6_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDEC0_COL_SEL_HI_CS23                                                               0x3434\n#define mmMMEA6_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDEC0_RM_SEL_CS01                                                                   0x3435\n#define mmMMEA6_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA6_ADDRDEC0_RM_SEL_CS23                                                                   0x3436\n#define mmMMEA6_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA6_ADDRDEC0_RM_SEL_SECCS01                                                                0x3437\n#define mmMMEA6_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC0_RM_SEL_SECCS23                                                                0x3438\n#define mmMMEA6_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_CS0                                                                 0x3439\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_CS1                                                                 0x343a\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_CS2                                                                 0x343b\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_CS3                                                                 0x343c\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x343d\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x343e\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x343f\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x3440\n#define mmMMEA6_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC1_ADDR_MASK_CS01                                                                0x3441\n#define mmMMEA6_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC1_ADDR_MASK_CS23                                                                0x3442\n#define mmMMEA6_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x3443\n#define mmMMEA6_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x3444\n#define mmMMEA6_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDEC1_ADDR_CFG_CS01                                                                 0x3445\n#define mmMMEA6_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC1_ADDR_CFG_CS23                                                                 0x3446\n#define mmMMEA6_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC1_ADDR_SEL_CS01                                                                 0x3447\n#define mmMMEA6_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC1_ADDR_SEL_CS23                                                                 0x3448\n#define mmMMEA6_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC1_ADDR_SEL2_CS01                                                                0x3449\n#define mmMMEA6_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC1_ADDR_SEL2_CS23                                                                0x344a\n#define mmMMEA6_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC1_COL_SEL_LO_CS01                                                               0x344b\n#define mmMMEA6_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDEC1_COL_SEL_LO_CS23                                                               0x344c\n#define mmMMEA6_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDEC1_COL_SEL_HI_CS01                                                               0x344d\n#define mmMMEA6_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDEC1_COL_SEL_HI_CS23                                                               0x344e\n#define mmMMEA6_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDEC1_RM_SEL_CS01                                                                   0x344f\n#define mmMMEA6_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA6_ADDRDEC1_RM_SEL_CS23                                                                   0x3450\n#define mmMMEA6_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA6_ADDRDEC1_RM_SEL_SECCS01                                                                0x3451\n#define mmMMEA6_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC1_RM_SEL_SECCS23                                                                0x3452\n#define mmMMEA6_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_CS0                                                                 0x3453\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_CS1                                                                 0x3454\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_CS2                                                                 0x3455\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_CS3                                                                 0x3456\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x3457\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x3458\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x3459\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x345a\n#define mmMMEA6_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA6_ADDRDEC2_ADDR_MASK_CS01                                                                0x345b\n#define mmMMEA6_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC2_ADDR_MASK_CS23                                                                0x345c\n#define mmMMEA6_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x345d\n#define mmMMEA6_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x345e\n#define mmMMEA6_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA6_ADDRDEC2_ADDR_CFG_CS01                                                                 0x345f\n#define mmMMEA6_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC2_ADDR_CFG_CS23                                                                 0x3460\n#define mmMMEA6_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC2_ADDR_SEL_CS01                                                                 0x3461\n#define mmMMEA6_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC2_ADDR_SEL_CS23                                                                 0x3462\n#define mmMMEA6_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA6_ADDRDEC2_ADDR_SEL2_CS01                                                                0x3463\n#define mmMMEA6_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC2_ADDR_SEL2_CS23                                                                0x3464\n#define mmMMEA6_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC2_COL_SEL_LO_CS01                                                               0x3465\n#define mmMMEA6_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDEC2_COL_SEL_LO_CS23                                                               0x3466\n#define mmMMEA6_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDEC2_COL_SEL_HI_CS01                                                               0x3467\n#define mmMMEA6_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDEC2_COL_SEL_HI_CS23                                                               0x3468\n#define mmMMEA6_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA6_ADDRDEC2_RM_SEL_CS01                                                                   0x3469\n#define mmMMEA6_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA6_ADDRDEC2_RM_SEL_CS23                                                                   0x346a\n#define mmMMEA6_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA6_ADDRDEC2_RM_SEL_SECCS01                                                                0x346b\n#define mmMMEA6_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA6_ADDRDEC2_RM_SEL_SECCS23                                                                0x346c\n#define mmMMEA6_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA6_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x346d\n#define mmMMEA6_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      1\n#define mmMMEA6_ADDRNORMGMI_GLOBAL_CNTL                                                                0x346e\n#define mmMMEA6_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       1\n#define mmMMEA6_IO_RD_CLI2GRP_MAP0                                                                     0x3495\n#define mmMMEA6_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA6_IO_RD_CLI2GRP_MAP1                                                                     0x3496\n#define mmMMEA6_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA6_IO_WR_CLI2GRP_MAP0                                                                     0x3497\n#define mmMMEA6_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA6_IO_WR_CLI2GRP_MAP1                                                                     0x3498\n#define mmMMEA6_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA6_IO_RD_COMBINE_FLUSH                                                                    0x3499\n#define mmMMEA6_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA6_IO_WR_COMBINE_FLUSH                                                                    0x349a\n#define mmMMEA6_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA6_IO_GROUP_BURST                                                                         0x349b\n#define mmMMEA6_IO_GROUP_BURST_BASE_IDX                                                                1\n#define mmMMEA6_IO_RD_PRI_AGE                                                                          0x349c\n#define mmMMEA6_IO_RD_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA6_IO_WR_PRI_AGE                                                                          0x349d\n#define mmMMEA6_IO_WR_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA6_IO_RD_PRI_QUEUING                                                                      0x349e\n#define mmMMEA6_IO_RD_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA6_IO_WR_PRI_QUEUING                                                                      0x349f\n#define mmMMEA6_IO_WR_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA6_IO_RD_PRI_FIXED                                                                        0x34a0\n#define mmMMEA6_IO_RD_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA6_IO_WR_PRI_FIXED                                                                        0x34a1\n#define mmMMEA6_IO_WR_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA6_IO_RD_PRI_URGENCY                                                                      0x34a2\n#define mmMMEA6_IO_RD_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA6_IO_WR_PRI_URGENCY                                                                      0x34a3\n#define mmMMEA6_IO_WR_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA6_IO_RD_PRI_URGENCY_MASKING                                                              0x34a4\n#define mmMMEA6_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA6_IO_WR_PRI_URGENCY_MASKING                                                              0x34a5\n#define mmMMEA6_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA6_IO_RD_PRI_QUANT_PRI1                                                                   0x34a6\n#define mmMMEA6_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA6_IO_RD_PRI_QUANT_PRI2                                                                   0x34a7\n#define mmMMEA6_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA6_IO_RD_PRI_QUANT_PRI3                                                                   0x34a8\n#define mmMMEA6_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA6_IO_WR_PRI_QUANT_PRI1                                                                   0x34a9\n#define mmMMEA6_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA6_IO_WR_PRI_QUANT_PRI2                                                                   0x34aa\n#define mmMMEA6_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA6_IO_WR_PRI_QUANT_PRI3                                                                   0x34ab\n#define mmMMEA6_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA6_SDP_ARB_DRAM                                                                           0x34ac\n#define mmMMEA6_SDP_ARB_DRAM_BASE_IDX                                                                  1\n#define mmMMEA6_SDP_ARB_GMI                                                                            0x34ad\n#define mmMMEA6_SDP_ARB_GMI_BASE_IDX                                                                   1\n#define mmMMEA6_SDP_ARB_FINAL                                                                          0x34ae\n#define mmMMEA6_SDP_ARB_FINAL_BASE_IDX                                                                 1\n#define mmMMEA6_SDP_DRAM_PRIORITY                                                                      0x34af\n#define mmMMEA6_SDP_DRAM_PRIORITY_BASE_IDX                                                             1\n#define mmMMEA6_SDP_GMI_PRIORITY                                                                       0x34b0\n#define mmMMEA6_SDP_GMI_PRIORITY_BASE_IDX                                                              1\n#define mmMMEA6_SDP_IO_PRIORITY                                                                        0x34b1\n#define mmMMEA6_SDP_IO_PRIORITY_BASE_IDX                                                               1\n#define mmMMEA6_SDP_CREDITS                                                                            0x34b2\n#define mmMMEA6_SDP_CREDITS_BASE_IDX                                                                   1\n#define mmMMEA6_SDP_TAG_RESERVE0                                                                       0x34b3\n#define mmMMEA6_SDP_TAG_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA6_SDP_TAG_RESERVE1                                                                       0x34b4\n#define mmMMEA6_SDP_TAG_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA6_SDP_VCC_RESERVE0                                                                       0x34b5\n#define mmMMEA6_SDP_VCC_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA6_SDP_VCC_RESERVE1                                                                       0x34b6\n#define mmMMEA6_SDP_VCC_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA6_SDP_VCD_RESERVE0                                                                       0x34b7\n#define mmMMEA6_SDP_VCD_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA6_SDP_VCD_RESERVE1                                                                       0x34b8\n#define mmMMEA6_SDP_VCD_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA6_SDP_REQ_CNTL                                                                           0x34b9\n#define mmMMEA6_SDP_REQ_CNTL_BASE_IDX                                                                  1\n#define mmMMEA6_MISC                                                                                   0x34ba\n#define mmMMEA6_MISC_BASE_IDX                                                                          1\n#define mmMMEA6_LATENCY_SAMPLING                                                                       0x34bb\n#define mmMMEA6_LATENCY_SAMPLING_BASE_IDX                                                              1\n#define mmMMEA6_PERFCOUNTER_LO                                                                         0x34bc\n#define mmMMEA6_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmMMEA6_PERFCOUNTER_HI                                                                         0x34bd\n#define mmMMEA6_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmMMEA6_PERFCOUNTER0_CFG                                                                       0x34be\n#define mmMMEA6_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmMMEA6_PERFCOUNTER1_CFG                                                                       0x34bf\n#define mmMMEA6_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmMMEA6_PERFCOUNTER_RSLT_CNTL                                                                  0x34c0\n#define mmMMEA6_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmMMEA6_EDC_CNT                                                                                0x34c6\n#define mmMMEA6_EDC_CNT_BASE_IDX                                                                       1\n#define mmMMEA6_EDC_CNT2                                                                               0x34c7\n#define mmMMEA6_EDC_CNT2_BASE_IDX                                                                      1\n#define mmMMEA6_DSM_CNTL                                                                               0x34c8\n#define mmMMEA6_DSM_CNTL_BASE_IDX                                                                      1\n#define mmMMEA6_DSM_CNTLA                                                                              0x34c9\n#define mmMMEA6_DSM_CNTLA_BASE_IDX                                                                     1\n#define mmMMEA6_DSM_CNTLB                                                                              0x34ca\n#define mmMMEA6_DSM_CNTLB_BASE_IDX                                                                     1\n#define mmMMEA6_DSM_CNTL2                                                                              0x34cb\n#define mmMMEA6_DSM_CNTL2_BASE_IDX                                                                     1\n#define mmMMEA6_DSM_CNTL2A                                                                             0x34cc\n#define mmMMEA6_DSM_CNTL2A_BASE_IDX                                                                    1\n#define mmMMEA6_DSM_CNTL2B                                                                             0x34cd\n#define mmMMEA6_DSM_CNTL2B_BASE_IDX                                                                    1\n#define mmMMEA6_CGTT_CLK_CTRL                                                                          0x34cf\n#define mmMMEA6_CGTT_CLK_CTRL_BASE_IDX                                                                 1\n#define mmMMEA6_EDC_MODE                                                                               0x34d0\n#define mmMMEA6_EDC_MODE_BASE_IDX                                                                      1\n#define mmMMEA6_ERR_STATUS                                                                             0x34d1\n#define mmMMEA6_ERR_STATUS_BASE_IDX                                                                    1\n#define mmMMEA6_MISC2                                                                                  0x34d2\n#define mmMMEA6_MISC2_BASE_IDX                                                                         1\n#define mmMMEA6_ADDRDEC_SELECT                                                                         0x34d3\n#define mmMMEA6_ADDRDEC_SELECT_BASE_IDX                                                                1\n#define mmMMEA6_EDC_CNT3                                                                               0x34d4\n#define mmMMEA6_EDC_CNT3_BASE_IDX                                                                      1\n\n\n\n\n#define mmMMEA7_DRAM_RD_CLI2GRP_MAP0                                                                   0x3500\n#define mmMMEA7_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA7_DRAM_RD_CLI2GRP_MAP1                                                                   0x3501\n#define mmMMEA7_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA7_DRAM_WR_CLI2GRP_MAP0                                                                   0x3502\n#define mmMMEA7_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          1\n#define mmMMEA7_DRAM_WR_CLI2GRP_MAP1                                                                   0x3503\n#define mmMMEA7_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          1\n#define mmMMEA7_DRAM_RD_GRP2VC_MAP                                                                     0x3504\n#define mmMMEA7_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA7_DRAM_WR_GRP2VC_MAP                                                                     0x3505\n#define mmMMEA7_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            1\n#define mmMMEA7_DRAM_RD_LAZY                                                                           0x3506\n#define mmMMEA7_DRAM_RD_LAZY_BASE_IDX                                                                  1\n#define mmMMEA7_DRAM_WR_LAZY                                                                           0x3507\n#define mmMMEA7_DRAM_WR_LAZY_BASE_IDX                                                                  1\n#define mmMMEA7_DRAM_RD_CAM_CNTL                                                                       0x3508\n#define mmMMEA7_DRAM_RD_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA7_DRAM_WR_CAM_CNTL                                                                       0x3509\n#define mmMMEA7_DRAM_WR_CAM_CNTL_BASE_IDX                                                              1\n#define mmMMEA7_DRAM_PAGE_BURST                                                                        0x350a\n#define mmMMEA7_DRAM_PAGE_BURST_BASE_IDX                                                               1\n#define mmMMEA7_DRAM_RD_PRI_AGE                                                                        0x350b\n#define mmMMEA7_DRAM_RD_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA7_DRAM_WR_PRI_AGE                                                                        0x350c\n#define mmMMEA7_DRAM_WR_PRI_AGE_BASE_IDX                                                               1\n#define mmMMEA7_DRAM_RD_PRI_QUEUING                                                                    0x350d\n#define mmMMEA7_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA7_DRAM_WR_PRI_QUEUING                                                                    0x350e\n#define mmMMEA7_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           1\n#define mmMMEA7_DRAM_RD_PRI_FIXED                                                                      0x350f\n#define mmMMEA7_DRAM_RD_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA7_DRAM_WR_PRI_FIXED                                                                      0x3510\n#define mmMMEA7_DRAM_WR_PRI_FIXED_BASE_IDX                                                             1\n#define mmMMEA7_DRAM_RD_PRI_URGENCY                                                                    0x3511\n#define mmMMEA7_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA7_DRAM_WR_PRI_URGENCY                                                                    0x3512\n#define mmMMEA7_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           1\n#define mmMMEA7_DRAM_RD_PRI_QUANT_PRI1                                                                 0x3513\n#define mmMMEA7_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA7_DRAM_RD_PRI_QUANT_PRI2                                                                 0x3514\n#define mmMMEA7_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA7_DRAM_RD_PRI_QUANT_PRI3                                                                 0x3515\n#define mmMMEA7_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA7_DRAM_WR_PRI_QUANT_PRI1                                                                 0x3516\n#define mmMMEA7_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        1\n#define mmMMEA7_DRAM_WR_PRI_QUANT_PRI2                                                                 0x3517\n#define mmMMEA7_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        1\n#define mmMMEA7_DRAM_WR_PRI_QUANT_PRI3                                                                 0x3518\n#define mmMMEA7_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        1\n#define mmMMEA7_GMI_RD_CLI2GRP_MAP0                                                                    0x3519\n#define mmMMEA7_GMI_RD_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA7_GMI_RD_CLI2GRP_MAP1                                                                    0x351a\n#define mmMMEA7_GMI_RD_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA7_GMI_WR_CLI2GRP_MAP0                                                                    0x351b\n#define mmMMEA7_GMI_WR_CLI2GRP_MAP0_BASE_IDX                                                           1\n#define mmMMEA7_GMI_WR_CLI2GRP_MAP1                                                                    0x351c\n#define mmMMEA7_GMI_WR_CLI2GRP_MAP1_BASE_IDX                                                           1\n#define mmMMEA7_GMI_RD_GRP2VC_MAP                                                                      0x351d\n#define mmMMEA7_GMI_RD_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA7_GMI_WR_GRP2VC_MAP                                                                      0x351e\n#define mmMMEA7_GMI_WR_GRP2VC_MAP_BASE_IDX                                                             1\n#define mmMMEA7_GMI_RD_LAZY                                                                            0x351f\n#define mmMMEA7_GMI_RD_LAZY_BASE_IDX                                                                   1\n#define mmMMEA7_GMI_WR_LAZY                                                                            0x3520\n#define mmMMEA7_GMI_WR_LAZY_BASE_IDX                                                                   1\n#define mmMMEA7_GMI_RD_CAM_CNTL                                                                        0x3521\n#define mmMMEA7_GMI_RD_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA7_GMI_WR_CAM_CNTL                                                                        0x3522\n#define mmMMEA7_GMI_WR_CAM_CNTL_BASE_IDX                                                               1\n#define mmMMEA7_GMI_PAGE_BURST                                                                         0x3523\n#define mmMMEA7_GMI_PAGE_BURST_BASE_IDX                                                                1\n#define mmMMEA7_GMI_RD_PRI_AGE                                                                         0x3524\n#define mmMMEA7_GMI_RD_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA7_GMI_WR_PRI_AGE                                                                         0x3525\n#define mmMMEA7_GMI_WR_PRI_AGE_BASE_IDX                                                                1\n#define mmMMEA7_GMI_RD_PRI_QUEUING                                                                     0x3526\n#define mmMMEA7_GMI_RD_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA7_GMI_WR_PRI_QUEUING                                                                     0x3527\n#define mmMMEA7_GMI_WR_PRI_QUEUING_BASE_IDX                                                            1\n#define mmMMEA7_GMI_RD_PRI_FIXED                                                                       0x3528\n#define mmMMEA7_GMI_RD_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA7_GMI_WR_PRI_FIXED                                                                       0x3529\n#define mmMMEA7_GMI_WR_PRI_FIXED_BASE_IDX                                                              1\n#define mmMMEA7_GMI_RD_PRI_URGENCY                                                                     0x352a\n#define mmMMEA7_GMI_RD_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA7_GMI_WR_PRI_URGENCY                                                                     0x352b\n#define mmMMEA7_GMI_WR_PRI_URGENCY_BASE_IDX                                                            1\n#define mmMMEA7_GMI_RD_PRI_URGENCY_MASKING                                                             0x352c\n#define mmMMEA7_GMI_RD_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA7_GMI_WR_PRI_URGENCY_MASKING                                                             0x352d\n#define mmMMEA7_GMI_WR_PRI_URGENCY_MASKING_BASE_IDX                                                    1\n#define mmMMEA7_GMI_RD_PRI_QUANT_PRI1                                                                  0x352e\n#define mmMMEA7_GMI_RD_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA7_GMI_RD_PRI_QUANT_PRI2                                                                  0x352f\n#define mmMMEA7_GMI_RD_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA7_GMI_RD_PRI_QUANT_PRI3                                                                  0x3530\n#define mmMMEA7_GMI_RD_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA7_GMI_WR_PRI_QUANT_PRI1                                                                  0x3531\n#define mmMMEA7_GMI_WR_PRI_QUANT_PRI1_BASE_IDX                                                         1\n#define mmMMEA7_GMI_WR_PRI_QUANT_PRI2                                                                  0x3532\n#define mmMMEA7_GMI_WR_PRI_QUANT_PRI2_BASE_IDX                                                         1\n#define mmMMEA7_GMI_WR_PRI_QUANT_PRI3                                                                  0x3533\n#define mmMMEA7_GMI_WR_PRI_QUANT_PRI3_BASE_IDX                                                         1\n#define mmMMEA7_ADDRNORM_BASE_ADDR0                                                                    0x3534\n#define mmMMEA7_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           1\n#define mmMMEA7_ADDRNORM_LIMIT_ADDR0                                                                   0x3535\n#define mmMMEA7_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          1\n#define mmMMEA7_ADDRNORM_BASE_ADDR1                                                                    0x3536\n#define mmMMEA7_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           1\n#define mmMMEA7_ADDRNORM_LIMIT_ADDR1                                                                   0x3537\n#define mmMMEA7_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          1\n#define mmMMEA7_ADDRNORM_OFFSET_ADDR1                                                                  0x3538\n#define mmMMEA7_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         1\n#define mmMMEA7_ADDRNORM_BASE_ADDR2                                                                    0x3539\n#define mmMMEA7_ADDRNORM_BASE_ADDR2_BASE_IDX                                                           1\n#define mmMMEA7_ADDRNORM_LIMIT_ADDR2                                                                   0x353a\n#define mmMMEA7_ADDRNORM_LIMIT_ADDR2_BASE_IDX                                                          1\n#define mmMMEA7_ADDRNORM_BASE_ADDR3                                                                    0x353b\n#define mmMMEA7_ADDRNORM_BASE_ADDR3_BASE_IDX                                                           1\n#define mmMMEA7_ADDRNORM_LIMIT_ADDR3                                                                   0x353c\n#define mmMMEA7_ADDRNORM_LIMIT_ADDR3_BASE_IDX                                                          1\n#define mmMMEA7_ADDRNORM_OFFSET_ADDR3                                                                  0x353d\n#define mmMMEA7_ADDRNORM_OFFSET_ADDR3_BASE_IDX                                                         1\n#define mmMMEA7_ADDRNORM_BASE_ADDR4                                                                    0x353e\n#define mmMMEA7_ADDRNORM_BASE_ADDR4_BASE_IDX                                                           1\n#define mmMMEA7_ADDRNORM_LIMIT_ADDR4                                                                   0x353f\n#define mmMMEA7_ADDRNORM_LIMIT_ADDR4_BASE_IDX                                                          1\n#define mmMMEA7_ADDRNORM_BASE_ADDR5                                                                    0x3540\n#define mmMMEA7_ADDRNORM_BASE_ADDR5_BASE_IDX                                                           1\n#define mmMMEA7_ADDRNORM_LIMIT_ADDR5                                                                   0x3541\n#define mmMMEA7_ADDRNORM_LIMIT_ADDR5_BASE_IDX                                                          1\n#define mmMMEA7_ADDRNORM_OFFSET_ADDR5                                                                  0x3542\n#define mmMMEA7_ADDRNORM_OFFSET_ADDR5_BASE_IDX                                                         1\n#define mmMMEA7_ADDRNORMDRAM_HOLE_CNTL                                                                 0x3543\n#define mmMMEA7_ADDRNORMDRAM_HOLE_CNTL_BASE_IDX                                                        1\n#define mmMMEA7_ADDRNORMGMI_HOLE_CNTL                                                                  0x3544\n#define mmMMEA7_ADDRNORMGMI_HOLE_CNTL_BASE_IDX                                                         1\n#define mmMMEA7_ADDRNORMDRAM_NP2_CHANNEL_CFG                                                           0x3545\n#define mmMMEA7_ADDRNORMDRAM_NP2_CHANNEL_CFG_BASE_IDX                                                  1\n#define mmMMEA7_ADDRNORMGMI_NP2_CHANNEL_CFG                                                            0x3546\n#define mmMMEA7_ADDRNORMGMI_NP2_CHANNEL_CFG_BASE_IDX                                                   1\n#define mmMMEA7_ADDRDEC_BANK_CFG                                                                       0x3547\n#define mmMMEA7_ADDRDEC_BANK_CFG_BASE_IDX                                                              1\n#define mmMMEA7_ADDRDEC_MISC_CFG                                                                       0x3548\n#define mmMMEA7_ADDRDEC_MISC_CFG_BASE_IDX                                                              1\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_BANK0                                                            0x3549\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_BANK0_BASE_IDX                                                   1\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_BANK1                                                            0x354a\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_BANK1_BASE_IDX                                                   1\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_BANK2                                                            0x354b\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_BANK2_BASE_IDX                                                   1\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_BANK3                                                            0x354c\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_BANK3_BASE_IDX                                                   1\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_BANK4                                                            0x354d\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_BANK4_BASE_IDX                                                   1\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_BANK5                                                            0x354e\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_BANK5_BASE_IDX                                                   1\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_PC                                                               0x354f\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_PC_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_PC2                                                              0x3550\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_PC2_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_CS0                                                              0x3551\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_CS0_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_CS1                                                              0x3552\n#define mmMMEA7_ADDRDECDRAM_ADDR_HASH_CS1_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDECDRAM_HARVEST_ENABLE                                                             0x3553\n#define mmMMEA7_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_BANK0                                                             0x3554\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_BANK0_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_BANK1                                                             0x3555\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_BANK1_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_BANK2                                                             0x3556\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_BANK2_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_BANK3                                                             0x3557\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_BANK3_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_BANK4                                                             0x3558\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_BANK4_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_BANK5                                                             0x3559\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_BANK5_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_PC                                                                0x355a\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_PC_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_PC2                                                               0x355b\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_PC2_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_CS0                                                               0x355c\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_CS0_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_CS1                                                               0x355d\n#define mmMMEA7_ADDRDECGMI_ADDR_HASH_CS1_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDECGMI_HARVEST_ENABLE                                                              0x355e\n#define mmMMEA7_ADDRDECGMI_HARVEST_ENABLE_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_CS0                                                                 0x355f\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_CS1                                                                 0x3560\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_CS2                                                                 0x3561\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_CS3                                                                 0x3562\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x3563\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x3564\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x3565\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x3566\n#define mmMMEA7_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC0_ADDR_MASK_CS01                                                                0x3567\n#define mmMMEA7_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC0_ADDR_MASK_CS23                                                                0x3568\n#define mmMMEA7_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x3569\n#define mmMMEA7_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x356a\n#define mmMMEA7_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDEC0_ADDR_CFG_CS01                                                                 0x356b\n#define mmMMEA7_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC0_ADDR_CFG_CS23                                                                 0x356c\n#define mmMMEA7_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC0_ADDR_SEL_CS01                                                                 0x356d\n#define mmMMEA7_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC0_ADDR_SEL_CS23                                                                 0x356e\n#define mmMMEA7_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC0_ADDR_SEL2_CS01                                                                0x356f\n#define mmMMEA7_ADDRDEC0_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC0_ADDR_SEL2_CS23                                                                0x3570\n#define mmMMEA7_ADDRDEC0_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC0_COL_SEL_LO_CS01                                                               0x3571\n#define mmMMEA7_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDEC0_COL_SEL_LO_CS23                                                               0x3572\n#define mmMMEA7_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDEC0_COL_SEL_HI_CS01                                                               0x3573\n#define mmMMEA7_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDEC0_COL_SEL_HI_CS23                                                               0x3574\n#define mmMMEA7_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDEC0_RM_SEL_CS01                                                                   0x3575\n#define mmMMEA7_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA7_ADDRDEC0_RM_SEL_CS23                                                                   0x3576\n#define mmMMEA7_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA7_ADDRDEC0_RM_SEL_SECCS01                                                                0x3577\n#define mmMMEA7_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC0_RM_SEL_SECCS23                                                                0x3578\n#define mmMMEA7_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_CS0                                                                 0x3579\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_CS1                                                                 0x357a\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_CS2                                                                 0x357b\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_CS3                                                                 0x357c\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x357d\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x357e\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x357f\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x3580\n#define mmMMEA7_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC1_ADDR_MASK_CS01                                                                0x3581\n#define mmMMEA7_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC1_ADDR_MASK_CS23                                                                0x3582\n#define mmMMEA7_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x3583\n#define mmMMEA7_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x3584\n#define mmMMEA7_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDEC1_ADDR_CFG_CS01                                                                 0x3585\n#define mmMMEA7_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC1_ADDR_CFG_CS23                                                                 0x3586\n#define mmMMEA7_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC1_ADDR_SEL_CS01                                                                 0x3587\n#define mmMMEA7_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC1_ADDR_SEL_CS23                                                                 0x3588\n#define mmMMEA7_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC1_ADDR_SEL2_CS01                                                                0x3589\n#define mmMMEA7_ADDRDEC1_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC1_ADDR_SEL2_CS23                                                                0x358a\n#define mmMMEA7_ADDRDEC1_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC1_COL_SEL_LO_CS01                                                               0x358b\n#define mmMMEA7_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDEC1_COL_SEL_LO_CS23                                                               0x358c\n#define mmMMEA7_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDEC1_COL_SEL_HI_CS01                                                               0x358d\n#define mmMMEA7_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDEC1_COL_SEL_HI_CS23                                                               0x358e\n#define mmMMEA7_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDEC1_RM_SEL_CS01                                                                   0x358f\n#define mmMMEA7_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA7_ADDRDEC1_RM_SEL_CS23                                                                   0x3590\n#define mmMMEA7_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA7_ADDRDEC1_RM_SEL_SECCS01                                                                0x3591\n#define mmMMEA7_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC1_RM_SEL_SECCS23                                                                0x3592\n#define mmMMEA7_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_CS0                                                                 0x3593\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_CS0_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_CS1                                                                 0x3594\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_CS1_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_CS2                                                                 0x3595\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_CS2_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_CS3                                                                 0x3596\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_CS3_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_SECCS0                                                              0x3597\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_SECCS0_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_SECCS1                                                              0x3598\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_SECCS1_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_SECCS2                                                              0x3599\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_SECCS2_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_SECCS3                                                              0x359a\n#define mmMMEA7_ADDRDEC2_BASE_ADDR_SECCS3_BASE_IDX                                                     1\n#define mmMMEA7_ADDRDEC2_ADDR_MASK_CS01                                                                0x359b\n#define mmMMEA7_ADDRDEC2_ADDR_MASK_CS01_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC2_ADDR_MASK_CS23                                                                0x359c\n#define mmMMEA7_ADDRDEC2_ADDR_MASK_CS23_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC2_ADDR_MASK_SECCS01                                                             0x359d\n#define mmMMEA7_ADDRDEC2_ADDR_MASK_SECCS01_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDEC2_ADDR_MASK_SECCS23                                                             0x359e\n#define mmMMEA7_ADDRDEC2_ADDR_MASK_SECCS23_BASE_IDX                                                    1\n#define mmMMEA7_ADDRDEC2_ADDR_CFG_CS01                                                                 0x359f\n#define mmMMEA7_ADDRDEC2_ADDR_CFG_CS01_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC2_ADDR_CFG_CS23                                                                 0x35a0\n#define mmMMEA7_ADDRDEC2_ADDR_CFG_CS23_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC2_ADDR_SEL_CS01                                                                 0x35a1\n#define mmMMEA7_ADDRDEC2_ADDR_SEL_CS01_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC2_ADDR_SEL_CS23                                                                 0x35a2\n#define mmMMEA7_ADDRDEC2_ADDR_SEL_CS23_BASE_IDX                                                        1\n#define mmMMEA7_ADDRDEC2_ADDR_SEL2_CS01                                                                0x35a3\n#define mmMMEA7_ADDRDEC2_ADDR_SEL2_CS01_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC2_ADDR_SEL2_CS23                                                                0x35a4\n#define mmMMEA7_ADDRDEC2_ADDR_SEL2_CS23_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC2_COL_SEL_LO_CS01                                                               0x35a5\n#define mmMMEA7_ADDRDEC2_COL_SEL_LO_CS01_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDEC2_COL_SEL_LO_CS23                                                               0x35a6\n#define mmMMEA7_ADDRDEC2_COL_SEL_LO_CS23_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDEC2_COL_SEL_HI_CS01                                                               0x35a7\n#define mmMMEA7_ADDRDEC2_COL_SEL_HI_CS01_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDEC2_COL_SEL_HI_CS23                                                               0x35a8\n#define mmMMEA7_ADDRDEC2_COL_SEL_HI_CS23_BASE_IDX                                                      1\n#define mmMMEA7_ADDRDEC2_RM_SEL_CS01                                                                   0x35a9\n#define mmMMEA7_ADDRDEC2_RM_SEL_CS01_BASE_IDX                                                          1\n#define mmMMEA7_ADDRDEC2_RM_SEL_CS23                                                                   0x35aa\n#define mmMMEA7_ADDRDEC2_RM_SEL_CS23_BASE_IDX                                                          1\n#define mmMMEA7_ADDRDEC2_RM_SEL_SECCS01                                                                0x35ab\n#define mmMMEA7_ADDRDEC2_RM_SEL_SECCS01_BASE_IDX                                                       1\n#define mmMMEA7_ADDRDEC2_RM_SEL_SECCS23                                                                0x35ac\n#define mmMMEA7_ADDRDEC2_RM_SEL_SECCS23_BASE_IDX                                                       1\n#define mmMMEA7_ADDRNORMDRAM_GLOBAL_CNTL                                                               0x35ad\n#define mmMMEA7_ADDRNORMDRAM_GLOBAL_CNTL_BASE_IDX                                                      1\n#define mmMMEA7_ADDRNORMGMI_GLOBAL_CNTL                                                                0x35ae\n#define mmMMEA7_ADDRNORMGMI_GLOBAL_CNTL_BASE_IDX                                                       1\n#define mmMMEA7_IO_RD_CLI2GRP_MAP0                                                                     0x35d5\n#define mmMMEA7_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA7_IO_RD_CLI2GRP_MAP1                                                                     0x35d6\n#define mmMMEA7_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA7_IO_WR_CLI2GRP_MAP0                                                                     0x35d7\n#define mmMMEA7_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            1\n#define mmMMEA7_IO_WR_CLI2GRP_MAP1                                                                     0x35d8\n#define mmMMEA7_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            1\n#define mmMMEA7_IO_RD_COMBINE_FLUSH                                                                    0x35d9\n#define mmMMEA7_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA7_IO_WR_COMBINE_FLUSH                                                                    0x35da\n#define mmMMEA7_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           1\n#define mmMMEA7_IO_GROUP_BURST                                                                         0x35db\n#define mmMMEA7_IO_GROUP_BURST_BASE_IDX                                                                1\n#define mmMMEA7_IO_RD_PRI_AGE                                                                          0x35dc\n#define mmMMEA7_IO_RD_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA7_IO_WR_PRI_AGE                                                                          0x35dd\n#define mmMMEA7_IO_WR_PRI_AGE_BASE_IDX                                                                 1\n#define mmMMEA7_IO_RD_PRI_QUEUING                                                                      0x35de\n#define mmMMEA7_IO_RD_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA7_IO_WR_PRI_QUEUING                                                                      0x35df\n#define mmMMEA7_IO_WR_PRI_QUEUING_BASE_IDX                                                             1\n#define mmMMEA7_IO_RD_PRI_FIXED                                                                        0x35e0\n#define mmMMEA7_IO_RD_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA7_IO_WR_PRI_FIXED                                                                        0x35e1\n#define mmMMEA7_IO_WR_PRI_FIXED_BASE_IDX                                                               1\n#define mmMMEA7_IO_RD_PRI_URGENCY                                                                      0x35e2\n#define mmMMEA7_IO_RD_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA7_IO_WR_PRI_URGENCY                                                                      0x35e3\n#define mmMMEA7_IO_WR_PRI_URGENCY_BASE_IDX                                                             1\n#define mmMMEA7_IO_RD_PRI_URGENCY_MASKING                                                              0x35e4\n#define mmMMEA7_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA7_IO_WR_PRI_URGENCY_MASKING                                                              0x35e5\n#define mmMMEA7_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                     1\n#define mmMMEA7_IO_RD_PRI_QUANT_PRI1                                                                   0x35e6\n#define mmMMEA7_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA7_IO_RD_PRI_QUANT_PRI2                                                                   0x35e7\n#define mmMMEA7_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA7_IO_RD_PRI_QUANT_PRI3                                                                   0x35e8\n#define mmMMEA7_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA7_IO_WR_PRI_QUANT_PRI1                                                                   0x35e9\n#define mmMMEA7_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          1\n#define mmMMEA7_IO_WR_PRI_QUANT_PRI2                                                                   0x35ea\n#define mmMMEA7_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          1\n#define mmMMEA7_IO_WR_PRI_QUANT_PRI3                                                                   0x35eb\n#define mmMMEA7_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          1\n#define mmMMEA7_SDP_ARB_DRAM                                                                           0x35ec\n#define mmMMEA7_SDP_ARB_DRAM_BASE_IDX                                                                  1\n#define mmMMEA7_SDP_ARB_GMI                                                                            0x35ed\n#define mmMMEA7_SDP_ARB_GMI_BASE_IDX                                                                   1\n#define mmMMEA7_SDP_ARB_FINAL                                                                          0x35ee\n#define mmMMEA7_SDP_ARB_FINAL_BASE_IDX                                                                 1\n#define mmMMEA7_SDP_DRAM_PRIORITY                                                                      0x35ef\n#define mmMMEA7_SDP_DRAM_PRIORITY_BASE_IDX                                                             1\n#define mmMMEA7_SDP_GMI_PRIORITY                                                                       0x35f0\n#define mmMMEA7_SDP_GMI_PRIORITY_BASE_IDX                                                              1\n#define mmMMEA7_SDP_IO_PRIORITY                                                                        0x35f1\n#define mmMMEA7_SDP_IO_PRIORITY_BASE_IDX                                                               1\n#define mmMMEA7_SDP_CREDITS                                                                            0x35f2\n#define mmMMEA7_SDP_CREDITS_BASE_IDX                                                                   1\n#define mmMMEA7_SDP_TAG_RESERVE0                                                                       0x35f3\n#define mmMMEA7_SDP_TAG_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA7_SDP_TAG_RESERVE1                                                                       0x35f4\n#define mmMMEA7_SDP_TAG_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA7_SDP_VCC_RESERVE0                                                                       0x35f5\n#define mmMMEA7_SDP_VCC_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA7_SDP_VCC_RESERVE1                                                                       0x35f6\n#define mmMMEA7_SDP_VCC_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA7_SDP_VCD_RESERVE0                                                                       0x35f7\n#define mmMMEA7_SDP_VCD_RESERVE0_BASE_IDX                                                              1\n#define mmMMEA7_SDP_VCD_RESERVE1                                                                       0x35f8\n#define mmMMEA7_SDP_VCD_RESERVE1_BASE_IDX                                                              1\n#define mmMMEA7_SDP_REQ_CNTL                                                                           0x35f9\n#define mmMMEA7_SDP_REQ_CNTL_BASE_IDX                                                                  1\n#define mmMMEA7_MISC                                                                                   0x35fa\n#define mmMMEA7_MISC_BASE_IDX                                                                          1\n#define mmMMEA7_LATENCY_SAMPLING                                                                       0x35fb\n#define mmMMEA7_LATENCY_SAMPLING_BASE_IDX                                                              1\n#define mmMMEA7_PERFCOUNTER_LO                                                                         0x35fc\n#define mmMMEA7_PERFCOUNTER_LO_BASE_IDX                                                                1\n#define mmMMEA7_PERFCOUNTER_HI                                                                         0x35fd\n#define mmMMEA7_PERFCOUNTER_HI_BASE_IDX                                                                1\n#define mmMMEA7_PERFCOUNTER0_CFG                                                                       0x35fe\n#define mmMMEA7_PERFCOUNTER0_CFG_BASE_IDX                                                              1\n#define mmMMEA7_PERFCOUNTER1_CFG                                                                       0x35ff\n#define mmMMEA7_PERFCOUNTER1_CFG_BASE_IDX                                                              1\n#define mmMMEA7_PERFCOUNTER_RSLT_CNTL                                                                  0x3600\n#define mmMMEA7_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         1\n#define mmMMEA7_EDC_CNT                                                                                0x3606\n#define mmMMEA7_EDC_CNT_BASE_IDX                                                                       1\n#define mmMMEA7_EDC_CNT2                                                                               0x3607\n#define mmMMEA7_EDC_CNT2_BASE_IDX                                                                      1\n#define mmMMEA7_DSM_CNTL                                                                               0x3608\n#define mmMMEA7_DSM_CNTL_BASE_IDX                                                                      1\n#define mmMMEA7_DSM_CNTLA                                                                              0x3609\n#define mmMMEA7_DSM_CNTLA_BASE_IDX                                                                     1\n#define mmMMEA7_DSM_CNTLB                                                                              0x360a\n#define mmMMEA7_DSM_CNTLB_BASE_IDX                                                                     1\n#define mmMMEA7_DSM_CNTL2                                                                              0x360b\n#define mmMMEA7_DSM_CNTL2_BASE_IDX                                                                     1\n#define mmMMEA7_DSM_CNTL2A                                                                             0x360c\n#define mmMMEA7_DSM_CNTL2A_BASE_IDX                                                                    1\n#define mmMMEA7_DSM_CNTL2B                                                                             0x360d\n#define mmMMEA7_DSM_CNTL2B_BASE_IDX                                                                    1\n#define mmMMEA7_CGTT_CLK_CTRL                                                                          0x360f\n#define mmMMEA7_CGTT_CLK_CTRL_BASE_IDX                                                                 1\n#define mmMMEA7_EDC_MODE                                                                               0x3610\n#define mmMMEA7_EDC_MODE_BASE_IDX                                                                      1\n#define mmMMEA7_ERR_STATUS                                                                             0x3611\n#define mmMMEA7_ERR_STATUS_BASE_IDX                                                                    1\n#define mmMMEA7_MISC2                                                                                  0x3612\n#define mmMMEA7_MISC2_BASE_IDX                                                                         1\n#define mmMMEA7_ADDRDEC_SELECT                                                                         0x3613\n#define mmMMEA7_ADDRDEC_SELECT_BASE_IDX                                                                1\n#define mmMMEA7_EDC_CNT3                                                                               0x3614\n#define mmMMEA7_EDC_CNT3_BASE_IDX                                                                      1\n\n\n\n\n#define mmPCTL1_CTRL                                                                                   0x38c0\n#define mmPCTL1_CTRL_BASE_IDX                                                                          1\n#define mmPCTL1_MMHUB_DEEPSLEEP_IB                                                                     0x38c1\n#define mmPCTL1_MMHUB_DEEPSLEEP_IB_BASE_IDX                                                            1\n#define mmPCTL1_MMHUB_DEEPSLEEP_OVERRIDE                                                               0x38c2\n#define mmPCTL1_MMHUB_DEEPSLEEP_OVERRIDE_BASE_IDX                                                      1\n#define mmPCTL1_MMHUB_DEEPSLEEP_OVERRIDE_IB                                                            0x38c3\n#define mmPCTL1_MMHUB_DEEPSLEEP_OVERRIDE_IB_BASE_IDX                                                   1\n#define mmPCTL1_PG_IGNORE_DEEPSLEEP                                                                    0x38c4\n#define mmPCTL1_PG_IGNORE_DEEPSLEEP_BASE_IDX                                                           1\n#define mmPCTL1_PG_IGNORE_DEEPSLEEP_IB                                                                 0x38c5\n#define mmPCTL1_PG_IGNORE_DEEPSLEEP_IB_BASE_IDX                                                        1\n#define mmPCTL1_SLICE0_CFG_DAGB_BUSY                                                                   0x38c6\n#define mmPCTL1_SLICE0_CFG_DAGB_BUSY_BASE_IDX                                                          1\n#define mmPCTL1_SLICE0_CFG_DS_ALLOW                                                                    0x38c7\n#define mmPCTL1_SLICE0_CFG_DS_ALLOW_BASE_IDX                                                           1\n#define mmPCTL1_SLICE0_CFG_DS_ALLOW_IB                                                                 0x38c8\n#define mmPCTL1_SLICE0_CFG_DS_ALLOW_IB_BASE_IDX                                                        1\n#define mmPCTL1_SLICE1_CFG_DAGB_BUSY                                                                   0x38c9\n#define mmPCTL1_SLICE1_CFG_DAGB_BUSY_BASE_IDX                                                          1\n#define mmPCTL1_SLICE1_CFG_DS_ALLOW                                                                    0x38ca\n#define mmPCTL1_SLICE1_CFG_DS_ALLOW_BASE_IDX                                                           1\n#define mmPCTL1_SLICE1_CFG_DS_ALLOW_IB                                                                 0x38cb\n#define mmPCTL1_SLICE1_CFG_DS_ALLOW_IB_BASE_IDX                                                        1\n#define mmPCTL1_SLICE2_CFG_DAGB_BUSY                                                                   0x38cc\n#define mmPCTL1_SLICE2_CFG_DAGB_BUSY_BASE_IDX                                                          1\n#define mmPCTL1_SLICE2_CFG_DS_ALLOW                                                                    0x38cd\n#define mmPCTL1_SLICE2_CFG_DS_ALLOW_BASE_IDX                                                           1\n#define mmPCTL1_SLICE2_CFG_DS_ALLOW_IB                                                                 0x38ce\n#define mmPCTL1_SLICE2_CFG_DS_ALLOW_IB_BASE_IDX                                                        1\n#define mmPCTL1_SLICE3_CFG_DAGB_BUSY                                                                   0x38cf\n#define mmPCTL1_SLICE3_CFG_DAGB_BUSY_BASE_IDX                                                          1\n#define mmPCTL1_SLICE3_CFG_DS_ALLOW                                                                    0x38d0\n#define mmPCTL1_SLICE3_CFG_DS_ALLOW_BASE_IDX                                                           1\n#define mmPCTL1_SLICE3_CFG_DS_ALLOW_IB                                                                 0x38d1\n#define mmPCTL1_SLICE3_CFG_DS_ALLOW_IB_BASE_IDX                                                        1\n#define mmPCTL1_SLICE4_CFG_DAGB_BUSY                                                                   0x38d2\n#define mmPCTL1_SLICE4_CFG_DAGB_BUSY_BASE_IDX                                                          1\n#define mmPCTL1_SLICE4_CFG_DS_ALLOW                                                                    0x38d3\n#define mmPCTL1_SLICE4_CFG_DS_ALLOW_BASE_IDX                                                           1\n#define mmPCTL1_SLICE4_CFG_DS_ALLOW_IB                                                                 0x38d4\n#define mmPCTL1_SLICE4_CFG_DS_ALLOW_IB_BASE_IDX                                                        1\n#define mmPCTL1_UTCL2_MISC                                                                             0x38d5\n#define mmPCTL1_UTCL2_MISC_BASE_IDX                                                                    1\n#define mmPCTL1_SLICE0_MISC                                                                            0x38d6\n#define mmPCTL1_SLICE0_MISC_BASE_IDX                                                                   1\n#define mmPCTL1_SLICE1_MISC                                                                            0x38d7\n#define mmPCTL1_SLICE1_MISC_BASE_IDX                                                                   1\n#define mmPCTL1_SLICE2_MISC                                                                            0x38d8\n#define mmPCTL1_SLICE2_MISC_BASE_IDX                                                                   1\n#define mmPCTL1_SLICE3_MISC                                                                            0x38d9\n#define mmPCTL1_SLICE3_MISC_BASE_IDX                                                                   1\n#define mmPCTL1_SLICE4_MISC                                                                            0x38da\n#define mmPCTL1_SLICE4_MISC_BASE_IDX                                                                   1\n#define mmPCTL1_UTCL2_RENG_EXECUTE                                                                     0x38db\n#define mmPCTL1_UTCL2_RENG_EXECUTE_BASE_IDX                                                            1\n#define mmPCTL1_SLICE0_RENG_EXECUTE                                                                    0x38dc\n#define mmPCTL1_SLICE0_RENG_EXECUTE_BASE_IDX                                                           1\n#define mmPCTL1_SLICE1_RENG_EXECUTE                                                                    0x38dd\n#define mmPCTL1_SLICE1_RENG_EXECUTE_BASE_IDX                                                           1\n#define mmPCTL1_SLICE2_RENG_EXECUTE                                                                    0x38de\n#define mmPCTL1_SLICE2_RENG_EXECUTE_BASE_IDX                                                           1\n#define mmPCTL1_SLICE3_RENG_EXECUTE                                                                    0x38df\n#define mmPCTL1_SLICE3_RENG_EXECUTE_BASE_IDX                                                           1\n#define mmPCTL1_SLICE4_RENG_EXECUTE                                                                    0x38e0\n#define mmPCTL1_SLICE4_RENG_EXECUTE_BASE_IDX                                                           1\n#define mmPCTL1_UTCL2_RENG_RAM_INDEX                                                                   0x38e1\n#define mmPCTL1_UTCL2_RENG_RAM_INDEX_BASE_IDX                                                          1\n#define mmPCTL1_UTCL2_RENG_RAM_DATA                                                                    0x38e2\n#define mmPCTL1_UTCL2_RENG_RAM_DATA_BASE_IDX                                                           1\n#define mmPCTL1_SLICE0_RENG_RAM_INDEX                                                                  0x38e3\n#define mmPCTL1_SLICE0_RENG_RAM_INDEX_BASE_IDX                                                         1\n#define mmPCTL1_SLICE0_RENG_RAM_DATA                                                                   0x38e4\n#define mmPCTL1_SLICE0_RENG_RAM_DATA_BASE_IDX                                                          1\n#define mmPCTL1_SLICE1_RENG_RAM_INDEX                                                                  0x38e5\n#define mmPCTL1_SLICE1_RENG_RAM_INDEX_BASE_IDX                                                         1\n#define mmPCTL1_SLICE1_RENG_RAM_DATA                                                                   0x38e6\n#define mmPCTL1_SLICE1_RENG_RAM_DATA_BASE_IDX                                                          1\n#define mmPCTL1_SLICE2_RENG_RAM_INDEX                                                                  0x38e7\n#define mmPCTL1_SLICE2_RENG_RAM_INDEX_BASE_IDX                                                         1\n#define mmPCTL1_SLICE2_RENG_RAM_DATA                                                                   0x38e8\n#define mmPCTL1_SLICE2_RENG_RAM_DATA_BASE_IDX                                                          1\n#define mmPCTL1_SLICE3_RENG_RAM_INDEX                                                                  0x38e9\n#define mmPCTL1_SLICE3_RENG_RAM_INDEX_BASE_IDX                                                         1\n#define mmPCTL1_SLICE3_RENG_RAM_DATA                                                                   0x38ea\n#define mmPCTL1_SLICE3_RENG_RAM_DATA_BASE_IDX                                                          1\n#define mmPCTL1_SLICE4_RENG_RAM_INDEX                                                                  0x38eb\n#define mmPCTL1_SLICE4_RENG_RAM_INDEX_BASE_IDX                                                         1\n#define mmPCTL1_SLICE4_RENG_RAM_DATA                                                                   0x38ec\n#define mmPCTL1_SLICE4_RENG_RAM_DATA_BASE_IDX                                                          1\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_RANGE0                                                      0x38ed\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                             1\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_RANGE1                                                      0x38ee\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                             1\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_RANGE2                                                      0x38ef\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                             1\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_RANGE3                                                      0x38f0\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                             1\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_RANGE4                                                      0x38f1\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                             1\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET0                                                   0x38f2\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                          1\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET1                                                   0x38f3\n#define mmPCTL1_UTCL2_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                          1\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_RANGE0                                                     0x38f4\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                            1\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_RANGE1                                                     0x38f5\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                            1\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_RANGE2                                                     0x38f6\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                            1\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_RANGE3                                                     0x38f7\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                            1\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_RANGE4                                                     0x38f8\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                            1\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET0                                                  0x38f9\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                         1\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET1                                                  0x38fa\n#define mmPCTL1_SLICE0_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                         1\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_RANGE0                                                     0x38fb\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                            1\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_RANGE1                                                     0x38fc\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                            1\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_RANGE2                                                     0x38fd\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                            1\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_RANGE3                                                     0x38fe\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                            1\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_RANGE4                                                     0x38ff\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                            1\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET0                                                  0x3900\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                         1\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET1                                                  0x3901\n#define mmPCTL1_SLICE1_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                         1\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_RANGE0                                                     0x3902\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                            1\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_RANGE1                                                     0x3903\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                            1\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_RANGE2                                                     0x3904\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                            1\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_RANGE3                                                     0x3905\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                            1\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_RANGE4                                                     0x3906\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                            1\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_EXCL_SET0                                                  0x3907\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                         1\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_EXCL_SET1                                                  0x3908\n#define mmPCTL1_SLICE2_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                         1\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_RANGE0                                                     0x3909\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                            1\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_RANGE1                                                     0x390a\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                            1\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_RANGE2                                                     0x390b\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                            1\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_RANGE3                                                     0x390c\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                            1\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_RANGE4                                                     0x390d\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                            1\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_EXCL_SET0                                                  0x390e\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                         1\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_EXCL_SET1                                                  0x390f\n#define mmPCTL1_SLICE3_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                         1\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_RANGE0                                                     0x3910\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                            1\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_RANGE1                                                     0x3911\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                            1\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_RANGE2                                                     0x3912\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                            1\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_RANGE3                                                     0x3913\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_RANGE3_BASE_IDX                                            1\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_RANGE4                                                     0x3914\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_RANGE4_BASE_IDX                                            1\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_EXCL_SET0                                                  0x3915\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_EXCL_SET0_BASE_IDX                                         1\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_EXCL_SET1                                                  0x3916\n#define mmPCTL1_SLICE4_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                         1\n\n\n\n\n#define mmVML1_1_MC_VM_MX_L1_TLB0_STATUS                                                               0x3948\n#define mmVML1_1_MC_VM_MX_L1_TLB0_STATUS_BASE_IDX                                                      1\n#define mmVML1_1_MC_VM_MX_L1_TLB1_STATUS                                                               0x3949\n#define mmVML1_1_MC_VM_MX_L1_TLB1_STATUS_BASE_IDX                                                      1\n#define mmVML1_1_MC_VM_MX_L1_TLB2_STATUS                                                               0x394a\n#define mmVML1_1_MC_VM_MX_L1_TLB2_STATUS_BASE_IDX                                                      1\n#define mmVML1_1_MC_VM_MX_L1_TLB3_STATUS                                                               0x394b\n#define mmVML1_1_MC_VM_MX_L1_TLB3_STATUS_BASE_IDX                                                      1\n#define mmVML1_1_MC_VM_MX_L1_TLB4_STATUS                                                               0x394c\n#define mmVML1_1_MC_VM_MX_L1_TLB4_STATUS_BASE_IDX                                                      1\n#define mmVML1_1_MC_VM_MX_L1_TLB5_STATUS                                                               0x394d\n#define mmVML1_1_MC_VM_MX_L1_TLB5_STATUS_BASE_IDX                                                      1\n#define mmVML1_1_MC_VM_MX_L1_TLB6_STATUS                                                               0x394e\n#define mmVML1_1_MC_VM_MX_L1_TLB6_STATUS_BASE_IDX                                                      1\n#define mmVML1_1_MC_VM_MX_L1_TLB7_STATUS                                                               0x394f\n#define mmVML1_1_MC_VM_MX_L1_TLB7_STATUS_BASE_IDX                                                      1\n\n\n\n\n#define mmVML1PL1_MC_VM_MX_L1_PERFCOUNTER0_CFG                                                         0x3960\n#define mmVML1PL1_MC_VM_MX_L1_PERFCOUNTER0_CFG_BASE_IDX                                                1\n#define mmVML1PL1_MC_VM_MX_L1_PERFCOUNTER1_CFG                                                         0x3961\n#define mmVML1PL1_MC_VM_MX_L1_PERFCOUNTER1_CFG_BASE_IDX                                                1\n#define mmVML1PL1_MC_VM_MX_L1_PERFCOUNTER2_CFG                                                         0x3962\n#define mmVML1PL1_MC_VM_MX_L1_PERFCOUNTER2_CFG_BASE_IDX                                                1\n#define mmVML1PL1_MC_VM_MX_L1_PERFCOUNTER3_CFG                                                         0x3963\n#define mmVML1PL1_MC_VM_MX_L1_PERFCOUNTER3_CFG_BASE_IDX                                                1\n#define mmVML1PL1_MC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL                                                    0x3964\n#define mmVML1PL1_MC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                           1\n\n\n\n\n#define mmVML1PR1_MC_VM_MX_L1_PERFCOUNTER_LO                                                           0x3970\n#define mmVML1PR1_MC_VM_MX_L1_PERFCOUNTER_LO_BASE_IDX                                                  1\n#define mmVML1PR1_MC_VM_MX_L1_PERFCOUNTER_HI                                                           0x3971\n#define mmVML1PR1_MC_VM_MX_L1_PERFCOUNTER_HI_BASE_IDX                                                  1\n\n\n\n\n#define mmATCL2_1_ATC_L2_CNTL                                                                          0x3980\n#define mmATCL2_1_ATC_L2_CNTL_BASE_IDX                                                                 1\n#define mmATCL2_1_ATC_L2_CNTL2                                                                         0x3981\n#define mmATCL2_1_ATC_L2_CNTL2_BASE_IDX                                                                1\n#define mmATCL2_1_ATC_L2_CACHE_DATA0                                                                   0x3984\n#define mmATCL2_1_ATC_L2_CACHE_DATA0_BASE_IDX                                                          1\n#define mmATCL2_1_ATC_L2_CACHE_DATA1                                                                   0x3985\n#define mmATCL2_1_ATC_L2_CACHE_DATA1_BASE_IDX                                                          1\n#define mmATCL2_1_ATC_L2_CACHE_DATA2                                                                   0x3986\n#define mmATCL2_1_ATC_L2_CACHE_DATA2_BASE_IDX                                                          1\n#define mmATCL2_1_ATC_L2_CNTL3                                                                         0x3987\n#define mmATCL2_1_ATC_L2_CNTL3_BASE_IDX                                                                1\n#define mmATCL2_1_ATC_L2_STATUS                                                                        0x3988\n#define mmATCL2_1_ATC_L2_STATUS_BASE_IDX                                                               1\n#define mmATCL2_1_ATC_L2_STATUS2                                                                       0x3989\n#define mmATCL2_1_ATC_L2_STATUS2_BASE_IDX                                                              1\n#define mmATCL2_1_ATC_L2_STATUS3                                                                       0x398a\n#define mmATCL2_1_ATC_L2_STATUS3_BASE_IDX                                                              1\n#define mmATCL2_1_ATC_L2_MISC_CG                                                                       0x398b\n#define mmATCL2_1_ATC_L2_MISC_CG_BASE_IDX                                                              1\n#define mmATCL2_1_ATC_L2_MEM_POWER_LS                                                                  0x398c\n#define mmATCL2_1_ATC_L2_MEM_POWER_LS_BASE_IDX                                                         1\n#define mmATCL2_1_ATC_L2_CGTT_CLK_CTRL                                                                 0x398d\n#define mmATCL2_1_ATC_L2_CGTT_CLK_CTRL_BASE_IDX                                                        1\n#define mmATCL2_1_ATC_L2_CACHE_4K_DSM_INDEX                                                            0x398e\n#define mmATCL2_1_ATC_L2_CACHE_4K_DSM_INDEX_BASE_IDX                                                   1\n#define mmATCL2_1_ATC_L2_CACHE_2M_DSM_INDEX                                                            0x398f\n#define mmATCL2_1_ATC_L2_CACHE_2M_DSM_INDEX_BASE_IDX                                                   1\n#define mmATCL2_1_ATC_L2_CACHE_4K_DSM_CNTL                                                             0x3990\n#define mmATCL2_1_ATC_L2_CACHE_4K_DSM_CNTL_BASE_IDX                                                    1\n#define mmATCL2_1_ATC_L2_CACHE_2M_DSM_CNTL                                                             0x3991\n#define mmATCL2_1_ATC_L2_CACHE_2M_DSM_CNTL_BASE_IDX                                                    1\n#define mmATCL2_1_ATC_L2_CNTL4                                                                         0x3992\n#define mmATCL2_1_ATC_L2_CNTL4_BASE_IDX                                                                1\n#define mmATCL2_1_ATC_L2_MM_GROUP_RT_CLASSES                                                           0x3993\n#define mmATCL2_1_ATC_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                  1\n\n\n\n\n#define mmVML2PF1_VM_L2_CNTL                                                                           0x39c0\n#define mmVML2PF1_VM_L2_CNTL_BASE_IDX                                                                  1\n#define mmVML2PF1_VM_L2_CNTL2                                                                          0x39c1\n#define mmVML2PF1_VM_L2_CNTL2_BASE_IDX                                                                 1\n#define mmVML2PF1_VM_L2_CNTL3                                                                          0x39c2\n#define mmVML2PF1_VM_L2_CNTL3_BASE_IDX                                                                 1\n#define mmVML2PF1_VM_L2_STATUS                                                                         0x39c3\n#define mmVML2PF1_VM_L2_STATUS_BASE_IDX                                                                1\n#define mmVML2PF1_VM_DUMMY_PAGE_FAULT_CNTL                                                             0x39c4\n#define mmVML2PF1_VM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX                                                    1\n#define mmVML2PF1_VM_DUMMY_PAGE_FAULT_ADDR_LO32                                                        0x39c5\n#define mmVML2PF1_VM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX                                               1\n#define mmVML2PF1_VM_DUMMY_PAGE_FAULT_ADDR_HI32                                                        0x39c6\n#define mmVML2PF1_VM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX                                               1\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_CNTL                                                          0x39c7\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_CNTL_BASE_IDX                                                 1\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_CNTL2                                                         0x39c8\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX                                                1\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_MM_CNTL3                                                      0x39c9\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX                                             1\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_MM_CNTL4                                                      0x39ca\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX                                             1\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_STATUS                                                        0x39cb\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_STATUS_BASE_IDX                                               1\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_ADDR_LO32                                                     0x39cc\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX                                            1\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_ADDR_HI32                                                     0x39cd\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX                                            1\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32                                             0x39ce\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX                                    1\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32                                             0x39cf\n#define mmVML2PF1_VM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX                                    1\n#define mmVML2PF1_VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32                                       0x39d1\n#define mmVML2PF1_VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX                              1\n#define mmVML2PF1_VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32                                       0x39d2\n#define mmVML2PF1_VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX                              1\n#define mmVML2PF1_VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32                                      0x39d3\n#define mmVML2PF1_VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX                             1\n#define mmVML2PF1_VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32                                      0x39d4\n#define mmVML2PF1_VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX                             1\n#define mmVML2PF1_VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32                                          0x39d5\n#define mmVML2PF1_VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX                                 1\n#define mmVML2PF1_VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32                                          0x39d6\n#define mmVML2PF1_VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX                                 1\n#define mmVML2PF1_VM_L2_CNTL4                                                                          0x39d7\n#define mmVML2PF1_VM_L2_CNTL4_BASE_IDX                                                                 1\n#define mmVML2PF1_VM_L2_MM_GROUP_RT_CLASSES                                                            0x39d8\n#define mmVML2PF1_VM_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                   1\n#define mmVML2PF1_VM_L2_BANK_SELECT_RESERVED_CID                                                       0x39d9\n#define mmVML2PF1_VM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX                                              1\n#define mmVML2PF1_VM_L2_BANK_SELECT_RESERVED_CID2                                                      0x39da\n#define mmVML2PF1_VM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX                                             1\n#define mmVML2PF1_VM_L2_CACHE_PARITY_CNTL                                                              0x39db\n#define mmVML2PF1_VM_L2_CACHE_PARITY_CNTL_BASE_IDX                                                     1\n#define mmVML2PF1_VM_L2_CGTT_CLK_CTRL                                                                  0x39de\n#define mmVML2PF1_VM_L2_CGTT_CLK_CTRL_BASE_IDX                                                         1\n\n\n\n\n#define mmVML2VC1_VM_CONTEXT0_CNTL                                                                     0x3a00\n#define mmVML2VC1_VM_CONTEXT0_CNTL_BASE_IDX                                                            1\n#define mmVML2VC1_VM_CONTEXT1_CNTL                                                                     0x3a01\n#define mmVML2VC1_VM_CONTEXT1_CNTL_BASE_IDX                                                            1\n#define mmVML2VC1_VM_CONTEXT2_CNTL                                                                     0x3a02\n#define mmVML2VC1_VM_CONTEXT2_CNTL_BASE_IDX                                                            1\n#define mmVML2VC1_VM_CONTEXT3_CNTL                                                                     0x3a03\n#define mmVML2VC1_VM_CONTEXT3_CNTL_BASE_IDX                                                            1\n#define mmVML2VC1_VM_CONTEXT4_CNTL                                                                     0x3a04\n#define mmVML2VC1_VM_CONTEXT4_CNTL_BASE_IDX                                                            1\n#define mmVML2VC1_VM_CONTEXT5_CNTL                                                                     0x3a05\n#define mmVML2VC1_VM_CONTEXT5_CNTL_BASE_IDX                                                            1\n#define mmVML2VC1_VM_CONTEXT6_CNTL                                                                     0x3a06\n#define mmVML2VC1_VM_CONTEXT6_CNTL_BASE_IDX                                                            1\n#define mmVML2VC1_VM_CONTEXT7_CNTL                                                                     0x3a07\n#define mmVML2VC1_VM_CONTEXT7_CNTL_BASE_IDX                                                            1\n#define mmVML2VC1_VM_CONTEXT8_CNTL                                                                     0x3a08\n#define mmVML2VC1_VM_CONTEXT8_CNTL_BASE_IDX                                                            1\n#define mmVML2VC1_VM_CONTEXT9_CNTL                                                                     0x3a09\n#define mmVML2VC1_VM_CONTEXT9_CNTL_BASE_IDX                                                            1\n#define mmVML2VC1_VM_CONTEXT10_CNTL                                                                    0x3a0a\n#define mmVML2VC1_VM_CONTEXT10_CNTL_BASE_IDX                                                           1\n#define mmVML2VC1_VM_CONTEXT11_CNTL                                                                    0x3a0b\n#define mmVML2VC1_VM_CONTEXT11_CNTL_BASE_IDX                                                           1\n#define mmVML2VC1_VM_CONTEXT12_CNTL                                                                    0x3a0c\n#define mmVML2VC1_VM_CONTEXT12_CNTL_BASE_IDX                                                           1\n#define mmVML2VC1_VM_CONTEXT13_CNTL                                                                    0x3a0d\n#define mmVML2VC1_VM_CONTEXT13_CNTL_BASE_IDX                                                           1\n#define mmVML2VC1_VM_CONTEXT14_CNTL                                                                    0x3a0e\n#define mmVML2VC1_VM_CONTEXT14_CNTL_BASE_IDX                                                           1\n#define mmVML2VC1_VM_CONTEXT15_CNTL                                                                    0x3a0f\n#define mmVML2VC1_VM_CONTEXT15_CNTL_BASE_IDX                                                           1\n#define mmVML2VC1_VM_CONTEXTS_DISABLE                                                                  0x3a10\n#define mmVML2VC1_VM_CONTEXTS_DISABLE_BASE_IDX                                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG0_SEM                                                               0x3a11\n#define mmVML2VC1_VM_INVALIDATE_ENG0_SEM_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG1_SEM                                                               0x3a12\n#define mmVML2VC1_VM_INVALIDATE_ENG1_SEM_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG2_SEM                                                               0x3a13\n#define mmVML2VC1_VM_INVALIDATE_ENG2_SEM_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG3_SEM                                                               0x3a14\n#define mmVML2VC1_VM_INVALIDATE_ENG3_SEM_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG4_SEM                                                               0x3a15\n#define mmVML2VC1_VM_INVALIDATE_ENG4_SEM_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG5_SEM                                                               0x3a16\n#define mmVML2VC1_VM_INVALIDATE_ENG5_SEM_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG6_SEM                                                               0x3a17\n#define mmVML2VC1_VM_INVALIDATE_ENG6_SEM_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG7_SEM                                                               0x3a18\n#define mmVML2VC1_VM_INVALIDATE_ENG7_SEM_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG8_SEM                                                               0x3a19\n#define mmVML2VC1_VM_INVALIDATE_ENG8_SEM_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG9_SEM                                                               0x3a1a\n#define mmVML2VC1_VM_INVALIDATE_ENG9_SEM_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG10_SEM                                                              0x3a1b\n#define mmVML2VC1_VM_INVALIDATE_ENG10_SEM_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG11_SEM                                                              0x3a1c\n#define mmVML2VC1_VM_INVALIDATE_ENG11_SEM_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG12_SEM                                                              0x3a1d\n#define mmVML2VC1_VM_INVALIDATE_ENG12_SEM_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG13_SEM                                                              0x3a1e\n#define mmVML2VC1_VM_INVALIDATE_ENG13_SEM_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG14_SEM                                                              0x3a1f\n#define mmVML2VC1_VM_INVALIDATE_ENG14_SEM_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG15_SEM                                                              0x3a20\n#define mmVML2VC1_VM_INVALIDATE_ENG15_SEM_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG16_SEM                                                              0x3a21\n#define mmVML2VC1_VM_INVALIDATE_ENG16_SEM_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG17_SEM                                                              0x3a22\n#define mmVML2VC1_VM_INVALIDATE_ENG17_SEM_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG0_REQ                                                               0x3a23\n#define mmVML2VC1_VM_INVALIDATE_ENG0_REQ_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG1_REQ                                                               0x3a24\n#define mmVML2VC1_VM_INVALIDATE_ENG1_REQ_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG2_REQ                                                               0x3a25\n#define mmVML2VC1_VM_INVALIDATE_ENG2_REQ_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG3_REQ                                                               0x3a26\n#define mmVML2VC1_VM_INVALIDATE_ENG3_REQ_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG4_REQ                                                               0x3a27\n#define mmVML2VC1_VM_INVALIDATE_ENG4_REQ_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG5_REQ                                                               0x3a28\n#define mmVML2VC1_VM_INVALIDATE_ENG5_REQ_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG6_REQ                                                               0x3a29\n#define mmVML2VC1_VM_INVALIDATE_ENG6_REQ_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG7_REQ                                                               0x3a2a\n#define mmVML2VC1_VM_INVALIDATE_ENG7_REQ_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG8_REQ                                                               0x3a2b\n#define mmVML2VC1_VM_INVALIDATE_ENG8_REQ_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG9_REQ                                                               0x3a2c\n#define mmVML2VC1_VM_INVALIDATE_ENG9_REQ_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG10_REQ                                                              0x3a2d\n#define mmVML2VC1_VM_INVALIDATE_ENG10_REQ_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG11_REQ                                                              0x3a2e\n#define mmVML2VC1_VM_INVALIDATE_ENG11_REQ_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG12_REQ                                                              0x3a2f\n#define mmVML2VC1_VM_INVALIDATE_ENG12_REQ_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG13_REQ                                                              0x3a30\n#define mmVML2VC1_VM_INVALIDATE_ENG13_REQ_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG14_REQ                                                              0x3a31\n#define mmVML2VC1_VM_INVALIDATE_ENG14_REQ_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG15_REQ                                                              0x3a32\n#define mmVML2VC1_VM_INVALIDATE_ENG15_REQ_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG16_REQ                                                              0x3a33\n#define mmVML2VC1_VM_INVALIDATE_ENG16_REQ_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG17_REQ                                                              0x3a34\n#define mmVML2VC1_VM_INVALIDATE_ENG17_REQ_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG0_ACK                                                               0x3a35\n#define mmVML2VC1_VM_INVALIDATE_ENG0_ACK_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG1_ACK                                                               0x3a36\n#define mmVML2VC1_VM_INVALIDATE_ENG1_ACK_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG2_ACK                                                               0x3a37\n#define mmVML2VC1_VM_INVALIDATE_ENG2_ACK_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG3_ACK                                                               0x3a38\n#define mmVML2VC1_VM_INVALIDATE_ENG3_ACK_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG4_ACK                                                               0x3a39\n#define mmVML2VC1_VM_INVALIDATE_ENG4_ACK_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG5_ACK                                                               0x3a3a\n#define mmVML2VC1_VM_INVALIDATE_ENG5_ACK_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG6_ACK                                                               0x3a3b\n#define mmVML2VC1_VM_INVALIDATE_ENG6_ACK_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG7_ACK                                                               0x3a3c\n#define mmVML2VC1_VM_INVALIDATE_ENG7_ACK_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG8_ACK                                                               0x3a3d\n#define mmVML2VC1_VM_INVALIDATE_ENG8_ACK_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG9_ACK                                                               0x3a3e\n#define mmVML2VC1_VM_INVALIDATE_ENG9_ACK_BASE_IDX                                                      1\n#define mmVML2VC1_VM_INVALIDATE_ENG10_ACK                                                              0x3a3f\n#define mmVML2VC1_VM_INVALIDATE_ENG10_ACK_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG11_ACK                                                              0x3a40\n#define mmVML2VC1_VM_INVALIDATE_ENG11_ACK_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG12_ACK                                                              0x3a41\n#define mmVML2VC1_VM_INVALIDATE_ENG12_ACK_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG13_ACK                                                              0x3a42\n#define mmVML2VC1_VM_INVALIDATE_ENG13_ACK_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG14_ACK                                                              0x3a43\n#define mmVML2VC1_VM_INVALIDATE_ENG14_ACK_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG15_ACK                                                              0x3a44\n#define mmVML2VC1_VM_INVALIDATE_ENG15_ACK_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG16_ACK                                                              0x3a45\n#define mmVML2VC1_VM_INVALIDATE_ENG16_ACK_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG17_ACK                                                              0x3a46\n#define mmVML2VC1_VM_INVALIDATE_ENG17_ACK_BASE_IDX                                                     1\n#define mmVML2VC1_VM_INVALIDATE_ENG0_ADDR_RANGE_LO32                                                   0x3a47\n#define mmVML2VC1_VM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG0_ADDR_RANGE_HI32                                                   0x3a48\n#define mmVML2VC1_VM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG1_ADDR_RANGE_LO32                                                   0x3a49\n#define mmVML2VC1_VM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG1_ADDR_RANGE_HI32                                                   0x3a4a\n#define mmVML2VC1_VM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG2_ADDR_RANGE_LO32                                                   0x3a4b\n#define mmVML2VC1_VM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG2_ADDR_RANGE_HI32                                                   0x3a4c\n#define mmVML2VC1_VM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG3_ADDR_RANGE_LO32                                                   0x3a4d\n#define mmVML2VC1_VM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG3_ADDR_RANGE_HI32                                                   0x3a4e\n#define mmVML2VC1_VM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG4_ADDR_RANGE_LO32                                                   0x3a4f\n#define mmVML2VC1_VM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG4_ADDR_RANGE_HI32                                                   0x3a50\n#define mmVML2VC1_VM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG5_ADDR_RANGE_LO32                                                   0x3a51\n#define mmVML2VC1_VM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG5_ADDR_RANGE_HI32                                                   0x3a52\n#define mmVML2VC1_VM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG6_ADDR_RANGE_LO32                                                   0x3a53\n#define mmVML2VC1_VM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG6_ADDR_RANGE_HI32                                                   0x3a54\n#define mmVML2VC1_VM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG7_ADDR_RANGE_LO32                                                   0x3a55\n#define mmVML2VC1_VM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG7_ADDR_RANGE_HI32                                                   0x3a56\n#define mmVML2VC1_VM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG8_ADDR_RANGE_LO32                                                   0x3a57\n#define mmVML2VC1_VM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG8_ADDR_RANGE_HI32                                                   0x3a58\n#define mmVML2VC1_VM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG9_ADDR_RANGE_LO32                                                   0x3a59\n#define mmVML2VC1_VM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG9_ADDR_RANGE_HI32                                                   0x3a5a\n#define mmVML2VC1_VM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX                                          1\n#define mmVML2VC1_VM_INVALIDATE_ENG10_ADDR_RANGE_LO32                                                  0x3a5b\n#define mmVML2VC1_VM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG10_ADDR_RANGE_HI32                                                  0x3a5c\n#define mmVML2VC1_VM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG11_ADDR_RANGE_LO32                                                  0x3a5d\n#define mmVML2VC1_VM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG11_ADDR_RANGE_HI32                                                  0x3a5e\n#define mmVML2VC1_VM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG12_ADDR_RANGE_LO32                                                  0x3a5f\n#define mmVML2VC1_VM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG12_ADDR_RANGE_HI32                                                  0x3a60\n#define mmVML2VC1_VM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG13_ADDR_RANGE_LO32                                                  0x3a61\n#define mmVML2VC1_VM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG13_ADDR_RANGE_HI32                                                  0x3a62\n#define mmVML2VC1_VM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG14_ADDR_RANGE_LO32                                                  0x3a63\n#define mmVML2VC1_VM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG14_ADDR_RANGE_HI32                                                  0x3a64\n#define mmVML2VC1_VM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG15_ADDR_RANGE_LO32                                                  0x3a65\n#define mmVML2VC1_VM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG15_ADDR_RANGE_HI32                                                  0x3a66\n#define mmVML2VC1_VM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG16_ADDR_RANGE_LO32                                                  0x3a67\n#define mmVML2VC1_VM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG16_ADDR_RANGE_HI32                                                  0x3a68\n#define mmVML2VC1_VM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG17_ADDR_RANGE_LO32                                                  0x3a69\n#define mmVML2VC1_VM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX                                         1\n#define mmVML2VC1_VM_INVALIDATE_ENG17_ADDR_RANGE_HI32                                                  0x3a6a\n#define mmVML2VC1_VM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX                                         1\n#define mmVML2VC1_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                                0x3a6b\n#define mmVML2VC1_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                                0x3a6c\n#define mmVML2VC1_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32                                                0x3a6d\n#define mmVML2VC1_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32                                                0x3a6e\n#define mmVML2VC1_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32                                                0x3a6f\n#define mmVML2VC1_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32                                                0x3a70\n#define mmVML2VC1_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32                                                0x3a71\n#define mmVML2VC1_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32                                                0x3a72\n#define mmVML2VC1_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32                                                0x3a73\n#define mmVML2VC1_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32                                                0x3a74\n#define mmVML2VC1_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32                                                0x3a75\n#define mmVML2VC1_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32                                                0x3a76\n#define mmVML2VC1_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32                                                0x3a77\n#define mmVML2VC1_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32                                                0x3a78\n#define mmVML2VC1_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32                                                0x3a79\n#define mmVML2VC1_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32                                                0x3a7a\n#define mmVML2VC1_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32                                                0x3a7b\n#define mmVML2VC1_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32                                                0x3a7c\n#define mmVML2VC1_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32                                                0x3a7d\n#define mmVML2VC1_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32                                                0x3a7e\n#define mmVML2VC1_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32                                               0x3a7f\n#define mmVML2VC1_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32                                               0x3a80\n#define mmVML2VC1_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32                                               0x3a81\n#define mmVML2VC1_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32                                               0x3a82\n#define mmVML2VC1_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32                                               0x3a83\n#define mmVML2VC1_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32                                               0x3a84\n#define mmVML2VC1_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32                                               0x3a85\n#define mmVML2VC1_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32                                               0x3a86\n#define mmVML2VC1_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32                                               0x3a87\n#define mmVML2VC1_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32                                               0x3a88\n#define mmVML2VC1_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32                                               0x3a89\n#define mmVML2VC1_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32                                               0x3a8a\n#define mmVML2VC1_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                               0x3a8b\n#define mmVML2VC1_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                               0x3a8c\n#define mmVML2VC1_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32                                               0x3a8d\n#define mmVML2VC1_VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32                                               0x3a8e\n#define mmVML2VC1_VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32                                               0x3a8f\n#define mmVML2VC1_VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32                                               0x3a90\n#define mmVML2VC1_VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32                                               0x3a91\n#define mmVML2VC1_VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32                                               0x3a92\n#define mmVML2VC1_VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32                                               0x3a93\n#define mmVML2VC1_VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32                                               0x3a94\n#define mmVML2VC1_VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32                                               0x3a95\n#define mmVML2VC1_VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32                                               0x3a96\n#define mmVML2VC1_VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32                                               0x3a97\n#define mmVML2VC1_VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32                                               0x3a98\n#define mmVML2VC1_VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32                                               0x3a99\n#define mmVML2VC1_VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32                                               0x3a9a\n#define mmVML2VC1_VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32                                               0x3a9b\n#define mmVML2VC1_VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32                                               0x3a9c\n#define mmVML2VC1_VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32                                               0x3a9d\n#define mmVML2VC1_VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32                                               0x3a9e\n#define mmVML2VC1_VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                      1\n#define mmVML2VC1_VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32                                              0x3a9f\n#define mmVML2VC1_VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmVML2VC1_VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32                                              0x3aa0\n#define mmVML2VC1_VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmVML2VC1_VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32                                              0x3aa1\n#define mmVML2VC1_VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmVML2VC1_VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32                                              0x3aa2\n#define mmVML2VC1_VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmVML2VC1_VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32                                              0x3aa3\n#define mmVML2VC1_VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmVML2VC1_VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32                                              0x3aa4\n#define mmVML2VC1_VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmVML2VC1_VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32                                              0x3aa5\n#define mmVML2VC1_VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmVML2VC1_VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32                                              0x3aa6\n#define mmVML2VC1_VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmVML2VC1_VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32                                              0x3aa7\n#define mmVML2VC1_VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmVML2VC1_VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32                                              0x3aa8\n#define mmVML2VC1_VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmVML2VC1_VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32                                              0x3aa9\n#define mmVML2VC1_VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                     1\n#define mmVML2VC1_VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32                                              0x3aaa\n#define mmVML2VC1_VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                     1\n#define mmVML2VC1_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                 0x3aab\n#define mmVML2VC1_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                 0x3aac\n#define mmVML2VC1_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32                                                 0x3aad\n#define mmVML2VC1_VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32                                                 0x3aae\n#define mmVML2VC1_VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32                                                 0x3aaf\n#define mmVML2VC1_VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32                                                 0x3ab0\n#define mmVML2VC1_VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32                                                 0x3ab1\n#define mmVML2VC1_VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32                                                 0x3ab2\n#define mmVML2VC1_VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32                                                 0x3ab3\n#define mmVML2VC1_VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32                                                 0x3ab4\n#define mmVML2VC1_VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32                                                 0x3ab5\n#define mmVML2VC1_VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32                                                 0x3ab6\n#define mmVML2VC1_VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32                                                 0x3ab7\n#define mmVML2VC1_VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32                                                 0x3ab8\n#define mmVML2VC1_VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32                                                 0x3ab9\n#define mmVML2VC1_VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32                                                 0x3aba\n#define mmVML2VC1_VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32                                                 0x3abb\n#define mmVML2VC1_VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32                                                 0x3abc\n#define mmVML2VC1_VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32                                                 0x3abd\n#define mmVML2VC1_VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32                                                 0x3abe\n#define mmVML2VC1_VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                        1\n#define mmVML2VC1_VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32                                                0x3abf\n#define mmVML2VC1_VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32                                                0x3ac0\n#define mmVML2VC1_VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32                                                0x3ac1\n#define mmVML2VC1_VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32                                                0x3ac2\n#define mmVML2VC1_VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32                                                0x3ac3\n#define mmVML2VC1_VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32                                                0x3ac4\n#define mmVML2VC1_VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32                                                0x3ac5\n#define mmVML2VC1_VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32                                                0x3ac6\n#define mmVML2VC1_VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32                                                0x3ac7\n#define mmVML2VC1_VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32                                                0x3ac8\n#define mmVML2VC1_VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32                                                0x3ac9\n#define mmVML2VC1_VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                       1\n#define mmVML2VC1_VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32                                                0x3aca\n#define mmVML2VC1_VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                       1\n\n\n\n\n#define mmVMSHAREDPF1_MC_VM_NB_MMIOBASE                                                                0x3ae4\n#define mmVMSHAREDPF1_MC_VM_NB_MMIOBASE_BASE_IDX                                                       1\n#define mmVMSHAREDPF1_MC_VM_NB_MMIOLIMIT                                                               0x3ae5\n#define mmVMSHAREDPF1_MC_VM_NB_MMIOLIMIT_BASE_IDX                                                      1\n#define mmVMSHAREDPF1_MC_VM_NB_PCI_CTRL                                                                0x3ae6\n#define mmVMSHAREDPF1_MC_VM_NB_PCI_CTRL_BASE_IDX                                                       1\n#define mmVMSHAREDPF1_MC_VM_NB_PCI_ARB                                                                 0x3ae7\n#define mmVMSHAREDPF1_MC_VM_NB_PCI_ARB_BASE_IDX                                                        1\n#define mmVMSHAREDPF1_MC_VM_NB_TOP_OF_DRAM_SLOT1                                                       0x3ae8\n#define mmVMSHAREDPF1_MC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX                                              1\n#define mmVMSHAREDPF1_MC_VM_NB_LOWER_TOP_OF_DRAM2                                                      0x3ae9\n#define mmVMSHAREDPF1_MC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX                                             1\n#define mmVMSHAREDPF1_MC_VM_NB_UPPER_TOP_OF_DRAM2                                                      0x3aea\n#define mmVMSHAREDPF1_MC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX                                             1\n#define mmVMSHAREDPF1_MC_VM_FB_OFFSET                                                                  0x3aeb\n#define mmVMSHAREDPF1_MC_VM_FB_OFFSET_BASE_IDX                                                         1\n#define mmVMSHAREDPF1_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                           0x3aec\n#define mmVMSHAREDPF1_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                  1\n#define mmVMSHAREDPF1_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                           0x3aed\n#define mmVMSHAREDPF1_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                  1\n#define mmVMSHAREDPF1_MC_VM_STEERING                                                                   0x3aee\n#define mmVMSHAREDPF1_MC_VM_STEERING_BASE_IDX                                                          1\n#define mmVMSHAREDPF1_MC_SHARED_VIRT_RESET_REQ                                                         0x3aef\n#define mmVMSHAREDPF1_MC_SHARED_VIRT_RESET_REQ_BASE_IDX                                                1\n#define mmVMSHAREDPF1_MC_MEM_POWER_LS                                                                  0x3af0\n#define mmVMSHAREDPF1_MC_MEM_POWER_LS_BASE_IDX                                                         1\n#define mmVMSHAREDPF1_MC_VM_CACHEABLE_DRAM_ADDRESS_START                                               0x3af1\n#define mmVMSHAREDPF1_MC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX                                      1\n#define mmVMSHAREDPF1_MC_VM_CACHEABLE_DRAM_ADDRESS_END                                                 0x3af2\n#define mmVMSHAREDPF1_MC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX                                        1\n#define mmVMSHAREDPF1_MC_VM_APT_CNTL                                                                   0x3af3\n#define mmVMSHAREDPF1_MC_VM_APT_CNTL_BASE_IDX                                                          1\n#define mmVMSHAREDPF1_MC_VM_LOCAL_HBM_ADDRESS_START                                                    0x3af4\n#define mmVMSHAREDPF1_MC_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX                                           1\n#define mmVMSHAREDPF1_MC_VM_LOCAL_HBM_ADDRESS_END                                                      0x3af5\n#define mmVMSHAREDPF1_MC_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX                                             1\n#define mmVMSHAREDPF1_MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL                                                0x3af6\n#define mmVMSHAREDPF1_MC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX                                       1\n#define mmVMSHAREDPF1_MC_VM_XGMI_LFB_CNTL                                                              0x3af7\n#define mmVMSHAREDPF1_MC_VM_XGMI_LFB_CNTL_BASE_IDX                                                     1\n#define mmVMSHAREDPF1_MC_VM_XGMI_LFB_SIZE                                                              0x3af8\n#define mmVMSHAREDPF1_MC_VM_XGMI_LFB_SIZE_BASE_IDX                                                     1\n#define mmVMSHAREDPF1_MC_VM_CACHEABLE_DRAM_CNTL                                                        0x3af9\n#define mmVMSHAREDPF1_MC_VM_CACHEABLE_DRAM_CNTL_BASE_IDX                                               1\n\n\n\n\n#define mmVMSHAREDVC1_MC_VM_FB_LOCATION_BASE                                                           0x3b00\n#define mmVMSHAREDVC1_MC_VM_FB_LOCATION_BASE_BASE_IDX                                                  1\n#define mmVMSHAREDVC1_MC_VM_FB_LOCATION_TOP                                                            0x3b01\n#define mmVMSHAREDVC1_MC_VM_FB_LOCATION_TOP_BASE_IDX                                                   1\n#define mmVMSHAREDVC1_MC_VM_AGP_TOP                                                                    0x3b02\n#define mmVMSHAREDVC1_MC_VM_AGP_TOP_BASE_IDX                                                           1\n#define mmVMSHAREDVC1_MC_VM_AGP_BOT                                                                    0x3b03\n#define mmVMSHAREDVC1_MC_VM_AGP_BOT_BASE_IDX                                                           1\n#define mmVMSHAREDVC1_MC_VM_AGP_BASE                                                                   0x3b04\n#define mmVMSHAREDVC1_MC_VM_AGP_BASE_BASE_IDX                                                          1\n#define mmVMSHAREDVC1_MC_VM_SYSTEM_APERTURE_LOW_ADDR                                                   0x3b05\n#define mmVMSHAREDVC1_MC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                          1\n#define mmVMSHAREDVC1_MC_VM_SYSTEM_APERTURE_HIGH_ADDR                                                  0x3b06\n#define mmVMSHAREDVC1_MC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                         1\n#define mmVMSHAREDVC1_MC_VM_MX_L1_TLB_CNTL                                                             0x3b07\n#define mmVMSHAREDVC1_MC_VM_MX_L1_TLB_CNTL_BASE_IDX                                                    1\n\n\n\n\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF0                                                         0x3b20\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX                                                1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF1                                                         0x3b21\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX                                                1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF2                                                         0x3b22\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX                                                1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF3                                                         0x3b23\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX                                                1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF4                                                         0x3b24\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX                                                1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF5                                                         0x3b25\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX                                                1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF6                                                         0x3b26\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX                                                1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF7                                                         0x3b27\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX                                                1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF8                                                         0x3b28\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX                                                1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF9                                                         0x3b29\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX                                                1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF10                                                        0x3b2a\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX                                               1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF11                                                        0x3b2b\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX                                               1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF12                                                        0x3b2c\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX                                               1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF13                                                        0x3b2d\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX                                               1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF14                                                        0x3b2e\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX                                               1\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF15                                                        0x3b2f\n#define mmVMSHAREDHV1_MC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX                                               1\n#define mmVMSHAREDHV1_VM_IOMMU_MMIO_CNTRL_1                                                            0x3b30\n#define mmVMSHAREDHV1_VM_IOMMU_MMIO_CNTRL_1_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_LO_0                                                             0x3b31\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_LO_0_BASE_IDX                                                    1\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_LO_1                                                             0x3b32\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_LO_1_BASE_IDX                                                    1\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_LO_2                                                             0x3b33\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_LO_2_BASE_IDX                                                    1\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_LO_3                                                             0x3b34\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_LO_3_BASE_IDX                                                    1\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_HI_0                                                             0x3b35\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_HI_0_BASE_IDX                                                    1\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_HI_1                                                             0x3b36\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_HI_1_BASE_IDX                                                    1\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_HI_2                                                             0x3b37\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_HI_2_BASE_IDX                                                    1\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_HI_3                                                             0x3b38\n#define mmVMSHAREDHV1_MC_VM_MARC_BASE_HI_3_BASE_IDX                                                    1\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_LO_0                                                            0x3b39\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_LO_0_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_LO_1                                                            0x3b3a\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_LO_1_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_LO_2                                                            0x3b3b\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_LO_2_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_LO_3                                                            0x3b3c\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_LO_3_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_HI_0                                                            0x3b3d\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_HI_0_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_HI_1                                                            0x3b3e\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_HI_1_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_HI_2                                                            0x3b3f\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_HI_2_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_HI_3                                                            0x3b40\n#define mmVMSHAREDHV1_MC_VM_MARC_RELOC_HI_3_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_LO_0                                                              0x3b41\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_LO_0_BASE_IDX                                                     1\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_LO_1                                                              0x3b42\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_LO_1_BASE_IDX                                                     1\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_LO_2                                                              0x3b43\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_LO_2_BASE_IDX                                                     1\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_LO_3                                                              0x3b44\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_LO_3_BASE_IDX                                                     1\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_HI_0                                                              0x3b45\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_HI_0_BASE_IDX                                                     1\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_HI_1                                                              0x3b46\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_HI_1_BASE_IDX                                                     1\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_HI_2                                                              0x3b47\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_HI_2_BASE_IDX                                                     1\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_HI_3                                                              0x3b48\n#define mmVMSHAREDHV1_MC_VM_MARC_LEN_HI_3_BASE_IDX                                                     1\n#define mmVMSHAREDHV1_VM_IOMMU_CONTROL_REGISTER                                                        0x3b49\n#define mmVMSHAREDHV1_VM_IOMMU_CONTROL_REGISTER_BASE_IDX                                               1\n#define mmVMSHAREDHV1_VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER                               0x3b4a\n#define mmVMSHAREDHV1_VM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER_BASE_IDX                      1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL                                                                 0x3b4b\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_BASE_IDX                                                        1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_0                                                            0x3b4c\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_0_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_1                                                            0x3b4d\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_1_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_2                                                            0x3b4e\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_2_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_3                                                            0x3b4f\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_3_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_4                                                            0x3b50\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_4_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_5                                                            0x3b51\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_5_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_6                                                            0x3b52\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_6_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_7                                                            0x3b53\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_7_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_8                                                            0x3b54\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_8_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_9                                                            0x3b55\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_9_BASE_IDX                                                   1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_10                                                           0x3b56\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_10_BASE_IDX                                                  1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_11                                                           0x3b57\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_11_BASE_IDX                                                  1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_12                                                           0x3b58\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_12_BASE_IDX                                                  1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_13                                                           0x3b59\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_13_BASE_IDX                                                  1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_14                                                           0x3b5a\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_14_BASE_IDX                                                  1\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_15                                                           0x3b5b\n#define mmVMSHAREDHV1_VM_PCIE_ATS_CNTL_VF_15_BASE_IDX                                                  1\n#define mmVMSHAREDHV1_UTCL2_CGTT_CLK_CTRL                                                              0x3b5c\n#define mmVMSHAREDHV1_UTCL2_CGTT_CLK_CTRL_BASE_IDX                                                     1\n#define mmVMSHAREDHV1_MC_SHARED_ACTIVE_FCN_ID                                                          0x3b5d\n#define mmVMSHAREDHV1_MC_SHARED_ACTIVE_FCN_ID_BASE_IDX                                                 1\n#define mmVMSHAREDHV1_MC_VM_XGMI_GPUIOV_ENABLE                                                         0x3b5e\n#define mmVMSHAREDHV1_MC_VM_XGMI_GPUIOV_ENABLE_BASE_IDX                                                1\n\n\n\n\n#define mmATCL2PFCNTR1_ATC_L2_PERFCOUNTER_LO                                                           0x3b70\n#define mmATCL2PFCNTR1_ATC_L2_PERFCOUNTER_LO_BASE_IDX                                                  1\n#define mmATCL2PFCNTR1_ATC_L2_PERFCOUNTER_HI                                                           0x3b71\n#define mmATCL2PFCNTR1_ATC_L2_PERFCOUNTER_HI_BASE_IDX                                                  1\n\n\n\n\n#define mmATCL2PFCNTL1_ATC_L2_PERFCOUNTER0_CFG                                                         0x3b74\n#define mmATCL2PFCNTL1_ATC_L2_PERFCOUNTER0_CFG_BASE_IDX                                                1\n#define mmATCL2PFCNTL1_ATC_L2_PERFCOUNTER1_CFG                                                         0x3b75\n#define mmATCL2PFCNTL1_ATC_L2_PERFCOUNTER1_CFG_BASE_IDX                                                1\n#define mmATCL2PFCNTL1_ATC_L2_PERFCOUNTER_RSLT_CNTL                                                    0x3b76\n#define mmATCL2PFCNTL1_ATC_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                           1\n\n\n\n\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER0_CFG                                                            0x3b80\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX                                                   1\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER1_CFG                                                            0x3b81\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX                                                   1\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER2_CFG                                                            0x3b82\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX                                                   1\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER3_CFG                                                            0x3b83\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX                                                   1\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER4_CFG                                                            0x3b84\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX                                                   1\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER5_CFG                                                            0x3b85\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX                                                   1\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER6_CFG                                                            0x3b86\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX                                                   1\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER7_CFG                                                            0x3b87\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX                                                   1\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER_RSLT_CNTL                                                       0x3b88\n#define mmVML2PL1_MC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                              1\n\n\n\n\n#define mmVML2PR1_MC_VM_L2_PERFCOUNTER_LO                                                              0x3b90\n#define mmVML2PR1_MC_VM_L2_PERFCOUNTER_LO_BASE_IDX                                                     1\n#define mmVML2PR1_MC_VM_L2_PERFCOUNTER_HI                                                              0x3b91\n#define mmVML2PR1_MC_VM_L2_PERFCOUNTER_HI_BASE_IDX                                                     1\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}