module pll(input logic inclk0, output logic c0);

	always @(posedge inclk) begin
	c0=~c0;
	end


endmodule