Project: RESDMAC
Revision: RESDMAC
Flow Start Date: Sat Feb 18 20:41:28 GMT 2023
Flow End Date: Sat Feb 18 20:44:05 GMT 2023

Detailed Results
Point,base-slow,base-fast,1-slow,1-fast (Best),2-slow,2-fast,3-slow,3-fast,4-slow,4-fast,5-slow,5-fast,6-slow,6-fast,7-slow,7-fast,8-slow,8-fast
All Failing Paths,>0,>0,>0,>0,>0,>0,>0,>0,>0,>0,>0,>0,>0,>0,>0,>0,>0,>0
Clock Hold: 'n/a': Per-clock Edge TNS,-287.791 ns,-330.292 ns,-284.947 ns,-329.563 ns,-289.234 ns,-330.498 ns,-288.282 ns,-330.371 ns,-289.269 ns,-330.519 ns,-288.993 ns,-330.406 ns,-287.002 ns,-330.066 ns,-289.247 ns,-330.503 ns,-288.077 ns,-330.441 ns
Clock Hold: 'n/a': Per-clock Keeper TNS,-32.015 ns,-36.716 ns,-31.699 ns,-36.635 ns,-32.160 ns,-36.724 ns,-32.038 ns,-36.719 ns,-32.161 ns,-36.725 ns,-32.125 ns,-36.718 ns,-31.902 ns,-36.678 ns,-32.157 ns,-36.723 ns,-32.041 ns,-36.729 ns
Clock Hold: 'n/a': Worst-case Slack,-32.015 ns,-36.716 ns,-31.699 ns,-36.635 ns,-32.160 ns,-36.724 ns,-32.038 ns,-36.719 ns,-32.161 ns,-36.725 ns,-32.125 ns,-36.718 ns,-31.902 ns,-36.678 ns,-32.157 ns,-36.723 ns,-32.041 ns,-36.729 ns
Clock Hold: 'sclk': Per-clock Edge TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Hold: 'sclk': Per-clock Keeper TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Hold: 'sclk': Worst-case Slack,28.180 ns,28.985 ns,27.648 ns,28.773 ns,27.735 ns,28.806 ns,28.200 ns,28.973 ns,27.665 ns,28.809 ns,27.137 ns,28.568 ns,27.943 ns,28.890 ns,27.494 ns,28.696 ns,28.444 ns,29.037 ns
Clock Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]': Per-clock Edge TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]': Per-clock Keeper TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]': Worst-case Slack,0.499 ns,0.215 ns,0.499 ns,0.215 ns,0.499 ns,0.215 ns,0.499 ns,0.215 ns,0.499 ns,0.215 ns,0.499 ns,0.215 ns,0.499 ns,0.215 ns,0.499 ns,0.215 ns,0.499 ns,0.215 ns
Clock Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Per-clock Edge TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Per-clock Keeper TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Hold: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Worst-case Slack,1.104 ns,0.349 ns,1.201 ns,0.375 ns,0.982 ns,0.326 ns,0.761 ns,0.248 ns,0.969 ns,0.314 ns,1.053 ns,0.322 ns,0.771 ns,0.252 ns,0.942 ns,0.303 ns,0.970 ns,0.319 ns
Clock Hold: Total Keeper TNS,-32.015 ns,-36.716 ns,-31.699 ns,-36.635 ns,-32.16 ns,-36.724 ns,-32.038 ns,-36.719 ns,-32.161 ns,-36.725 ns,-32.125 ns,-36.718 ns,-31.902 ns,-36.678 ns,-32.157 ns,-36.723 ns,-32.041 ns,-36.729 ns
Clock Period: Geometric Mean,3.9 ns,1.25 ns,4.34 ns,1.37 ns,3.65 ns,1.17 ns,4.27 ns,1.35 ns,3.91 ns,1.26 ns,4.37 ns,1.38 ns,4.17 ns,1.33 ns,4.03 ns,1.29 ns,4.13 ns,1.33 ns
Clock Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Per-clock Edge TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Per-clock Keeper TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Worst-case Slack,24.714 ns,26.397 ns,24.340 ns,26.298 ns,23.600 ns,26.077 ns,24.671 ns,26.385 ns,24.102 ns,26.255 ns,23.861 ns,26.123 ns,24.770 ns,26.452 ns,23.997 ns,26.213 ns,23.988 ns,26.186 ns
Clock Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]': Per-clock Edge TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]': Per-clock Keeper TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Recovery: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]': Worst-case Slack,29.838 ns,31.483 ns,29.341 ns,31.298 ns,29.037 ns,31.218 ns,29.792 ns,31.411 ns,29.103 ns,31.255 ns,28.915 ns,31.147 ns,29.479 ns,31.375 ns,28.998 ns,31.213 ns,28.989 ns,31.191 ns
Clock Recovery: Total Keeper TNS,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns
Clock Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Per-clock Edge TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Per-clock Keeper TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Worst-case Slack,14.485 ns,13.269 ns,14.469 ns,13.261 ns,14.163 ns,13.177 ns,14.488 ns,13.272 ns,14.489 ns,13.300 ns,14.587 ns,13.327 ns,14.512 ns,13.282 ns,14.519 ns,13.281 ns,14.548 ns,13.306 ns
Clock Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]': Per-clock Edge TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]': Per-clock Keeper TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Removal: 'u_PLL|APLL_inst|altpll_component|pll|clk[2]': Worst-case Slack,9.535 ns,8.289 ns,9.584 ns,8.321 ns,9.491 ns,8.274 ns,9.591 ns,8.333 ns,9.908 ns,8.409 ns,8.840 ns,8.084 ns,9.929 ns,8.413 ns,9.527 ns,8.285 ns,9.543 ns,8.295 ns
Clock Removal: Total Keeper TNS,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns,0.0 ns
Clock Setup: 'n/a': Per-clock Edge TNS,-27.467 ns,0.000 ns,-30.311 ns,0.000 ns,-26.075 ns,0.000 ns,-26.763 ns,0.000 ns,-26.001 ns,0.000 ns,-26.205 ns,0.000 ns,-28.085 ns,0.000 ns,-26.002 ns,0.000 ns,-27.142 ns,0.000 ns
Clock Setup: 'n/a': Per-clock Keeper TNS,-3.071 ns,0.000 ns,-3.387 ns,0.000 ns,-2.943 ns,0.000 ns,-2.977 ns,0.000 ns,-2.929 ns,0.000 ns,-2.941 ns,0.000 ns,-3.127 ns,0.000 ns,-2.926 ns,0.000 ns,-3.032 ns,0.000 ns
Clock Setup: 'n/a': Worst-case Slack,-3.071 ns,1.678 ns,-3.387 ns,1.597 ns,-2.943 ns,1.715 ns,-2.977 ns,1.694 ns,-2.929 ns,1.722 ns,-2.941 ns,1.704 ns,-3.127 ns,1.669 ns,-2.926 ns,1.722 ns,-3.032 ns,1.699 ns
Clock Setup: 'sclk': Per-clock Edge TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Setup: 'sclk': Per-clock Keeper TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Setup: 'sclk': Worst-case Slack,10.376 ns,10.580 ns,9.864 ns,10.374 ns,10.718 ns,10.688 ns,10.875 ns,10.697 ns,10.372 ns,10.614 ns,11.117 ns,10.779 ns,10.721 ns,10.680 ns,8.065 ns,9.910 ns,10.793 ns,10.637 ns
Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]': Actual Time,1.488 ns,0.491 ns,1.744 ns,0.568 ns,1.488 ns,0.490 ns,1.748 ns,0.564 ns,1.503 ns,0.500 ns,1.789 ns,0.571 ns,1.785 ns,0.583 ns,1.488 ns,0.489 ns,1.508 ns,0.504 ns
Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]': Fmax,672.04 MHz,2036.66 MHz,573.39 MHz,1760.56 MHz,672.04 MHz,2040.82 MHz,572.08 MHz,1773.05 MHz,665.34 MHz,2000.0 MHz,558.97 MHz,1751.31 MHz,560.22 MHz,1715.27 MHz,672.04 MHz,2044.99 MHz,663.13 MHz,1984.13 MHz
Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]': Per-clock Edge TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]': Per-clock Keeper TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]': Restricted Fmax,402.58 MHz,500.0 MHz,402.58 MHz,500.0 MHz,402.58 MHz,500.0 MHz,402.58 MHz,500.0 MHz,402.58 MHz,500.0 MHz,402.58 MHz,500.0 MHz,402.58 MHz,500.0 MHz,402.58 MHz,500.0 MHz,402.58 MHz,500.0 MHz
Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[0]': Worst-case Slack,38.512 ns,39.509 ns,38.256 ns,39.432 ns,38.512 ns,39.510 ns,38.252 ns,39.436 ns,38.497 ns,39.500 ns,38.211 ns,39.429 ns,38.215 ns,39.417 ns,38.512 ns,39.511 ns,38.492 ns,39.496 ns
Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Actual Time,10.229 ns,3.180 ns,10.783 ns,3.305 ns,8.958 ns,2.810 ns,10.450 ns,3.250 ns,10.177 ns,3.163 ns,10.691 ns,3.312 ns,9.748 ns,3.027 ns,10.931 ns,3.426 ns,11.298 ns,3.496 ns
Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Fmax,97.76 MHz,314.47 MHz,92.74 MHz,302.57 MHz,111.63 MHz,355.87 MHz,95.69 MHz,307.69 MHz,98.26 MHz,316.16 MHz,93.54 MHz,301.93 MHz,102.59 MHz,330.36 MHz,91.48 MHz,291.89 MHz,88.51 MHz,286.04 MHz
Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Per-clock Edge TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Per-clock Keeper TNS,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns,0.000 ns
Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Restricted Fmax,97.76 MHz,314.47 MHz,92.74 MHz,302.57 MHz,111.63 MHz,355.87 MHz,95.69 MHz,307.69 MHz,98.26 MHz,316.16 MHz,93.54 MHz,301.93 MHz,102.59 MHz,330.36 MHz,91.48 MHz,291.89 MHz,88.51 MHz,286.04 MHz
Clock Setup: 'u_PLL|APLL_inst|altpll_component|pll|clk[1]': Worst-case Slack,19.279 ns,25.043 ns,20.157 ns,25.220 ns,19.840 ns,25.176 ns,20.529 ns,25.332 ns,19.766 ns,25.091 ns,19.017 ns,24.785 ns,20.023 ns,25.181 ns,19.554 ns,25.062 ns,18.496 ns,24.712 ns
Clock Setup: Total Keeper TNS,-3.071 ns,0.0 ns,-3.387 ns,0.0 ns,-2.943 ns,0.0 ns,-2.977 ns,0.0 ns,-2.929 ns,0.0 ns,-2.941 ns,0.0 ns,-3.127 ns,0.0 ns,-2.926 ns,0.0 ns,-3.032 ns,0.0 ns
Elapsed Time: Analysis & Synthesis,00:00:02,00:00:02,00:00:02,00:00:02,00:00:02,00:00:02,00:00:02,00:00:02,00:00:02,00:00:02,00:00:01,00:00:01,00:00:02,00:00:02,00:00:02,00:00:02,00:00:02,00:00:02
Elapsed Time: Assembler,00:00:01,00:00:01,00:00:01,00:00:01,00:00:00,00:00:00,00:00:01,00:00:01,00:00:00,00:00:00,00:00:00,00:00:00,00:00:01,00:00:01,00:00:01,00:00:01,00:00:01,00:00:01
Elapsed Time: Design Assistant,00:00:01,00:00:01,00:00:01,00:00:01,00:00:00,00:00:00,00:00:00,00:00:00,00:00:00,00:00:00,00:00:00,00:00:00,00:00:01,00:00:01,00:00:01,00:00:01,00:00:00,00:00:00
Elapsed Time: EDA Netlist Writer,00:00:01,00:00:01,00:00:00,00:00:00,00:00:00,00:00:00,00:00:01,00:00:01,00:00:01,00:00:01,00:00:00,00:00:00,00:00:00,00:00:00,00:00:00,00:00:00,00:00:01,00:00:01
Elapsed Time: Fitter,00:00:04,00:00:04,00:00:04,00:00:04,00:00:05,00:00:05,00:00:04,00:00:04,00:00:05,00:00:05,00:00:05,00:00:05,00:00:04,00:00:04,00:00:04,00:00:04,00:00:04,00:00:04
Elapsed Time: TimeQuest Timing Analyzer,00:00:00,00:00:00,00:00:00,00:00:00,00:00:01,00:00:01,00:00:01,00:00:01,00:00:01,00:00:01,00:00:01,00:00:01,00:00:00,00:00:00,00:00:00,00:00:00,00:00:01,00:00:01
Elapsed Time: Total,00:00:09,00:00:09,00:00:08,00:00:08,00:00:08,00:00:08,00:00:09,00:00:09,00:00:09,00:00:09,00:00:07,00:00:07,00:00:08,00:00:08,00:00:08,00:00:08,00:00:09,00:00:09
Timing Model,Slow,Fast,Slow,Fast,Slow,Fast,Slow,Fast,Slow,Fast,Slow,Fast,Slow,Fast,Slow,Fast,Slow,Fast
Total block memory bits,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
Total Keeper TNS,-35.086 ns,-36.716 ns,-35.086 ns,-36.635 ns,-35.103 ns,-36.724 ns,-35.015 ns,-36.719 ns,-35.09 ns,-36.725 ns,-35.066 ns,-36.718 ns,-35.029 ns,-36.678 ns,-35.083 ns,-36.723 ns,-35.073 ns,-36.729 ns
Total logic elements,794,794,792,792,780,780,784,784,792,792,794,794,798,798,801,801,804,804
Total Thermal Power Dissipation,unknown,unknown,unknown,unknown,unknown,unknown,unknown,unknown,unknown,unknown,unknown,unknown,unknown,unknown,unknown,unknown,unknown,unknown
Worst-case Slack,-32.015 ns (Clock Hold: 'n/a'),-36.716 ns (Clock Hold: 'n/a'),-31.699 ns (Clock Hold: 'n/a'),-36.635 ns (Clock Hold: 'n/a'),-32.160 ns (Clock Hold: 'n/a'),-36.724 ns (Clock Hold: 'n/a'),-32.038 ns (Clock Hold: 'n/a'),-36.719 ns (Clock Hold: 'n/a'),-32.161 ns (Clock Hold: 'n/a'),-36.725 ns (Clock Hold: 'n/a'),-32.125 ns (Clock Hold: 'n/a'),-36.718 ns (Clock Hold: 'n/a'),-31.902 ns (Clock Hold: 'n/a'),-36.678 ns (Clock Hold: 'n/a'),-32.157 ns (Clock Hold: 'n/a'),-36.723 ns (Clock Hold: 'n/a'),-32.041 ns (Clock Hold: 'n/a'),-36.729 ns (Clock Hold: 'n/a')
