
uart_transmiter.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001914  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000012  00800060  00001914  000019a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000004  00800072  00800072  000019ba  2**0
                  ALLOC
  3 .stab         00001524  00000000  00000000  000019bc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000d74  00000000  00000000  00002ee0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00003c54  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00003d94  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00003f04  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00005b4d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00006a38  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000077e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00007948  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00007bd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000083a3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 03 09 	jmp	0x1206	; 0x1206 <__vector_13>
      38:	0c 94 df 08 	jmp	0x11be	; 0x11be <__vector_14>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e1       	ldi	r30, 0x14	; 20
      68:	f9 e1       	ldi	r31, 0x19	; 25
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 37       	cpi	r26, 0x72	; 114
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a2 e7       	ldi	r26, 0x72	; 114
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a6 37       	cpi	r26, 0x76	; 118
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 88 0c 	jmp	0x1910	; 0x1910 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 51 0c 	jmp	0x18a2	; 0x18a2 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 6d 0c 	jmp	0x18da	; 0x18da <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 5d 0c 	jmp	0x18ba	; 0x18ba <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 79 0c 	jmp	0x18f2	; 0x18f2 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 5d 0c 	jmp	0x18ba	; 0x18ba <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 79 0c 	jmp	0x18f2	; 0x18f2 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 51 0c 	jmp	0x18a2	; 0x18a2 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 6d 0c 	jmp	0x18da	; 0x18da <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 5d 0c 	jmp	0x18ba	; 0x18ba <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 79 0c 	jmp	0x18f2	; 0x18f2 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 5d 0c 	jmp	0x18ba	; 0x18ba <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 79 0c 	jmp	0x18f2	; 0x18f2 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 5d 0c 	jmp	0x18ba	; 0x18ba <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 79 0c 	jmp	0x18f2	; 0x18f2 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 61 0c 	jmp	0x18c2	; 0x18c2 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 7d 0c 	jmp	0x18fa	; 0x18fa <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:
#include "reg_file.h"
/*******************************************************************************
 *                       	Main Function	                                   *
 *******************************************************************************/
int main(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	6e 97       	sbiw	r28, 0x1e	; 30
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
	uint8 i,count = 0;
     b5a:	1d 8e       	std	Y+29, r1	; 0x1d
	DIO_SetPinDirection(PIN20,LOW);
     b5c:	84 e1       	ldi	r24, 0x14	; 20
     b5e:	60 e0       	ldi	r22, 0x00	; 0
     b60:	0e 94 09 08 	call	0x1012	; 0x1012 <DIO_SetPinDirection>

	UART_Init();
     b64:	0e 94 18 09 	call	0x1230	; 0x1230 <UART_Init>
	UART_Start();
     b68:	0e 94 87 0b 	call	0x170e	; 0x170e <UART_Start>
	while(1)
	{
		for(i=0;i<10;i++)
     b6c:	1e 8e       	std	Y+30, r1	; 0x1e
     b6e:	fa c0       	rjmp	.+500    	; 0xd64 <main+0x21e>
		{
			if(DIO_ReadPin(20)==HIGH)
     b70:	84 e1       	ldi	r24, 0x14	; 20
     b72:	0e 94 93 07 	call	0xf26	; 0xf26 <DIO_ReadPin>
     b76:	81 30       	cpi	r24, 0x01	; 1
     b78:	09 f0       	breq	.+2      	; 0xb7c <main+0x36>
     b7a:	7f c0       	rjmp	.+254    	; 0xc7a <main+0x134>
     b7c:	80 e0       	ldi	r24, 0x00	; 0
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	a0 ef       	ldi	r26, 0xF0	; 240
     b82:	b1 e4       	ldi	r27, 0x41	; 65
     b84:	89 8f       	std	Y+25, r24	; 0x19
     b86:	9a 8f       	std	Y+26, r25	; 0x1a
     b88:	ab 8f       	std	Y+27, r26	; 0x1b
     b8a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     b8c:	69 8d       	ldd	r22, Y+25	; 0x19
     b8e:	7a 8d       	ldd	r23, Y+26	; 0x1a
     b90:	8b 8d       	ldd	r24, Y+27	; 0x1b
     b92:	9c 8d       	ldd	r25, Y+28	; 0x1c
     b94:	20 e0       	ldi	r18, 0x00	; 0
     b96:	30 e0       	ldi	r19, 0x00	; 0
     b98:	4a ef       	ldi	r20, 0xFA	; 250
     b9a:	54 e4       	ldi	r21, 0x44	; 68
     b9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ba0:	dc 01       	movw	r26, r24
     ba2:	cb 01       	movw	r24, r22
     ba4:	8d 8b       	std	Y+21, r24	; 0x15
     ba6:	9e 8b       	std	Y+22, r25	; 0x16
     ba8:	af 8b       	std	Y+23, r26	; 0x17
     baa:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     bac:	6d 89       	ldd	r22, Y+21	; 0x15
     bae:	7e 89       	ldd	r23, Y+22	; 0x16
     bb0:	8f 89       	ldd	r24, Y+23	; 0x17
     bb2:	98 8d       	ldd	r25, Y+24	; 0x18
     bb4:	20 e0       	ldi	r18, 0x00	; 0
     bb6:	30 e0       	ldi	r19, 0x00	; 0
     bb8:	40 e8       	ldi	r20, 0x80	; 128
     bba:	5f e3       	ldi	r21, 0x3F	; 63
     bbc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     bc0:	88 23       	and	r24, r24
     bc2:	2c f4       	brge	.+10     	; 0xbce <main+0x88>
		__ticks = 1;
     bc4:	81 e0       	ldi	r24, 0x01	; 1
     bc6:	90 e0       	ldi	r25, 0x00	; 0
     bc8:	9c 8b       	std	Y+20, r25	; 0x14
     bca:	8b 8b       	std	Y+19, r24	; 0x13
     bcc:	3f c0       	rjmp	.+126    	; 0xc4c <main+0x106>
	else if (__tmp > 65535)
     bce:	6d 89       	ldd	r22, Y+21	; 0x15
     bd0:	7e 89       	ldd	r23, Y+22	; 0x16
     bd2:	8f 89       	ldd	r24, Y+23	; 0x17
     bd4:	98 8d       	ldd	r25, Y+24	; 0x18
     bd6:	20 e0       	ldi	r18, 0x00	; 0
     bd8:	3f ef       	ldi	r19, 0xFF	; 255
     bda:	4f e7       	ldi	r20, 0x7F	; 127
     bdc:	57 e4       	ldi	r21, 0x47	; 71
     bde:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     be2:	18 16       	cp	r1, r24
     be4:	4c f5       	brge	.+82     	; 0xc38 <main+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     be6:	69 8d       	ldd	r22, Y+25	; 0x19
     be8:	7a 8d       	ldd	r23, Y+26	; 0x1a
     bea:	8b 8d       	ldd	r24, Y+27	; 0x1b
     bec:	9c 8d       	ldd	r25, Y+28	; 0x1c
     bee:	20 e0       	ldi	r18, 0x00	; 0
     bf0:	30 e0       	ldi	r19, 0x00	; 0
     bf2:	40 e2       	ldi	r20, 0x20	; 32
     bf4:	51 e4       	ldi	r21, 0x41	; 65
     bf6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     bfa:	dc 01       	movw	r26, r24
     bfc:	cb 01       	movw	r24, r22
     bfe:	bc 01       	movw	r22, r24
     c00:	cd 01       	movw	r24, r26
     c02:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c06:	dc 01       	movw	r26, r24
     c08:	cb 01       	movw	r24, r22
     c0a:	9c 8b       	std	Y+20, r25	; 0x14
     c0c:	8b 8b       	std	Y+19, r24	; 0x13
     c0e:	0f c0       	rjmp	.+30     	; 0xc2e <main+0xe8>
     c10:	88 ec       	ldi	r24, 0xC8	; 200
     c12:	90 e0       	ldi	r25, 0x00	; 0
     c14:	9a 8b       	std	Y+18, r25	; 0x12
     c16:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c18:	89 89       	ldd	r24, Y+17	; 0x11
     c1a:	9a 89       	ldd	r25, Y+18	; 0x12
     c1c:	01 97       	sbiw	r24, 0x01	; 1
     c1e:	f1 f7       	brne	.-4      	; 0xc1c <main+0xd6>
     c20:	9a 8b       	std	Y+18, r25	; 0x12
     c22:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c24:	8b 89       	ldd	r24, Y+19	; 0x13
     c26:	9c 89       	ldd	r25, Y+20	; 0x14
     c28:	01 97       	sbiw	r24, 0x01	; 1
     c2a:	9c 8b       	std	Y+20, r25	; 0x14
     c2c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c2e:	8b 89       	ldd	r24, Y+19	; 0x13
     c30:	9c 89       	ldd	r25, Y+20	; 0x14
     c32:	00 97       	sbiw	r24, 0x00	; 0
     c34:	69 f7       	brne	.-38     	; 0xc10 <main+0xca>
     c36:	14 c0       	rjmp	.+40     	; 0xc60 <main+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c38:	6d 89       	ldd	r22, Y+21	; 0x15
     c3a:	7e 89       	ldd	r23, Y+22	; 0x16
     c3c:	8f 89       	ldd	r24, Y+23	; 0x17
     c3e:	98 8d       	ldd	r25, Y+24	; 0x18
     c40:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c44:	dc 01       	movw	r26, r24
     c46:	cb 01       	movw	r24, r22
     c48:	9c 8b       	std	Y+20, r25	; 0x14
     c4a:	8b 8b       	std	Y+19, r24	; 0x13
     c4c:	8b 89       	ldd	r24, Y+19	; 0x13
     c4e:	9c 89       	ldd	r25, Y+20	; 0x14
     c50:	98 8b       	std	Y+16, r25	; 0x10
     c52:	8f 87       	std	Y+15, r24	; 0x0f
     c54:	8f 85       	ldd	r24, Y+15	; 0x0f
     c56:	98 89       	ldd	r25, Y+16	; 0x10
     c58:	01 97       	sbiw	r24, 0x01	; 1
     c5a:	f1 f7       	brne	.-4      	; 0xc58 <main+0x112>
     c5c:	98 8b       	std	Y+16, r25	; 0x10
     c5e:	8f 87       	std	Y+15, r24	; 0x0f
			{
				_delay_ms(30);
				if(DIO_ReadPin(20)== HIGH)
     c60:	84 e1       	ldi	r24, 0x14	; 20
     c62:	0e 94 93 07 	call	0xf26	; 0xf26 <DIO_ReadPin>
     c66:	81 30       	cpi	r24, 0x01	; 1
     c68:	41 f4       	brne	.+16     	; 0xc7a <main+0x134>
				{
						if(count<9)
     c6a:	8d 8d       	ldd	r24, Y+29	; 0x1d
     c6c:	89 30       	cpi	r24, 0x09	; 9
     c6e:	20 f4       	brcc	.+8      	; 0xc78 <main+0x132>
						{
							count++;
     c70:	8d 8d       	ldd	r24, Y+29	; 0x1d
     c72:	8f 5f       	subi	r24, 0xFF	; 255
     c74:	8d 8f       	std	Y+29, r24	; 0x1d
     c76:	01 c0       	rjmp	.+2      	; 0xc7a <main+0x134>
						}
						else
						{
							count = 0;
     c78:	1d 8e       	std	Y+29, r1	; 0x1d
     c7a:	80 e0       	ldi	r24, 0x00	; 0
     c7c:	90 e0       	ldi	r25, 0x00	; 0
     c7e:	a8 e4       	ldi	r26, 0x48	; 72
     c80:	b2 e4       	ldi	r27, 0x42	; 66
     c82:	8b 87       	std	Y+11, r24	; 0x0b
     c84:	9c 87       	std	Y+12, r25	; 0x0c
     c86:	ad 87       	std	Y+13, r26	; 0x0d
     c88:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     c8a:	6b 85       	ldd	r22, Y+11	; 0x0b
     c8c:	7c 85       	ldd	r23, Y+12	; 0x0c
     c8e:	8d 85       	ldd	r24, Y+13	; 0x0d
     c90:	9e 85       	ldd	r25, Y+14	; 0x0e
     c92:	20 e0       	ldi	r18, 0x00	; 0
     c94:	30 e0       	ldi	r19, 0x00	; 0
     c96:	4a ef       	ldi	r20, 0xFA	; 250
     c98:	54 e4       	ldi	r21, 0x44	; 68
     c9a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c9e:	dc 01       	movw	r26, r24
     ca0:	cb 01       	movw	r24, r22
     ca2:	8f 83       	std	Y+7, r24	; 0x07
     ca4:	98 87       	std	Y+8, r25	; 0x08
     ca6:	a9 87       	std	Y+9, r26	; 0x09
     ca8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     caa:	6f 81       	ldd	r22, Y+7	; 0x07
     cac:	78 85       	ldd	r23, Y+8	; 0x08
     cae:	89 85       	ldd	r24, Y+9	; 0x09
     cb0:	9a 85       	ldd	r25, Y+10	; 0x0a
     cb2:	20 e0       	ldi	r18, 0x00	; 0
     cb4:	30 e0       	ldi	r19, 0x00	; 0
     cb6:	40 e8       	ldi	r20, 0x80	; 128
     cb8:	5f e3       	ldi	r21, 0x3F	; 63
     cba:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     cbe:	88 23       	and	r24, r24
     cc0:	2c f4       	brge	.+10     	; 0xccc <main+0x186>
		__ticks = 1;
     cc2:	81 e0       	ldi	r24, 0x01	; 1
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	9e 83       	std	Y+6, r25	; 0x06
     cc8:	8d 83       	std	Y+5, r24	; 0x05
     cca:	3f c0       	rjmp	.+126    	; 0xd4a <main+0x204>
	else if (__tmp > 65535)
     ccc:	6f 81       	ldd	r22, Y+7	; 0x07
     cce:	78 85       	ldd	r23, Y+8	; 0x08
     cd0:	89 85       	ldd	r24, Y+9	; 0x09
     cd2:	9a 85       	ldd	r25, Y+10	; 0x0a
     cd4:	20 e0       	ldi	r18, 0x00	; 0
     cd6:	3f ef       	ldi	r19, 0xFF	; 255
     cd8:	4f e7       	ldi	r20, 0x7F	; 127
     cda:	57 e4       	ldi	r21, 0x47	; 71
     cdc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     ce0:	18 16       	cp	r1, r24
     ce2:	4c f5       	brge	.+82     	; 0xd36 <main+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ce4:	6b 85       	ldd	r22, Y+11	; 0x0b
     ce6:	7c 85       	ldd	r23, Y+12	; 0x0c
     ce8:	8d 85       	ldd	r24, Y+13	; 0x0d
     cea:	9e 85       	ldd	r25, Y+14	; 0x0e
     cec:	20 e0       	ldi	r18, 0x00	; 0
     cee:	30 e0       	ldi	r19, 0x00	; 0
     cf0:	40 e2       	ldi	r20, 0x20	; 32
     cf2:	51 e4       	ldi	r21, 0x41	; 65
     cf4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     cf8:	dc 01       	movw	r26, r24
     cfa:	cb 01       	movw	r24, r22
     cfc:	bc 01       	movw	r22, r24
     cfe:	cd 01       	movw	r24, r26
     d00:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d04:	dc 01       	movw	r26, r24
     d06:	cb 01       	movw	r24, r22
     d08:	9e 83       	std	Y+6, r25	; 0x06
     d0a:	8d 83       	std	Y+5, r24	; 0x05
     d0c:	0f c0       	rjmp	.+30     	; 0xd2c <main+0x1e6>
     d0e:	88 ec       	ldi	r24, 0xC8	; 200
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	9c 83       	std	Y+4, r25	; 0x04
     d14:	8b 83       	std	Y+3, r24	; 0x03
     d16:	8b 81       	ldd	r24, Y+3	; 0x03
     d18:	9c 81       	ldd	r25, Y+4	; 0x04
     d1a:	01 97       	sbiw	r24, 0x01	; 1
     d1c:	f1 f7       	brne	.-4      	; 0xd1a <main+0x1d4>
     d1e:	9c 83       	std	Y+4, r25	; 0x04
     d20:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d22:	8d 81       	ldd	r24, Y+5	; 0x05
     d24:	9e 81       	ldd	r25, Y+6	; 0x06
     d26:	01 97       	sbiw	r24, 0x01	; 1
     d28:	9e 83       	std	Y+6, r25	; 0x06
     d2a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d2c:	8d 81       	ldd	r24, Y+5	; 0x05
     d2e:	9e 81       	ldd	r25, Y+6	; 0x06
     d30:	00 97       	sbiw	r24, 0x00	; 0
     d32:	69 f7       	brne	.-38     	; 0xd0e <main+0x1c8>
     d34:	14 c0       	rjmp	.+40     	; 0xd5e <main+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d36:	6f 81       	ldd	r22, Y+7	; 0x07
     d38:	78 85       	ldd	r23, Y+8	; 0x08
     d3a:	89 85       	ldd	r24, Y+9	; 0x09
     d3c:	9a 85       	ldd	r25, Y+10	; 0x0a
     d3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d42:	dc 01       	movw	r26, r24
     d44:	cb 01       	movw	r24, r22
     d46:	9e 83       	std	Y+6, r25	; 0x06
     d48:	8d 83       	std	Y+5, r24	; 0x05
     d4a:	8d 81       	ldd	r24, Y+5	; 0x05
     d4c:	9e 81       	ldd	r25, Y+6	; 0x06
     d4e:	9a 83       	std	Y+2, r25	; 0x02
     d50:	89 83       	std	Y+1, r24	; 0x01
     d52:	89 81       	ldd	r24, Y+1	; 0x01
     d54:	9a 81       	ldd	r25, Y+2	; 0x02
     d56:	01 97       	sbiw	r24, 0x01	; 1
     d58:	f1 f7       	brne	.-4      	; 0xd56 <main+0x210>
     d5a:	9a 83       	std	Y+2, r25	; 0x02
     d5c:	89 83       	std	Y+1, r24	; 0x01

	UART_Init();
	UART_Start();
	while(1)
	{
		for(i=0;i<10;i++)
     d5e:	8e 8d       	ldd	r24, Y+30	; 0x1e
     d60:	8f 5f       	subi	r24, 0xFF	; 255
     d62:	8e 8f       	std	Y+30, r24	; 0x1e
     d64:	8e 8d       	ldd	r24, Y+30	; 0x1e
     d66:	8a 30       	cpi	r24, 0x0A	; 10
     d68:	08 f4       	brcc	.+2      	; 0xd6c <main+0x226>
     d6a:	02 cf       	rjmp	.-508    	; 0xb70 <main+0x2a>
				}
			}
			_delay_ms(50);
		}

		UART_SendChar(count);
     d6c:	8d 8d       	ldd	r24, Y+29	; 0x1d
     d6e:	0e 94 7a 0a 	call	0x14f4	; 0x14f4 <UART_SendChar>
     d72:	fc ce       	rjmp	.-520    	; 0xb6c <main+0x26>

00000d74 <DIO_WritePin>:
 */

#include"reg_file.h"

void DIO_WritePin(uint8 PinNum,uint8 PinValue)
{
     d74:	df 93       	push	r29
     d76:	cf 93       	push	r28
     d78:	00 d0       	rcall	.+0      	; 0xd7a <DIO_WritePin+0x6>
     d7a:	cd b7       	in	r28, 0x3d	; 61
     d7c:	de b7       	in	r29, 0x3e	; 62
     d7e:	89 83       	std	Y+1, r24	; 0x01
     d80:	6a 83       	std	Y+2, r22	; 0x02
	if((PinNum >= PIN0) && (PinNum <= PIN7))
     d82:	89 81       	ldd	r24, Y+1	; 0x01
     d84:	88 30       	cpi	r24, 0x08	; 8
     d86:	60 f5       	brcc	.+88     	; 0xde0 <DIO_WritePin+0x6c>
	{
		if(PinValue == 0)
     d88:	8a 81       	ldd	r24, Y+2	; 0x02
     d8a:	88 23       	and	r24, r24
     d8c:	a9 f4       	brne	.+42     	; 0xdb8 <DIO_WritePin+0x44>
		{
			CLEAR_BIT(DIO_PORTA,PinNum);
     d8e:	ab e3       	ldi	r26, 0x3B	; 59
     d90:	b0 e0       	ldi	r27, 0x00	; 0
     d92:	eb e3       	ldi	r30, 0x3B	; 59
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	80 81       	ld	r24, Z
     d98:	48 2f       	mov	r20, r24
     d9a:	89 81       	ldd	r24, Y+1	; 0x01
     d9c:	28 2f       	mov	r18, r24
     d9e:	30 e0       	ldi	r19, 0x00	; 0
     da0:	81 e0       	ldi	r24, 0x01	; 1
     da2:	90 e0       	ldi	r25, 0x00	; 0
     da4:	02 2e       	mov	r0, r18
     da6:	02 c0       	rjmp	.+4      	; 0xdac <DIO_WritePin+0x38>
     da8:	88 0f       	add	r24, r24
     daa:	99 1f       	adc	r25, r25
     dac:	0a 94       	dec	r0
     dae:	e2 f7       	brpl	.-8      	; 0xda8 <DIO_WritePin+0x34>
     db0:	80 95       	com	r24
     db2:	84 23       	and	r24, r20
     db4:	8c 93       	st	X, r24
     db6:	b2 c0       	rjmp	.+356    	; 0xf1c <DIO_WritePin+0x1a8>
		}
		else
		{
			SET_BIT(DIO_PORTA,PinNum);
     db8:	ab e3       	ldi	r26, 0x3B	; 59
     dba:	b0 e0       	ldi	r27, 0x00	; 0
     dbc:	eb e3       	ldi	r30, 0x3B	; 59
     dbe:	f0 e0       	ldi	r31, 0x00	; 0
     dc0:	80 81       	ld	r24, Z
     dc2:	48 2f       	mov	r20, r24
     dc4:	89 81       	ldd	r24, Y+1	; 0x01
     dc6:	28 2f       	mov	r18, r24
     dc8:	30 e0       	ldi	r19, 0x00	; 0
     dca:	81 e0       	ldi	r24, 0x01	; 1
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	02 2e       	mov	r0, r18
     dd0:	02 c0       	rjmp	.+4      	; 0xdd6 <DIO_WritePin+0x62>
     dd2:	88 0f       	add	r24, r24
     dd4:	99 1f       	adc	r25, r25
     dd6:	0a 94       	dec	r0
     dd8:	e2 f7       	brpl	.-8      	; 0xdd2 <DIO_WritePin+0x5e>
     dda:	84 2b       	or	r24, r20
     ddc:	8c 93       	st	X, r24
     dde:	9e c0       	rjmp	.+316    	; 0xf1c <DIO_WritePin+0x1a8>
		}
	}
	else if((PinNum >= PIN8) && (PinNum <= PIN15))
     de0:	89 81       	ldd	r24, Y+1	; 0x01
     de2:	88 30       	cpi	r24, 0x08	; 8
     de4:	90 f1       	brcs	.+100    	; 0xe4a <DIO_WritePin+0xd6>
     de6:	89 81       	ldd	r24, Y+1	; 0x01
     de8:	80 31       	cpi	r24, 0x10	; 16
     dea:	78 f5       	brcc	.+94     	; 0xe4a <DIO_WritePin+0xd6>
	{
		PinNum = PinNum - 8;
     dec:	89 81       	ldd	r24, Y+1	; 0x01
     dee:	88 50       	subi	r24, 0x08	; 8
     df0:	89 83       	std	Y+1, r24	; 0x01
		if(PinValue == 0)
     df2:	8a 81       	ldd	r24, Y+2	; 0x02
     df4:	88 23       	and	r24, r24
     df6:	a9 f4       	brne	.+42     	; 0xe22 <DIO_WritePin+0xae>
		{
			CLEAR_BIT(DIO_PORTB,PinNum);
     df8:	a8 e3       	ldi	r26, 0x38	; 56
     dfa:	b0 e0       	ldi	r27, 0x00	; 0
     dfc:	e8 e3       	ldi	r30, 0x38	; 56
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	80 81       	ld	r24, Z
     e02:	48 2f       	mov	r20, r24
     e04:	89 81       	ldd	r24, Y+1	; 0x01
     e06:	28 2f       	mov	r18, r24
     e08:	30 e0       	ldi	r19, 0x00	; 0
     e0a:	81 e0       	ldi	r24, 0x01	; 1
     e0c:	90 e0       	ldi	r25, 0x00	; 0
     e0e:	02 2e       	mov	r0, r18
     e10:	02 c0       	rjmp	.+4      	; 0xe16 <DIO_WritePin+0xa2>
     e12:	88 0f       	add	r24, r24
     e14:	99 1f       	adc	r25, r25
     e16:	0a 94       	dec	r0
     e18:	e2 f7       	brpl	.-8      	; 0xe12 <DIO_WritePin+0x9e>
     e1a:	80 95       	com	r24
     e1c:	84 23       	and	r24, r20
     e1e:	8c 93       	st	X, r24
     e20:	7d c0       	rjmp	.+250    	; 0xf1c <DIO_WritePin+0x1a8>
		}
		else
		{
			SET_BIT(DIO_PORTB,PinNum);
     e22:	a8 e3       	ldi	r26, 0x38	; 56
     e24:	b0 e0       	ldi	r27, 0x00	; 0
     e26:	e8 e3       	ldi	r30, 0x38	; 56
     e28:	f0 e0       	ldi	r31, 0x00	; 0
     e2a:	80 81       	ld	r24, Z
     e2c:	48 2f       	mov	r20, r24
     e2e:	89 81       	ldd	r24, Y+1	; 0x01
     e30:	28 2f       	mov	r18, r24
     e32:	30 e0       	ldi	r19, 0x00	; 0
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	02 2e       	mov	r0, r18
     e3a:	02 c0       	rjmp	.+4      	; 0xe40 <DIO_WritePin+0xcc>
     e3c:	88 0f       	add	r24, r24
     e3e:	99 1f       	adc	r25, r25
     e40:	0a 94       	dec	r0
     e42:	e2 f7       	brpl	.-8      	; 0xe3c <DIO_WritePin+0xc8>
     e44:	84 2b       	or	r24, r20
     e46:	8c 93       	st	X, r24
     e48:	69 c0       	rjmp	.+210    	; 0xf1c <DIO_WritePin+0x1a8>
		}

	}
	else if((PinNum >= PIN16) && (PinNum <= PIN23))
     e4a:	89 81       	ldd	r24, Y+1	; 0x01
     e4c:	80 31       	cpi	r24, 0x10	; 16
     e4e:	90 f1       	brcs	.+100    	; 0xeb4 <DIO_WritePin+0x140>
     e50:	89 81       	ldd	r24, Y+1	; 0x01
     e52:	88 31       	cpi	r24, 0x18	; 24
     e54:	78 f5       	brcc	.+94     	; 0xeb4 <DIO_WritePin+0x140>
	{
		PinNum = PinNum - 16;
     e56:	89 81       	ldd	r24, Y+1	; 0x01
     e58:	80 51       	subi	r24, 0x10	; 16
     e5a:	89 83       	std	Y+1, r24	; 0x01
		if(PinValue == 0)
     e5c:	8a 81       	ldd	r24, Y+2	; 0x02
     e5e:	88 23       	and	r24, r24
     e60:	a9 f4       	brne	.+42     	; 0xe8c <DIO_WritePin+0x118>
		{
			CLEAR_BIT(DIO_PORTC,PinNum);
     e62:	a5 e3       	ldi	r26, 0x35	; 53
     e64:	b0 e0       	ldi	r27, 0x00	; 0
     e66:	e5 e3       	ldi	r30, 0x35	; 53
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	48 2f       	mov	r20, r24
     e6e:	89 81       	ldd	r24, Y+1	; 0x01
     e70:	28 2f       	mov	r18, r24
     e72:	30 e0       	ldi	r19, 0x00	; 0
     e74:	81 e0       	ldi	r24, 0x01	; 1
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	02 2e       	mov	r0, r18
     e7a:	02 c0       	rjmp	.+4      	; 0xe80 <DIO_WritePin+0x10c>
     e7c:	88 0f       	add	r24, r24
     e7e:	99 1f       	adc	r25, r25
     e80:	0a 94       	dec	r0
     e82:	e2 f7       	brpl	.-8      	; 0xe7c <DIO_WritePin+0x108>
     e84:	80 95       	com	r24
     e86:	84 23       	and	r24, r20
     e88:	8c 93       	st	X, r24
     e8a:	48 c0       	rjmp	.+144    	; 0xf1c <DIO_WritePin+0x1a8>
		}
		else
		{
			SET_BIT(DIO_PORTC,PinNum);
     e8c:	a5 e3       	ldi	r26, 0x35	; 53
     e8e:	b0 e0       	ldi	r27, 0x00	; 0
     e90:	e5 e3       	ldi	r30, 0x35	; 53
     e92:	f0 e0       	ldi	r31, 0x00	; 0
     e94:	80 81       	ld	r24, Z
     e96:	48 2f       	mov	r20, r24
     e98:	89 81       	ldd	r24, Y+1	; 0x01
     e9a:	28 2f       	mov	r18, r24
     e9c:	30 e0       	ldi	r19, 0x00	; 0
     e9e:	81 e0       	ldi	r24, 0x01	; 1
     ea0:	90 e0       	ldi	r25, 0x00	; 0
     ea2:	02 2e       	mov	r0, r18
     ea4:	02 c0       	rjmp	.+4      	; 0xeaa <DIO_WritePin+0x136>
     ea6:	88 0f       	add	r24, r24
     ea8:	99 1f       	adc	r25, r25
     eaa:	0a 94       	dec	r0
     eac:	e2 f7       	brpl	.-8      	; 0xea6 <DIO_WritePin+0x132>
     eae:	84 2b       	or	r24, r20
     eb0:	8c 93       	st	X, r24
     eb2:	34 c0       	rjmp	.+104    	; 0xf1c <DIO_WritePin+0x1a8>
		}

	}
	else if((PinNum >= PIN24) && (PinNum <= PIN31))
     eb4:	89 81       	ldd	r24, Y+1	; 0x01
     eb6:	88 31       	cpi	r24, 0x18	; 24
     eb8:	88 f1       	brcs	.+98     	; 0xf1c <DIO_WritePin+0x1a8>
     eba:	89 81       	ldd	r24, Y+1	; 0x01
     ebc:	80 32       	cpi	r24, 0x20	; 32
     ebe:	70 f5       	brcc	.+92     	; 0xf1c <DIO_WritePin+0x1a8>
	{
		PinNum = PinNum - 24;
     ec0:	89 81       	ldd	r24, Y+1	; 0x01
     ec2:	88 51       	subi	r24, 0x18	; 24
     ec4:	89 83       	std	Y+1, r24	; 0x01
		if(PinValue == 0)
     ec6:	8a 81       	ldd	r24, Y+2	; 0x02
     ec8:	88 23       	and	r24, r24
     eca:	a9 f4       	brne	.+42     	; 0xef6 <DIO_WritePin+0x182>
		{
			CLEAR_BIT(DIO_PORTD,PinNum);
     ecc:	a2 e3       	ldi	r26, 0x32	; 50
     ece:	b0 e0       	ldi	r27, 0x00	; 0
     ed0:	e2 e3       	ldi	r30, 0x32	; 50
     ed2:	f0 e0       	ldi	r31, 0x00	; 0
     ed4:	80 81       	ld	r24, Z
     ed6:	48 2f       	mov	r20, r24
     ed8:	89 81       	ldd	r24, Y+1	; 0x01
     eda:	28 2f       	mov	r18, r24
     edc:	30 e0       	ldi	r19, 0x00	; 0
     ede:	81 e0       	ldi	r24, 0x01	; 1
     ee0:	90 e0       	ldi	r25, 0x00	; 0
     ee2:	02 2e       	mov	r0, r18
     ee4:	02 c0       	rjmp	.+4      	; 0xeea <DIO_WritePin+0x176>
     ee6:	88 0f       	add	r24, r24
     ee8:	99 1f       	adc	r25, r25
     eea:	0a 94       	dec	r0
     eec:	e2 f7       	brpl	.-8      	; 0xee6 <DIO_WritePin+0x172>
     eee:	80 95       	com	r24
     ef0:	84 23       	and	r24, r20
     ef2:	8c 93       	st	X, r24
     ef4:	13 c0       	rjmp	.+38     	; 0xf1c <DIO_WritePin+0x1a8>
		}
		else
		{
			SET_BIT(DIO_PORTD,PinNum);
     ef6:	a2 e3       	ldi	r26, 0x32	; 50
     ef8:	b0 e0       	ldi	r27, 0x00	; 0
     efa:	e2 e3       	ldi	r30, 0x32	; 50
     efc:	f0 e0       	ldi	r31, 0x00	; 0
     efe:	80 81       	ld	r24, Z
     f00:	48 2f       	mov	r20, r24
     f02:	89 81       	ldd	r24, Y+1	; 0x01
     f04:	28 2f       	mov	r18, r24
     f06:	30 e0       	ldi	r19, 0x00	; 0
     f08:	81 e0       	ldi	r24, 0x01	; 1
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	02 2e       	mov	r0, r18
     f0e:	02 c0       	rjmp	.+4      	; 0xf14 <DIO_WritePin+0x1a0>
     f10:	88 0f       	add	r24, r24
     f12:	99 1f       	adc	r25, r25
     f14:	0a 94       	dec	r0
     f16:	e2 f7       	brpl	.-8      	; 0xf10 <DIO_WritePin+0x19c>
     f18:	84 2b       	or	r24, r20
     f1a:	8c 93       	st	X, r24
		}

	}
}
     f1c:	0f 90       	pop	r0
     f1e:	0f 90       	pop	r0
     f20:	cf 91       	pop	r28
     f22:	df 91       	pop	r29
     f24:	08 95       	ret

00000f26 <DIO_ReadPin>:

uint8 DIO_ReadPin(uint8 PinNum)
{
     f26:	df 93       	push	r29
     f28:	cf 93       	push	r28
     f2a:	00 d0       	rcall	.+0      	; 0xf2c <DIO_ReadPin+0x6>
     f2c:	cd b7       	in	r28, 0x3d	; 61
     f2e:	de b7       	in	r29, 0x3e	; 62
     f30:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value;
	if((PinNum >= PIN0) && (PinNum <= PIN7))
     f32:	8a 81       	ldd	r24, Y+2	; 0x02
     f34:	88 30       	cpi	r24, 0x08	; 8
     f36:	90 f4       	brcc	.+36     	; 0xf5c <DIO_ReadPin+0x36>
	{
		value = IS_BIT_SET(DIO_PINA,PinNum);
     f38:	e9 e3       	ldi	r30, 0x39	; 57
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	80 81       	ld	r24, Z
     f3e:	48 2f       	mov	r20, r24
     f40:	8a 81       	ldd	r24, Y+2	; 0x02
     f42:	28 2f       	mov	r18, r24
     f44:	30 e0       	ldi	r19, 0x00	; 0
     f46:	81 e0       	ldi	r24, 0x01	; 1
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	02 2e       	mov	r0, r18
     f4c:	02 c0       	rjmp	.+4      	; 0xf52 <DIO_ReadPin+0x2c>
     f4e:	88 0f       	add	r24, r24
     f50:	99 1f       	adc	r25, r25
     f52:	0a 94       	dec	r0
     f54:	e2 f7       	brpl	.-8      	; 0xf4e <DIO_ReadPin+0x28>
     f56:	84 23       	and	r24, r20
     f58:	89 83       	std	Y+1, r24	; 0x01
     f5a:	50 c0       	rjmp	.+160    	; 0xffc <DIO_ReadPin+0xd6>
	}

	else if((PinNum >= PIN8) && (PinNum <= PIN15))
     f5c:	8a 81       	ldd	r24, Y+2	; 0x02
     f5e:	88 30       	cpi	r24, 0x08	; 8
     f60:	c0 f0       	brcs	.+48     	; 0xf92 <DIO_ReadPin+0x6c>
     f62:	8a 81       	ldd	r24, Y+2	; 0x02
     f64:	80 31       	cpi	r24, 0x10	; 16
     f66:	a8 f4       	brcc	.+42     	; 0xf92 <DIO_ReadPin+0x6c>
	{
		PinNum = PinNum -8;
     f68:	8a 81       	ldd	r24, Y+2	; 0x02
     f6a:	88 50       	subi	r24, 0x08	; 8
     f6c:	8a 83       	std	Y+2, r24	; 0x02
		value = IS_BIT_SET(DIO_PINB,PinNum);
     f6e:	e6 e3       	ldi	r30, 0x36	; 54
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	80 81       	ld	r24, Z
     f74:	48 2f       	mov	r20, r24
     f76:	8a 81       	ldd	r24, Y+2	; 0x02
     f78:	28 2f       	mov	r18, r24
     f7a:	30 e0       	ldi	r19, 0x00	; 0
     f7c:	81 e0       	ldi	r24, 0x01	; 1
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	02 2e       	mov	r0, r18
     f82:	02 c0       	rjmp	.+4      	; 0xf88 <DIO_ReadPin+0x62>
     f84:	88 0f       	add	r24, r24
     f86:	99 1f       	adc	r25, r25
     f88:	0a 94       	dec	r0
     f8a:	e2 f7       	brpl	.-8      	; 0xf84 <DIO_ReadPin+0x5e>
     f8c:	84 23       	and	r24, r20
     f8e:	89 83       	std	Y+1, r24	; 0x01
     f90:	35 c0       	rjmp	.+106    	; 0xffc <DIO_ReadPin+0xd6>

	}
	else if((PinNum >= PIN16) && (PinNum <= PIN23))
     f92:	8a 81       	ldd	r24, Y+2	; 0x02
     f94:	80 31       	cpi	r24, 0x10	; 16
     f96:	c0 f0       	brcs	.+48     	; 0xfc8 <DIO_ReadPin+0xa2>
     f98:	8a 81       	ldd	r24, Y+2	; 0x02
     f9a:	88 31       	cpi	r24, 0x18	; 24
     f9c:	a8 f4       	brcc	.+42     	; 0xfc8 <DIO_ReadPin+0xa2>
	{
		PinNum = PinNum -16;
     f9e:	8a 81       	ldd	r24, Y+2	; 0x02
     fa0:	80 51       	subi	r24, 0x10	; 16
     fa2:	8a 83       	std	Y+2, r24	; 0x02
		value = IS_BIT_SET(DIO_PINC,PinNum);
     fa4:	e3 e3       	ldi	r30, 0x33	; 51
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	80 81       	ld	r24, Z
     faa:	48 2f       	mov	r20, r24
     fac:	8a 81       	ldd	r24, Y+2	; 0x02
     fae:	28 2f       	mov	r18, r24
     fb0:	30 e0       	ldi	r19, 0x00	; 0
     fb2:	81 e0       	ldi	r24, 0x01	; 1
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	02 2e       	mov	r0, r18
     fb8:	02 c0       	rjmp	.+4      	; 0xfbe <DIO_ReadPin+0x98>
     fba:	88 0f       	add	r24, r24
     fbc:	99 1f       	adc	r25, r25
     fbe:	0a 94       	dec	r0
     fc0:	e2 f7       	brpl	.-8      	; 0xfba <DIO_ReadPin+0x94>
     fc2:	84 23       	and	r24, r20
     fc4:	89 83       	std	Y+1, r24	; 0x01
     fc6:	1a c0       	rjmp	.+52     	; 0xffc <DIO_ReadPin+0xd6>

	}
	else if((PinNum >= PIN24) && (PinNum <= PIN31))
     fc8:	8a 81       	ldd	r24, Y+2	; 0x02
     fca:	88 31       	cpi	r24, 0x18	; 24
     fcc:	b8 f0       	brcs	.+46     	; 0xffc <DIO_ReadPin+0xd6>
     fce:	8a 81       	ldd	r24, Y+2	; 0x02
     fd0:	80 32       	cpi	r24, 0x20	; 32
     fd2:	a0 f4       	brcc	.+40     	; 0xffc <DIO_ReadPin+0xd6>
	{
		PinNum = PinNum -24;
     fd4:	8a 81       	ldd	r24, Y+2	; 0x02
     fd6:	88 51       	subi	r24, 0x18	; 24
     fd8:	8a 83       	std	Y+2, r24	; 0x02
		value = IS_BIT_SET(DIO_PIND,PinNum);
     fda:	e0 e3       	ldi	r30, 0x30	; 48
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	80 81       	ld	r24, Z
     fe0:	48 2f       	mov	r20, r24
     fe2:	8a 81       	ldd	r24, Y+2	; 0x02
     fe4:	28 2f       	mov	r18, r24
     fe6:	30 e0       	ldi	r19, 0x00	; 0
     fe8:	81 e0       	ldi	r24, 0x01	; 1
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	02 2e       	mov	r0, r18
     fee:	02 c0       	rjmp	.+4      	; 0xff4 <DIO_ReadPin+0xce>
     ff0:	88 0f       	add	r24, r24
     ff2:	99 1f       	adc	r25, r25
     ff4:	0a 94       	dec	r0
     ff6:	e2 f7       	brpl	.-8      	; 0xff0 <DIO_ReadPin+0xca>
     ff8:	84 23       	and	r24, r20
     ffa:	89 83       	std	Y+1, r24	; 0x01
	}

	if(value != 0)
     ffc:	89 81       	ldd	r24, Y+1	; 0x01
     ffe:	88 23       	and	r24, r24
    1000:	11 f0       	breq	.+4      	; 0x1006 <DIO_ReadPin+0xe0>
	{
		value = 1;
    1002:	81 e0       	ldi	r24, 0x01	; 1
    1004:	89 83       	std	Y+1, r24	; 0x01
	}
	return value;
    1006:	89 81       	ldd	r24, Y+1	; 0x01
}
    1008:	0f 90       	pop	r0
    100a:	0f 90       	pop	r0
    100c:	cf 91       	pop	r28
    100e:	df 91       	pop	r29
    1010:	08 95       	ret

00001012 <DIO_SetPinDirection>:

void DIO_SetPinDirection(uint8 PinNum,uint8 PinDirection)
{
    1012:	df 93       	push	r29
    1014:	cf 93       	push	r28
    1016:	00 d0       	rcall	.+0      	; 0x1018 <DIO_SetPinDirection+0x6>
    1018:	cd b7       	in	r28, 0x3d	; 61
    101a:	de b7       	in	r29, 0x3e	; 62
    101c:	89 83       	std	Y+1, r24	; 0x01
    101e:	6a 83       	std	Y+2, r22	; 0x02
	if((PinNum >= PIN0) && (PinNum <= PIN7))
    1020:	89 81       	ldd	r24, Y+1	; 0x01
    1022:	88 30       	cpi	r24, 0x08	; 8
    1024:	58 f5       	brcc	.+86     	; 0x107c <DIO_SetPinDirection+0x6a>
	{
		if(PinDirection == 0)
    1026:	8a 81       	ldd	r24, Y+2	; 0x02
    1028:	88 23       	and	r24, r24
    102a:	a9 f4       	brne	.+42     	; 0x1056 <DIO_SetPinDirection+0x44>
		{
			CLEAR_BIT(DIO_DDRA,PinNum);
    102c:	aa e3       	ldi	r26, 0x3A	; 58
    102e:	b0 e0       	ldi	r27, 0x00	; 0
    1030:	ea e3       	ldi	r30, 0x3A	; 58
    1032:	f0 e0       	ldi	r31, 0x00	; 0
    1034:	80 81       	ld	r24, Z
    1036:	48 2f       	mov	r20, r24
    1038:	89 81       	ldd	r24, Y+1	; 0x01
    103a:	28 2f       	mov	r18, r24
    103c:	30 e0       	ldi	r19, 0x00	; 0
    103e:	81 e0       	ldi	r24, 0x01	; 1
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	02 2e       	mov	r0, r18
    1044:	02 c0       	rjmp	.+4      	; 0x104a <DIO_SetPinDirection+0x38>
    1046:	88 0f       	add	r24, r24
    1048:	99 1f       	adc	r25, r25
    104a:	0a 94       	dec	r0
    104c:	e2 f7       	brpl	.-8      	; 0x1046 <DIO_SetPinDirection+0x34>
    104e:	80 95       	com	r24
    1050:	84 23       	and	r24, r20
    1052:	8c 93       	st	X, r24
    1054:	13 c0       	rjmp	.+38     	; 0x107c <DIO_SetPinDirection+0x6a>
		}
		else
		{
			SET_BIT(DIO_DDRA,PinNum);
    1056:	aa e3       	ldi	r26, 0x3A	; 58
    1058:	b0 e0       	ldi	r27, 0x00	; 0
    105a:	ea e3       	ldi	r30, 0x3A	; 58
    105c:	f0 e0       	ldi	r31, 0x00	; 0
    105e:	80 81       	ld	r24, Z
    1060:	48 2f       	mov	r20, r24
    1062:	89 81       	ldd	r24, Y+1	; 0x01
    1064:	28 2f       	mov	r18, r24
    1066:	30 e0       	ldi	r19, 0x00	; 0
    1068:	81 e0       	ldi	r24, 0x01	; 1
    106a:	90 e0       	ldi	r25, 0x00	; 0
    106c:	02 2e       	mov	r0, r18
    106e:	02 c0       	rjmp	.+4      	; 0x1074 <DIO_SetPinDirection+0x62>
    1070:	88 0f       	add	r24, r24
    1072:	99 1f       	adc	r25, r25
    1074:	0a 94       	dec	r0
    1076:	e2 f7       	brpl	.-8      	; 0x1070 <DIO_SetPinDirection+0x5e>
    1078:	84 2b       	or	r24, r20
    107a:	8c 93       	st	X, r24
		}
	}
	if((PinNum >= PIN8) && (PinNum <= PIN15))
    107c:	89 81       	ldd	r24, Y+1	; 0x01
    107e:	88 30       	cpi	r24, 0x08	; 8
    1080:	88 f1       	brcs	.+98     	; 0x10e4 <DIO_SetPinDirection+0xd2>
    1082:	89 81       	ldd	r24, Y+1	; 0x01
    1084:	80 31       	cpi	r24, 0x10	; 16
    1086:	70 f5       	brcc	.+92     	; 0x10e4 <DIO_SetPinDirection+0xd2>
	{
		PinNum = PinNum -8;
    1088:	89 81       	ldd	r24, Y+1	; 0x01
    108a:	88 50       	subi	r24, 0x08	; 8
    108c:	89 83       	std	Y+1, r24	; 0x01
		if(PinDirection == 0)
    108e:	8a 81       	ldd	r24, Y+2	; 0x02
    1090:	88 23       	and	r24, r24
    1092:	a9 f4       	brne	.+42     	; 0x10be <DIO_SetPinDirection+0xac>
		{
			CLEAR_BIT(DIO_DDRB,PinNum);
    1094:	a7 e3       	ldi	r26, 0x37	; 55
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	e7 e3       	ldi	r30, 0x37	; 55
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	48 2f       	mov	r20, r24
    10a0:	89 81       	ldd	r24, Y+1	; 0x01
    10a2:	28 2f       	mov	r18, r24
    10a4:	30 e0       	ldi	r19, 0x00	; 0
    10a6:	81 e0       	ldi	r24, 0x01	; 1
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	02 2e       	mov	r0, r18
    10ac:	02 c0       	rjmp	.+4      	; 0x10b2 <DIO_SetPinDirection+0xa0>
    10ae:	88 0f       	add	r24, r24
    10b0:	99 1f       	adc	r25, r25
    10b2:	0a 94       	dec	r0
    10b4:	e2 f7       	brpl	.-8      	; 0x10ae <DIO_SetPinDirection+0x9c>
    10b6:	80 95       	com	r24
    10b8:	84 23       	and	r24, r20
    10ba:	8c 93       	st	X, r24
    10bc:	13 c0       	rjmp	.+38     	; 0x10e4 <DIO_SetPinDirection+0xd2>
		}
		else
		{
			SET_BIT(DIO_DDRB,PinNum);
    10be:	a7 e3       	ldi	r26, 0x37	; 55
    10c0:	b0 e0       	ldi	r27, 0x00	; 0
    10c2:	e7 e3       	ldi	r30, 0x37	; 55
    10c4:	f0 e0       	ldi	r31, 0x00	; 0
    10c6:	80 81       	ld	r24, Z
    10c8:	48 2f       	mov	r20, r24
    10ca:	89 81       	ldd	r24, Y+1	; 0x01
    10cc:	28 2f       	mov	r18, r24
    10ce:	30 e0       	ldi	r19, 0x00	; 0
    10d0:	81 e0       	ldi	r24, 0x01	; 1
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	02 2e       	mov	r0, r18
    10d6:	02 c0       	rjmp	.+4      	; 0x10dc <DIO_SetPinDirection+0xca>
    10d8:	88 0f       	add	r24, r24
    10da:	99 1f       	adc	r25, r25
    10dc:	0a 94       	dec	r0
    10de:	e2 f7       	brpl	.-8      	; 0x10d8 <DIO_SetPinDirection+0xc6>
    10e0:	84 2b       	or	r24, r20
    10e2:	8c 93       	st	X, r24
		}
	}
	if((PinNum >= PIN16) && (PinNum <= PIN23))
    10e4:	89 81       	ldd	r24, Y+1	; 0x01
    10e6:	80 31       	cpi	r24, 0x10	; 16
    10e8:	88 f1       	brcs	.+98     	; 0x114c <DIO_SetPinDirection+0x13a>
    10ea:	89 81       	ldd	r24, Y+1	; 0x01
    10ec:	88 31       	cpi	r24, 0x18	; 24
    10ee:	70 f5       	brcc	.+92     	; 0x114c <DIO_SetPinDirection+0x13a>
	{
		PinNum = PinNum - 16;
    10f0:	89 81       	ldd	r24, Y+1	; 0x01
    10f2:	80 51       	subi	r24, 0x10	; 16
    10f4:	89 83       	std	Y+1, r24	; 0x01
		if(PinDirection == 0)
    10f6:	8a 81       	ldd	r24, Y+2	; 0x02
    10f8:	88 23       	and	r24, r24
    10fa:	a9 f4       	brne	.+42     	; 0x1126 <DIO_SetPinDirection+0x114>
		{
			CLEAR_BIT(DIO_DDRC,PinNum);
    10fc:	a4 e3       	ldi	r26, 0x34	; 52
    10fe:	b0 e0       	ldi	r27, 0x00	; 0
    1100:	e4 e3       	ldi	r30, 0x34	; 52
    1102:	f0 e0       	ldi	r31, 0x00	; 0
    1104:	80 81       	ld	r24, Z
    1106:	48 2f       	mov	r20, r24
    1108:	89 81       	ldd	r24, Y+1	; 0x01
    110a:	28 2f       	mov	r18, r24
    110c:	30 e0       	ldi	r19, 0x00	; 0
    110e:	81 e0       	ldi	r24, 0x01	; 1
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	02 2e       	mov	r0, r18
    1114:	02 c0       	rjmp	.+4      	; 0x111a <DIO_SetPinDirection+0x108>
    1116:	88 0f       	add	r24, r24
    1118:	99 1f       	adc	r25, r25
    111a:	0a 94       	dec	r0
    111c:	e2 f7       	brpl	.-8      	; 0x1116 <DIO_SetPinDirection+0x104>
    111e:	80 95       	com	r24
    1120:	84 23       	and	r24, r20
    1122:	8c 93       	st	X, r24
    1124:	13 c0       	rjmp	.+38     	; 0x114c <DIO_SetPinDirection+0x13a>
		}
		else
		{
			SET_BIT(DIO_DDRC,PinNum);
    1126:	a4 e3       	ldi	r26, 0x34	; 52
    1128:	b0 e0       	ldi	r27, 0x00	; 0
    112a:	e4 e3       	ldi	r30, 0x34	; 52
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	80 81       	ld	r24, Z
    1130:	48 2f       	mov	r20, r24
    1132:	89 81       	ldd	r24, Y+1	; 0x01
    1134:	28 2f       	mov	r18, r24
    1136:	30 e0       	ldi	r19, 0x00	; 0
    1138:	81 e0       	ldi	r24, 0x01	; 1
    113a:	90 e0       	ldi	r25, 0x00	; 0
    113c:	02 2e       	mov	r0, r18
    113e:	02 c0       	rjmp	.+4      	; 0x1144 <DIO_SetPinDirection+0x132>
    1140:	88 0f       	add	r24, r24
    1142:	99 1f       	adc	r25, r25
    1144:	0a 94       	dec	r0
    1146:	e2 f7       	brpl	.-8      	; 0x1140 <DIO_SetPinDirection+0x12e>
    1148:	84 2b       	or	r24, r20
    114a:	8c 93       	st	X, r24
		}
	}
	if((PinNum >= PIN24) && (PinNum <= PIN31))
    114c:	89 81       	ldd	r24, Y+1	; 0x01
    114e:	88 31       	cpi	r24, 0x18	; 24
    1150:	88 f1       	brcs	.+98     	; 0x11b4 <DIO_SetPinDirection+0x1a2>
    1152:	89 81       	ldd	r24, Y+1	; 0x01
    1154:	80 32       	cpi	r24, 0x20	; 32
    1156:	70 f5       	brcc	.+92     	; 0x11b4 <DIO_SetPinDirection+0x1a2>
	{
		PinNum = PinNum - 24;
    1158:	89 81       	ldd	r24, Y+1	; 0x01
    115a:	88 51       	subi	r24, 0x18	; 24
    115c:	89 83       	std	Y+1, r24	; 0x01
		if(PinDirection == 0)
    115e:	8a 81       	ldd	r24, Y+2	; 0x02
    1160:	88 23       	and	r24, r24
    1162:	a9 f4       	brne	.+42     	; 0x118e <DIO_SetPinDirection+0x17c>
		{
			CLEAR_BIT(DIO_DDRD,PinNum);
    1164:	a1 e3       	ldi	r26, 0x31	; 49
    1166:	b0 e0       	ldi	r27, 0x00	; 0
    1168:	e1 e3       	ldi	r30, 0x31	; 49
    116a:	f0 e0       	ldi	r31, 0x00	; 0
    116c:	80 81       	ld	r24, Z
    116e:	48 2f       	mov	r20, r24
    1170:	89 81       	ldd	r24, Y+1	; 0x01
    1172:	28 2f       	mov	r18, r24
    1174:	30 e0       	ldi	r19, 0x00	; 0
    1176:	81 e0       	ldi	r24, 0x01	; 1
    1178:	90 e0       	ldi	r25, 0x00	; 0
    117a:	02 2e       	mov	r0, r18
    117c:	02 c0       	rjmp	.+4      	; 0x1182 <DIO_SetPinDirection+0x170>
    117e:	88 0f       	add	r24, r24
    1180:	99 1f       	adc	r25, r25
    1182:	0a 94       	dec	r0
    1184:	e2 f7       	brpl	.-8      	; 0x117e <DIO_SetPinDirection+0x16c>
    1186:	80 95       	com	r24
    1188:	84 23       	and	r24, r20
    118a:	8c 93       	st	X, r24
    118c:	13 c0       	rjmp	.+38     	; 0x11b4 <DIO_SetPinDirection+0x1a2>
		}
		else
		{
			SET_BIT(DIO_DDRD,PinNum);
    118e:	a1 e3       	ldi	r26, 0x31	; 49
    1190:	b0 e0       	ldi	r27, 0x00	; 0
    1192:	e1 e3       	ldi	r30, 0x31	; 49
    1194:	f0 e0       	ldi	r31, 0x00	; 0
    1196:	80 81       	ld	r24, Z
    1198:	48 2f       	mov	r20, r24
    119a:	89 81       	ldd	r24, Y+1	; 0x01
    119c:	28 2f       	mov	r18, r24
    119e:	30 e0       	ldi	r19, 0x00	; 0
    11a0:	81 e0       	ldi	r24, 0x01	; 1
    11a2:	90 e0       	ldi	r25, 0x00	; 0
    11a4:	02 2e       	mov	r0, r18
    11a6:	02 c0       	rjmp	.+4      	; 0x11ac <DIO_SetPinDirection+0x19a>
    11a8:	88 0f       	add	r24, r24
    11aa:	99 1f       	adc	r25, r25
    11ac:	0a 94       	dec	r0
    11ae:	e2 f7       	brpl	.-8      	; 0x11a8 <DIO_SetPinDirection+0x196>
    11b0:	84 2b       	or	r24, r20
    11b2:	8c 93       	st	X, r24
		}
	}

}
    11b4:	0f 90       	pop	r0
    11b6:	0f 90       	pop	r0
    11b8:	cf 91       	pop	r28
    11ba:	df 91       	pop	r29
    11bc:	08 95       	ret

000011be <__vector_14>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(USART_UDRE_vect)
{
    11be:	1f 92       	push	r1
    11c0:	0f 92       	push	r0
    11c2:	0f b6       	in	r0, 0x3f	; 63
    11c4:	0f 92       	push	r0
    11c6:	11 24       	eor	r1, r1
    11c8:	8f 93       	push	r24
    11ca:	ef 93       	push	r30
    11cc:	ff 93       	push	r31
    11ce:	df 93       	push	r29
    11d0:	cf 93       	push	r28
    11d2:	cd b7       	in	r28, 0x3d	; 61
    11d4:	de b7       	in	r29, 0x3e	; 62
	if(g_flag != LOW)
    11d6:	80 91 72 00 	lds	r24, 0x0072
    11da:	88 23       	and	r24, r24
    11dc:	51 f0       	breq	.+20     	; 0x11f2 <__vector_14+0x34>
	{
		UART_UDR = g_flag;
    11de:	ec e2       	ldi	r30, 0x2C	; 44
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	80 91 72 00 	lds	r24, 0x0072
    11e6:	80 83       	st	Z, r24
		g_index++ ;
    11e8:	80 91 73 00 	lds	r24, 0x0073
    11ec:	8f 5f       	subi	r24, 0xFF	; 255
    11ee:	80 93 73 00 	sts	0x0073, r24
	}
}
    11f2:	cf 91       	pop	r28
    11f4:	df 91       	pop	r29
    11f6:	ff 91       	pop	r31
    11f8:	ef 91       	pop	r30
    11fa:	8f 91       	pop	r24
    11fc:	0f 90       	pop	r0
    11fe:	0f be       	out	0x3f, r0	; 63
    1200:	0f 90       	pop	r0
    1202:	1f 90       	pop	r1
    1204:	18 95       	reti

00001206 <__vector_13>:


ISR(USART_RXC_vect)
{
    1206:	1f 92       	push	r1
    1208:	0f 92       	push	r0
    120a:	0f b6       	in	r0, 0x3f	; 63
    120c:	0f 92       	push	r0
    120e:	11 24       	eor	r1, r1
    1210:	8f 93       	push	r24
    1212:	df 93       	push	r29
    1214:	cf 93       	push	r28
    1216:	cd b7       	in	r28, 0x3d	; 61
    1218:	de b7       	in	r29, 0x3e	; 62
	g_RxFlag = HIGH;
    121a:	81 e0       	ldi	r24, 0x01	; 1
    121c:	80 93 74 00 	sts	0x0074, r24
}
    1220:	cf 91       	pop	r28
    1222:	df 91       	pop	r29
    1224:	8f 91       	pop	r24
    1226:	0f 90       	pop	r0
    1228:	0f be       	out	0x3f, r0	; 63
    122a:	0f 90       	pop	r0
    122c:	1f 90       	pop	r1
    122e:	18 95       	reti

00001230 <UART_Init>:
 *
 * Return:			Status to check function execution
 *******************************************************************************/

Status UART_Init(void)
{
    1230:	df 93       	push	r29
    1232:	cf 93       	push	r28
    1234:	00 d0       	rcall	.+0      	; 0x1236 <UART_Init+0x6>
    1236:	0f 92       	push	r0
    1238:	cd b7       	in	r28, 0x3d	; 61
    123a:	de b7       	in	r29, 0x3e	; 62
	uint16 UART_UBRR = LOW;
    123c:	1a 82       	std	Y+2, r1	; 0x02
    123e:	19 82       	std	Y+1, r1	; 0x01
	if(UART_Config.DoubleSpeed == UART_DoubleSpeedDisable)
    1240:	80 91 6a 00 	lds	r24, 0x006A
    1244:	88 23       	and	r24, r24
    1246:	71 f5       	brne	.+92     	; 0x12a4 <UART_Init+0x74>
	{
		CLEAR_BIT(UART_UCSRA,UART_U2X);
    1248:	ab e2       	ldi	r26, 0x2B	; 43
    124a:	b0 e0       	ldi	r27, 0x00	; 0
    124c:	eb e2       	ldi	r30, 0x2B	; 43
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	80 81       	ld	r24, Z
    1252:	8d 7f       	andi	r24, 0xFD	; 253
    1254:	8c 93       	st	X, r24
		UART_UBRR = (((F_CPU / (UART_Config.baud_rate * 16UL))) - 1u);
    1256:	80 91 68 00 	lds	r24, 0x0068
    125a:	90 91 69 00 	lds	r25, 0x0069
    125e:	cc 01       	movw	r24, r24
    1260:	a0 e0       	ldi	r26, 0x00	; 0
    1262:	b0 e0       	ldi	r27, 0x00	; 0
    1264:	88 0f       	add	r24, r24
    1266:	99 1f       	adc	r25, r25
    1268:	aa 1f       	adc	r26, r26
    126a:	bb 1f       	adc	r27, r27
    126c:	88 0f       	add	r24, r24
    126e:	99 1f       	adc	r25, r25
    1270:	aa 1f       	adc	r26, r26
    1272:	bb 1f       	adc	r27, r27
    1274:	88 0f       	add	r24, r24
    1276:	99 1f       	adc	r25, r25
    1278:	aa 1f       	adc	r26, r26
    127a:	bb 1f       	adc	r27, r27
    127c:	88 0f       	add	r24, r24
    127e:	99 1f       	adc	r25, r25
    1280:	aa 1f       	adc	r26, r26
    1282:	bb 1f       	adc	r27, r27
    1284:	9c 01       	movw	r18, r24
    1286:	ad 01       	movw	r20, r26
    1288:	80 e0       	ldi	r24, 0x00	; 0
    128a:	92 e1       	ldi	r25, 0x12	; 18
    128c:	aa e7       	ldi	r26, 0x7A	; 122
    128e:	b0 e0       	ldi	r27, 0x00	; 0
    1290:	bc 01       	movw	r22, r24
    1292:	cd 01       	movw	r24, r26
    1294:	0e 94 2f 0c 	call	0x185e	; 0x185e <__udivmodsi4>
    1298:	da 01       	movw	r26, r20
    129a:	c9 01       	movw	r24, r18
    129c:	01 97       	sbiw	r24, 0x01	; 1
    129e:	9a 83       	std	Y+2, r25	; 0x02
    12a0:	89 83       	std	Y+1, r24	; 0x01
    12a2:	30 c0       	rjmp	.+96     	; 0x1304 <UART_Init+0xd4>
	}
	else if(UART_Config.DoubleSpeed == UART_DoubleSpeedEn)
    12a4:	80 91 6a 00 	lds	r24, 0x006A
    12a8:	81 30       	cpi	r24, 0x01	; 1
    12aa:	51 f5       	brne	.+84     	; 0x1300 <UART_Init+0xd0>
	{
		SET_BIT(UART_UCSRA,UART_U2X);
    12ac:	ab e2       	ldi	r26, 0x2B	; 43
    12ae:	b0 e0       	ldi	r27, 0x00	; 0
    12b0:	eb e2       	ldi	r30, 0x2B	; 43
    12b2:	f0 e0       	ldi	r31, 0x00	; 0
    12b4:	80 81       	ld	r24, Z
    12b6:	82 60       	ori	r24, 0x02	; 2
    12b8:	8c 93       	st	X, r24
		UART_UBRR = (((F_CPU / (UART_Config.baud_rate * 8UL))) - 1u);
    12ba:	80 91 68 00 	lds	r24, 0x0068
    12be:	90 91 69 00 	lds	r25, 0x0069
    12c2:	cc 01       	movw	r24, r24
    12c4:	a0 e0       	ldi	r26, 0x00	; 0
    12c6:	b0 e0       	ldi	r27, 0x00	; 0
    12c8:	88 0f       	add	r24, r24
    12ca:	99 1f       	adc	r25, r25
    12cc:	aa 1f       	adc	r26, r26
    12ce:	bb 1f       	adc	r27, r27
    12d0:	88 0f       	add	r24, r24
    12d2:	99 1f       	adc	r25, r25
    12d4:	aa 1f       	adc	r26, r26
    12d6:	bb 1f       	adc	r27, r27
    12d8:	88 0f       	add	r24, r24
    12da:	99 1f       	adc	r25, r25
    12dc:	aa 1f       	adc	r26, r26
    12de:	bb 1f       	adc	r27, r27
    12e0:	9c 01       	movw	r18, r24
    12e2:	ad 01       	movw	r20, r26
    12e4:	80 e0       	ldi	r24, 0x00	; 0
    12e6:	92 e1       	ldi	r25, 0x12	; 18
    12e8:	aa e7       	ldi	r26, 0x7A	; 122
    12ea:	b0 e0       	ldi	r27, 0x00	; 0
    12ec:	bc 01       	movw	r22, r24
    12ee:	cd 01       	movw	r24, r26
    12f0:	0e 94 2f 0c 	call	0x185e	; 0x185e <__udivmodsi4>
    12f4:	da 01       	movw	r26, r20
    12f6:	c9 01       	movw	r24, r18
    12f8:	01 97       	sbiw	r24, 0x01	; 1
    12fa:	9a 83       	std	Y+2, r25	; 0x02
    12fc:	89 83       	std	Y+1, r24	; 0x01
    12fe:	02 c0       	rjmp	.+4      	; 0x1304 <UART_Init+0xd4>
	}
	else
	{
		return NotOk;
    1300:	1b 82       	std	Y+3, r1	; 0x03
    1302:	f1 c0       	rjmp	.+482    	; 0x14e6 <UART_Init+0x2b6>
	}

	/*clear to choose UBRRH*/
	CLEAR_BIT(UART_UCSRC,UART_URSEL);
    1304:	a0 e4       	ldi	r26, 0x40	; 64
    1306:	b0 e0       	ldi	r27, 0x00	; 0
    1308:	e0 e4       	ldi	r30, 0x40	; 64
    130a:	f0 e0       	ldi	r31, 0x00	; 0
    130c:	80 81       	ld	r24, Z
    130e:	8f 77       	andi	r24, 0x7F	; 127
    1310:	8c 93       	st	X, r24
	UART_UBRRL = (uint8)UART_UBRR;
    1312:	e9 e2       	ldi	r30, 0x29	; 41
    1314:	f0 e0       	ldi	r31, 0x00	; 0
    1316:	89 81       	ldd	r24, Y+1	; 0x01
    1318:	80 83       	st	Z, r24
	UART_UBRRH = (uint8)(UART_UBRR >> 8u);
    131a:	e0 e4       	ldi	r30, 0x40	; 64
    131c:	f0 e0       	ldi	r31, 0x00	; 0
    131e:	89 81       	ldd	r24, Y+1	; 0x01
    1320:	9a 81       	ldd	r25, Y+2	; 0x02
    1322:	89 2f       	mov	r24, r25
    1324:	99 27       	eor	r25, r25
    1326:	80 83       	st	Z, r24
	SET_BIT(UART_UCSRC,UART_URSEL);
    1328:	a0 e4       	ldi	r26, 0x40	; 64
    132a:	b0 e0       	ldi	r27, 0x00	; 0
    132c:	e0 e4       	ldi	r30, 0x40	; 64
    132e:	f0 e0       	ldi	r31, 0x00	; 0
    1330:	80 81       	ld	r24, Z
    1332:	80 68       	ori	r24, 0x80	; 128
    1334:	8c 93       	st	X, r24
	/*set to choose UCSRC*/
	/*************************************************************************************/
	if(UART_Config.DataSize == Bit5)
    1336:	80 91 6e 00 	lds	r24, 0x006E
    133a:	85 30       	cpi	r24, 0x05	; 5
    133c:	b1 f4       	brne	.+44     	; 0x136a <UART_Init+0x13a>
	{
		CLEAR_BIT(UART_UCSRB,UART_UCSZ2);
    133e:	aa e2       	ldi	r26, 0x2A	; 42
    1340:	b0 e0       	ldi	r27, 0x00	; 0
    1342:	ea e2       	ldi	r30, 0x2A	; 42
    1344:	f0 e0       	ldi	r31, 0x00	; 0
    1346:	80 81       	ld	r24, Z
    1348:	8b 7f       	andi	r24, 0xFB	; 251
    134a:	8c 93       	st	X, r24
		CLEAR_BIT(UART_UCSRC,UART_UCSZ1);
    134c:	a0 e4       	ldi	r26, 0x40	; 64
    134e:	b0 e0       	ldi	r27, 0x00	; 0
    1350:	e0 e4       	ldi	r30, 0x40	; 64
    1352:	f0 e0       	ldi	r31, 0x00	; 0
    1354:	80 81       	ld	r24, Z
    1356:	8b 7f       	andi	r24, 0xFB	; 251
    1358:	8c 93       	st	X, r24
		CLEAR_BIT(UART_UCSRC,UART_UCSZ0);
    135a:	a0 e4       	ldi	r26, 0x40	; 64
    135c:	b0 e0       	ldi	r27, 0x00	; 0
    135e:	e0 e4       	ldi	r30, 0x40	; 64
    1360:	f0 e0       	ldi	r31, 0x00	; 0
    1362:	80 81       	ld	r24, Z
    1364:	8d 7f       	andi	r24, 0xFD	; 253
    1366:	8c 93       	st	X, r24
    1368:	6a c0       	rjmp	.+212    	; 0x143e <UART_Init+0x20e>
	}
	else if(UART_Config.DataSize == Bit6)
    136a:	80 91 6e 00 	lds	r24, 0x006E
    136e:	86 30       	cpi	r24, 0x06	; 6
    1370:	b1 f4       	brne	.+44     	; 0x139e <UART_Init+0x16e>
	{
		CLEAR_BIT(UART_UCSRB,UART_UCSZ2);
    1372:	aa e2       	ldi	r26, 0x2A	; 42
    1374:	b0 e0       	ldi	r27, 0x00	; 0
    1376:	ea e2       	ldi	r30, 0x2A	; 42
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	80 81       	ld	r24, Z
    137c:	8b 7f       	andi	r24, 0xFB	; 251
    137e:	8c 93       	st	X, r24
		CLEAR_BIT(UART_UCSRC,UART_UCSZ1);
    1380:	a0 e4       	ldi	r26, 0x40	; 64
    1382:	b0 e0       	ldi	r27, 0x00	; 0
    1384:	e0 e4       	ldi	r30, 0x40	; 64
    1386:	f0 e0       	ldi	r31, 0x00	; 0
    1388:	80 81       	ld	r24, Z
    138a:	8b 7f       	andi	r24, 0xFB	; 251
    138c:	8c 93       	st	X, r24
		SET_BIT(UART_UCSRC,UART_UCSZ0);
    138e:	a0 e4       	ldi	r26, 0x40	; 64
    1390:	b0 e0       	ldi	r27, 0x00	; 0
    1392:	e0 e4       	ldi	r30, 0x40	; 64
    1394:	f0 e0       	ldi	r31, 0x00	; 0
    1396:	80 81       	ld	r24, Z
    1398:	82 60       	ori	r24, 0x02	; 2
    139a:	8c 93       	st	X, r24
    139c:	50 c0       	rjmp	.+160    	; 0x143e <UART_Init+0x20e>
	}
	else if(UART_Config.DataSize == Bit7)
    139e:	80 91 6e 00 	lds	r24, 0x006E
    13a2:	87 30       	cpi	r24, 0x07	; 7
    13a4:	b1 f4       	brne	.+44     	; 0x13d2 <UART_Init+0x1a2>
	{
		CLEAR_BIT(UART_UCSRB,UART_UCSZ2);
    13a6:	aa e2       	ldi	r26, 0x2A	; 42
    13a8:	b0 e0       	ldi	r27, 0x00	; 0
    13aa:	ea e2       	ldi	r30, 0x2A	; 42
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	80 81       	ld	r24, Z
    13b0:	8b 7f       	andi	r24, 0xFB	; 251
    13b2:	8c 93       	st	X, r24
		SET_BIT(UART_UCSRC,UART_UCSZ1);
    13b4:	a0 e4       	ldi	r26, 0x40	; 64
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	e0 e4       	ldi	r30, 0x40	; 64
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	84 60       	ori	r24, 0x04	; 4
    13c0:	8c 93       	st	X, r24
		CLEAR_BIT(UART_UCSRC,UART_UCSZ0);
    13c2:	a0 e4       	ldi	r26, 0x40	; 64
    13c4:	b0 e0       	ldi	r27, 0x00	; 0
    13c6:	e0 e4       	ldi	r30, 0x40	; 64
    13c8:	f0 e0       	ldi	r31, 0x00	; 0
    13ca:	80 81       	ld	r24, Z
    13cc:	8d 7f       	andi	r24, 0xFD	; 253
    13ce:	8c 93       	st	X, r24
    13d0:	36 c0       	rjmp	.+108    	; 0x143e <UART_Init+0x20e>
	}
	else if(UART_Config.DataSize == Bit8)
    13d2:	80 91 6e 00 	lds	r24, 0x006E
    13d6:	88 30       	cpi	r24, 0x08	; 8
    13d8:	b1 f4       	brne	.+44     	; 0x1406 <UART_Init+0x1d6>
	{
		CLEAR_BIT(UART_UCSRB,UART_UCSZ2);
    13da:	aa e2       	ldi	r26, 0x2A	; 42
    13dc:	b0 e0       	ldi	r27, 0x00	; 0
    13de:	ea e2       	ldi	r30, 0x2A	; 42
    13e0:	f0 e0       	ldi	r31, 0x00	; 0
    13e2:	80 81       	ld	r24, Z
    13e4:	8b 7f       	andi	r24, 0xFB	; 251
    13e6:	8c 93       	st	X, r24
		SET_BIT(UART_UCSRC,UART_UCSZ1);
    13e8:	a0 e4       	ldi	r26, 0x40	; 64
    13ea:	b0 e0       	ldi	r27, 0x00	; 0
    13ec:	e0 e4       	ldi	r30, 0x40	; 64
    13ee:	f0 e0       	ldi	r31, 0x00	; 0
    13f0:	80 81       	ld	r24, Z
    13f2:	84 60       	ori	r24, 0x04	; 4
    13f4:	8c 93       	st	X, r24
		SET_BIT(UART_UCSRC,UART_UCSZ0);
    13f6:	a0 e4       	ldi	r26, 0x40	; 64
    13f8:	b0 e0       	ldi	r27, 0x00	; 0
    13fa:	e0 e4       	ldi	r30, 0x40	; 64
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	80 81       	ld	r24, Z
    1400:	82 60       	ori	r24, 0x02	; 2
    1402:	8c 93       	st	X, r24
    1404:	1c c0       	rjmp	.+56     	; 0x143e <UART_Init+0x20e>
	}
	else if(UART_Config.DataSize == Bit9)
    1406:	80 91 6e 00 	lds	r24, 0x006E
    140a:	89 30       	cpi	r24, 0x09	; 9
    140c:	b1 f4       	brne	.+44     	; 0x143a <UART_Init+0x20a>
	{
		SET_BIT(UART_UCSRB,UART_UCSZ2);
    140e:	aa e2       	ldi	r26, 0x2A	; 42
    1410:	b0 e0       	ldi	r27, 0x00	; 0
    1412:	ea e2       	ldi	r30, 0x2A	; 42
    1414:	f0 e0       	ldi	r31, 0x00	; 0
    1416:	80 81       	ld	r24, Z
    1418:	84 60       	ori	r24, 0x04	; 4
    141a:	8c 93       	st	X, r24
		SET_BIT(UART_UCSRC,UART_UCSZ1);
    141c:	a0 e4       	ldi	r26, 0x40	; 64
    141e:	b0 e0       	ldi	r27, 0x00	; 0
    1420:	e0 e4       	ldi	r30, 0x40	; 64
    1422:	f0 e0       	ldi	r31, 0x00	; 0
    1424:	80 81       	ld	r24, Z
    1426:	84 60       	ori	r24, 0x04	; 4
    1428:	8c 93       	st	X, r24
		SET_BIT(UART_UCSRC,UART_UCSZ0);
    142a:	a0 e4       	ldi	r26, 0x40	; 64
    142c:	b0 e0       	ldi	r27, 0x00	; 0
    142e:	e0 e4       	ldi	r30, 0x40	; 64
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	80 81       	ld	r24, Z
    1434:	82 60       	ori	r24, 0x02	; 2
    1436:	8c 93       	st	X, r24
    1438:	02 c0       	rjmp	.+4      	; 0x143e <UART_Init+0x20e>
	}
	else
	{
		return NotOk;
    143a:	1b 82       	std	Y+3, r1	; 0x03
    143c:	54 c0       	rjmp	.+168    	; 0x14e6 <UART_Init+0x2b6>
	}

	/*********************************************************************************/
	if(UART_Config.Parity == UART_ParityDisabled)
    143e:	80 91 6f 00 	lds	r24, 0x006F
    1442:	88 23       	and	r24, r24
    1444:	79 f4       	brne	.+30     	; 0x1464 <UART_Init+0x234>
	{
		CLEAR_BIT(UART_UCSRC,UART_UPM0);
    1446:	a0 e4       	ldi	r26, 0x40	; 64
    1448:	b0 e0       	ldi	r27, 0x00	; 0
    144a:	e0 e4       	ldi	r30, 0x40	; 64
    144c:	f0 e0       	ldi	r31, 0x00	; 0
    144e:	80 81       	ld	r24, Z
    1450:	8f 7e       	andi	r24, 0xEF	; 239
    1452:	8c 93       	st	X, r24
		CLEAR_BIT(UART_UCSRC,UART_UPM1);
    1454:	a0 e4       	ldi	r26, 0x40	; 64
    1456:	b0 e0       	ldi	r27, 0x00	; 0
    1458:	e0 e4       	ldi	r30, 0x40	; 64
    145a:	f0 e0       	ldi	r31, 0x00	; 0
    145c:	80 81       	ld	r24, Z
    145e:	8f 7d       	andi	r24, 0xDF	; 223
    1460:	8c 93       	st	X, r24
    1462:	28 c0       	rjmp	.+80     	; 0x14b4 <UART_Init+0x284>
	}
	else if(UART_Config.Parity == UART_ParityOdd)
    1464:	80 91 6f 00 	lds	r24, 0x006F
    1468:	81 30       	cpi	r24, 0x01	; 1
    146a:	79 f4       	brne	.+30     	; 0x148a <UART_Init+0x25a>
	{
		SET_BIT(UART_UCSRC,UART_UPM0);
    146c:	a0 e4       	ldi	r26, 0x40	; 64
    146e:	b0 e0       	ldi	r27, 0x00	; 0
    1470:	e0 e4       	ldi	r30, 0x40	; 64
    1472:	f0 e0       	ldi	r31, 0x00	; 0
    1474:	80 81       	ld	r24, Z
    1476:	80 61       	ori	r24, 0x10	; 16
    1478:	8c 93       	st	X, r24
		SET_BIT(UART_UCSRC,UART_UPM1);
    147a:	a0 e4       	ldi	r26, 0x40	; 64
    147c:	b0 e0       	ldi	r27, 0x00	; 0
    147e:	e0 e4       	ldi	r30, 0x40	; 64
    1480:	f0 e0       	ldi	r31, 0x00	; 0
    1482:	80 81       	ld	r24, Z
    1484:	80 62       	ori	r24, 0x20	; 32
    1486:	8c 93       	st	X, r24
    1488:	15 c0       	rjmp	.+42     	; 0x14b4 <UART_Init+0x284>
	}
	else if(UART_Config.Parity == UART_ParityEven)
    148a:	80 91 6f 00 	lds	r24, 0x006F
    148e:	82 30       	cpi	r24, 0x02	; 2
    1490:	79 f4       	brne	.+30     	; 0x14b0 <UART_Init+0x280>
	{
		CLEAR_BIT(UART_UCSRC,UART_UPM0);
    1492:	a0 e4       	ldi	r26, 0x40	; 64
    1494:	b0 e0       	ldi	r27, 0x00	; 0
    1496:	e0 e4       	ldi	r30, 0x40	; 64
    1498:	f0 e0       	ldi	r31, 0x00	; 0
    149a:	80 81       	ld	r24, Z
    149c:	8f 7e       	andi	r24, 0xEF	; 239
    149e:	8c 93       	st	X, r24
		SET_BIT(UART_UCSRC,UART_UPM1);
    14a0:	a0 e4       	ldi	r26, 0x40	; 64
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	e0 e4       	ldi	r30, 0x40	; 64
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	80 62       	ori	r24, 0x20	; 32
    14ac:	8c 93       	st	X, r24
    14ae:	02 c0       	rjmp	.+4      	; 0x14b4 <UART_Init+0x284>
	}
	else
	{
		return NotOk;
    14b0:	1b 82       	std	Y+3, r1	; 0x03
    14b2:	19 c0       	rjmp	.+50     	; 0x14e6 <UART_Init+0x2b6>
	}

	/*****************************************************************************/
	if(UART_Config.StopBits == UART_StopBit1)
    14b4:	80 91 70 00 	lds	r24, 0x0070
    14b8:	81 30       	cpi	r24, 0x01	; 1
    14ba:	41 f4       	brne	.+16     	; 0x14cc <UART_Init+0x29c>
	{
		CLEAR_BIT(UART_UCSRC,UART_USBS);
    14bc:	a0 e4       	ldi	r26, 0x40	; 64
    14be:	b0 e0       	ldi	r27, 0x00	; 0
    14c0:	e0 e4       	ldi	r30, 0x40	; 64
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	87 7f       	andi	r24, 0xF7	; 247
    14c8:	8c 93       	st	X, r24
    14ca:	0b c0       	rjmp	.+22     	; 0x14e2 <UART_Init+0x2b2>
	}
	else if(UART_Config.StopBits == UART_StopBit2)
    14cc:	80 91 70 00 	lds	r24, 0x0070
    14d0:	82 30       	cpi	r24, 0x02	; 2
    14d2:	39 f4       	brne	.+14     	; 0x14e2 <UART_Init+0x2b2>
	{
		SET_BIT(UART_UCSRC,UART_USBS);
    14d4:	a0 e4       	ldi	r26, 0x40	; 64
    14d6:	b0 e0       	ldi	r27, 0x00	; 0
    14d8:	e0 e4       	ldi	r30, 0x40	; 64
    14da:	f0 e0       	ldi	r31, 0x00	; 0
    14dc:	80 81       	ld	r24, Z
    14de:	88 60       	ori	r24, 0x08	; 8
    14e0:	8c 93       	st	X, r24
	}
	return Ok;
    14e2:	81 e0       	ldi	r24, 0x01	; 1
    14e4:	8b 83       	std	Y+3, r24	; 0x03
    14e6:	8b 81       	ldd	r24, Y+3	; 0x03
}
    14e8:	0f 90       	pop	r0
    14ea:	0f 90       	pop	r0
    14ec:	0f 90       	pop	r0
    14ee:	cf 91       	pop	r28
    14f0:	df 91       	pop	r29
    14f2:	08 95       	ret

000014f4 <UART_SendChar>:
 *
 * Return:			Status to check function execution
 *******************************************************************************/

Status UART_SendChar(const uint8 a_data)
{
    14f4:	df 93       	push	r29
    14f6:	cf 93       	push	r28
    14f8:	00 d0       	rcall	.+0      	; 0x14fa <UART_SendChar+0x6>
    14fa:	cd b7       	in	r28, 0x3d	; 61
    14fc:	de b7       	in	r29, 0x3e	; 62
    14fe:	89 83       	std	Y+1, r24	; 0x01

	if(UART_Config.Udr  == UART_UdrDisabled)
    1500:	80 91 6d 00 	lds	r24, 0x006D
    1504:	88 23       	and	r24, r24
    1506:	71 f4       	brne	.+28     	; 0x1524 <UART_SendChar+0x30>
	{
		/* UDRE flag is set when the Tx buffer (UDR) is empty and ready for
		 * transmitting a new byte so wait until this flag is set to one */

		while(IS_BIT_CLEAR(UART_UCSRA,UART_UDRE)){}
    1508:	eb e2       	ldi	r30, 0x2B	; 43
    150a:	f0 e0       	ldi	r31, 0x00	; 0
    150c:	80 81       	ld	r24, Z
    150e:	88 2f       	mov	r24, r24
    1510:	90 e0       	ldi	r25, 0x00	; 0
    1512:	80 72       	andi	r24, 0x20	; 32
    1514:	90 70       	andi	r25, 0x00	; 0
    1516:	00 97       	sbiw	r24, 0x00	; 0
    1518:	b9 f3       	breq	.-18     	; 0x1508 <UART_SendChar+0x14>

		/* Put the required data in the UDR register and it also clear the UDRE flag as
		 * the UDR register is not empty now */

		UART_UDR = a_data;
    151a:	ec e2       	ldi	r30, 0x2C	; 44
    151c:	f0 e0       	ldi	r31, 0x00	; 0
    151e:	89 81       	ldd	r24, Y+1	; 0x01
    1520:	80 83       	st	Z, r24
    1522:	0a c0       	rjmp	.+20     	; 0x1538 <UART_SendChar+0x44>
	}
	else if(UART_Config.Udr == UART_UdrEn)
    1524:	80 91 6d 00 	lds	r24, 0x006D
    1528:	81 30       	cpi	r24, 0x01	; 1
    152a:	21 f4       	brne	.+8      	; 0x1534 <UART_SendChar+0x40>
	{
		g_flag = a_data;
    152c:	89 81       	ldd	r24, Y+1	; 0x01
    152e:	80 93 72 00 	sts	0x0072, r24
    1532:	02 c0       	rjmp	.+4      	; 0x1538 <UART_SendChar+0x44>
	}
	else
	{
		return NotOk;
    1534:	1a 82       	std	Y+2, r1	; 0x02
    1536:	02 c0       	rjmp	.+4      	; 0x153c <UART_SendChar+0x48>
	}
	return Ok;
    1538:	81 e0       	ldi	r24, 0x01	; 1
    153a:	8a 83       	std	Y+2, r24	; 0x02
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
}
    153e:	0f 90       	pop	r0
    1540:	0f 90       	pop	r0
    1542:	cf 91       	pop	r28
    1544:	df 91       	pop	r29
    1546:	08 95       	ret

00001548 <UART_ReceiveChar>:
 *
 * Return:			Status to check function execution
 *******************************************************************************/

Status UART_ReceiveChar(uint8 * a_data_ptr)
{
    1548:	df 93       	push	r29
    154a:	cf 93       	push	r28
    154c:	00 d0       	rcall	.+0      	; 0x154e <UART_ReceiveChar+0x6>
    154e:	0f 92       	push	r0
    1550:	cd b7       	in	r28, 0x3d	; 61
    1552:	de b7       	in	r29, 0x3e	; 62
    1554:	9a 83       	std	Y+2, r25	; 0x02
    1556:	89 83       	std	Y+1, r24	; 0x01
	if (UART_Config.RxInt == UART_RxIntDisabled)
    1558:	80 91 6c 00 	lds	r24, 0x006C
    155c:	88 23       	and	r24, r24
    155e:	61 f4       	brne	.+24     	; 0x1578 <UART_ReceiveChar+0x30>
	{
		while(IS_BIT_CLEAR(UART_UCSRA,UART_RXC)){}
    1560:	eb e2       	ldi	r30, 0x2B	; 43
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	80 81       	ld	r24, Z
    1566:	88 23       	and	r24, r24
    1568:	dc f7       	brge	.-10     	; 0x1560 <UART_ReceiveChar+0x18>

		*a_data_ptr = UDR;
    156a:	ec e2       	ldi	r30, 0x2C	; 44
    156c:	f0 e0       	ldi	r31, 0x00	; 0
    156e:	80 81       	ld	r24, Z
    1570:	e9 81       	ldd	r30, Y+1	; 0x01
    1572:	fa 81       	ldd	r31, Y+2	; 0x02
    1574:	80 83       	st	Z, r24
    1576:	17 c0       	rjmp	.+46     	; 0x15a6 <UART_ReceiveChar+0x5e>
	}
	else if(UART_Config.RxInt == UART_RxIntEn)
    1578:	80 91 6c 00 	lds	r24, 0x006C
    157c:	81 30       	cpi	r24, 0x01	; 1
    157e:	89 f4       	brne	.+34     	; 0x15a2 <UART_ReceiveChar+0x5a>
	{
		if (g_RxFlag == 1)
    1580:	80 91 74 00 	lds	r24, 0x0074
    1584:	81 30       	cpi	r24, 0x01	; 1
    1586:	49 f4       	brne	.+18     	; 0x159a <UART_ReceiveChar+0x52>
		{
			*a_data_ptr = UDR;
    1588:	ec e2       	ldi	r30, 0x2C	; 44
    158a:	f0 e0       	ldi	r31, 0x00	; 0
    158c:	80 81       	ld	r24, Z
    158e:	e9 81       	ldd	r30, Y+1	; 0x01
    1590:	fa 81       	ldd	r31, Y+2	; 0x02
    1592:	80 83       	st	Z, r24
			g_RxFlag = LOW;
    1594:	10 92 74 00 	sts	0x0074, r1
    1598:	06 c0       	rjmp	.+12     	; 0x15a6 <UART_ReceiveChar+0x5e>
		}
		else
		{
			*a_data_ptr = LOW;
    159a:	e9 81       	ldd	r30, Y+1	; 0x01
    159c:	fa 81       	ldd	r31, Y+2	; 0x02
    159e:	10 82       	st	Z, r1
    15a0:	02 c0       	rjmp	.+4      	; 0x15a6 <UART_ReceiveChar+0x5e>
		}
	}
	else
	{
		return NotOk;
    15a2:	1b 82       	std	Y+3, r1	; 0x03
    15a4:	02 c0       	rjmp	.+4      	; 0x15aa <UART_ReceiveChar+0x62>
	}
	return Ok;
    15a6:	81 e0       	ldi	r24, 0x01	; 1
    15a8:	8b 83       	std	Y+3, r24	; 0x03
    15aa:	8b 81       	ldd	r24, Y+3	; 0x03
}
    15ac:	0f 90       	pop	r0
    15ae:	0f 90       	pop	r0
    15b0:	0f 90       	pop	r0
    15b2:	cf 91       	pop	r28
    15b4:	df 91       	pop	r29
    15b6:	08 95       	ret

000015b8 <UART_Send>:
 * Notes:			you should add # after your string to transmit it
 * 					your string will not be transmitted if you don't add #.
 *******************************************************************************/

Status UART_Send(const uint8 * a_data_ptr)
{
    15b8:	df 93       	push	r29
    15ba:	cf 93       	push	r28
    15bc:	00 d0       	rcall	.+0      	; 0x15be <UART_Send+0x6>
    15be:	00 d0       	rcall	.+0      	; 0x15c0 <UART_Send+0x8>
    15c0:	cd b7       	in	r28, 0x3d	; 61
    15c2:	de b7       	in	r29, 0x3e	; 62
    15c4:	9b 83       	std	Y+3, r25	; 0x03
    15c6:	8a 83       	std	Y+2, r24	; 0x02
	uint8 index = LOW;
    15c8:	19 82       	std	Y+1, r1	; 0x01
	if(UART_Config.Udr  == UART_UdrDisabled)
    15ca:	80 91 6d 00 	lds	r24, 0x006D
    15ce:	88 23       	and	r24, r24
    15d0:	d9 f4       	brne	.+54     	; 0x1608 <UART_Send+0x50>
    15d2:	0e c0       	rjmp	.+28     	; 0x15f0 <UART_Send+0x38>
	{
		while(a_data_ptr[index] != '\0')
		{
			UART_SendChar(a_data_ptr[index]);
    15d4:	89 81       	ldd	r24, Y+1	; 0x01
    15d6:	28 2f       	mov	r18, r24
    15d8:	30 e0       	ldi	r19, 0x00	; 0
    15da:	8a 81       	ldd	r24, Y+2	; 0x02
    15dc:	9b 81       	ldd	r25, Y+3	; 0x03
    15de:	fc 01       	movw	r30, r24
    15e0:	e2 0f       	add	r30, r18
    15e2:	f3 1f       	adc	r31, r19
    15e4:	80 81       	ld	r24, Z
    15e6:	0e 94 7a 0a 	call	0x14f4	; 0x14f4 <UART_SendChar>
			index++;
    15ea:	89 81       	ldd	r24, Y+1	; 0x01
    15ec:	8f 5f       	subi	r24, 0xFF	; 255
    15ee:	89 83       	std	Y+1, r24	; 0x01
Status UART_Send(const uint8 * a_data_ptr)
{
	uint8 index = LOW;
	if(UART_Config.Udr  == UART_UdrDisabled)
	{
		while(a_data_ptr[index] != '\0')
    15f0:	89 81       	ldd	r24, Y+1	; 0x01
    15f2:	28 2f       	mov	r18, r24
    15f4:	30 e0       	ldi	r19, 0x00	; 0
    15f6:	8a 81       	ldd	r24, Y+2	; 0x02
    15f8:	9b 81       	ldd	r25, Y+3	; 0x03
    15fa:	fc 01       	movw	r30, r24
    15fc:	e2 0f       	add	r30, r18
    15fe:	f3 1f       	adc	r31, r19
    1600:	80 81       	ld	r24, Z
    1602:	88 23       	and	r24, r24
    1604:	39 f7       	brne	.-50     	; 0x15d4 <UART_Send+0x1c>
    1606:	22 c0       	rjmp	.+68     	; 0x164c <UART_Send+0x94>
		{
			UART_SendChar(a_data_ptr[index]);
			index++;
		}
	}
	else if(UART_Config.Udr == UART_UdrEn)
    1608:	80 91 6d 00 	lds	r24, 0x006D
    160c:	81 30       	cpi	r24, 0x01	; 1
    160e:	e1 f4       	brne	.+56     	; 0x1648 <UART_Send+0x90>
	{
		g_index = LOW;
    1610:	10 92 73 00 	sts	0x0073, r1
    1614:	0c c0       	rjmp	.+24     	; 0x162e <UART_Send+0x76>
		while(a_data_ptr[g_index] != '\0')
		{
			UART_SendChar(a_data_ptr[g_index]);
    1616:	80 91 73 00 	lds	r24, 0x0073
    161a:	28 2f       	mov	r18, r24
    161c:	30 e0       	ldi	r19, 0x00	; 0
    161e:	8a 81       	ldd	r24, Y+2	; 0x02
    1620:	9b 81       	ldd	r25, Y+3	; 0x03
    1622:	fc 01       	movw	r30, r24
    1624:	e2 0f       	add	r30, r18
    1626:	f3 1f       	adc	r31, r19
    1628:	80 81       	ld	r24, Z
    162a:	0e 94 7a 0a 	call	0x14f4	; 0x14f4 <UART_SendChar>
		}
	}
	else if(UART_Config.Udr == UART_UdrEn)
	{
		g_index = LOW;
		while(a_data_ptr[g_index] != '\0')
    162e:	80 91 73 00 	lds	r24, 0x0073
    1632:	28 2f       	mov	r18, r24
    1634:	30 e0       	ldi	r19, 0x00	; 0
    1636:	8a 81       	ldd	r24, Y+2	; 0x02
    1638:	9b 81       	ldd	r25, Y+3	; 0x03
    163a:	fc 01       	movw	r30, r24
    163c:	e2 0f       	add	r30, r18
    163e:	f3 1f       	adc	r31, r19
    1640:	80 81       	ld	r24, Z
    1642:	88 23       	and	r24, r24
    1644:	41 f7       	brne	.-48     	; 0x1616 <UART_Send+0x5e>
    1646:	02 c0       	rjmp	.+4      	; 0x164c <UART_Send+0x94>
			UART_SendChar(a_data_ptr[g_index]);
		}
	}
	else
	{
		return NotOk;
    1648:	1c 82       	std	Y+4, r1	; 0x04
    164a:	02 c0       	rjmp	.+4      	; 0x1650 <UART_Send+0x98>
	}

	return Ok;
    164c:	81 e0       	ldi	r24, 0x01	; 1
    164e:	8c 83       	std	Y+4, r24	; 0x04
    1650:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1652:	0f 90       	pop	r0
    1654:	0f 90       	pop	r0
    1656:	0f 90       	pop	r0
    1658:	0f 90       	pop	r0
    165a:	cf 91       	pop	r28
    165c:	df 91       	pop	r29
    165e:	08 95       	ret

00001660 <UART_Receive>:
 *
 * Return:			Status to check function execution
 *******************************************************************************/

Status UART_Receive(uint8 * a_data_ptr)
{
    1660:	df 93       	push	r29
    1662:	cf 93       	push	r28
    1664:	00 d0       	rcall	.+0      	; 0x1666 <UART_Receive+0x6>
    1666:	0f 92       	push	r0
    1668:	cd b7       	in	r28, 0x3d	; 61
    166a:	de b7       	in	r29, 0x3e	; 62
    166c:	9a 83       	std	Y+2, r25	; 0x02
    166e:	89 83       	std	Y+1, r24	; 0x01
	static uint8 loop_index = 0;

	if (UART_Config.RxInt == UART_RxIntDisabled)
    1670:	80 91 6c 00 	lds	r24, 0x006C
    1674:	88 23       	and	r24, r24
    1676:	c1 f4       	brne	.+48     	; 0x16a8 <UART_Receive+0x48>
    1678:	0f c0       	rjmp	.+30     	; 0x1698 <UART_Receive+0x38>
	{
		while(UART_UDR != '#'){
			UART_ReceiveChar(&a_data_ptr[loop_index]);
    167a:	80 91 75 00 	lds	r24, 0x0075
    167e:	28 2f       	mov	r18, r24
    1680:	30 e0       	ldi	r19, 0x00	; 0
    1682:	89 81       	ldd	r24, Y+1	; 0x01
    1684:	9a 81       	ldd	r25, Y+2	; 0x02
    1686:	82 0f       	add	r24, r18
    1688:	93 1f       	adc	r25, r19
    168a:	0e 94 a4 0a 	call	0x1548	; 0x1548 <UART_ReceiveChar>
			loop_index++;
    168e:	80 91 75 00 	lds	r24, 0x0075
    1692:	8f 5f       	subi	r24, 0xFF	; 255
    1694:	80 93 75 00 	sts	0x0075, r24
{
	static uint8 loop_index = 0;

	if (UART_Config.RxInt == UART_RxIntDisabled)
	{
		while(UART_UDR != '#'){
    1698:	ec e2       	ldi	r30, 0x2C	; 44
    169a:	f0 e0       	ldi	r31, 0x00	; 0
    169c:	80 81       	ld	r24, Z
    169e:	83 32       	cpi	r24, 0x23	; 35
    16a0:	61 f7       	brne	.-40     	; 0x167a <UART_Receive+0x1a>
			UART_ReceiveChar(&a_data_ptr[loop_index]);
			loop_index++;
		}
		loop_index=0;
    16a2:	10 92 75 00 	sts	0x0075, r1
    16a6:	2a c0       	rjmp	.+84     	; 0x16fc <UART_Receive+0x9c>
	}
	else if(UART_Config.RxInt == UART_RxIntEn)
    16a8:	80 91 6c 00 	lds	r24, 0x006C
    16ac:	81 30       	cpi	r24, 0x01	; 1
    16ae:	21 f5       	brne	.+72     	; 0x16f8 <UART_Receive+0x98>
	{
		/* ISR will be executed */
		if(UART_UDR != '#'){
    16b0:	ec e2       	ldi	r30, 0x2C	; 44
    16b2:	f0 e0       	ldi	r31, 0x00	; 0
    16b4:	80 81       	ld	r24, Z
    16b6:	83 32       	cpi	r24, 0x23	; 35
    16b8:	e1 f0       	breq	.+56     	; 0x16f2 <UART_Receive+0x92>
			UART_ReceiveChar(&a_data_ptr[loop_index]);
    16ba:	80 91 75 00 	lds	r24, 0x0075
    16be:	28 2f       	mov	r18, r24
    16c0:	30 e0       	ldi	r19, 0x00	; 0
    16c2:	89 81       	ldd	r24, Y+1	; 0x01
    16c4:	9a 81       	ldd	r25, Y+2	; 0x02
    16c6:	82 0f       	add	r24, r18
    16c8:	93 1f       	adc	r25, r19
    16ca:	0e 94 a4 0a 	call	0x1548	; 0x1548 <UART_ReceiveChar>
			/* Garbage value detection */
			if (a_data_ptr[loop_index] != LOW)
    16ce:	80 91 75 00 	lds	r24, 0x0075
    16d2:	28 2f       	mov	r18, r24
    16d4:	30 e0       	ldi	r19, 0x00	; 0
    16d6:	89 81       	ldd	r24, Y+1	; 0x01
    16d8:	9a 81       	ldd	r25, Y+2	; 0x02
    16da:	fc 01       	movw	r30, r24
    16dc:	e2 0f       	add	r30, r18
    16de:	f3 1f       	adc	r31, r19
    16e0:	80 81       	ld	r24, Z
    16e2:	88 23       	and	r24, r24
    16e4:	59 f0       	breq	.+22     	; 0x16fc <UART_Receive+0x9c>
			{
				loop_index++;
    16e6:	80 91 75 00 	lds	r24, 0x0075
    16ea:	8f 5f       	subi	r24, 0xFF	; 255
    16ec:	80 93 75 00 	sts	0x0075, r24
    16f0:	05 c0       	rjmp	.+10     	; 0x16fc <UART_Receive+0x9c>
			}
		}
		else
		{
			loop_index=0;
    16f2:	10 92 75 00 	sts	0x0075, r1
    16f6:	02 c0       	rjmp	.+4      	; 0x16fc <UART_Receive+0x9c>
		}
	}
	else
	{
		return NotOk;
    16f8:	1b 82       	std	Y+3, r1	; 0x03
    16fa:	02 c0       	rjmp	.+4      	; 0x1700 <UART_Receive+0xa0>
	}
	return Ok;
    16fc:	81 e0       	ldi	r24, 0x01	; 1
    16fe:	8b 83       	std	Y+3, r24	; 0x03
    1700:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1702:	0f 90       	pop	r0
    1704:	0f 90       	pop	r0
    1706:	0f 90       	pop	r0
    1708:	cf 91       	pop	r28
    170a:	df 91       	pop	r29
    170c:	08 95       	ret

0000170e <UART_Start>:
 *
 * Return:			Status to check function execution
 *******************************************************************************/

Status UART_Start(void)
{
    170e:	df 93       	push	r29
    1710:	cf 93       	push	r28
    1712:	0f 92       	push	r0
    1714:	cd b7       	in	r28, 0x3d	; 61
    1716:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UART_UCSRB,UART_TXEN);
    1718:	aa e2       	ldi	r26, 0x2A	; 42
    171a:	b0 e0       	ldi	r27, 0x00	; 0
    171c:	ea e2       	ldi	r30, 0x2A	; 42
    171e:	f0 e0       	ldi	r31, 0x00	; 0
    1720:	80 81       	ld	r24, Z
    1722:	88 60       	ori	r24, 0x08	; 8
    1724:	8c 93       	st	X, r24
	SET_BIT(UART_UCSRB,UART_RXEN);
    1726:	aa e2       	ldi	r26, 0x2A	; 42
    1728:	b0 e0       	ldi	r27, 0x00	; 0
    172a:	ea e2       	ldi	r30, 0x2A	; 42
    172c:	f0 e0       	ldi	r31, 0x00	; 0
    172e:	80 81       	ld	r24, Z
    1730:	80 61       	ori	r24, 0x10	; 16
    1732:	8c 93       	st	X, r24

	if(UART_Config.TxInt  == UART_TxIntDisabled)
    1734:	80 91 6b 00 	lds	r24, 0x006B
    1738:	88 23       	and	r24, r24
    173a:	41 f4       	brne	.+16     	; 0x174c <UART_Start+0x3e>
	{
		CLEAR_BIT(UART_UCSRB,UART_TXCIE);
    173c:	aa e2       	ldi	r26, 0x2A	; 42
    173e:	b0 e0       	ldi	r27, 0x00	; 0
    1740:	ea e2       	ldi	r30, 0x2A	; 42
    1742:	f0 e0       	ldi	r31, 0x00	; 0
    1744:	80 81       	ld	r24, Z
    1746:	8f 7b       	andi	r24, 0xBF	; 191
    1748:	8c 93       	st	X, r24
    174a:	15 c0       	rjmp	.+42     	; 0x1776 <UART_Start+0x68>
	}
	else if(UART_Config.TxInt  == UART_TxIntEn)
    174c:	80 91 6b 00 	lds	r24, 0x006B
    1750:	81 30       	cpi	r24, 0x01	; 1
    1752:	79 f4       	brne	.+30     	; 0x1772 <UART_Start+0x64>
	{
		SET_BIT(UART_UCSRB,UART_TXCIE);
    1754:	aa e2       	ldi	r26, 0x2A	; 42
    1756:	b0 e0       	ldi	r27, 0x00	; 0
    1758:	ea e2       	ldi	r30, 0x2A	; 42
    175a:	f0 e0       	ldi	r31, 0x00	; 0
    175c:	80 81       	ld	r24, Z
    175e:	80 64       	ori	r24, 0x40	; 64
    1760:	8c 93       	st	X, r24
		SET_BIT(SREG,7);
    1762:	af e5       	ldi	r26, 0x5F	; 95
    1764:	b0 e0       	ldi	r27, 0x00	; 0
    1766:	ef e5       	ldi	r30, 0x5F	; 95
    1768:	f0 e0       	ldi	r31, 0x00	; 0
    176a:	80 81       	ld	r24, Z
    176c:	80 68       	ori	r24, 0x80	; 128
    176e:	8c 93       	st	X, r24
    1770:	02 c0       	rjmp	.+4      	; 0x1776 <UART_Start+0x68>
	}
	else
	{
		return NotOk;
    1772:	19 82       	std	Y+1, r1	; 0x01
    1774:	44 c0       	rjmp	.+136    	; 0x17fe <UART_Start+0xf0>
	}

	if(UART_Config.Udr == UART_UdrDisabled)
    1776:	80 91 6d 00 	lds	r24, 0x006D
    177a:	88 23       	and	r24, r24
    177c:	41 f4       	brne	.+16     	; 0x178e <UART_Start+0x80>
	{
		CLEAR_BIT(UART_UCSRB,UART_UDRIE);
    177e:	aa e2       	ldi	r26, 0x2A	; 42
    1780:	b0 e0       	ldi	r27, 0x00	; 0
    1782:	ea e2       	ldi	r30, 0x2A	; 42
    1784:	f0 e0       	ldi	r31, 0x00	; 0
    1786:	80 81       	ld	r24, Z
    1788:	8f 7d       	andi	r24, 0xDF	; 223
    178a:	8c 93       	st	X, r24
    178c:	15 c0       	rjmp	.+42     	; 0x17b8 <UART_Start+0xaa>
	}
	else if(UART_Config.Udr  == UART_UdrEn)
    178e:	80 91 6d 00 	lds	r24, 0x006D
    1792:	81 30       	cpi	r24, 0x01	; 1
    1794:	79 f4       	brne	.+30     	; 0x17b4 <UART_Start+0xa6>
	{
		SET_BIT(UART_UCSRB,UART_UDRIE);
    1796:	aa e2       	ldi	r26, 0x2A	; 42
    1798:	b0 e0       	ldi	r27, 0x00	; 0
    179a:	ea e2       	ldi	r30, 0x2A	; 42
    179c:	f0 e0       	ldi	r31, 0x00	; 0
    179e:	80 81       	ld	r24, Z
    17a0:	80 62       	ori	r24, 0x20	; 32
    17a2:	8c 93       	st	X, r24
		SET_BIT(SREG,7);
    17a4:	af e5       	ldi	r26, 0x5F	; 95
    17a6:	b0 e0       	ldi	r27, 0x00	; 0
    17a8:	ef e5       	ldi	r30, 0x5F	; 95
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	80 81       	ld	r24, Z
    17ae:	80 68       	ori	r24, 0x80	; 128
    17b0:	8c 93       	st	X, r24
    17b2:	02 c0       	rjmp	.+4      	; 0x17b8 <UART_Start+0xaa>
	}
	else
	{
		return NotOk;
    17b4:	19 82       	std	Y+1, r1	; 0x01
    17b6:	23 c0       	rjmp	.+70     	; 0x17fe <UART_Start+0xf0>
	}

	if(UART_Config.RxInt  == UART_RxIntDisabled)
    17b8:	80 91 6c 00 	lds	r24, 0x006C
    17bc:	88 23       	and	r24, r24
    17be:	41 f4       	brne	.+16     	; 0x17d0 <UART_Start+0xc2>
	{
		CLEAR_BIT(UART_UCSRB,UART_RXCIE);
    17c0:	aa e2       	ldi	r26, 0x2A	; 42
    17c2:	b0 e0       	ldi	r27, 0x00	; 0
    17c4:	ea e2       	ldi	r30, 0x2A	; 42
    17c6:	f0 e0       	ldi	r31, 0x00	; 0
    17c8:	80 81       	ld	r24, Z
    17ca:	8f 77       	andi	r24, 0x7F	; 127
    17cc:	8c 93       	st	X, r24
    17ce:	15 c0       	rjmp	.+42     	; 0x17fa <UART_Start+0xec>
	}
	else if(UART_Config.RxInt  == UART_RxIntEn)
    17d0:	80 91 6c 00 	lds	r24, 0x006C
    17d4:	81 30       	cpi	r24, 0x01	; 1
    17d6:	79 f4       	brne	.+30     	; 0x17f6 <UART_Start+0xe8>
	{
		SET_BIT(UART_UCSRB,UART_RXCIE);
    17d8:	aa e2       	ldi	r26, 0x2A	; 42
    17da:	b0 e0       	ldi	r27, 0x00	; 0
    17dc:	ea e2       	ldi	r30, 0x2A	; 42
    17de:	f0 e0       	ldi	r31, 0x00	; 0
    17e0:	80 81       	ld	r24, Z
    17e2:	80 68       	ori	r24, 0x80	; 128
    17e4:	8c 93       	st	X, r24
		SET_BIT(SREG,7);
    17e6:	af e5       	ldi	r26, 0x5F	; 95
    17e8:	b0 e0       	ldi	r27, 0x00	; 0
    17ea:	ef e5       	ldi	r30, 0x5F	; 95
    17ec:	f0 e0       	ldi	r31, 0x00	; 0
    17ee:	80 81       	ld	r24, Z
    17f0:	80 68       	ori	r24, 0x80	; 128
    17f2:	8c 93       	st	X, r24
    17f4:	02 c0       	rjmp	.+4      	; 0x17fa <UART_Start+0xec>
	}
	else
	{
		return NotOk;
    17f6:	19 82       	std	Y+1, r1	; 0x01
    17f8:	02 c0       	rjmp	.+4      	; 0x17fe <UART_Start+0xf0>
	}
	return Ok;
    17fa:	81 e0       	ldi	r24, 0x01	; 1
    17fc:	89 83       	std	Y+1, r24	; 0x01
    17fe:	89 81       	ldd	r24, Y+1	; 0x01
}
    1800:	0f 90       	pop	r0
    1802:	cf 91       	pop	r28
    1804:	df 91       	pop	r29
    1806:	08 95       	ret

00001808 <UART_Stop>:
 *
 * Return:			Status to check function execution
 *******************************************************************************/

Status UART_Stop(void)
{
    1808:	df 93       	push	r29
    180a:	cf 93       	push	r28
    180c:	cd b7       	in	r28, 0x3d	; 61
    180e:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(UART_UCSRB,UART_TXEN);
    1810:	aa e2       	ldi	r26, 0x2A	; 42
    1812:	b0 e0       	ldi	r27, 0x00	; 0
    1814:	ea e2       	ldi	r30, 0x2A	; 42
    1816:	f0 e0       	ldi	r31, 0x00	; 0
    1818:	80 81       	ld	r24, Z
    181a:	87 7f       	andi	r24, 0xF7	; 247
    181c:	8c 93       	st	X, r24
	CLEAR_BIT(UART_UCSRB,UART_RXEN);
    181e:	aa e2       	ldi	r26, 0x2A	; 42
    1820:	b0 e0       	ldi	r27, 0x00	; 0
    1822:	ea e2       	ldi	r30, 0x2A	; 42
    1824:	f0 e0       	ldi	r31, 0x00	; 0
    1826:	80 81       	ld	r24, Z
    1828:	8f 7e       	andi	r24, 0xEF	; 239
    182a:	8c 93       	st	X, r24
	CLEAR_BIT(UART_UCSRB,UART_UDRIE);
    182c:	aa e2       	ldi	r26, 0x2A	; 42
    182e:	b0 e0       	ldi	r27, 0x00	; 0
    1830:	ea e2       	ldi	r30, 0x2A	; 42
    1832:	f0 e0       	ldi	r31, 0x00	; 0
    1834:	80 81       	ld	r24, Z
    1836:	8f 7d       	andi	r24, 0xDF	; 223
    1838:	8c 93       	st	X, r24
	CLEAR_BIT(UART_UCSRB,UART_TXCIE);
    183a:	aa e2       	ldi	r26, 0x2A	; 42
    183c:	b0 e0       	ldi	r27, 0x00	; 0
    183e:	ea e2       	ldi	r30, 0x2A	; 42
    1840:	f0 e0       	ldi	r31, 0x00	; 0
    1842:	80 81       	ld	r24, Z
    1844:	8f 7b       	andi	r24, 0xBF	; 191
    1846:	8c 93       	st	X, r24
	CLEAR_BIT(UART_UCSRB,UART_RXCIE);
    1848:	aa e2       	ldi	r26, 0x2A	; 42
    184a:	b0 e0       	ldi	r27, 0x00	; 0
    184c:	ea e2       	ldi	r30, 0x2A	; 42
    184e:	f0 e0       	ldi	r31, 0x00	; 0
    1850:	80 81       	ld	r24, Z
    1852:	8f 77       	andi	r24, 0x7F	; 127
    1854:	8c 93       	st	X, r24

	return Ok;
    1856:	81 e0       	ldi	r24, 0x01	; 1
}
    1858:	cf 91       	pop	r28
    185a:	df 91       	pop	r29
    185c:	08 95       	ret

0000185e <__udivmodsi4>:
    185e:	a1 e2       	ldi	r26, 0x21	; 33
    1860:	1a 2e       	mov	r1, r26
    1862:	aa 1b       	sub	r26, r26
    1864:	bb 1b       	sub	r27, r27
    1866:	fd 01       	movw	r30, r26
    1868:	0d c0       	rjmp	.+26     	; 0x1884 <__udivmodsi4_ep>

0000186a <__udivmodsi4_loop>:
    186a:	aa 1f       	adc	r26, r26
    186c:	bb 1f       	adc	r27, r27
    186e:	ee 1f       	adc	r30, r30
    1870:	ff 1f       	adc	r31, r31
    1872:	a2 17       	cp	r26, r18
    1874:	b3 07       	cpc	r27, r19
    1876:	e4 07       	cpc	r30, r20
    1878:	f5 07       	cpc	r31, r21
    187a:	20 f0       	brcs	.+8      	; 0x1884 <__udivmodsi4_ep>
    187c:	a2 1b       	sub	r26, r18
    187e:	b3 0b       	sbc	r27, r19
    1880:	e4 0b       	sbc	r30, r20
    1882:	f5 0b       	sbc	r31, r21

00001884 <__udivmodsi4_ep>:
    1884:	66 1f       	adc	r22, r22
    1886:	77 1f       	adc	r23, r23
    1888:	88 1f       	adc	r24, r24
    188a:	99 1f       	adc	r25, r25
    188c:	1a 94       	dec	r1
    188e:	69 f7       	brne	.-38     	; 0x186a <__udivmodsi4_loop>
    1890:	60 95       	com	r22
    1892:	70 95       	com	r23
    1894:	80 95       	com	r24
    1896:	90 95       	com	r25
    1898:	9b 01       	movw	r18, r22
    189a:	ac 01       	movw	r20, r24
    189c:	bd 01       	movw	r22, r26
    189e:	cf 01       	movw	r24, r30
    18a0:	08 95       	ret

000018a2 <__prologue_saves__>:
    18a2:	2f 92       	push	r2
    18a4:	3f 92       	push	r3
    18a6:	4f 92       	push	r4
    18a8:	5f 92       	push	r5
    18aa:	6f 92       	push	r6
    18ac:	7f 92       	push	r7
    18ae:	8f 92       	push	r8
    18b0:	9f 92       	push	r9
    18b2:	af 92       	push	r10
    18b4:	bf 92       	push	r11
    18b6:	cf 92       	push	r12
    18b8:	df 92       	push	r13
    18ba:	ef 92       	push	r14
    18bc:	ff 92       	push	r15
    18be:	0f 93       	push	r16
    18c0:	1f 93       	push	r17
    18c2:	cf 93       	push	r28
    18c4:	df 93       	push	r29
    18c6:	cd b7       	in	r28, 0x3d	; 61
    18c8:	de b7       	in	r29, 0x3e	; 62
    18ca:	ca 1b       	sub	r28, r26
    18cc:	db 0b       	sbc	r29, r27
    18ce:	0f b6       	in	r0, 0x3f	; 63
    18d0:	f8 94       	cli
    18d2:	de bf       	out	0x3e, r29	; 62
    18d4:	0f be       	out	0x3f, r0	; 63
    18d6:	cd bf       	out	0x3d, r28	; 61
    18d8:	09 94       	ijmp

000018da <__epilogue_restores__>:
    18da:	2a 88       	ldd	r2, Y+18	; 0x12
    18dc:	39 88       	ldd	r3, Y+17	; 0x11
    18de:	48 88       	ldd	r4, Y+16	; 0x10
    18e0:	5f 84       	ldd	r5, Y+15	; 0x0f
    18e2:	6e 84       	ldd	r6, Y+14	; 0x0e
    18e4:	7d 84       	ldd	r7, Y+13	; 0x0d
    18e6:	8c 84       	ldd	r8, Y+12	; 0x0c
    18e8:	9b 84       	ldd	r9, Y+11	; 0x0b
    18ea:	aa 84       	ldd	r10, Y+10	; 0x0a
    18ec:	b9 84       	ldd	r11, Y+9	; 0x09
    18ee:	c8 84       	ldd	r12, Y+8	; 0x08
    18f0:	df 80       	ldd	r13, Y+7	; 0x07
    18f2:	ee 80       	ldd	r14, Y+6	; 0x06
    18f4:	fd 80       	ldd	r15, Y+5	; 0x05
    18f6:	0c 81       	ldd	r16, Y+4	; 0x04
    18f8:	1b 81       	ldd	r17, Y+3	; 0x03
    18fa:	aa 81       	ldd	r26, Y+2	; 0x02
    18fc:	b9 81       	ldd	r27, Y+1	; 0x01
    18fe:	ce 0f       	add	r28, r30
    1900:	d1 1d       	adc	r29, r1
    1902:	0f b6       	in	r0, 0x3f	; 63
    1904:	f8 94       	cli
    1906:	de bf       	out	0x3e, r29	; 62
    1908:	0f be       	out	0x3f, r0	; 63
    190a:	cd bf       	out	0x3d, r28	; 61
    190c:	ed 01       	movw	r28, r26
    190e:	08 95       	ret

00001910 <_exit>:
    1910:	f8 94       	cli

00001912 <__stop_program>:
    1912:	ff cf       	rjmp	.-2      	; 0x1912 <__stop_program>
