

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 12 16:21:02 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.30|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  241|  241|  241|  241|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row            |  240|  240|        80|          -|          -|     3|    no    |
        | + Col           |   78|   78|        26|          -|          -|     3|    no    |
        |  ++ Product     |   24|   24|         8|          -|          -|     3|    no    |
        |   +++ Product2  |    6|    6|         2|          -|          -|     3|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     180|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      88|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     104|
|Register         |        -|      -|      61|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|      61|     372|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |conv2d_mux_255_8_bkb_U1  |conv2d_mux_255_8_bkb  |        0|      0|  0|  44|
    |conv2d_mux_94_8_1_1_U2   |conv2d_mux_94_8_1_1   |        0|      0|  0|  44|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  88|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv2d_mac_muladdcud_U3  |conv2d_mac_muladdcud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_381_p2        |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_419_p2        |     +    |      0|  0|  10|           2|           1|
    |ki_1_fu_449_p2       |     +    |      0|  0|  10|           2|           1|
    |kj_1_fu_500_p2       |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_519_p2       |     +    |      0|  0|  13|           4|           4|
    |tmp_18_fu_533_p26    |     +    |      0|  0|  15|           5|           5|
    |tmp_21_fu_598_p10    |     +    |      0|  0|  13|           4|           4|
    |tmp_22_fu_429_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_2_fu_510_p2      |     +    |      0|  0|  12|           3|           3|
    |tmp_7_fu_459_p2      |     +    |      0|  0|  12|           3|           3|
    |tmp_11_fu_403_p2     |     -    |      0|  0|  15|           5|           5|
    |tmp_16_fu_488_p2     |     -    |      0|  0|  13|           4|           4|
    |exitcond1_fu_443_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_413_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_375_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_494_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 180|          49|          45|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  38|          7|    1|          7|
    |i_reg_331     |   9|          2|    2|          4|
    |j_reg_342     |   9|          2|    2|          4|
    |ki_reg_353    |   9|          2|    2|          4|
    |kj_reg_364    |   9|          2|    2|          4|
    |res_address0  |  15|          3|    4|         12|
    |res_d0        |  15|          3|   16|         48|
    +--------------+----+-----------+-----+-----------+
    |Total         | 104|         21|   29|         83|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  6|   0|    6|          0|
    |i_1_reg_640          |  2|   0|    2|          0|
    |i_reg_331            |  2|   0|    2|          0|
    |j_1_reg_658          |  2|   0|    2|          0|
    |j_reg_342            |  2|   0|    2|          0|
    |ki_1_reg_676         |  2|   0|    2|          0|
    |ki_reg_353           |  2|   0|    2|          0|
    |kj_1_reg_699         |  2|   0|    2|          0|
    |kj_reg_364           |  2|   0|    2|          0|
    |p_shl5_reg_686       |  3|   0|    5|          2|
    |res_addr_reg_663     |  4|   0|    4|          0|
    |tmp_11_cast_reg_681  |  3|   0|    4|          1|
    |tmp_11_reg_645       |  5|   0|    5|          0|
    |tmp_16_reg_691       |  4|   0|    4|          0|
    |tmp_18_reg_704       |  8|   0|    8|          0|
    |tmp_1_reg_650        |  2|   0|    3|          1|
    |tmp_21_reg_709       |  8|   0|    8|          0|
    |tmp_4_reg_668        |  2|   0|    3|          1|
    +---------------------+---+----+-----+-----------+
    |Total                | 61|   0|   66|          5|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    conv2d    | return value |
|a_0_0         |  in |    8|   ap_none  |     a_0_0    |    pointer   |
|a_0_1         |  in |    8|   ap_none  |     a_0_1    |    pointer   |
|a_0_2         |  in |    8|   ap_none  |     a_0_2    |    pointer   |
|a_0_3         |  in |    8|   ap_none  |     a_0_3    |    pointer   |
|a_0_4         |  in |    8|   ap_none  |     a_0_4    |    pointer   |
|a_1_0         |  in |    8|   ap_none  |     a_1_0    |    pointer   |
|a_1_1         |  in |    8|   ap_none  |     a_1_1    |    pointer   |
|a_1_2         |  in |    8|   ap_none  |     a_1_2    |    pointer   |
|a_1_3         |  in |    8|   ap_none  |     a_1_3    |    pointer   |
|a_1_4         |  in |    8|   ap_none  |     a_1_4    |    pointer   |
|a_2_0         |  in |    8|   ap_none  |     a_2_0    |    pointer   |
|a_2_1         |  in |    8|   ap_none  |     a_2_1    |    pointer   |
|a_2_2         |  in |    8|   ap_none  |     a_2_2    |    pointer   |
|a_2_3         |  in |    8|   ap_none  |     a_2_3    |    pointer   |
|a_2_4         |  in |    8|   ap_none  |     a_2_4    |    pointer   |
|a_3_0         |  in |    8|   ap_none  |     a_3_0    |    pointer   |
|a_3_1         |  in |    8|   ap_none  |     a_3_1    |    pointer   |
|a_3_2         |  in |    8|   ap_none  |     a_3_2    |    pointer   |
|a_3_3         |  in |    8|   ap_none  |     a_3_3    |    pointer   |
|a_3_4         |  in |    8|   ap_none  |     a_3_4    |    pointer   |
|a_4_0         |  in |    8|   ap_none  |     a_4_0    |    pointer   |
|a_4_1         |  in |    8|   ap_none  |     a_4_1    |    pointer   |
|a_4_2         |  in |    8|   ap_none  |     a_4_2    |    pointer   |
|a_4_3         |  in |    8|   ap_none  |     a_4_3    |    pointer   |
|a_4_4         |  in |    8|   ap_none  |     a_4_4    |    pointer   |
|b_0_0         |  in |    8|   ap_none  |     b_0_0    |    pointer   |
|b_0_1         |  in |    8|   ap_none  |     b_0_1    |    pointer   |
|b_0_2         |  in |    8|   ap_none  |     b_0_2    |    pointer   |
|b_1_0         |  in |    8|   ap_none  |     b_1_0    |    pointer   |
|b_1_1         |  in |    8|   ap_none  |     b_1_1    |    pointer   |
|b_1_2         |  in |    8|   ap_none  |     b_1_2    |    pointer   |
|b_2_0         |  in |    8|   ap_none  |     b_2_0    |    pointer   |
|b_2_1         |  in |    8|   ap_none  |     b_2_1    |    pointer   |
|b_2_2         |  in |    8|   ap_none  |     b_2_2    |    pointer   |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_q0        |  in |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

