<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2015-2016 autogenerated by moredump.py as part of 'drun prep'.
  Changes made to this file may cause incorrect behaviour and will be lost if it is regenerated.

  XML file defining registers for pmu_conf subsystem moredump
  Chip hash: 03d9


-->

<subsystem xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com ../Registers.xsd"
  name="pmu_conf">
  <block name="apm_baaw" comment="APM Base Address remapper and Access Window (BAAW) configuration registers.">
    <register addr="14c30000" rw_flags="RW" width="4" name="APM_BAAW_START0" comment="24 MSbits for the 36-bit address corresponding to the start of range 0(WLBT CPU programmer's view)"/>
    <register addr="14c30004" rw_flags="RW" width="4" name="APM_BAAW_END0" comment="24 MSbits for the 36-bit address corresponding to the end of range 0(WLBT CPU programmer's view)"/>
    <register addr="14c30008" rw_flags="RW" width="4" name="APM_BAAW_REMAP0" comment="24 MSbits for the 36-bit address corresponding to the start of the range 0(AP CPU programmer's view)"/>
    <register addr="14c3000c" rw_flags="RW" width="4" name="APM_BAAW_ENABLE_DONE0" comment="Control bits for range 0"/>
    <register addr="14c30010" rw_flags="RW" width="4" name="APM_BAAW_START1" comment="24 MSbits for the 36-bit address corresponding to the start of range 1(WLBT CPU programmer's view)"/>
    <register addr="14c30014" rw_flags="RW" width="4" name="APM_BAAW_END1" comment="24 MSbits for the 36-bit address corresponding to the end of range 1(WLBT CPU programmer's view)"/>
    <register addr="14c30018" rw_flags="RW" width="4" name="APM_BAAW_REMAP1" comment="24 MSbits for the 36-bit address corresponding to the start of the range 1(AP CPU programmer's view)"/>
    <register addr="14c3001c" rw_flags="RW" width="4" name="APM_BAAW_ENABLE_DONE1" comment="Control bits for range 1"/>
    <register addr="14c30020" rw_flags="RW" width="4" name="APM_BAAW_START2" comment="24 MSbits for the 36-bit address corresponding to the start of range 2(WLBT CPU programmer's view)"/>
    <register addr="14c30024" rw_flags="RW" width="4" name="APM_BAAW_END2" comment="24 MSbits for the 36-bit address corresponding to the end of range 2(WLBT CPU programmer's view)"/>
    <register addr="14c30028" rw_flags="RW" width="4" name="APM_BAAW_REMAP2" comment="24 MSbits for the 36-bit address corresponding to the start of the range 2(AP CPU programmer's view)"/>
    <register addr="14c3002c" rw_flags="RW" width="4" name="APM_BAAW_ENABLE_DONE2" comment="Control bits for range 2"/>
    <register addr="14c30030" rw_flags="RW" width="4" name="APM_BAAW_START3" comment="24 MSbits for the 36-bit address corresponding to the start of range 3(WLBT CPU programmer's view)"/>
    <register addr="14c30034" rw_flags="RW" width="4" name="APM_BAAW_END3" comment="24 MSbits for the 36-bit address corresponding to the end of range 3(WLBT CPU programmer's view)"/>
    <register addr="14c30038" rw_flags="RW" width="4" name="APM_BAAW_REMAP3" comment="24 MSbits for the 36-bit address corresponding to the start of the range 3(AP CPU programmer's view)"/>
    <register addr="14c3003c" rw_flags="RW" width="4" name="APM_BAAW_ENABLE_DONE3" comment="Control bits for range 3"/>
    <register addr="14c30040" rw_flags="RW" width="4" name="APM_BAAW_START4" comment="24 MSbits for the 36-bit address corresponding to the start of range 4(WLBT CPU programmer's view)"/>
    <register addr="14c30044" rw_flags="RW" width="4" name="APM_BAAW_END4" comment="24 MSbits for the 36-bit address corresponding to the end of range 4(WLBT CPU programmer's view)"/>
    <register addr="14c30048" rw_flags="RW" width="4" name="APM_BAAW_REMAP4" comment="24 MSbits for the 36-bit address corresponding to the start of the range 4(AP CPU programmer's view)"/>
    <register addr="14c3004c" rw_flags="RW" width="4" name="APM_BAAW_ENABLE_DONE4" comment="Control bits for range 4"/>
    <register addr="14c30050" rw_flags="RW" width="4" name="APM_BAAW_START5" comment="24 MSbits for the 36-bit address corresponding to the start of range 4(WLBT CPU programmer's view)"/>
    <register addr="14c30054" rw_flags="RW" width="4" name="APM_BAAW_END5" comment="24 MSbits for the 36-bit address corresponding to the end of range 4(WLBT CPU programmer's view)"/>
    <register addr="14c30058" rw_flags="RW" width="4" name="APM_BAAW_REMAP5" comment="24 MSbits for the 36-bit address corresponding to the start of the range 4(AP CPU programmer's view)"/>
    <register addr="14c3005c" rw_flags="RW" width="4" name="APM_BAAW_ENABLE_DONE5" comment="Control bits for range 4"/>
  </block>
  <block name="mif_baaw" comment="MIF Base Address remapper and Access Window (BAAW) configuration registers.">
    <register addr="14c20000" rw_flags="RW" width="4" name="MIF_BAAW_START0" comment="24 MSbits for the 36-bit address corresponding to the start of range 0(WLBT CPU programmer's view)"/>
    <register addr="14c20004" rw_flags="RW" width="4" name="MIF_BAAW_END0" comment="24 MSbits for the 36-bit address corresponding to the end of range 0(WLBT CPU programmer's view)"/>
    <register addr="14c20008" rw_flags="RW" width="4" name="MIF_BAAW_REMAP0" comment="24 MSbits for the 36-bit address corresponding to the start of the range 0(AP CPU programmer's view)"/>
    <register addr="14c2000c" rw_flags="RW" width="4" name="MIF_BAAW_ENABLE_DONE0" comment="Control bits for range 0"/>
    <register addr="14c20010" rw_flags="RW" width="4" name="MIF_BAAW_START1" comment="24 MSbits for the 36-bit address corresponding to the start of range 1(WLBT CPU programmer's view)"/>
    <register addr="14c20014" rw_flags="RW" width="4" name="MIF_BAAW_END1" comment="24 MSbits for the 36-bit address corresponding to the end of range 1(WLBT CPU programmer's view)"/>
    <register addr="14c20018" rw_flags="RW" width="4" name="MIF_BAAW_REMAP1" comment="24 MSbits for the 36-bit address corresponding to the start of the range 1(AP CPU programmer's view)"/>
    <register addr="14c2001c" rw_flags="RW" width="4" name="MIF_BAAW_ENABLE_DONE1" comment="Control bits for range 1"/>
    <register addr="14c20020" rw_flags="RW" width="4" name="MIF_BAAW_START2" comment="24 MSbits for the 36-bit address corresponding to the start of range 2(WLBT CPU programmer's view)"/>
    <register addr="14c20024" rw_flags="RW" width="4" name="MIF_BAAW_END2" comment="24 MSbits for the 36-bit address corresponding to the end of range 2(WLBT CPU programmer's view)"/>
    <register addr="14c20028" rw_flags="RW" width="4" name="MIF_BAAW_REMAP2" comment="24 MSbits for the 36-bit address corresponding to the start of the range 2(AP CPU programmer's view)"/>
    <register addr="14c2002c" rw_flags="RW" width="4" name="MIF_BAAW_ENABLE_DONE2" comment="Control bits for range 2"/>
    <register addr="14c20030" rw_flags="RW" width="4" name="MIF_BAAW_START3" comment="24 MSbits for the 36-bit address corresponding to the start of range 3(WLBT CPU programmer's view)"/>
    <register addr="14c20034" rw_flags="RW" width="4" name="MIF_BAAW_END3" comment="24 MSbits for the 36-bit address corresponding to the end of range 3(WLBT CPU programmer's view)"/>
    <register addr="14c20038" rw_flags="RW" width="4" name="MIF_BAAW_REMAP3" comment="24 MSbits for the 36-bit address corresponding to the start of the range 3(AP CPU programmer's view)"/>
    <register addr="14c2003c" rw_flags="RW" width="4" name="MIF_BAAW_ENABLE_DONE3" comment="Control bits for range 3"/>
    <register addr="14c20040" rw_flags="RW" width="4" name="MIF_BAAW_START4" comment="24 MSbits for the 36-bit address corresponding to the start of range 4(WLBT CPU programmer's view)"/>
    <register addr="14c20044" rw_flags="RW" width="4" name="MIF_BAAW_END4" comment="24 MSbits for the 36-bit address corresponding to the end of range 4(WLBT CPU programmer's view)"/>
    <register addr="14c20048" rw_flags="RW" width="4" name="MIF_BAAW_REMAP4" comment="24 MSbits for the 36-bit address corresponding to the start of the range 4(AP CPU programmer's view)"/>
    <register addr="14c2004c" rw_flags="RW" width="4" name="MIF_BAAW_ENABLE_DONE4" comment="Control bits for range 4"/>
  </block>
  <block name="pmu_boot" comment="Boot source">
    <register addr="14c60000" rw_flags="RW" width="1" name="BOOT_SOURCE" comment="KA RAM access source."/>
    <register addr="14c60004" rw_flags="RW" width="1" name="BOOT_CFG_ACK" comment="Configuration ACK"/>
  </block>
  <block name="pmu_sysreg" comment="SYSREG configuration">
    <register addr="14c50000" rw_flags="R" width="4" name="USER_REG0" comment="Spare Register"/>
    <register addr="14c50004" rw_flags="RW" width="4" name="USER_REG1" comment="Spare Register"/>
    <register addr="14c50008" rw_flags="RW" width="4" name="USER_REG2" comment="Spare Register"/>
    <register addr="14c5000c" rw_flags="RW" width="4" name="USER_REG3" comment="Spare Register"/>
    <register addr="14c50010" rw_flags="RW" width="4" name="USER_REG4" comment="Spare Register"/>
    <register addr="14c50100" rw_flags="RW" width="1" name="SFR_APB" comment="0= Disable the timeout of SFR APBIF 1= Enable the timeout of SFR APBIF"/>
    <register addr="14c50104" rw_flags="RW" width="1" name="BUS_COMPONENT_DRCG_EN" comment="0= Disable Dynamic Root Clock Gating 1= Enable Dynamic Root Clock Gating"/>
    <register addr="14c50108" rw_flags="RW" width="1" name="MEMCLK_EN" comment="Memory Clock Enable"/>
    <register addr="14c50300" rw_flags="RW" width="4" name="LPP_MCS" comment="RAM Margin controls"/>
    <register addr="14c50304" rw_flags="RW" width="2" name="LPP_MCSW" comment="RAM Margin controls"/>
    <register addr="14c50308" rw_flags="RW" width="1" name="LPP_MCSRD" comment="RAM Margin controls"/>
    <register addr="14c5030c" rw_flags="RW" width="1" name="LPP_MCSWR" comment="RAM Margin controls"/>
    <register addr="14c50310" rw_flags="RW" width="1" name="LPP_KCS" comment="RAM Margin controls"/>
    <register addr="14c50314" rw_flags="RW" width="4" name="LPP_ADME" comment="RAM Margin controls"/>
    <register addr="14c50318" rw_flags="RW" width="1" name="LPP_WRME" comment="RAM Margin controls"/>
    <register addr="14c5031c" rw_flags="RW" width="2" name="EMA_STATUS" comment="RAM Margin control-status"/>
    <register addr="14c50400" rw_flags="RW" width="4" name="PROC_RMP_BOOT_ADDR" comment="Remapping boot address for processor"/>
    <register addr="14c50404" rw_flags="RW" width="1" name="SWEEPER_MIF_BYPASS" comment="Bypass MIF Sweeper"/>
    <register addr="14c50408" rw_flags="RW" width="1" name="SWEEPER_APM_BYPASS" comment="Bypass APM Sweeper"/>
    <register addr="14c5040c" rw_flags="RW" width="1" name="BPS_SEL_RESP" comment="BPS clear request AXI response"/>
    <register addr="14c50410" rw_flags="RW" width="4" name="CHIP_VERSION_ID" comment="Chip version IDs"/>
  </block>
  <block name="pmu_tzpc" comment="TrustZone configuration">
    <register addr="14c10200" rw_flags="R" width="4" name="TZPC_PROT0STAT" comment="TrustZone status for register banks, aliased to 0x200"/>
    <register addr="14c10204" rw_flags="W" width="4" name="TZPC_PROT0SET" comment="TrustZone set for register banks, aliased to 0x204"/>
    <register addr="14c10208" rw_flags="W" width="4" name="TZPC_PROT0CLR" comment="TrustZone clear for register banks, aliased to 0x208"/>
    <register addr="14c10210" rw_flags="R" width="4" name="TZPC_PROT1STAT" comment="TrustZone status for register banks, aliased to 0x210"/>
    <register addr="14c10214" rw_flags="W" width="4" name="TZPC_PROT1SET" comment="TrustZone set for register banks, aliased to 0x214"/>
    <register addr="14c10218" rw_flags="W" width="4" name="TZPC_PROT1CLR" comment="TrustZone clear for register banks, aliased to 0x218"/>
    <register addr="14c10220" rw_flags="RW" width="2" name="TZPC_R0SIZE" comment="TrustZone size register aliased to 0x220"/>
  </block>
</subsystem>
