# DCMI functionality and registers

**Source**: Page 30, Chunk 179  
**Category**: DCMI functionality and registers  
**Chunk Index**: 179

---

31.3.10 DCMI FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1185
31.3.11 DCMI data format description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1186
31.4 DCMI interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1188
31.5 DCMI registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1189
31.5.1 DCMI control register (DCMI_CR) . . . . . . . . . . . . . . . . . . . . . . . . . . . 1189
31.5.2 DCMI status register (DCMI_SR) . . . . . . . . . . . . . . . . . . . . . . . . . . . 1191
31.5.3 DCMI raw interrupt status register (DCMI_RIS) . . . . . . . . . . . . . . . . 1192
31.5.4 DCMI interrupt enable register (DCMI_IER) . . . . . . . . . . . . . . . . . . . 1193
31.5.5 DCMI masked interrupt status register (DCMI_MIS) . . . . . . . . . . . . . 1194
31.5.6 DCMI interrupt clear register (DCMI_ICR) . . . . . . . . . . . . . . . . . . . . . 1195
30/3353 RM0433 Rev 8

---

**AI Reasoning**: The content chunk focuses on the DCMI (Digital Camera Memory Interface) functionality, including FIFO, data formats, interrupts, and registers. This fits well under a 'features' category as it describes specific capabilities and configurations of the DCMI. The filename 'dcmi_functionality.md' captures the essence of the content, making it easily discoverable.
