Info: Starting: Create simulation model
Info: qsys-generate "C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioConfig.qsys" --simulation=VHDL --output-directory="C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioConfig\simulation" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Altera_Karaoke_DE1_Quartus_15_1/AudioConfig.qsys
Progress: Reading input file
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 15.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AudioConfig: Generating AudioConfig "AudioConfig" for SIM_VHDL
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Warning: audio_and_video_config_0: No files generated for fileset SIM_VHDL
Info: audio_and_video_config_0: "AudioConfig" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: AudioConfig: Done "AudioConfig" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioConfig\AudioConfig.spd" --output-directory="C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioConfig/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioConfig\AudioConfig.spd --output-directory=C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioConfig/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioConfig/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioConfig/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioConfig/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioConfig/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioConfig/simulation/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioConfig.qsys" --block-symbol-file --output-directory="C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioConfig" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Altera_Karaoke_DE1_Quartus_15_1/AudioConfig.qsys
Progress: Reading input file
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 15.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioConfig.qsys" --synthesis=VHDL --greybox --output-directory="C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioConfig\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Altera_Karaoke_DE1_Quartus_15_1/AudioConfig.qsys
Progress: Reading input file
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 15.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AudioConfig: Generating AudioConfig "AudioConfig" for QUARTUS_SYNTH
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "AudioConfig" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: AudioConfig: Done "AudioConfig" with 2 modules, 14 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
