# iac-riscv-cw-2
**Coursework for group 2, members Ollie Cosgrove, Patrick Beart, Noor Elsheikh and Jackson Barlow**

# Achieved:
## Verified completion of the single-cycle non-pipelined CPU in branch [main](https://github.com/EIE2-IAC-Labs/iac-riscv-cw-2/tree/main)

## Pipelined CPU (no hazard detection) in branch [pipeline](https://github.com/EIE2-IAC-Labs/iac-riscv-cw-2/tree/pipeline)

## CPU with memory cache and pipelining (no hazard detection) in branch [Cache](https://github.com/EIE2-IAC-Labs/iac-riscv-cw-2/tree/Cache)

# Group Statement:
