{
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"/AXI_Peripheral|/CLK_AXI|/AD9364|/AD9361_CTRL|/SPI_MOD|/Control_from_SOM_0|/Current_turning_off_0|",
   "PinnedPorts":"AXI_RX_CLK_OUT|AXI_RX_DATA_OUT|AXI_TX_CLK_IN|AXI_TX_DATA_IN|FPGA_REF_40MHZ|ad9361_EN_1|ad9361_EN_2|ad9361_EN_3|ad9361_TXNRX_1|ad9361_TXNRX_2|ad9361_TXNRX_3|ad9364_EN|ad9364_TXNRX|ad9361_RESET_1|ad9361_RESET_2|ad9361_RESET_3|ad9364_RESET|ad9361_SPI_CS_3|ad9361_SPI_CLK_3|ad9361_SPI_DI_3|ad9361_SPI_CLK_1|ad9361_SPI_CS_1|ad9361_SPI_DI_1|ad9361_SPI_CLK_2|ad9361_SPI_CS_2|ad9361_SPI_DI_2|ad9364_SPI_CLK|ad9364_SPI_CS|ad9364_SPI_DI|ad9361_DCLK_1_P|ad9361_DCLK_1_N|ad9361_DCLK_2_N|ad9361_DCLK_2_P|ad9361_DCLK_3_N|ad9364_DCLK_P|ad9364_DCLK_N|ad9361_RX_FRAME1_P|ad9361_RX_FRAME1_N|ad9361_RX_FRAME2_P|ad9361_RX_FRAME2_N|ad9361_RX_FRAME3_P|ad9364_RX_FRAME_P|ad9361_RX_FRAME3_N|ad9364_RX_FRAME_N|ad9361_1_P1_P|ad9361_1_P1_N|ad9361_2_P1_N|ad9361_2_P1_P|ad9361_3_P1_N|ad9361_3_P1_P|ad9364_P1_N|ad9364_P1_P|ad9361_DCLK_3_P|ad9364_SPI_DO|ad9361_SPI_DO_3|ad9361_SPI_DO_1|ad9361_SPI_DO_2|ad9361_FB_CLK_1_P|ad9361_FB_CLK_1_N|ad9361_TX_FRAME1_N|ad9361_TX_FRAME1_P|ad9361_FB_CLK_2_N|ad9361_FB_CLK_2_P|ad9361_FB_CLK_3_N|ad9361_FB_CLK_3_P|ad9364_FB_CLK_N|ad9364_FB_CLK_P|ad9361_TX_FRAME2_N|ad9361_TX_FRAME2_P|ad9361_TX_FRAME3_N|ad9364_TX_FRAME_N|ad9361_TX_FRAME3_P|ad9364_TX_FRAME_P|ad9361_1_P0_N|ad9361_1_P0_P|ad9361_2_P0_N|ad9361_2_P0_P|ad9361_3_P0_N|ad9361_3_P0_P|ad9364_P0_N|ad9364_P0_P|ad9361_EN_AGC_2|ad9361_EN_AGC_3|ad9361_EN_AGC_1|ad9364_EN_AGC|PIN_1|PIN_2|LED3|LED2|LED1|fpga_28v_en_link1|fpga_28v_en_link2|fpga_28v_en_service1|fpga_28v_en_service2|fpga_28v_en_service3|fpga_28v_en_service4|fpga_5v_en_link|spi_cs_n_0|spi_sclk_0|spi_mosi_0|spi_cs_n_1|spi_sclk_1|spi_mosi_1|som_28v_en_link1|som_28v_en_link2|som_28v_en_service1|som_28v_en_service2|som_28v_en_service3|som_28v_en_service4|som_5v_en_link|spi_miso_0|spi_miso_1|PIN_0|",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port AXI_RX_CLK_OUT -pg 1 -lvl 12 -x 18380 -y 800 -defaultsOSRD
preplace port AXI_TX_CLK_IN -pg 1 -lvl 0 -x -130 -y 1280 -defaultsOSRD
preplace port FPGA_REF_40MHZ -pg 1 -lvl 0 -x -130 -y 1790 -defaultsOSRD
preplace port ad9361_EN_3 -pg 1 -lvl 12 -x 18380 -y 880 -defaultsOSRD
preplace port ad9361_TXNRX_3 -pg 1 -lvl 12 -x 18380 -y 860 -defaultsOSRD
preplace port ad9364_EN -pg 1 -lvl 12 -x 18380 -y 1830 -defaultsOSRD
preplace port ad9364_TXNRX -pg 1 -lvl 12 -x 18380 -y 1850 -defaultsOSRD
preplace port ad9361_SPI_CLK_3 -pg 1 -lvl 12 -x 18380 -y 580 -defaultsOSRD
preplace port ad9361_SPI_DI_3 -pg 1 -lvl 12 -x 18380 -y 740 -defaultsOSRD
preplace port ad9361_SPI_CLK_1 -pg 1 -lvl 12 -x 18380 -y 540 -defaultsOSRD
preplace port ad9361_SPI_DI_1 -pg 1 -lvl 12 -x 18380 -y 680 -defaultsOSRD
preplace port ad9361_SPI_CLK_2 -pg 1 -lvl 12 -x 18380 -y 560 -defaultsOSRD
preplace port ad9361_SPI_DI_2 -pg 1 -lvl 12 -x 18380 -y 700 -defaultsOSRD
preplace port ad9364_SPI_CLK -pg 1 -lvl 12 -x 18380 -y 600 -defaultsOSRD
preplace port ad9364_SPI_DI -pg 1 -lvl 12 -x 18380 -y 720 -defaultsOSRD
preplace port ad9361_DCLK_1_P -pg 1 -lvl 0 -x -130 -y 1250 -defaultsOSRD
preplace port ad9361_DCLK_1_N -pg 1 -lvl 0 -x -130 -y 1090 -defaultsOSRD
preplace port ad9361_DCLK_2_N -pg 1 -lvl 0 -x -130 -y 970 -defaultsOSRD
preplace port ad9361_DCLK_2_P -pg 1 -lvl 0 -x -130 -y 930 -defaultsOSRD
preplace port ad9361_DCLK_3_N -pg 1 -lvl 0 -x -130 -y 1150 -defaultsOSRD
preplace port ad9364_DCLK_P -pg 1 -lvl 0 -x -130 -y 1900 -defaultsOSRD
preplace port ad9364_DCLK_N -pg 1 -lvl 0 -x -130 -y 1920 -defaultsOSRD
preplace port ad9361_RX_FRAME1_P -pg 1 -lvl 0 -x -130 -y 1110 -defaultsOSRD
preplace port ad9361_RX_FRAME1_N -pg 1 -lvl 0 -x -130 -y 990 -defaultsOSRD
preplace port ad9361_RX_FRAME2_P -pg 1 -lvl 0 -x -130 -y 950 -defaultsOSRD
preplace port ad9361_RX_FRAME2_N -pg 1 -lvl 0 -x -130 -y 1170 -defaultsOSRD
preplace port ad9361_RX_FRAME3_P -pg 1 -lvl 0 -x -130 -y 1130 -defaultsOSRD
preplace port ad9364_RX_FRAME_P -pg 1 -lvl 0 -x -130 -y 1940 -defaultsOSRD
preplace port ad9361_RX_FRAME3_N -pg 1 -lvl 0 -x -130 -y 1010 -defaultsOSRD
preplace port ad9364_RX_FRAME_N -pg 1 -lvl 0 -x -130 -y 1960 -defaultsOSRD
preplace port ad9361_DCLK_3_P -pg 1 -lvl 0 -x -130 -y 1520 -defaultsOSRD
preplace port ad9364_SPI_DO -pg 1 -lvl 0 -x -130 -y 610 -defaultsOSRD
preplace port ad9361_SPI_DO_3 -pg 1 -lvl 0 -x -130 -y 690 -defaultsOSRD
preplace port ad9361_SPI_DO_1 -pg 1 -lvl 0 -x -130 -y 650 -defaultsOSRD
preplace port ad9361_SPI_DO_2 -pg 1 -lvl 0 -x -130 -y 670 -defaultsOSRD
preplace port ad9361_FB_CLK_1_P -pg 1 -lvl 12 -x 18380 -y 900 -defaultsOSRD
preplace port ad9361_FB_CLK_1_N -pg 1 -lvl 12 -x 18380 -y 920 -defaultsOSRD
preplace port ad9361_TX_FRAME1_N -pg 1 -lvl 12 -x 18380 -y 960 -defaultsOSRD
preplace port ad9361_TX_FRAME1_P -pg 1 -lvl 12 -x 18380 -y 940 -defaultsOSRD
preplace port ad9361_FB_CLK_2_N -pg 1 -lvl 12 -x 18380 -y 1000 -defaultsOSRD
preplace port ad9361_FB_CLK_2_P -pg 1 -lvl 12 -x 18380 -y 980 -defaultsOSRD
preplace port ad9361_FB_CLK_3_N -pg 1 -lvl 12 -x 18380 -y 1080 -defaultsOSRD
preplace port ad9361_FB_CLK_3_P -pg 1 -lvl 12 -x 18380 -y 1060 -defaultsOSRD
preplace port ad9364_FB_CLK_N -pg 1 -lvl 12 -x 18380 -y 1890 -defaultsOSRD
preplace port ad9364_FB_CLK_P -pg 1 -lvl 12 -x 18380 -y 1870 -defaultsOSRD
preplace port ad9361_TX_FRAME2_N -pg 1 -lvl 12 -x 18380 -y 1040 -defaultsOSRD
preplace port ad9361_TX_FRAME2_P -pg 1 -lvl 12 -x 18380 -y 1020 -defaultsOSRD
preplace port ad9361_TX_FRAME3_N -pg 1 -lvl 12 -x 18380 -y 1120 -defaultsOSRD
preplace port ad9364_TX_FRAME_N -pg 1 -lvl 12 -x 18380 -y 1930 -defaultsOSRD
preplace port ad9361_TX_FRAME3_P -pg 1 -lvl 12 -x 18380 -y 1100 -defaultsOSRD
preplace port ad9364_TX_FRAME_P -pg 1 -lvl 12 -x 18380 -y 1910 -defaultsOSRD
preplace port PIN_1 -pg 1 -lvl 12 -x 18380 -y 3050 -defaultsOSRD
preplace port PIN_2 -pg 1 -lvl 12 -x 18380 -y 3110 -defaultsOSRD
preplace port fpga_28v_en_link1 -pg 1 -lvl 12 -x 18380 -y 2130 -defaultsOSRD
preplace port fpga_28v_en_link2 -pg 1 -lvl 12 -x 18380 -y 2150 -defaultsOSRD
preplace port fpga_28v_en_service1 -pg 1 -lvl 12 -x 18380 -y 2170 -defaultsOSRD
preplace port fpga_28v_en_service2 -pg 1 -lvl 12 -x 18380 -y 2190 -defaultsOSRD
preplace port fpga_28v_en_service3 -pg 1 -lvl 12 -x 18380 -y 2210 -defaultsOSRD
preplace port fpga_28v_en_service4 -pg 1 -lvl 12 -x 18380 -y 2230 -defaultsOSRD
preplace port fpga_5v_en_link -pg 1 -lvl 12 -x 18380 -y 2250 -defaultsOSRD
preplace port spi_cs_n_0 -pg 1 -lvl 12 -x 18380 -y 2270 -defaultsOSRD
preplace port spi_sclk_0 -pg 1 -lvl 12 -x 18380 -y 2290 -defaultsOSRD
preplace port spi_mosi_0 -pg 1 -lvl 12 -x 18380 -y 2310 -defaultsOSRD
preplace port spi_cs_n_1 -pg 1 -lvl 12 -x 18380 -y 2330 -defaultsOSRD
preplace port spi_sclk_1 -pg 1 -lvl 12 -x 18380 -y 2350 -defaultsOSRD
preplace port spi_mosi_1 -pg 1 -lvl 12 -x 18380 -y 2370 -defaultsOSRD
preplace port som_28v_en_link1 -pg 1 -lvl 0 -x -130 -y 2160 -defaultsOSRD
preplace port som_28v_en_link2 -pg 1 -lvl 0 -x -130 -y 2180 -defaultsOSRD
preplace port som_28v_en_service1 -pg 1 -lvl 0 -x -130 -y 2200 -defaultsOSRD
preplace port som_28v_en_service2 -pg 1 -lvl 0 -x -130 -y 2220 -defaultsOSRD
preplace port som_28v_en_service3 -pg 1 -lvl 0 -x -130 -y 2240 -defaultsOSRD
preplace port som_28v_en_service4 -pg 1 -lvl 0 -x -130 -y 2260 -defaultsOSRD
preplace port som_5v_en_link -pg 1 -lvl 0 -x -130 -y 2280 -defaultsOSRD
preplace port spi_miso_0 -pg 1 -lvl 0 -x -130 -y 2300 -defaultsOSRD
preplace port spi_miso_1 -pg 1 -lvl 0 -x -130 -y 2320 -defaultsOSRD
preplace port PIN_0 -pg 1 -lvl 12 -x 18380 -y 3090 -defaultsOSRD
preplace portBus AXI_RX_DATA_OUT -pg 1 -lvl 12 -x 18380 -y 1670 -defaultsOSRD
preplace portBus AXI_TX_DATA_IN -pg 1 -lvl 0 -x -130 -y 1300 -defaultsOSRD
preplace portBus ad9361_EN_1 -pg 1 -lvl 12 -x 18380 -y 1260 -defaultsOSRD
preplace portBus ad9361_EN_2 -pg 1 -lvl 12 -x 18380 -y 1280 -defaultsOSRD
preplace portBus ad9361_TXNRX_1 -pg 1 -lvl 12 -x 18380 -y 1300 -defaultsOSRD
preplace portBus ad9361_TXNRX_2 -pg 1 -lvl 12 -x 18380 -y 1320 -defaultsOSRD
preplace portBus ad9361_RESET_1 -pg 1 -lvl 12 -x 18380 -y 200 -defaultsOSRD
preplace portBus ad9361_RESET_2 -pg 1 -lvl 12 -x 18380 -y 220 -defaultsOSRD
preplace portBus ad9361_RESET_3 -pg 1 -lvl 12 -x 18380 -y 240 -defaultsOSRD
preplace portBus ad9364_RESET -pg 1 -lvl 12 -x 18380 -y 260 -defaultsOSRD
preplace portBus ad9361_SPI_CS_3 -pg 1 -lvl 12 -x 18380 -y 620 -defaultsOSRD
preplace portBus ad9361_SPI_CS_1 -pg 1 -lvl 12 -x 18380 -y 640 -defaultsOSRD
preplace portBus ad9361_SPI_CS_2 -pg 1 -lvl 12 -x 18380 -y 660 -defaultsOSRD
preplace portBus ad9364_SPI_CS -pg 1 -lvl 12 -x 18380 -y 520 -defaultsOSRD
preplace portBus ad9361_1_P1_P -pg 1 -lvl 0 -x -130 -y 1230 -defaultsOSRD
preplace portBus ad9361_1_P1_N -pg 1 -lvl 0 -x -130 -y 1070 -defaultsOSRD
preplace portBus ad9361_2_P1_N -pg 1 -lvl 0 -x -130 -y 1210 -defaultsOSRD
preplace portBus ad9361_2_P1_P -pg 1 -lvl 0 -x -130 -y 1190 -defaultsOSRD
preplace portBus ad9361_3_P1_N -pg 1 -lvl 0 -x -130 -y 1030 -defaultsOSRD
preplace portBus ad9361_3_P1_P -pg 1 -lvl 0 -x -130 -y 1050 -defaultsOSRD
preplace portBus ad9364_P1_N -pg 1 -lvl 0 -x -130 -y 2000 -defaultsOSRD
preplace portBus ad9364_P1_P -pg 1 -lvl 0 -x -130 -y 1980 -defaultsOSRD
preplace portBus ad9361_1_P0_N -pg 1 -lvl 12 -x 18380 -y 1160 -defaultsOSRD
preplace portBus ad9361_1_P0_P -pg 1 -lvl 12 -x 18380 -y 1140 -defaultsOSRD
preplace portBus ad9361_2_P0_N -pg 1 -lvl 12 -x 18380 -y 1200 -defaultsOSRD
preplace portBus ad9361_2_P0_P -pg 1 -lvl 12 -x 18380 -y 1180 -defaultsOSRD
preplace portBus ad9361_3_P0_N -pg 1 -lvl 12 -x 18380 -y 1240 -defaultsOSRD
preplace portBus ad9361_3_P0_P -pg 1 -lvl 12 -x 18380 -y 1220 -defaultsOSRD
preplace portBus ad9364_P0_N -pg 1 -lvl 12 -x 18380 -y 1970 -defaultsOSRD
preplace portBus ad9364_P0_P -pg 1 -lvl 12 -x 18380 -y 1950 -defaultsOSRD
preplace portBus ad9361_EN_AGC_2 -pg 1 -lvl 12 -x 18380 -y 300 -defaultsOSRD
preplace portBus ad9361_EN_AGC_3 -pg 1 -lvl 12 -x 18380 -y 320 -defaultsOSRD
preplace portBus ad9361_EN_AGC_1 -pg 1 -lvl 12 -x 18380 -y 280 -defaultsOSRD
preplace portBus ad9364_EN_AGC -pg 1 -lvl 12 -x 18380 -y 340 -defaultsOSRD
preplace portBus LED3 -pg 1 -lvl 12 -x 18380 -y 3130 -defaultsOSRD
preplace portBus LED2 -pg 1 -lvl 12 -x 18380 -y 3030 -defaultsOSRD
preplace portBus LED1 -pg 1 -lvl 12 -x 18380 -y 3070 -defaultsOSRD
preplace inst AXI_Peripheral -pg 1 -lvl 5 -x 3240 -y 340 -defaultsOSRD
preplace inst CLK_AXI -pg 1 -lvl 1 -x 620 -y 1790 -defaultsOSRD
preplace inst AD9364 -pg 1 -lvl 10 -x 12482 -y 7586 -defaultsOSRD
preplace inst AD9361_CTRL -pg 1 -lvl 10 -x 12482 -y 2034 -defaultsOSRD
preplace inst SPI_MOD -pg 1 -lvl 10 -x 12482 -y 1360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 26 32 30 23 28 33 18 25 20 27 31 24 29 21 22 19} -defaultsOSRD
preplace inst Control_from_SOM_0 -pg 1 -lvl 10 -x 12482 -y 970 -defaultsOSRD
preplace inst Current_turning_off_0 -pg 1 -lvl 10 -x 12482 -y 8688 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 1170 -y 380 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -x 1170 -y 480 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 11 -x 17559 -y 5050 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 3240 -y 5634 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 2 -x 1170 -y 4294 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 5 -x 3240 -y 5774 -defaultsOSRD
preplace inst switch_0 -pg 1 -lvl 10 -x 12482 -y 7204 -defaultsOSRD
preplace inst packet_resampler_4bt_0 -pg 1 -lvl 8 -x 6426 -y 4630 -defaultsOSRD
preplace inst packet_resampler_8bt_0 -pg 1 -lvl 5 -x 3240 -y 6710 -defaultsOSRD
preplace inst axi_ethernetlite_0 -pg 1 -lvl 5 -x 3240 -y 6194 -defaultsOSRD
preplace inst util_clkdiv_0 -pg 1 -lvl 5 -x 3240 -y 5980 -defaultsOSRD
preplace inst pipeline_0 -pg 1 -lvl 5 -x 3240 -y 6560 -defaultsOSRD
preplace inst pulse_expander_0 -pg 1 -lvl 5 -x 3240 -y 6424 -defaultsOSRD
preplace inst xlconstant_5 -pg 1 -lvl 4 -x 2260 -y 4940 -defaultsOSRD -resize 120 88
preplace inst only_tx_0 -pg 1 -lvl 9 -x 6976 -y 4590 -defaultsOSRD
preplace inst only_rx_0 -pg 1 -lvl 3 -x 1610 -y 4780 -defaultsOSRD
preplace inst modem_axi_lite_0 -pg 1 -lvl 7 -x 3910 -y 5970 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 6 -x 3600 -y 6270 -defaultsOSRD
preplace inst xlconstant_6 -pg 1 -lvl 6 -x 3600 -y 6140 -defaultsOSRD
preplace netloc AXI_Peripheral_AXI_RX_CLK_OUT 1 5 7 N 450 N 450 N 450 N 450 7620 700 13010J 1030 17810
preplace netloc AXI_Peripheral_AXI_RX_DATA_OUT 1 5 7 N 470 N 470 N 470 N 470 7590 710 13000J 1040 17900
preplace netloc AXI_TX_CLK_IN_1 1 0 5 -100J 620 790 310 N 310 N 310 2340
preplace netloc AXI_TX_DATA_IN_1 1 0 5 -80J 630 800 320 N 320 N 320 2360
preplace netloc clk_wiz_0_axi_periph_clk 1 1 9 N 1750 N 1750 N 1750 2450 2044 N 2044 3710 2044 N 2044 N 2044 7390
preplace netloc rst_sys_ps7_100M_peripheral_aresetn 1 1 9 N 1790 N 1790 N 1790 2420 4830 N 4830 3680 4830 4110 4790 N 4790 7400
preplace netloc sys_200m_clk 1 1 9 N 1770 N 1770 N 1770 2500 2064 N 2064 N 2064 N 2064 N 2064 7580
preplace netloc AD9364_ad9364_EN 1 10 2 12710J 4540 18100
preplace netloc AD9364_ad9364_TXNRX 1 10 2 12720J 4550 18110
preplace netloc ad9361_spi_clk_4 1 10 2 N 1330 17790
preplace netloc ad9361_spi_mosi_1 1 10 2 N 1410 17840
preplace netloc ad9364_DCLK_P_1 1 0 10 NJ 1900 N 1900 N 1900 N 1900 2440 2094 N 2094 N 2094 N 2094 N 2094 7320
preplace netloc ad9364_DCLK_N_1 1 0 10 NJ 1920 N 1920 N 1920 N 1920 2430 2104 N 2104 N 2104 N 2104 N 2104 7310
preplace netloc ad9364_TX_FRAME_P_1 1 0 10 NJ 1940 N 1940 N 1940 N 1940 2390 2114 N 2114 N 2114 N 2114 N 2114 7290
preplace netloc ad9364_TX_FRAME_N_1 1 0 10 NJ 1960 N 1960 N 1960 N 1960 2370 2124 N 2124 N 2124 N 2124 N 2124 7280
preplace netloc ad9364_P1_P_1 1 0 10 NJ 1980 N 1980 N 1980 N 1980 2360 2134 N 2134 N 2134 N 2134 N 2134 7270
preplace netloc ad9364_P1_N_1 1 0 10 NJ 2000 N 2000 N 2000 N 2000 2340 2144 N 2144 N 2144 N 2144 N 2144 7260
preplace netloc Decoder_SPI_0_num_cs_0 1 10 2 NJ 1350 17820
preplace netloc Decoder_SPI_0_num_cs_1 1 10 2 NJ 1370 17830
preplace netloc Decoder_SPI_0_num_cs_2 1 10 2 13000J 1340 17800
preplace netloc Decoder_SPI_0_num_cs_3 1 10 2 12880J 1320 17780
preplace netloc ad9361_SPI_DO_1_1 1 0 10 NJ 650 N 650 N 650 N 650 N 650 N 650 N 650 N 650 N 650 7560
preplace netloc ad9361_SPI_DO_2_1 1 0 10 NJ 670 N 670 N 670 N 670 N 670 N 670 N 670 N 670 N 670 7540
preplace netloc ad9361_SPI_DO_3_1 1 0 10 NJ 690 N 690 N 690 N 690 N 690 N 690 N 690 N 690 N 690 7530
preplace netloc ad9364_SPI_DO_1 1 0 10 -90J 640 N 640 N 640 N 640 N 640 N 640 N 640 N 640 N 640 7550
preplace netloc ad9361_DCLK_2_P_1 1 0 10 NJ 930 N 930 N 930 N 930 N 930 N 930 N 930 N 930 N 930 7520
preplace netloc ad9361_RX_FRAME2_P_1 1 0 10 NJ 950 N 950 N 950 N 950 N 950 N 950 N 950 N 950 N 950 7510
preplace netloc ad9361_DCLK_2_N_1 1 0 10 NJ 970 N 970 N 970 N 970 N 970 N 970 N 970 N 970 N 970 7300
preplace netloc ad9361_RX_FRAME1_N_1 1 0 10 NJ 990 N 990 N 990 N 990 N 990 N 990 N 990 N 990 N 990 7280
preplace netloc ad9361_RX_FRAME3_N_1 1 0 10 NJ 1010 N 1010 N 1010 N 1010 N 1010 N 1010 N 1010 N 1010 N 1010 7500
preplace netloc ad9361_3_P1_N_1 1 0 10 NJ 1030 N 1030 N 1030 N 1030 N 1030 N 1030 N 1030 N 1030 N 1030 7480
preplace netloc ad9361_3_P1_P_1 1 0 10 NJ 1050 N 1050 N 1050 N 1050 N 1050 N 1050 N 1050 N 1050 N 1050 7470
preplace netloc ad9361_DCLK_1_N_1 1 0 10 NJ 1090 N 1090 N 1090 N 1090 N 1090 N 1090 N 1090 N 1090 N 1090 7450
preplace netloc ad9361_RX_FRAME1_P_1 1 0 10 NJ 1110 N 1110 N 1110 N 1110 N 1110 N 1110 N 1110 N 1110 N 1110 7440
preplace netloc ad9361_RX_FRAME3_P_1 1 0 10 NJ 1130 N 1130 N 1130 N 1130 N 1130 N 1130 N 1130 N 1130 N 1130 7430
preplace netloc ad9361_DCLK_3_N_1 1 0 10 NJ 1150 N 1150 N 1150 N 1150 N 1150 N 1150 N 1150 N 1150 N 1150 7420
preplace netloc ad9361_RX_FRAME2_N_1 1 0 10 NJ 1170 N 1170 N 1170 N 1170 N 1170 N 1170 N 1170 N 1170 N 1170 7380
preplace netloc ad9361_2_P1_P_1 1 0 10 NJ 1190 N 1190 N 1190 N 1190 N 1190 N 1190 N 1190 N 1190 N 1190 7370
preplace netloc ad9361_2_P1_N_1 1 0 10 NJ 1210 N 1210 N 1210 N 1210 N 1210 N 1210 N 1210 N 1210 N 1210 7360
preplace netloc ad9361_DCLK_1_P_1 1 0 10 NJ 1250 N 1250 N 1250 N 1250 N 1250 N 1250 N 1250 N 1250 N 1250 7350
preplace netloc DSP_ad9361_TXNRX_3 1 10 2 NJ 1614 17850
preplace netloc DSP_ad9361_EN_3 1 10 2 NJ 1634 17860
preplace netloc ad9361_DCLK_3_P_1 1 0 10 NJ 1520 N 1520 N 1520 N 1520 2480 2054 N 2054 N 2054 N 2054 N 2054 7340
preplace netloc DSP_ad9361_FB_CLK_1_P 1 10 2 NJ 1654 17870
preplace netloc DSP_ad9361_FB_CLK_1_N 1 10 2 NJ 1674 17880
preplace netloc DSP_ad9361_TX_FRAME1_P 1 10 2 NJ 1694 17890
preplace netloc DSP_ad9361_TX_FRAME1_N 1 10 2 NJ 1714 17910
preplace netloc DSP_ad9361_FB_CLK_2_P 1 10 2 NJ 1734 17920
preplace netloc DSP_ad9361_FB_CLK_2_N 1 10 2 NJ 1754 17930
preplace netloc DSP_ad9361_TX_FRAME2_P 1 10 2 NJ 1774 17940
preplace netloc DSP_ad9361_TX_FRAME2_N 1 10 2 NJ 1794 17950
preplace netloc DSP_ad9361_FB_CLK_3_P 1 10 2 NJ 1814 17960
preplace netloc DSP_ad9361_FB_CLK_3_N 1 10 2 NJ 1834 17970
preplace netloc DSP_ad9361_TX_FRAME3_P 1 10 2 NJ 1854 17980
preplace netloc DSP_ad9361_TX_FRAME3_N 1 10 2 NJ 1874 17990
preplace netloc AD9364_ad9361_FB_CLK_P 1 10 2 12730J 4560 18120
preplace netloc AD9364_ad9364_FB_CLK_N 1 10 2 12750J 4570 18130
preplace netloc AD9364_ad9364_TX_FRAME_P1 1 10 2 12770J 4580 18140
preplace netloc AD9364_ad9364_TX_FRAME_N1 1 10 2 12800J 4590 18150
preplace netloc DSP_ad9361_1_P0_P 1 10 2 NJ 1894 18000
preplace netloc DSP_ad9361_1_P0_N 1 10 2 NJ 1914 18010
preplace netloc DSP_ad9361_2_P0_P 1 10 2 NJ 1934 18020
preplace netloc DSP_ad9361_2_P0_N 1 10 2 NJ 1954 18030
preplace netloc DSP_ad9361_3_P0_P 1 10 2 NJ 1974 18040
preplace netloc DSP_ad9361_3_P0_N 1 10 2 NJ 1994 18050
preplace netloc AD9364_ad9364_P0_P 1 10 2 12810J 4600 18160
preplace netloc AD9364_ad9364_P0_N 1 10 2 12830J 4610 18170
preplace netloc SPI_MOD_ip2intc_irpt 1 4 7 2520 90 N 90 N 90 N 90 N 90 N 90 12700
preplace netloc DSP_ad9361_EN_1 1 10 2 NJ 2014 18060
preplace netloc DSP_ad9361_EN_2 1 10 2 NJ 2034 18070
preplace netloc DSP_ad9361_TXNRX_1 1 10 2 NJ 2054 18080
preplace netloc DSP_ad9361_TXNRX_2 1 10 2 NJ 2074 18090
preplace netloc ad9361_1_P1_P_1 1 0 10 -110J 1260 N 1260 N 1260 N 1260 2490 2024 N 2024 N 2024 N 2024 N 2024 N
preplace netloc ad9361_1_P1_N_1 1 0 10 NJ 1070 N 1070 N 1070 N 1070 N 1070 N 1070 N 1070 N 1070 N 1070 7460
preplace netloc ibuf_0_out_ref 1 1 9 N 1830 N 1830 N 1830 2460 2084 N 2084 N 2084 N 2084 N 2084 7330
preplace netloc AD9361_ctrl_data_rate 1 4 7 2540 2524 N 2524 N 2524 N 2524 N 2524 7450 2524 13000
preplace netloc up_txnrx_1 1 9 2 7630 7314 12700
preplace netloc clk_axi_reset_n 1 1 9 N 1810 N 1810 N 1810 2470 2074 N 2074 N 2074 N 2074 N 2074 7300
preplace netloc reset_1 1 4 7 2530 100 N 100 N 100 N 100 N 100 N 100 12690
preplace netloc Current_turning_off_0_fpga_en_28v_l1 1 10 2 12850J 4620 18180
preplace netloc Current_turning_off_0_fpga_en_28v_l2 1 10 2 12870J 4630 18190
preplace netloc Current_turning_off_0_fpga_en_28v_s1 1 10 2 12890J 4640 18200
preplace netloc Current_turning_off_0_fpga_en_28v_s2 1 10 2 12920J 4650 18210
preplace netloc Current_turning_off_0_fpga_en_28v_s3 1 10 2 12930J 4660 18220
preplace netloc Current_turning_off_0_fpga_en_28v_s4 1 10 2 12940J 4670 18230
preplace netloc Current_turning_off_0_fpga_en_5v_s 1 10 2 12950J 4680 18240
preplace netloc Current_turning_off_0_spi_cs_n_0 1 10 2 12960J 4690 18250
preplace netloc Current_turning_off_0_spi_sclk_0 1 10 2 12970J 4700 18260
preplace netloc Current_turning_off_0_spi_mosi_0 1 10 2 12980J 4710 18270
preplace netloc Current_turning_off_0_spi_cs_n_1 1 10 2 12990J 4720 18280
preplace netloc Current_turning_off_0_spi_sclk_1 1 10 2 13000J 4730 18290
preplace netloc Current_turning_off_0_spi_mosi_1 1 10 2 13010J 4740 18300
preplace netloc som_en_28v_l1_1 1 0 10 NJ 2160 N 2160 N 2160 N 2160 N 2160 N 2160 N 2160 N 2160 N 2160 7250
preplace netloc som_en_28v_l2_1 1 0 10 NJ 2180 N 2180 N 2180 N 2180 N 2180 N 2180 N 2180 N 2180 N 2180 7240
preplace netloc som_en_28v_s1_1 1 0 10 NJ 2200 N 2200 N 2200 N 2200 N 2200 N 2200 N 2200 N 2200 N 2200 7230
preplace netloc som_en_28v_s2_1 1 0 10 NJ 2220 N 2220 N 2220 N 2220 N 2220 N 2220 N 2220 N 2220 N 2220 7220
preplace netloc som_en_28v_s3_1 1 0 10 NJ 2240 N 2240 N 2240 N 2240 N 2240 N 2240 N 2240 N 2240 N 2240 7210
preplace netloc som_en_28v_s4_1 1 0 10 NJ 2260 N 2260 N 2260 N 2260 N 2260 N 2260 N 2260 N 2260 N 2260 7200
preplace netloc som_en_5v_s_1 1 0 10 NJ 2280 N 2280 N 2280 N 2280 N 2280 N 2280 N 2280 N 2280 N 2280 7190
preplace netloc spi_miso_0_1 1 0 10 NJ 2300 N 2300 N 2300 N 2300 N 2300 N 2300 N 2300 N 2300 N 2300 7180
preplace netloc spi_miso_1_1 1 0 10 NJ 2320 N 2320 N 2320 N 2320 N 2320 N 2320 N 2320 N 2320 N 2320 7170
preplace netloc Control_from_SOM_0_ad9361_1_reset 1 10 2 NJ 910 17700
preplace netloc Control_from_SOM_0_ad9361_2_reset 1 10 2 NJ 930 17710
preplace netloc Control_from_SOM_0_ad9361_2_en_agc 1 10 2 12820J 1000 17750
preplace netloc Control_from_SOM_0_ad9361_1_en_agc 1 10 2 NJ 990 17740
preplace netloc Control_from_SOM_0_ad9364_en_agc 1 10 2 12910J 1020 17770
preplace netloc Control_from_SOM_0_ad9361_3_en_agc 1 10 2 12880J 1010 17760
preplace netloc Control_from_SOM_0_ad9364_reset 1 10 2 NJ 970 17730
preplace netloc Control_from_SOM_0_ad9361_3_reset 1 10 2 NJ 950 17720
preplace netloc FPGA_REF_40MHZ_1 1 0 1 NJ 1790
preplace netloc xlconstant_0_dout 1 2 3 N 380 N 380 N
preplace netloc xlconstant_1_dout 1 2 3 1330 400 N 400 N
preplace netloc vio_ss_in 1 2 10 1330 4560 1840 4750 N 4750 N 4750 N 4750 N 4750 6620 4830 N 4830 NJ 4830 17970
preplace netloc vio_m_in 1 2 10 1310 4550 1860 4740 N 4740 N 4740 N 4740 N 4740 6630 4820 N 4820 NJ 4820 18030
preplace netloc clk_wiz_0_clk_out1 1 2 9 1320 4540 N 4540 N 4540 3480 4530 N 4530 N 4530 6580 4380 N 4380 12790
preplace netloc only_tx_0_osub_i 1 9 1 7600 2244n
preplace netloc only_tx_0_osub_q 1 9 1 7610 2264n
preplace netloc Net 1 2 3 N 4294 1860 4370 2400
preplace netloc dout_data_4 1 9 2 7620 2504 12680
preplace netloc dout_data_5 1 9 2 7630 2514 12670
preplace netloc vio_addr_shift 1 2 10 1330 5010 N 5010 2410 4870 N 4870 N 4870 N 4870 N 4870 N 4870 N 4870 17830
preplace netloc vio_trh_lvl 1 2 10 1320 5030 N 5030 2430 4890 N 4890 N 4890 N 4890 N 4890 N 4890 N 4890 17740
preplace netloc AD9361_CTRL_clk_out1 1 2 9 1270 4530 N 4530 2390 4610 N 4610 N 4610 4100 4730 6600 4370 N 4370 12690
preplace netloc only_rx_0_N_sop_detect 1 3 8 1840 5020 N 5020 N 5020 N 5020 N 5020 N 5020 N 5020 N
preplace netloc only_rx_0_N_err 1 3 8 1810 5050 N 5050 3500 5040 N 5040 N 5040 N 5040 N 5040 N
preplace netloc clk_wiz_0_clk_out2 1 2 4 1300 5040 N 5040 N 5040 3430J
preplace netloc vio_rst_rx 1 2 10 1290 4390 N 4390 N 4390 N 4390 N 4390 N 4390 N 4390 N 4390 12780 4800 18340
preplace netloc only_rx_0_corr_pr_detect 1 3 9 1820 4360 N 4360 N 4360 N 4360 N 4360 N 4360 N 4360 12820 4790 18360
preplace netloc only_rx_0_thr_lvl_auto 1 3 8 1850 4870 2380 5060 N 5060 N 5060 N 5060 N 5060 N 5060 N
preplace netloc switch_0_oredata_rx 1 2 9 1250 6820 N 6820 N 6820 N 6820 N 6820 N 6820 N 6820 N 6820 12670
preplace netloc switch_0_oimdata_rx 1 2 9 1280 6810 N 6810 N 6810 N 6810 N 6810 N 6810 N 6810 N 6810 12680
preplace netloc vio_switch_tx_ad 1 9 3 7630 7304 N 7304 17740
preplace netloc vio_bw 1 2 10 1260 4520 N 4520 N 4520 N 4520 N 4520 N 4520 6610 4810 N 4810 NJ 4810 18140
preplace netloc vio_tx_rst 1 8 4 6650 4900 N 4900 12910J 4850 18080
preplace netloc only_rx_0_delta_ph 1 3 8 N 4860 N 4860 N 4860 N 4860 N 4860 6590 4840 N 4840 12760
preplace netloc vio_frsync_ctrl 1 2 10 1310 5060 N 5060 2350 4880 N 4880 N 4880 N 4880 6620 4860 N 4860 N 4860 18050
preplace netloc only_rx_0_kb_ps 1 3 8 1820 4850 N 4850 N 4850 N 4850 N 4850 N 4850 N 4850 12740
preplace netloc only_rx_0_p1_verr 1 3 9 1830 4340 N 4340 N 4340 N 4340 N 4340 N 4340 N 4340 12860 4770 18330
preplace netloc only_rx_0_decrc_verr 1 3 9 1810 4330 N 4330 N 4330 N 4330 N 4330 N 4330 N 4330 12880 4760 18320
preplace netloc only_rx_0_rx_ocorr_dtct 1 3 9 1850 4350 N 4350 N 4350 N 4350 N 4350 N 4350 N 4350 12840 4780 18350
preplace netloc vio_data_off 1 8 4 6660 4880 N 4880 NJ 4880 18010
preplace netloc vio_validate_on 1 8 4 6640 4910 N 4910 12900J 4840 18210
preplace netloc packet_resampler_4bt_0_data_out 1 8 1 6570 4510n
preplace netloc packet_resampler_4bt_0_enable_out 1 8 1 6590 4530n
preplace netloc axi_ethernetlite_0_phy_tx_data 1 5 3 3520 4670 N 4670 N
preplace netloc axi_ethernetlite_0_phy_tx_en 1 5 3 3510 4650 N 4650 N
preplace netloc packet_resampler_8bt_0_data_out 1 5 1 3450 6214n
preplace netloc packet_resampler_8bt_0_enable_out 1 4 2 2530 5900 3460
preplace netloc only_rx_0_m_axis_tdata 1 3 2 N 4640 2370
preplace netloc only_rx_0_m_axis_tvalid 1 3 2 N 4660 2360
preplace netloc xlconstant_4_dout 1 4 2 2540 5880 3450
preplace netloc util_clkdiv_0_clk_out 1 4 4 2520 5890 3490 4590 N 4590 N
preplace netloc pipeline_0_data_out 1 5 1 3440 6134n
preplace netloc axi_ethernetlite_0_ip2intc_irpt 1 4 2 2550 5910 3430
preplace netloc pulse_expander_0_out_sig 1 4 2 2550 560 3470
preplace netloc xlconstant_5_dout 1 3 2 NJ 4680 2340
preplace netloc xlconstant_3_dout 1 6 1 3690 6030n
preplace netloc xlconstant_6_dout 1 6 1 3700 6110n
preplace netloc only_rx_0_DeFec_err_dtct 1 3 9 1800 4320 NJ 4320 NJ 4320 NJ 4320 NJ 4320 NJ 4320 NJ 4320 12910J 4750 18310J
preplace netloc AXI_Peripheral_M04_AXI 1 5 5 N 250 N 250 N 250 N 250 7630
preplace netloc AXI_Peripheral_M13_AXI 1 4 2 2510 110 3520
preplace netloc AXI_Peripheral_M01_AXI 1 5 5 N 190 N 190 N 190 N 190 7600
preplace netloc AXI_Peripheral_M06_AXI 1 5 5 N 270 N 270 N 270 N 270 7610
preplace netloc AXI_Peripheral_M03_AXI 1 5 5 N 230 N 230 N 230 N 230 7490
preplace netloc AXI_Peripheral_M14_AXI 1 5 5 N 290 N 290 N 290 N 290 7410
preplace netloc AXI_Peripheral_M00_AXI 1 5 5 N 170 N 170 N 170 N 170 7580
preplace netloc AXI_Peripheral_M02_AXI 1 5 5 N 210 N 210 N 210 N 210 7570
preplace netloc AXI_Peripheral_M05_AXI 1 5 2 N 310 3690
levelinfo -pg 1 -130 620 1170 1610 2260 3240 3600 3910 6426 6976 12482 17559 18380
pagesize -pg 1 -db -bbox -sgen -340 -4680 18600 10560
"
}
{
   "da_axi4_cnt":"92",
   "da_board_cnt":"5",
   "da_clkrst_cnt":"25"
}
