module top_module (
    input clk,
    input reset,
    input [31:0] in,
    output [31:0] out
);
    
    reg [31:0] temp;
    wire [31:0] capture;
    
    always@(posedge clk)begin
        temp <= in; //capture delayed signal
    end
    
    assign capture = ~in & temp; //capture asserts when a falling edge is detected
    
    always@(posedge clk)begin
        if(reset)begin
            out <= 32'd0;
        end
        
        else begin
            for(int i = 0; i < 32; i=i+1)begin
                if(capture [i] == 1'b1)
                    out[i] <= 1'b1;
            end
        end
    end
endmodule
