--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ripple.twx ripple.ncd -o ripple.twr ripple.pcf -ucf
ripple.ucf

Design file:              ripple.ncd
Physical constraint file: ripple.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1331 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.827ns.
--------------------------------------------------------------------------------

Paths for end point led5 (SLICE_X42Y90.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_4 (FF)
  Destination:          led5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.827ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_4 to led5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.XQ      Tcko                  0.591   cnt<4>
                                                       cnt_4
    SLICE_X23Y83.G1      net (fanout=2)        1.123   cnt<4>
    SLICE_X23Y83.COUT    Topcyg                1.001   cnt_cmp_eq0000_wg_cy<1>
                                                       cnt_cmp_eq0000_wg_lut<1>
                                                       cnt_cmp_eq0000_wg_cy<1>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<1>
    SLICE_X23Y84.COUT    Tbyp                  0.118   cnt_cmp_eq0000_wg_cy<3>
                                                       cnt_cmp_eq0000_wg_cy<2>
                                                       cnt_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.COUT    Tbyp                  0.118   cnt_cmp_eq0000_wg_cy<5>
                                                       cnt_cmp_eq0000_wg_cy<4>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<6>
    SLICE_X42Y90.CE      net (fanout=22)       2.917   cnt_cmp_eq0000
    SLICE_X42Y90.CLK     Tceck                 0.555   led5_OBUF
                                                       led5
    -------------------------------------------------  ---------------------------
    Total                                      6.827ns (2.787ns logic, 4.040ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_23 (FF)
  Destination:          led5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.683ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.127 - 0.128)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_23 to led5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y89.YQ      Tcko                  0.587   cnt<22>
                                                       cnt_23
    SLICE_X23Y85.G2      net (fanout=2)        1.219   cnt<23>
    SLICE_X23Y85.COUT    Topcyg                1.001   cnt_cmp_eq0000_wg_cy<5>
                                                       cnt_cmp_eq0000_wg_lut<5>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<6>
    SLICE_X42Y90.CE      net (fanout=22)       2.917   cnt_cmp_eq0000
    SLICE_X42Y90.CLK     Tceck                 0.555   led5_OBUF
                                                       led5
    -------------------------------------------------  ---------------------------
    Total                                      6.683ns (2.547ns logic, 4.136ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          led5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.599ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to led5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y79.XQ      Tcko                  0.591   cnt<2>
                                                       cnt_2
    SLICE_X23Y85.F3      net (fanout=2)        0.970   cnt<2>
    SLICE_X23Y85.COUT    Topcyf                1.162   cnt_cmp_eq0000_wg_cy<5>
                                                       cnt_cmp_eq0000_wg_lut<4>
                                                       cnt_cmp_eq0000_wg_cy<4>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<6>
    SLICE_X42Y90.CE      net (fanout=22)       2.917   cnt_cmp_eq0000
    SLICE_X42Y90.CLK     Tceck                 0.555   led5_OBUF
                                                       led5
    -------------------------------------------------  ---------------------------
    Total                                      6.599ns (2.712ns logic, 3.887ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point led1 (SLICE_X44Y91.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_4 (FF)
  Destination:          led1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.797ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_4 to led1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.XQ      Tcko                  0.591   cnt<4>
                                                       cnt_4
    SLICE_X23Y83.G1      net (fanout=2)        1.123   cnt<4>
    SLICE_X23Y83.COUT    Topcyg                1.001   cnt_cmp_eq0000_wg_cy<1>
                                                       cnt_cmp_eq0000_wg_lut<1>
                                                       cnt_cmp_eq0000_wg_cy<1>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<1>
    SLICE_X23Y84.COUT    Tbyp                  0.118   cnt_cmp_eq0000_wg_cy<3>
                                                       cnt_cmp_eq0000_wg_cy<2>
                                                       cnt_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.COUT    Tbyp                  0.118   cnt_cmp_eq0000_wg_cy<5>
                                                       cnt_cmp_eq0000_wg_cy<4>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<6>
    SLICE_X44Y91.CE      net (fanout=22)       2.887   cnt_cmp_eq0000
    SLICE_X44Y91.CLK     Tceck                 0.555   led1_OBUF
                                                       led1
    -------------------------------------------------  ---------------------------
    Total                                      6.797ns (2.787ns logic, 4.010ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_23 (FF)
  Destination:          led1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.653ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.120 - 0.128)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_23 to led1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y89.YQ      Tcko                  0.587   cnt<22>
                                                       cnt_23
    SLICE_X23Y85.G2      net (fanout=2)        1.219   cnt<23>
    SLICE_X23Y85.COUT    Topcyg                1.001   cnt_cmp_eq0000_wg_cy<5>
                                                       cnt_cmp_eq0000_wg_lut<5>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<6>
    SLICE_X44Y91.CE      net (fanout=22)       2.887   cnt_cmp_eq0000
    SLICE_X44Y91.CLK     Tceck                 0.555   led1_OBUF
                                                       led1
    -------------------------------------------------  ---------------------------
    Total                                      6.653ns (2.547ns logic, 4.106ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          led1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.569ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to led1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y79.XQ      Tcko                  0.591   cnt<2>
                                                       cnt_2
    SLICE_X23Y85.F3      net (fanout=2)        0.970   cnt<2>
    SLICE_X23Y85.COUT    Topcyf                1.162   cnt_cmp_eq0000_wg_cy<5>
                                                       cnt_cmp_eq0000_wg_lut<4>
                                                       cnt_cmp_eq0000_wg_cy<4>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<6>
    SLICE_X44Y91.CE      net (fanout=22)       2.887   cnt_cmp_eq0000
    SLICE_X44Y91.CLK     Tceck                 0.555   led1_OBUF
                                                       led1
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (2.712ns logic, 3.857ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point led2 (SLICE_X44Y90.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_4 (FF)
  Destination:          led2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.797ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_4 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.XQ      Tcko                  0.591   cnt<4>
                                                       cnt_4
    SLICE_X23Y83.G1      net (fanout=2)        1.123   cnt<4>
    SLICE_X23Y83.COUT    Topcyg                1.001   cnt_cmp_eq0000_wg_cy<1>
                                                       cnt_cmp_eq0000_wg_lut<1>
                                                       cnt_cmp_eq0000_wg_cy<1>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<1>
    SLICE_X23Y84.COUT    Tbyp                  0.118   cnt_cmp_eq0000_wg_cy<3>
                                                       cnt_cmp_eq0000_wg_cy<2>
                                                       cnt_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.COUT    Tbyp                  0.118   cnt_cmp_eq0000_wg_cy<5>
                                                       cnt_cmp_eq0000_wg_cy<4>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<6>
    SLICE_X44Y90.CE      net (fanout=22)       2.887   cnt_cmp_eq0000
    SLICE_X44Y90.CLK     Tceck                 0.555   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      6.797ns (2.787ns logic, 4.010ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_23 (FF)
  Destination:          led2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.653ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.120 - 0.128)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_23 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y89.YQ      Tcko                  0.587   cnt<22>
                                                       cnt_23
    SLICE_X23Y85.G2      net (fanout=2)        1.219   cnt<23>
    SLICE_X23Y85.COUT    Topcyg                1.001   cnt_cmp_eq0000_wg_cy<5>
                                                       cnt_cmp_eq0000_wg_lut<5>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<6>
    SLICE_X44Y90.CE      net (fanout=22)       2.887   cnt_cmp_eq0000
    SLICE_X44Y90.CLK     Tceck                 0.555   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      6.653ns (2.547ns logic, 4.106ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          led2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.569ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y79.XQ      Tcko                  0.591   cnt<2>
                                                       cnt_2
    SLICE_X23Y85.F3      net (fanout=2)        0.970   cnt<2>
    SLICE_X23Y85.COUT    Topcyf                1.162   cnt_cmp_eq0000_wg_cy<5>
                                                       cnt_cmp_eq0000_wg_lut<4>
                                                       cnt_cmp_eq0000_wg_cy<4>
                                                       cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   cnt_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.XB      Tcinxb                0.404   cnt_cmp_eq0000
                                                       cnt_cmp_eq0000_wg_cy<6>
    SLICE_X44Y90.CE      net (fanout=22)       2.887   cnt_cmp_eq0000
    SLICE_X44Y90.CLK     Tceck                 0.555   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (2.712ns logic, 3.857ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led1 (SLICE_X44Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led0 (FF)
  Destination:          led1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.041ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.035 - 0.042)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led0 to led1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y91.YQ      Tcko                  0.470   led0_OBUF
                                                       led0
    SLICE_X44Y91.BY      net (fanout=2)        0.419   led0_OBUF
    SLICE_X44Y91.CLK     Tckdi       (-Th)    -0.152   led1_OBUF
                                                       led1
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.622ns logic, 0.419ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point led3 (SLICE_X45Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led2 (FF)
  Destination:          led3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led2 to led3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.YQ      Tcko                  0.522   led2_OBUF
                                                       led2
    SLICE_X45Y90.BY      net (fanout=2)        0.420   led2_OBUF
    SLICE_X45Y90.CLK     Tckdi       (-Th)    -0.135   led3_OBUF
                                                       led3
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.657ns logic, 0.420ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point led2 (SLICE_X44Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led1 (FF)
  Destination:          led2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led1 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y91.YQ      Tcko                  0.522   led1_OBUF
                                                       led1
    SLICE_X44Y90.BY      net (fanout=2)        0.420   led1_OBUF
    SLICE_X44Y90.CLK     Tckdi       (-Th)    -0.152   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.674ns logic, 0.420ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: led1_OBUF/CLK
  Logical resource: led1/CK
  Location pin: SLICE_X44Y91.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: led1_OBUF/CLK
  Logical resource: led1/CK
  Location pin: SLICE_X44Y91.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: led1_OBUF/CLK
  Logical resource: led1/CK
  Location pin: SLICE_X44Y91.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.827|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1331 paths, 0 nets, and 123 connections

Design statistics:
   Minimum period:   6.827ns{1}   (Maximum frequency: 146.477MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 28 15:50:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



