<dec f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='203' type='void llvm::mca::Scheduler::issueInstruction(llvm::mca::InstRef &amp; IR, SmallVectorImpl&lt;std::pair&lt;ResourceRef, ResourceCycles&gt; &gt; &amp; Used, SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; Pending, SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; Ready)'/>
<doc f='llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h' l='200'>/// Issue an instruction and populates a vector of used pipeline resources,
  /// and a vector of instructions that transitioned to the ready state as a
  /// result of this event.</doc>
<def f='llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp' l='99' ll='117' type='void llvm::mca::Scheduler::issueInstruction(llvm::mca::InstRef &amp; IR, SmallVectorImpl&lt;std::pair&lt;ResourceRef, ResourceCycles&gt; &gt; &amp; UsedResources, SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; PendingInstructions, SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp; ReadyInstructions)'/>
<doc f='llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp' l='98'>// Release the buffered resources and issue the instruction.</doc>
<use f='llvm/llvm/lib/MCA/Stages/ExecuteStage.cpp' l='58' u='c' c='_ZN4llvm3mca12ExecuteStage16issueInstructionERNS0_7InstRefE'/>
