{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1571114467987 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1571114467988 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1571114472012 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1571114472013 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1571114472014 ""}
{ "Info" "" "" "2019.10.14.22:41:41 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.10.14.22:41:41 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1571114501202 ""}
{ "Info" "" "" "2019.10.14.22:41:41 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.10.14.22:41:41 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1571114501242 ""}
{ "Info" "soc_system_generation.rpt" "" "2019.10.14.22:42:07 Info: Saving generation log to C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2019.10.14.22:42:07 Info: Saving generation log to C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1571114527650 ""}
{ "Info" "" "" "2019.10.14.22:42:07 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.10.14.22:42:07 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1571114527651 ""}
{ "Info" "" "" "2019.10.14.22:42:07 Info: qsys-generate \"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.10.14.22:42:07 Info: qsys-generate \"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1571114527657 ""}
{ "Info" "soc_system.qsys" "" "2019.10.14.22:42:07 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2019.10.14.22:42:07 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1571114527748 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Reading input file" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Reading input file" 0 0 "Shell" 0 -1 1571114528489 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Adding ILC \[interrupt_latency_counter 17.1\]" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Adding ILC \[interrupt_latency_counter 17.1\]" 0 0 "Shell" 0 -1 1571114528491 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing module ILC" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1571114528492 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571114528492 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1571114528494 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1571114528494 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1571114528495 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571114528495 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1571114528495 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571114528496 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1571114528496 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571114528496 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1571114528497 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1571114528498 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1571114528501 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571114528506 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1571114528507 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1571114528507 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1571114528508 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Adding led_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571114528508 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1571114528509 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" 0 0 "Shell" 0 -1 1571114528510 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1571114528511 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1571114528511 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1571114528512 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Building connections" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Building connections" 0 0 "Shell" 0 -1 1571114528513 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Parameterizing connections" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1571114528516 ""}
{ "Info" "" "" "2019.10.14.22:42:08 Info: Validating" {  } {  } 0 0 "2019.10.14.22:42:08 Info: Validating" 0 0 "Shell" 0 -1 1571114528517 ""}
{ "Info" "" "" "2019.10.14.22:42:19 Info: Done reading input file" {  } {  } 0 0 "2019.10.14.22:42:19 Info: Done reading input file" 0 0 "Shell" 0 -1 1571114539092 ""}
{ "Info" "" "" "2019.10.14.22:42:25 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.14.22:42:25 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1571114545391 ""}
{ "Info" "" "" "2019.10.14.22:42:25 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.14.22:42:25 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1571114545391 ""}
{ "Info" "" "" "2019.10.14.22:42:25 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.10.14.22:42:25 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1571114545391 ""}
{ "Info" "" "" "2019.10.14.22:42:25 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.14.22:42:25 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1571114545392 ""}
{ "Info" "" "" "2019.10.14.22:42:25 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.10.14.22:42:25 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1571114545396 ""}
{ "Info" "" "" "2019.10.14.22:42:25 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.10.14.22:42:25 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1571114545397 ""}
{ "Info" "" "" "2019.10.14.22:42:25 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.10.14.22:42:25 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1571114545397 ""}
{ "Info" "" "" "2019.10.14.22:42:26 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2019.10.14.22:42:26 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1571114546903 ""}
{ "Info" "" "" "2019.10.14.22:42:34 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2019.10.14.22:42:34 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1571114554684 ""}
{ "Info" "" "" "2019.10.14.22:42:39 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.10.14.22:42:39 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1571114559864 ""}
{ "Info" "" "" "2019.10.14.22:42:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2019.10.14.22:42:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1571114561610 ""}
{ "Info" "" "" "2019.10.14.22:42:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2019.10.14.22:42:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1571114561610 ""}
{ "Info" "" "" "2019.10.14.22:42:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2019.10.14.22:42:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1571114561610 ""}
{ "Info" "" "" "2019.10.14.22:42:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2019.10.14.22:42:41 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1571114561611 ""}
{ "Warning" "" "" "2019.10.14.22:42:42 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.10.14.22:42:42 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1571114562673 ""}
{ "Warning" "" "" "2019.10.14.22:42:42 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.10.14.22:42:42 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1571114562674 ""}
{ "Warning" "" "" "2019.10.14.22:42:42 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2019.10.14.22:42:42 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1571114562675 ""}
{ "Warning" "" "" "2019.10.14.22:42:42 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2019.10.14.22:42:42 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1571114562675 ""}
{ "Info" "" "" "2019.10.14.22:42:52 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2019.10.14.22:42:52 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1571114572649 ""}
{ "Info" "" "" "2019.10.14.22:42:52 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.10.14.22:42:52 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1571114572743 ""}
{ "Info" "  ]" "" "2019.10.14.22:42:52 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0003_button_pio_gen" {  } {  } 0 0 "2019.10.14.22:42:52 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1571114572743 ""}
{ "Info" "" "" "2019.10.14.22:42:54 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.10.14.22:42:54 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1571114574290 ""}
{ "Info" "" "" "2019.10.14.22:42:54 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2019.10.14.22:42:54 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1571114574293 ""}
{ "Info" "" "" "2019.10.14.22:42:54 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.10.14.22:42:54 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1571114574330 ""}
{ "Info" "  ]" "" "2019.10.14.22:42:54 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2019.10.14.22:42:54 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1571114574331 ""}
{ "Info" "" "" "2019.10.14.22:42:54 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.10.14.22:42:54 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1571114574572 ""}
{ "Info" "" "" "2019.10.14.22:42:54 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2019.10.14.22:42:54 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1571114574575 ""}
{ "Info" "" "" "2019.10.14.22:42:56 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2019.10.14.22:42:56 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1571114576143 ""}
{ "Info" "" "" "2019.10.14.22:42:56 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.10.14.22:42:56 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1571114576146 ""}
{ "Info" "" "" "2019.10.14.22:42:56 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.10.14.22:42:56 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1571114576695 ""}
{ "Info" "" "" "2019.10.14.22:42:57 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.14.22:42:57 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1571114577172 ""}
{ "Info" "" "" "2019.10.14.22:43:01 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.10.14.22:43:01 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1571114581314 ""}
{ "Info" "" "" "2019.10.14.22:43:01 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.10.14.22:43:01 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1571114581401 ""}
{ "Info" "  ]" "" "2019.10.14.22:43:01 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2019.10.14.22:43:01 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1571114581402 ""}
{ "Info" "" "" "2019.10.14.22:43:01 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.10.14.22:43:01 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1571114581718 ""}
{ "Info" "" "" "2019.10.14.22:43:01 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.10.14.22:43:01 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1571114581722 ""}
{ "Info" "" "" "2019.10.14.22:43:01 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.10.14.22:43:01 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1571114581784 ""}
{ "Info" "  ]" "" "2019.10.14.22:43:01 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0006_led_pio_gen" {  } {  } 0 0 "2019.10.14.22:43:01 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1571114581785 ""}
{ "Info" "" "" "2019.10.14.22:43:01 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.10.14.22:43:01 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1571114581991 ""}
{ "Info" "" "" "2019.10.14.22:43:01 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2019.10.14.22:43:01 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1571114581994 ""}
{ "Info" "" "" "2019.10.14.22:43:02 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2019.10.14.22:43:02 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1571114582011 ""}
{ "Info" "" "" "2019.10.14.22:43:02 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.10.14.22:43:02 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1571114582024 ""}
{ "Info" "" "" "2019.10.14.22:43:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:43:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114584382 ""}
{ "Info" "" "" "2019.10.14.22:43:05 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.10.14.22:43:05 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1571114585886 ""}
{ "Info" "" "" "2019.10.14.22:43:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:43:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114593222 ""}
{ "Info" "" "" "2019.10.14.22:43:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:43:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114593954 ""}
{ "Info" "" "" "2019.10.14.22:43:14 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:43:14 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114594680 ""}
{ "Info" "" "" "2019.10.14.22:43:15 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:43:15 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114595429 ""}
{ "Info" "" "" "2019.10.14.22:43:16 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:43:16 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114596237 ""}
{ "Info" "" "" "2019.10.14.22:43:16 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:43:16 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114596958 ""}
{ "Info" "" "" "2019.10.14.22:43:22 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.10.14.22:43:22 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1571114602133 ""}
{ "Info" "" "" "2019.10.14.22:43:24 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2019.10.14.22:43:24 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1571114604353 ""}
{ "Info" "" "" "2019.10.14.22:43:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:43:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114607235 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1571114608694 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1571114608742 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1571114608756 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1571114608760 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1571114608795 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1571114608818 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1571114608840 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1571114608854 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1571114608862 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1571114608865 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1571114608868 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1571114608884 ""}
{ "Info" "" "" "2019.10.14.22:43:28 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.10.14.22:43:28 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1571114608888 ""}
{ "Info" "" "" "2019.10.14.22:44:40 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.10.14.22:44:40 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1571114680684 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.14.22:44:40 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:40 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114680690 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.14.22:44:40 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:40 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114680691 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.10.14.22:44:40 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:40 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114680691 ""}
{ "Info" "" "" "2019.10.14.22:44:42 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.10.14.22:44:42 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1571114682536 ""}
{ "Info" "" "" "2019.10.14.22:44:42 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2019.10.14.22:44:42 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1571114682538 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682540 ""}
{ "Info" "" "" "2019.10.14.22:44:42 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2019.10.14.22:44:42 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1571114682567 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682568 ""}
{ "Info" "" "" "2019.10.14.22:44:42 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2019.10.14.22:44:42 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1571114682570 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682570 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682571 ""}
{ "Info" "" "" "2019.10.14.22:44:42 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.14.22:44:42 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571114682580 ""}
{ "Info" "" "" "2019.10.14.22:44:42 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.14.22:44:42 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1571114682593 ""}
{ "Info" "" "" "2019.10.14.22:44:42 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2019.10.14.22:44:42 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1571114682599 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682600 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682600 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682601 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682601 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682602 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682602 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682602 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682603 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682603 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682603 ""}
{ "Info" "" "" "2019.10.14.22:44:42 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.14.22:44:42 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571114682607 ""}
{ "Info" "" "" "2019.10.14.22:44:42 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.14.22:44:42 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571114682619 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682620 ""}
{ "Info" "" "" "2019.10.14.22:44:42 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.14.22:44:42 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1571114682626 ""}
{ "Info" "" "" "2019.10.14.22:44:42 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.14.22:44:42 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571114682641 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:42 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114682643 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1571114684040 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1571114684042 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684043 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1571114684044 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684045 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571114684054 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1571114684064 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1571114684080 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684081 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684081 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571114684085 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571114684098 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684099 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1571114684102 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571114684113 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684113 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1571114684133 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684133 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684134 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684134 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571114684145 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1571114684154 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571114684158 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571114684167 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684168 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1571114684171 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571114684183 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684184 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1571114684187 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684189 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684189 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571114684201 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1571114684211 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571114684215 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571114684223 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684224 ""}
{ "Info" "" "" "2019.10.14.22:44:44 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.14.22:44:44 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571114684233 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:44 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114684234 ""}
{ "Info" "" "" "2019.10.14.22:44:45 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.10.14.22:44:45 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1571114685715 ""}
{ "Info" "" "" "2019.10.14.22:44:45 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.10.14.22:44:45 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1571114685783 ""}
{ "Info" "verbosity_pkg.sv" "" "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114685783 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114685783 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114685784 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114685784 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114685784 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114685785 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2019.10.14.22:44:45 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1571114685785 ""}
{ "Info" "" "" "2019.10.14.22:44:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.10.14.22:44:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1571114685791 ""}
{ "Info" "" "" "2019.10.14.22:44:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.10.14.22:44:45 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1571114685810 ""}
{ "Info" "" "" "2019.10.14.22:44:45 Info: soc_system: Done \"soc_system\" with 65 modules, 192 files" {  } {  } 0 0 "2019.10.14.22:44:45 Info: soc_system: Done \"soc_system\" with 65 modules, 192 files" 0 0 "Shell" 0 -1 1571114685811 ""}
{ "Info" "" "" "2019.10.14.22:44:45 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.10.14.22:44:45 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1571114685982 ""}
{ "Info" "" "" "2019.10.14.22:44:45 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.10.14.22:44:45 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1571114685983 ""}
{ "Info" "" "" "2019.10.14.22:44:45 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.10.14.22:44:45 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1571114685983 ""}
{ "Info" "" --use-relative-paths=true" "" "2019.10.14.22:44:45 Info: sim-script-gen --spd=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd\" --output-directory=\"C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.10.14.22:44:45 Info: sim-script-gen --spd=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd\" --output-directory=\"C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1571114685983 ""}
{ "Info" " --use-relative-paths=true" "" "2019.10.14.22:44:45 Info: Doing: ip-make-simscript --spd=C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.10.14.22:44:45 Info: Doing: ip-make-simscript --spd=C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1571114685987 ""}
{ "Info" " directory:" "" "2019.10.14.22:44:47 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.10.14.22:44:47 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1571114687978 ""}
{ "Info" "msim_setup.tcl" "" "2019.10.14.22:44:47 Info:     mentor" {  } {  } 0 0 "2019.10.14.22:44:47 Info:     mentor" 0 0 "Shell" 0 -1 1571114687979 ""}
{ "Info" " directory:" "" "2019.10.14.22:44:47 Info: Generating the following file(s) for VCS simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.10.14.22:44:47 Info: Generating the following file(s) for VCS simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1571114687986 ""}
{ "Info" "vcs_setup.sh" "" "2019.10.14.22:44:47 Info:     synopsys/vcs" {  } {  } 0 0 "2019.10.14.22:44:47 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1571114687989 ""}
{ "Info" " directory:" "" "2019.10.14.22:44:48 Info: Generating the following file(s) for VCSMX simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Generating the following file(s) for VCSMX simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1571114688004 ""}
{ "Info" "synopsys_sim.setup" "" "2019.10.14.22:44:48 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.10.14.22:44:48 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1571114688005 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.10.14.22:44:48 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.10.14.22:44:48 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1571114688006 ""}
{ "Info" " directory:" "" "2019.10.14.22:44:48 Info: Generating the following file(s) for NCSIM simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Generating the following file(s) for NCSIM simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1571114688054 ""}
{ "Info" "cds.lib" "" "2019.10.14.22:44:48 Info:     cadence" {  } {  } 0 0 "2019.10.14.22:44:48 Info:     cadence" 0 0 "Shell" 0 -1 1571114688055 ""}
{ "Info" "hdl.var" "" "2019.10.14.22:44:48 Info:     cadence" {  } {  } 0 0 "2019.10.14.22:44:48 Info:     cadence" 0 0 "Shell" 0 -1 1571114688077 ""}
{ "Info" "ncsim_setup.sh" "" "2019.10.14.22:44:48 Info:     cadence" {  } {  } 0 0 "2019.10.14.22:44:48 Info:     cadence" 0 0 "Shell" 0 -1 1571114688078 ""}
{ "Info" " directory" "" "2019.10.14.22:44:48 Info:     47 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.10.14.22:44:48 Info:     47 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1571114688078 ""}
{ "Info" " directory:" "" "2019.10.14.22:44:48 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1571114688085 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.10.14.22:44:48 Info:     aldec" {  } {  } 0 0 "2019.10.14.22:44:48 Info:     aldec" 0 0 "Shell" 0 -1 1571114688086 ""}
{ "Info" "." "" "2019.10.14.22:44:48 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.10.14.22:44:48 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1571114688086 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.10.14.22:44:48 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1571114688086 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.10.14.22:44:48 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1571114688086 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1571114688086 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: qsys-generate \"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.10.14.22:44:48 Info: qsys-generate \"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1571114688086 ""}
{ "Info" "soc_system.qsys" "" "2019.10.14.22:44:48 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1571114688089 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Reading input file" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Reading input file" 0 0 "Shell" 0 -1 1571114688837 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Adding ILC \[interrupt_latency_counter 17.1\]" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Adding ILC \[interrupt_latency_counter 17.1\]" 0 0 "Shell" 0 -1 1571114688838 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing module ILC" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1571114688838 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571114688838 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1571114688839 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1571114688839 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1571114688839 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571114688839 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1571114688840 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571114688840 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1571114688840 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571114688840 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1571114688840 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1571114688841 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1571114688843 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571114688847 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1571114688847 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1571114688847 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1571114688848 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Adding led_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571114688848 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1571114688849 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" 0 0 "Shell" 0 -1 1571114688849 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1571114688849 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1571114688849 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1571114688849 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Building connections" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Building connections" 0 0 "Shell" 0 -1 1571114688849 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Parameterizing connections" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1571114688850 ""}
{ "Info" "" "" "2019.10.14.22:44:48 Info: Validating" {  } {  } 0 0 "2019.10.14.22:44:48 Info: Validating" 0 0 "Shell" 0 -1 1571114688851 ""}
{ "Info" "" "" "2019.10.14.22:44:58 Info: Done reading input file" {  } {  } 0 0 "2019.10.14.22:44:58 Info: Done reading input file" 0 0 "Shell" 0 -1 1571114698924 ""}
{ "Info" "" "" "2019.10.14.22:45:04 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.14.22:45:04 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1571114704794 ""}
{ "Info" "" "" "2019.10.14.22:45:04 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.14.22:45:04 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1571114704794 ""}
{ "Info" "" "" "2019.10.14.22:45:04 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.10.14.22:45:04 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1571114704794 ""}
{ "Info" "" "" "2019.10.14.22:45:04 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.14.22:45:04 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1571114704794 ""}
{ "Info" "" "" "2019.10.14.22:45:04 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.10.14.22:45:04 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1571114704797 ""}
{ "Info" "" "" "2019.10.14.22:45:04 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.10.14.22:45:04 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1571114704797 ""}
{ "Info" "" "" "2019.10.14.22:45:04 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.10.14.22:45:04 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1571114704797 ""}
{ "Info" "" "" "2019.10.14.22:45:05 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.10.14.22:45:05 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1571114705505 ""}
{ "Info" "" "" "2019.10.14.22:45:05 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.10.14.22:45:05 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1571114705505 ""}
{ "Info" "" "" "2019.10.14.22:45:05 Info:" {  } {  } 0 0 "2019.10.14.22:45:05 Info:" 0 0 "Shell" 0 -1 1571114705505 ""}
{ "Info" "" "" "2019.10.14.22:45:05 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.10.14.22:45:05 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1571114705506 ""}
{ "Info" "" "" "2019.10.14.22:45:05 Info: qsys-generate \"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2019.10.14.22:45:05 Info: qsys-generate \"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\mc_gr\\Desktop\\EELE 467\\Quartus Projects\\Lab 5\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1571114705506 ""}
{ "Info" "soc_system.qsys" "" "2019.10.14.22:45:05 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2019.10.14.22:45:05 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1571114705509 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Reading input file" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Reading input file" 0 0 "Shell" 0 -1 1571114706200 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Adding ILC \[interrupt_latency_counter 17.1\]" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Adding ILC \[interrupt_latency_counter 17.1\]" 0 0 "Shell" 0 -1 1571114706201 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing module ILC" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1571114706202 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571114706202 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1571114706202 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1571114706202 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1571114706202 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571114706203 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1571114706203 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571114706204 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1571114706204 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571114706204 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1571114706204 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1571114706205 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1571114706207 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1571114706210 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1571114706210 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1571114706211 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1571114706211 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Adding led_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1571114706211 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1571114706212 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" 0 0 "Shell" 0 -1 1571114706212 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1571114706212 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1571114706213 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1571114706213 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Building connections" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Building connections" 0 0 "Shell" 0 -1 1571114706213 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Parameterizing connections" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1571114706215 ""}
{ "Info" "" "" "2019.10.14.22:45:06 Info: Validating" {  } {  } 0 0 "2019.10.14.22:45:06 Info: Validating" 0 0 "Shell" 0 -1 1571114706215 ""}
{ "Info" "" "" "2019.10.14.22:45:16 Info: Done reading input file" {  } {  } 0 0 "2019.10.14.22:45:16 Info: Done reading input file" 0 0 "Shell" 0 -1 1571114716184 ""}
{ "Info" "" "" "2019.10.14.22:45:21 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.14.22:45:21 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1571114721804 ""}
{ "Info" "" "" "2019.10.14.22:45:21 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.10.14.22:45:21 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1571114721804 ""}
{ "Info" "" "" "2019.10.14.22:45:21 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.10.14.22:45:21 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1571114721804 ""}
{ "Info" "" "" "2019.10.14.22:45:21 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.14.22:45:21 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1571114721804 ""}
{ "Info" "" "" "2019.10.14.22:45:21 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.10.14.22:45:21 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1571114721805 ""}
{ "Info" "" "" "2019.10.14.22:45:21 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.10.14.22:45:21 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1571114721805 ""}
{ "Info" "" "" "2019.10.14.22:45:21 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.10.14.22:45:21 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1571114721805 ""}
{ "Info" "" "" "2019.10.14.22:45:24 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.10.14.22:45:24 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1571114724070 ""}
{ "Info" "" "" "2019.10.14.22:45:30 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2019.10.14.22:45:30 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1571114730713 ""}
{ "Info" "" "" "2019.10.14.22:45:34 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.10.14.22:45:34 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1571114734467 ""}
{ "Info" "" "" "2019.10.14.22:45:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2019.10.14.22:45:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1571114736092 ""}
{ "Info" "" "" "2019.10.14.22:45:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2019.10.14.22:45:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1571114736093 ""}
{ "Info" "" "" "2019.10.14.22:45:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2019.10.14.22:45:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1571114736093 ""}
{ "Info" "" "" "2019.10.14.22:45:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2019.10.14.22:45:36 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1571114736093 ""}
{ "Warning" "" "" "2019.10.14.22:45:36 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.10.14.22:45:36 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1571114736976 ""}
{ "Warning" "" "" "2019.10.14.22:45:36 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.10.14.22:45:36 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1571114736977 ""}
{ "Warning" "" "" "2019.10.14.22:45:36 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2019.10.14.22:45:36 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1571114736977 ""}
{ "Warning" "" "" "2019.10.14.22:45:36 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2019.10.14.22:45:36 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1571114736978 ""}
{ "Info" "" "" "2019.10.14.22:45:46 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2019.10.14.22:45:46 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1571114746405 ""}
{ "Info" "" "" "2019.10.14.22:45:46 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.10.14.22:45:46 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1571114746451 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.14.22:45:46 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0059_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0059_button_pio_gen/" {  } {  } 0 0 "2019.10.14.22:45:46 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0059_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0059_button_pio_gen/" 0 0 "Shell" 0 -1 1571114746451 ""}
{ "Info" "" "" "2019.10.14.22:45:46 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.10.14.22:45:46 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1571114746711 ""}
{ "Info" "" "" "2019.10.14.22:45:46 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2019.10.14.22:45:46 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1571114746714 ""}
{ "Info" "" "" "2019.10.14.22:45:46 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.10.14.22:45:46 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1571114746775 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.14.22:45:46 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0060_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0060_dipsw_pio_gen/" {  } {  } 0 0 "2019.10.14.22:45:46 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0060_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0060_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1571114746776 ""}
{ "Info" "" "" "2019.10.14.22:45:47 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.10.14.22:45:47 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1571114747015 ""}
{ "Info" "" "" "2019.10.14.22:45:47 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2019.10.14.22:45:47 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1571114747017 ""}
{ "Info" "" "" "2019.10.14.22:45:48 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2019.10.14.22:45:48 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1571114748485 ""}
{ "Info" "" "" "2019.10.14.22:45:48 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.10.14.22:45:48 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1571114748486 ""}
{ "Info" "" "" "2019.10.14.22:45:49 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2019.10.14.22:45:49 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1571114749032 ""}
{ "Info" "" "" "2019.10.14.22:45:49 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.10.14.22:45:49 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1571114749444 ""}
{ "Info" "" "" "2019.10.14.22:45:53 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.10.14.22:45:53 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1571114753447 ""}
{ "Info" "" "" "2019.10.14.22:45:53 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.10.14.22:45:53 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1571114753492 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.14.22:45:53 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0061_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0061_jtag_uart_gen/" {  } {  } 0 0 "2019.10.14.22:45:53 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0061_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0061_jtag_uart_gen/" 0 0 "Shell" 0 -1 1571114753493 ""}
{ "Info" "" "" "2019.10.14.22:45:53 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.10.14.22:45:53 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1571114753787 ""}
{ "Info" "" "" "2019.10.14.22:45:53 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.10.14.22:45:53 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1571114753790 ""}
{ "Info" "" "" "2019.10.14.22:45:53 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.10.14.22:45:53 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1571114753850 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.10.14.22:45:53 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0062_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0062_led_pio_gen/" {  } {  } 0 0 "2019.10.14.22:45:53 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0062_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8184_3090066345374365307.dir/0062_led_pio_gen/" 0 0 "Shell" 0 -1 1571114753850 ""}
{ "Info" "" "" "2019.10.14.22:45:54 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.10.14.22:45:54 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1571114754059 ""}
{ "Info" "" "" "2019.10.14.22:45:54 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2019.10.14.22:45:54 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1571114754062 ""}
{ "Info" "" "" "2019.10.14.22:45:54 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2019.10.14.22:45:54 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1571114754064 ""}
{ "Info" "" "" "2019.10.14.22:45:54 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.10.14.22:45:54 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1571114754067 ""}
{ "Info" "" "" "2019.10.14.22:45:56 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:45:56 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114756220 ""}
{ "Info" "" "" "2019.10.14.22:45:57 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.10.14.22:45:57 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1571114757668 ""}
{ "Info" "" "" "2019.10.14.22:46:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:46:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114765009 ""}
{ "Info" "" "" "2019.10.14.22:46:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:46:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114765723 ""}
{ "Info" "" "" "2019.10.14.22:46:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:46:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114766440 ""}
{ "Info" "" "" "2019.10.14.22:46:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:46:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114767150 ""}
{ "Info" "" "" "2019.10.14.22:46:07 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:46:07 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114767867 ""}
{ "Info" "" "" "2019.10.14.22:46:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:46:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114768587 ""}
{ "Info" "" "" "2019.10.14.22:46:13 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.10.14.22:46:13 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1571114773699 ""}
{ "Info" "" "" "2019.10.14.22:46:15 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2019.10.14.22:46:15 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1571114775903 ""}
{ "Info" "" "" "2019.10.14.22:46:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.10.14.22:46:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1571114778744 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1571114780203 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1571114780208 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1571114780213 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1571114780218 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1571114780221 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1571114780226 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1571114780235 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1571114780237 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1571114780238 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1571114780240 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1571114780241 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1571114780245 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1571114780250 ""}
{ "Info" "" "" "2019.10.14.22:46:20 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.10.14.22:46:20 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1571114780322 ""}
{ "Info" "" "" "2019.10.14.22:46:21 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.10.14.22:46:21 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1571114781855 ""}
{ "Info" "" "" "2019.10.14.22:46:21 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2019.10.14.22:46:21 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1571114781857 ""}
{ "Info" "" "" "2019.10.14.22:46:21 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2019.10.14.22:46:21 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1571114781859 ""}
{ "Info" "" "" "2019.10.14.22:46:21 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2019.10.14.22:46:21 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1571114781861 ""}
{ "Info" "" "" "2019.10.14.22:46:21 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.14.22:46:21 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571114781870 ""}
{ "Info" "" "" "2019.10.14.22:46:21 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.14.22:46:21 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1571114781878 ""}
{ "Info" "" "" "2019.10.14.22:46:21 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2019.10.14.22:46:21 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1571114781883 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.14.22:46:21 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:21 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114781885 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.10.14.22:46:21 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:21 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114781886 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.14.22:46:21 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:21 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114781886 ""}
{ "Info" "" "" "2019.10.14.22:46:21 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.14.22:46:21 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571114781889 ""}
{ "Info" "" "" "2019.10.14.22:46:21 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.14.22:46:21 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571114781898 ""}
{ "Info" "" "" "2019.10.14.22:46:21 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.14.22:46:21 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1571114781910 ""}
{ "Info" "" "" "2019.10.14.22:46:21 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.14.22:46:21 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571114781918 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:46:21 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:21 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114781918 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1571114783312 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1571114783314 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1571114783317 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571114783326 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1571114783335 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1571114783338 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783339 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783340 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571114783343 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571114783353 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783353 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1571114783357 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571114783367 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783368 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1571114783371 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783371 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783372 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783372 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571114783383 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1571114783391 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571114783395 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571114783406 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783406 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1571114783410 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571114783419 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783419 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1571114783422 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783422 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783422 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1571114783431 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1571114783441 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1571114783445 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1571114783453 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783454 ""}
{ "Info" "" "" "2019.10.14.22:46:23 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.10.14.22:46:23 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1571114783463 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.10.14.22:46:23 Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1571114783463 ""}
{ "Info" "" "" "2019.10.14.22:46:24 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.10.14.22:46:24 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1571114784949 ""}
{ "Info" "" "" "2019.10.14.22:46:53 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.10.14.22:46:53 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1571114813618 ""}
{ "Info" "" "" "2019.10.14.22:46:53 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.10.14.22:46:53 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1571114813635 ""}
{ "Info" "" "" "2019.10.14.22:46:53 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.10.14.22:46:53 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1571114813640 ""}
{ "Info" "" "" "2019.10.14.22:46:53 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2019.10.14.22:46:53 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1571114813641 ""}
{ "Info" "" "" "2019.10.14.22:46:54 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.10.14.22:46:54 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1571114814317 ""}
{ "Info" "" "" "2019.10.14.22:46:54 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.10.14.22:46:54 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1571114814317 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1571114822822 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1571114822823 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1571114830771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 8 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571114830771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 22:47:10 2019 " "Processing ended: Mon Oct 14 22:47:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571114830771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:17 " "Elapsed time: 00:06:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571114830771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:19 " "Total CPU time (on all processors): 00:07:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571114830771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1571114830771 ""}
