<SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-20; mso-bidi-font-family: Minion-Regular-0-1000-20; mso-font-kerning: 0pt">So the L1 cache tag field length is the difference between the number of bits of physical address supported and the number of bits used to index the L1 cache</SPAN><SPAN style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-20; mso-bidi-font-family: Minion-Regular-0-1000-20; mso-font-kerning: 0pt">&#8212;<SPAN lang=EN-US>12 bits for a 16-K four-way set-associative cache. </SPAN></SPAN><B><SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Courier-Bold-8r-0-1000-63; mso-bidi-font-family: Courier-Bold-8r-0-1000-63; mso-font-kerning: 0pt">TagLo(PTagLo) </SPAN></B><SPAN lang=EN-US style="FONT-SIZE: 14pt; FONT-FAMILY: Minion-Regular-0-1000-20; mso-bidi-font-family: Minion-Regular-0-1000-20; mso-font-kerning: 0pt">has room for <FONT class=clozed>24 bits</FONT>, which would support up to a <SPAN class=cloze>[...]</SPAN>physical address range for such a cache.</SPAN>