Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Feb 28 16:58:16 2026
| Host         : LAPTOP-VQFUJNP1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   26          inf        0.000                      0                   26           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.672ns  (logic 3.987ns (70.291%)  route 1.685ns (29.709%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE                         0.000     0.000 r  count_reg[24]/C
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[24]/Q
                         net (fo=2, routed)           1.685     2.141    led_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.672 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     5.672    led
    M14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.404ns  (logic 1.923ns (79.986%)  route 0.481ns (20.014%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    count_reg_n_0_[1]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    count_reg[0]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    count_reg[4]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.839    count_reg[8]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    count_reg[12]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.067    count_reg[16]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.181 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.181    count_reg[20]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.404 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.404    count_reg[24]_i_1_n_7
    SLICE_X43Y53         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.401ns  (logic 1.920ns (79.961%)  route 0.481ns (20.039%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    count_reg_n_0_[1]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    count_reg[0]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    count_reg[4]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.839    count_reg[8]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    count_reg[12]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.067    count_reg[16]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.401 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.401    count_reg[20]_i_1_n_6
    SLICE_X43Y52         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.380ns  (logic 1.899ns (79.784%)  route 0.481ns (20.216%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    count_reg_n_0_[1]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    count_reg[0]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    count_reg[4]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.839    count_reg[8]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    count_reg[12]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.067    count_reg[16]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.380 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.380    count_reg[20]_i_1_n_4
    SLICE_X43Y52         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.306ns  (logic 1.825ns (79.135%)  route 0.481ns (20.865%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    count_reg_n_0_[1]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    count_reg[0]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    count_reg[4]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.839    count_reg[8]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    count_reg[12]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.067    count_reg[16]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.306 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.306    count_reg[20]_i_1_n_5
    SLICE_X43Y52         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.290ns  (logic 1.809ns (78.989%)  route 0.481ns (21.011%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    count_reg_n_0_[1]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    count_reg[0]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    count_reg[4]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.839    count_reg[8]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    count_reg[12]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.067    count_reg[16]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.290 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.290    count_reg[20]_i_1_n_7
    SLICE_X43Y52         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.287ns  (logic 1.806ns (78.962%)  route 0.481ns (21.038%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    count_reg_n_0_[1]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    count_reg[0]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    count_reg[4]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.839    count_reg[8]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    count_reg[12]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.287 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.287    count_reg[16]_i_1_n_6
    SLICE_X43Y51         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.266ns  (logic 1.785ns (78.767%)  route 0.481ns (21.233%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    count_reg_n_0_[1]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    count_reg[0]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    count_reg[4]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.839    count_reg[8]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    count_reg[12]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.266 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.266    count_reg[16]_i_1_n_4
    SLICE_X43Y51         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.192ns  (logic 1.711ns (78.050%)  route 0.481ns (21.950%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    count_reg_n_0_[1]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    count_reg[0]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    count_reg[4]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.839    count_reg[8]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    count_reg[12]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.192 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.192    count_reg[16]_i_1_n_5
    SLICE_X43Y51         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.176ns  (logic 1.695ns (77.889%)  route 0.481ns (22.111%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    count_reg_n_0_[1]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    count_reg[0]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    count_reg[4]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.839    count_reg[8]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    count_reg[12]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.176 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.176    count_reg[16]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE                         0.000     0.000 r  count_reg[11]/C
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    count_reg_n_0_[11]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_reg[8]_i_1_n_4
    SLICE_X43Y49         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE                         0.000     0.000 r  count_reg[15]/C
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    count_reg_n_0_[15]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_reg[12]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  count_reg[19]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     0.249    count_reg_n_0_[19]
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_reg[16]_i_1_n_4
    SLICE_X43Y51         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE                         0.000     0.000 r  count_reg[23]/C
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     0.249    count_reg_n_0_[23]
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_reg[20]_i_1_n_4
    SLICE_X43Y52         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    count_reg_n_0_[3]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_reg[0]_i_1_n_4
    SLICE_X43Y47         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    count_reg_n_0_[7]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_reg[4]_i_1_n_4
    SLICE_X43Y48         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE                         0.000     0.000 r  count_reg[12]/C
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    count_reg_n_0_[12]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    count_reg[12]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  count_reg[16]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    count_reg_n_0_[16]
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    count_reg[16]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE                         0.000     0.000 r  count_reg[20]/C
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     0.246    count_reg_n_0_[20]
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    count_reg[20]_i_1_n_7
    SLICE_X43Y52         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    count_reg_n_0_[4]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    count_reg[4]_i_1_n_7
    SLICE_X43Y48         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------





