--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/flash_audio_recording/flash_audio_recording.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -1.973(F)|    2.522(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button_down   |    1.857(R)|   -0.353(R)|clock_27mhz_BUFGP |   0.000|
button_up     |    2.750(R)|   -0.402(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0> |    0.804(R)|    0.976(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1> |    1.033(R)|    0.490(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2> |   -0.201(R)|    0.730(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3> |    0.093(R)|    0.739(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4> |    0.899(R)|    0.529(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5> |    0.841(R)|    0.397(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6> |    0.549(R)|    0.289(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7> |    2.240(R)|    0.721(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8> |    1.052(R)|    0.848(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9> |    1.513(R)|    0.041(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>|    0.926(R)|    0.558(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>|   -0.167(R)|    0.641(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>|    0.647(R)|    1.095(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>|    0.726(R)|    0.142(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>|    1.044(R)|    0.762(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>|    2.137(R)|   -0.016(R)|clock_27mhz_BUFGP |   0.000|
flash_sts     |    1.899(R)|   -0.496(R)|clock_27mhz_BUFGP |   0.000|
switch<0>     |    2.192(R)|    0.148(R)|clock_27mhz_BUFGP |   0.000|
switch<1>     |    1.809(R)|   -0.127(R)|clock_27mhz_BUFGP |   0.000|
switch<2>     |    2.248(R)|   -0.523(R)|clock_27mhz_BUFGP |   0.000|
switch<3>     |    0.630(R)|    0.513(R)|clock_27mhz_BUFGP |   0.000|
switch<5>     |    2.546(R)|    0.175(R)|clock_27mhz_BUFGP |   0.000|
switch<6>     |    2.245(R)|   -0.157(R)|clock_27mhz_BUFGP |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.488(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.585(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   19.004(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.295(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   16.150(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   16.947(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   16.447(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   17.156(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   16.508(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   16.991(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   16.921(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   17.955(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   15.200(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_clock  |   15.044(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<0>|   13.168(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<1>|   13.381(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<2>|   13.286(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<3>|   13.402(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<4>|   14.936(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<5>|   13.705(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<6>|   14.614(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<7>|   13.686(R)|clock_27mhz_BUFGP |   0.000|
audio_reset_b    |   11.349(R)|clock_27mhz_BUFGP |   0.000|
disp_ce_b        |    9.020(R)|clock_27mhz_BUFGP |   0.000|
disp_clock       |   10.632(R)|clock_27mhz_BUFGP |   0.000|
disp_data_out    |    8.722(R)|clock_27mhz_BUFGP |   0.000|
disp_reset_b     |    8.554(R)|clock_27mhz_BUFGP |   0.000|
disp_rs          |    8.272(R)|clock_27mhz_BUFGP |   0.000|
flash_address<1> |   10.696(R)|clock_27mhz_BUFGP |   0.000|
flash_address<2> |    9.428(R)|clock_27mhz_BUFGP |   0.000|
flash_address<3> |    9.480(R)|clock_27mhz_BUFGP |   0.000|
flash_address<4> |    9.474(R)|clock_27mhz_BUFGP |   0.000|
flash_address<5> |    9.503(R)|clock_27mhz_BUFGP |   0.000|
flash_address<6> |   10.082(R)|clock_27mhz_BUFGP |   0.000|
flash_address<7> |    9.505(R)|clock_27mhz_BUFGP |   0.000|
flash_address<8> |    9.808(R)|clock_27mhz_BUFGP |   0.000|
flash_address<9> |   10.168(R)|clock_27mhz_BUFGP |   0.000|
flash_address<10>|    9.442(R)|clock_27mhz_BUFGP |   0.000|
flash_address<11>|   10.081(R)|clock_27mhz_BUFGP |   0.000|
flash_address<12>|   10.078(R)|clock_27mhz_BUFGP |   0.000|
flash_address<13>|   10.043(R)|clock_27mhz_BUFGP |   0.000|
flash_address<14>|    9.880(R)|clock_27mhz_BUFGP |   0.000|
flash_address<15>|    9.837(R)|clock_27mhz_BUFGP |   0.000|
flash_address<16>|    9.849(R)|clock_27mhz_BUFGP |   0.000|
flash_address<17>|    9.825(R)|clock_27mhz_BUFGP |   0.000|
flash_address<18>|   10.149(R)|clock_27mhz_BUFGP |   0.000|
flash_address<19>|   10.645(R)|clock_27mhz_BUFGP |   0.000|
flash_address<20>|   10.688(R)|clock_27mhz_BUFGP |   0.000|
flash_address<21>|   10.341(R)|clock_27mhz_BUFGP |   0.000|
flash_address<22>|   11.070(R)|clock_27mhz_BUFGP |   0.000|
flash_address<23>|    9.318(R)|clock_27mhz_BUFGP |   0.000|
flash_ce_b       |   10.391(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0>    |   10.343(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1>    |   11.596(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2>    |    9.937(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3>    |   10.248(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4>    |   11.287(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5>    |   11.286(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6>    |   11.617(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7>    |   11.618(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8>    |   10.948(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9>    |   12.516(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>   |    9.696(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>   |    9.702(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>   |   10.355(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>   |   11.284(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>   |   11.286(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>   |   12.542(R)|clock_27mhz_BUFGP |   0.000|
flash_oe_b       |    9.636(R)|clock_27mhz_BUFGP |   0.000|
flash_reset_b    |    8.322(R)|clock_27mhz_BUFGP |   0.000|
flash_we_b       |    9.287(R)|clock_27mhz_BUFGP |   0.000|
led<0>           |   10.754(R)|clock_27mhz_BUFGP |   0.000|
led<1>           |   11.000(R)|clock_27mhz_BUFGP |   0.000|
led<2>           |   12.212(R)|clock_27mhz_BUFGP |   0.000|
led<3>           |   10.690(R)|clock_27mhz_BUFGP |   0.000|
led<4>           |    9.803(R)|clock_27mhz_BUFGP |   0.000|
led<5>           |   10.507(R)|clock_27mhz_BUFGP |   0.000|
led<6>           |   10.928(R)|clock_27mhz_BUFGP |   0.000|
led<7>           |   10.932(R)|clock_27mhz_BUFGP |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    7.956|         |    7.888|    3.283|
clock_27mhz    |    3.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.204|    5.022|         |         |
clock_27mhz    |    8.549|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.071|
ac97_sdata_in  |analyzer1_data<2>|   14.661|
---------------+-----------------+---------+


Analysis completed Mon Nov 20 20:32:05 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 357 MB



