// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package regblock_pkg;

    localparam REGBLOCK_DATA_WIDTH = 32;
    localparam REGBLOCK_MIN_ADDR_WIDTH = 5;
    localparam REGBLOCK_SIZE = 'h14;

    typedef struct {
        logic my_reset;
    } top__r2_f2_ee59033c__in_t;

    typedef struct {
        logic my_areset;
    } top__r3_f2_ee59033c__in_t;

    typedef struct {
        logic my_reset_n;
    } top__r4_f2_ee59033c__in_t;

    typedef struct {
        logic my_areset_n;
    } top__r5_f2_ee59033c__in_t;

    typedef struct {
        logic f2_reset;
        top__r2_f2_ee59033c__in_t r2;
        top__r3_f2_ee59033c__in_t r3;
        top__r4_f2_ee59033c__in_t r4;
        top__r5_f2_ee59033c__in_t r5;
    } regblock__in_t;
endpackage
