#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x139668070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x139661e50 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x13967f290_0 .net "active", 0 0, v0x13967d620_0;  1 drivers
v0x13967f340_0 .var "clk", 0 0;
v0x13967f3d0_0 .var "clk_enable", 0 0;
v0x13967f460_0 .net "data_address", 31 0, L_0x139684c60;  1 drivers
v0x13967f4f0_0 .net "data_read", 0 0, v0x13967e120_0;  1 drivers
v0x13967f5c0_0 .var "data_readdata", 31 0;
v0x13967f650_0 .net "data_write", 0 0, v0x13967e240_0;  1 drivers
v0x13967f700_0 .net "data_writedata", 31 0, v0x13967e2d0_0;  1 drivers
v0x13967f7b0_0 .net "instr_address", 31 0, L_0x139685b40;  1 drivers
v0x13967f8e0_0 .var "instr_readdata", 31 0;
v0x13967f970_0 .net "register_v0", 31 0, L_0x1396846d0;  1 drivers
v0x13967fa40_0 .var "reset", 0 0;
S_0x139667d00 .scope module, "dut" "mips_cpu_harvard" 3 79, 4 1 0, S_0x139661e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1396840c0 .functor BUFZ 1, L_0x139681cd0, C4<0>, C4<0>, C4<0>;
L_0x139684820 .functor BUFZ 32, L_0x139684330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x139684c60 .functor BUFZ 32, v0x139677d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1396854e0 .functor OR 1, L_0x139685140, L_0x139685400, C4<0>, C4<0>;
L_0x139685670 .functor AND 1, L_0x139685740, L_0x139685a20, C4<1>, C4<1>;
L_0x139685b40 .functor BUFZ 32, v0x13967b0c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13967c800_0 .net/2u *"_ivl_20", 15 0, L_0x140078208;  1 drivers
v0x13967c890_0 .net *"_ivl_23", 15 0, L_0x1396848d0;  1 drivers
L_0x140078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13967c920_0 .net/2u *"_ivl_30", 31 0, L_0x140078298;  1 drivers
v0x13967c9b0_0 .net *"_ivl_34", 31 0, L_0x139684ff0;  1 drivers
L_0x1400782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13967ca40_0 .net *"_ivl_37", 25 0, L_0x1400782e0;  1 drivers
L_0x140078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13967caf0_0 .net/2u *"_ivl_38", 31 0, L_0x140078328;  1 drivers
v0x13967cba0_0 .net *"_ivl_40", 0 0, L_0x139685140;  1 drivers
v0x13967cc40_0 .net *"_ivl_42", 31 0, L_0x139685220;  1 drivers
L_0x140078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13967ccf0_0 .net *"_ivl_45", 25 0, L_0x140078370;  1 drivers
L_0x1400783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13967ce00_0 .net/2u *"_ivl_46", 31 0, L_0x1400783b8;  1 drivers
v0x13967ceb0_0 .net *"_ivl_48", 0 0, L_0x139685400;  1 drivers
v0x13967cf50_0 .net *"_ivl_52", 31 0, L_0x1396855d0;  1 drivers
L_0x140078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13967d000_0 .net *"_ivl_55", 25 0, L_0x140078400;  1 drivers
L_0x140078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13967d0b0_0 .net/2u *"_ivl_56", 31 0, L_0x140078448;  1 drivers
v0x13967d160_0 .net *"_ivl_58", 0 0, L_0x139685740;  1 drivers
v0x13967d200_0 .net *"_ivl_61", 5 0, L_0x1396857e0;  1 drivers
L_0x140078490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x13967d2b0_0 .net/2u *"_ivl_62", 5 0, L_0x140078490;  1 drivers
v0x13967d440_0 .net *"_ivl_64", 0 0, L_0x139685a20;  1 drivers
v0x13967d4d0_0 .net *"_ivl_7", 4 0, L_0x139683d00;  1 drivers
v0x13967d570_0 .net *"_ivl_9", 4 0, L_0x139683da0;  1 drivers
v0x13967d620_0 .var "active", 0 0;
v0x13967d6c0_0 .net "alu_control_out", 3 0, v0x139678160_0;  1 drivers
v0x13967d7a0_0 .net "alu_fcode", 5 0, L_0x139684740;  1 drivers
v0x13967d830_0 .net "alu_op", 1 0, L_0x139683370;  1 drivers
v0x13967d8c0_0 .net "alu_op1", 31 0, L_0x139684820;  1 drivers
v0x13967d950_0 .net "alu_op2", 31 0, L_0x139684b60;  1 drivers
v0x13967d9e0_0 .net "alu_out", 31 0, v0x139677d10_0;  1 drivers
v0x13967da90_0 .net "alu_src", 0 0, L_0x139681600;  1 drivers
v0x13967db40_0 .net "alu_z_flag", 0 0, L_0x139684d90;  1 drivers
v0x13967dbf0_0 .net "branch", 0 0, L_0x139682d70;  1 drivers
v0x13967dca0_0 .net "clk", 0 0, v0x13967f340_0;  1 drivers
v0x13967dd70_0 .net "clk_enable", 0 0, v0x13967f3d0_0;  1 drivers
v0x13967de00_0 .net "curr_addr", 31 0, v0x13967b0c0_0;  1 drivers
v0x13967d360_0 .net "curr_addr_p4", 31 0, L_0x139684eb0;  1 drivers
v0x13967e090_0 .net "data_address", 31 0, L_0x139684c60;  alias, 1 drivers
v0x13967e120_0 .var "data_read", 0 0;
v0x13967e1b0_0 .net "data_readdata", 31 0, v0x13967f5c0_0;  1 drivers
v0x13967e240_0 .var "data_write", 0 0;
v0x13967e2d0_0 .var "data_writedata", 31 0;
v0x13967e360_0 .net "instr_address", 31 0, L_0x139685b40;  alias, 1 drivers
v0x13967e410_0 .net "instr_opcode", 5 0, L_0x139680970;  1 drivers
v0x13967e4d0_0 .net "instr_readdata", 31 0, v0x13967f8e0_0;  1 drivers
v0x13967e570_0 .net "j_type", 0 0, L_0x1396854e0;  1 drivers
v0x13967e610_0 .net "jr_type", 0 0, L_0x139685670;  1 drivers
v0x13967e6b0_0 .net "mem_read", 0 0, L_0x139682240;  1 drivers
v0x13967e760_0 .net "mem_to_reg", 0 0, L_0x1396818a0;  1 drivers
v0x13967e810_0 .net "mem_write", 0 0, L_0x1396827e0;  1 drivers
v0x13967e8c0_0 .var "next_instr_addr", 31 0;
v0x13967e950_0 .net "offset", 31 0, L_0x139684ac0;  1 drivers
v0x13967e9f0_0 .net "reg_a_read_data", 31 0, L_0x139684330;  1 drivers
v0x13967eab0_0 .net "reg_a_read_index", 4 0, L_0x139683be0;  1 drivers
v0x13967eb60_0 .net "reg_b_read_data", 31 0, L_0x1396845e0;  1 drivers
v0x13967ec10_0 .net "reg_b_read_index", 4 0, L_0x1396836e0;  1 drivers
v0x13967ecc0_0 .net "reg_dst", 0 0, L_0x139681170;  1 drivers
v0x13967ed70_0 .net "reg_write", 0 0, L_0x139681cd0;  1 drivers
v0x13967ee20_0 .net "reg_write_data", 31 0, L_0x139683f60;  1 drivers
v0x13967eed0_0 .net "reg_write_enable", 0 0, L_0x1396840c0;  1 drivers
v0x13967ef80_0 .net "reg_write_index", 4 0, L_0x139683e40;  1 drivers
v0x13967f030_0 .net "register_v0", 31 0, L_0x1396846d0;  alias, 1 drivers
v0x13967f0e0_0 .net "reset", 0 0, v0x13967fa40_0;  1 drivers
E_0x139659fd0/0 .event edge, v0x13967a660_0, v0x139677e00_0, v0x13967d360_0, v0x13967e950_0;
E_0x139659fd0/1 .event edge, v0x13967e570_0, v0x13967e4d0_0, v0x13967e610_0, v0x13967bc00_0;
E_0x139659fd0 .event/or E_0x139659fd0/0, E_0x139659fd0/1;
L_0x139680970 .part v0x13967f8e0_0, 26, 6;
L_0x139683be0 .part v0x13967f8e0_0, 21, 5;
L_0x1396836e0 .part v0x13967f8e0_0, 16, 5;
L_0x139683d00 .part v0x13967f8e0_0, 11, 5;
L_0x139683da0 .part v0x13967f8e0_0, 16, 5;
L_0x139683e40 .functor MUXZ 5, L_0x139683da0, L_0x139683d00, L_0x139681170, C4<>;
L_0x139683f60 .functor MUXZ 32, v0x139677d10_0, v0x13967f5c0_0, L_0x1396818a0, C4<>;
L_0x139684740 .part v0x13967f8e0_0, 0, 6;
L_0x1396848d0 .part v0x13967f8e0_0, 0, 16;
L_0x139684ac0 .concat [ 16 16 0 0], L_0x1396848d0, L_0x140078208;
L_0x139684b60 .functor MUXZ 32, L_0x1396845e0, L_0x139684ac0, L_0x139681600, C4<>;
L_0x139684eb0 .arith/sum 32, v0x13967b0c0_0, L_0x140078298;
L_0x139684ff0 .concat [ 6 26 0 0], L_0x139680970, L_0x1400782e0;
L_0x139685140 .cmp/eq 32, L_0x139684ff0, L_0x140078328;
L_0x139685220 .concat [ 6 26 0 0], L_0x139680970, L_0x140078370;
L_0x139685400 .cmp/eq 32, L_0x139685220, L_0x1400783b8;
L_0x1396855d0 .concat [ 6 26 0 0], L_0x139680970, L_0x140078400;
L_0x139685740 .cmp/eq 32, L_0x1396855d0, L_0x140078448;
L_0x1396857e0 .part v0x13967f8e0_0, 0, 6;
L_0x139685a20 .cmp/ne 6, L_0x1396857e0, L_0x140078490;
S_0x139666100 .scope module, "cpu_alu" "alu" 4 107, 5 1 0, S_0x139667d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x140078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139614c90_0 .net/2u *"_ivl_0", 31 0, L_0x140078250;  1 drivers
v0x139677af0_0 .net "control", 3 0, v0x139678160_0;  alias, 1 drivers
v0x139677ba0_0 .net "op1", 31 0, L_0x139684820;  alias, 1 drivers
v0x139677c60_0 .net "op2", 31 0, L_0x139684b60;  alias, 1 drivers
v0x139677d10_0 .var "result", 31 0;
v0x139677e00_0 .net "z_flag", 0 0, L_0x139684d90;  alias, 1 drivers
E_0x139661880 .event edge, v0x139677c60_0, v0x139677ba0_0, v0x139677af0_0;
L_0x139684d90 .cmp/eq 32, v0x139677d10_0, L_0x140078250;
S_0x139677f20 .scope module, "cpu_alu_control" "alu_control" 4 92, 6 1 0, S_0x139667d00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x139678160_0 .var "alu_control_out", 3 0;
v0x139678220_0 .net "alu_fcode", 5 0, L_0x139684740;  alias, 1 drivers
v0x1396782c0_0 .net "alu_opcode", 1 0, L_0x139683370;  alias, 1 drivers
E_0x139678130 .event edge, v0x1396782c0_0, v0x139678220_0;
S_0x1396783d0 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x139667d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x139681170 .functor AND 1, L_0x139680bc0, L_0x139681090, C4<1>, C4<1>;
L_0x139681380 .functor AND 1, L_0x1396812a0, L_0x139680ce0, C4<1>, C4<1>;
L_0x139681430 .functor AND 1, L_0x139681380, L_0x139680e40, C4<1>, C4<1>;
L_0x139681600 .functor AND 1, L_0x139681430, L_0x139681520, C4<1>, C4<1>;
L_0x1396818a0 .functor AND 1, L_0x139681730, L_0x139680ce0, C4<1>, C4<1>;
L_0x139681990 .functor AND 1, L_0x139680bc0, L_0x139680ce0, C4<1>, C4<1>;
L_0x139681aa0 .functor AND 1, L_0x139681990, L_0x139681a00, C4<1>, C4<1>;
L_0x139681cd0 .functor AND 1, L_0x139681aa0, L_0x139681bd0, C4<1>, C4<1>;
L_0x139681e60 .functor AND 1, L_0x139681dc0, L_0x139680ce0, C4<1>, C4<1>;
L_0x1396820b0 .functor AND 1, L_0x139681e60, L_0x139681f20, C4<1>, C4<1>;
L_0x139682240 .functor AND 1, L_0x1396820b0, L_0x139682120, C4<1>, C4<1>;
L_0x139682040 .functor AND 1, L_0x139682390, L_0x1396824b0, C4<1>, C4<1>;
L_0x139682590 .functor AND 1, L_0x139682040, L_0x139680e40, C4<1>, C4<1>;
L_0x1396827e0 .functor AND 1, L_0x139682590, L_0x1396826b0, C4<1>, C4<1>;
L_0x139681910 .functor AND 1, L_0x139682850, L_0x1396829f0, C4<1>, C4<1>;
L_0x139682640 .functor AND 1, L_0x139681910, L_0x139682c30, C4<1>, C4<1>;
L_0x139682d70 .functor AND 1, L_0x139682640, L_0x139680f80, C4<1>, C4<1>;
L_0x139682fb0 .functor AND 1, L_0x139680bc0, L_0x139682e60, C4<1>, C4<1>;
L_0x1396830c0 .functor AND 1, L_0x139682fb0, L_0x139683020, C4<1>, C4<1>;
L_0x139682750 .functor AND 1, L_0x1396830c0, L_0x139683210, C4<1>, C4<1>;
L_0x1396832b0 .functor AND 1, L_0x139683450, L_0x1396835c0, C4<1>, C4<1>;
L_0x139681fc0 .functor AND 1, L_0x1396832b0, L_0x139683170, C4<1>, C4<1>;
L_0x139683970 .functor AND 1, L_0x139681fc0, L_0x139680f80, C4<1>, C4<1>;
v0x1396786d0_0 .net *"_ivl_0", 31 0, L_0x139680a90;  1 drivers
v0x139678780_0 .net *"_ivl_102", 0 0, L_0x139683450;  1 drivers
v0x139678820_0 .net *"_ivl_104", 0 0, L_0x1396835c0;  1 drivers
v0x1396788d0_0 .net *"_ivl_106", 0 0, L_0x1396832b0;  1 drivers
v0x139678970_0 .net *"_ivl_108", 0 0, L_0x139683170;  1 drivers
v0x139678a50_0 .net *"_ivl_110", 0 0, L_0x139681fc0;  1 drivers
v0x139678af0_0 .net *"_ivl_112", 0 0, L_0x139683970;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x139678b90_0 .net/2u *"_ivl_12", 5 0, L_0x1400780e8;  1 drivers
L_0x140078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x139678c40_0 .net/2u *"_ivl_16", 5 0, L_0x140078130;  1 drivers
v0x139678d50_0 .net *"_ivl_21", 0 0, L_0x139681090;  1 drivers
v0x139678df0_0 .net *"_ivl_25", 0 0, L_0x1396812a0;  1 drivers
v0x139678e90_0 .net *"_ivl_27", 0 0, L_0x139681380;  1 drivers
v0x139678f30_0 .net *"_ivl_29", 0 0, L_0x139681430;  1 drivers
L_0x140078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139678fd0_0 .net *"_ivl_3", 25 0, L_0x140078010;  1 drivers
v0x139679080_0 .net *"_ivl_31", 0 0, L_0x139681520;  1 drivers
v0x139679120_0 .net *"_ivl_35", 0 0, L_0x139681730;  1 drivers
v0x1396791c0_0 .net *"_ivl_39", 0 0, L_0x139681990;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x139679350_0 .net/2u *"_ivl_4", 31 0, L_0x140078058;  1 drivers
v0x1396793e0_0 .net *"_ivl_41", 0 0, L_0x139681a00;  1 drivers
v0x139679470_0 .net *"_ivl_43", 0 0, L_0x139681aa0;  1 drivers
v0x139679510_0 .net *"_ivl_45", 0 0, L_0x139681bd0;  1 drivers
v0x1396795b0_0 .net *"_ivl_49", 0 0, L_0x139681dc0;  1 drivers
v0x139679650_0 .net *"_ivl_51", 0 0, L_0x139681e60;  1 drivers
v0x1396796f0_0 .net *"_ivl_53", 0 0, L_0x139681f20;  1 drivers
v0x139679790_0 .net *"_ivl_55", 0 0, L_0x1396820b0;  1 drivers
v0x139679830_0 .net *"_ivl_57", 0 0, L_0x139682120;  1 drivers
v0x1396798d0_0 .net *"_ivl_61", 0 0, L_0x139682390;  1 drivers
v0x139679970_0 .net *"_ivl_63", 0 0, L_0x1396824b0;  1 drivers
v0x139679a10_0 .net *"_ivl_65", 0 0, L_0x139682040;  1 drivers
v0x139679ab0_0 .net *"_ivl_67", 0 0, L_0x139682590;  1 drivers
v0x139679b50_0 .net *"_ivl_69", 0 0, L_0x1396826b0;  1 drivers
v0x139679bf0_0 .net *"_ivl_73", 0 0, L_0x139682850;  1 drivers
v0x139679c90_0 .net *"_ivl_75", 0 0, L_0x1396829f0;  1 drivers
v0x139679260_0 .net *"_ivl_77", 0 0, L_0x139681910;  1 drivers
v0x139679f20_0 .net *"_ivl_79", 0 0, L_0x139682c30;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x139679fb0_0 .net/2u *"_ivl_8", 5 0, L_0x1400780a0;  1 drivers
v0x13967a040_0 .net *"_ivl_81", 0 0, L_0x139682640;  1 drivers
v0x13967a0d0_0 .net *"_ivl_87", 0 0, L_0x139682e60;  1 drivers
v0x13967a160_0 .net *"_ivl_89", 0 0, L_0x139682fb0;  1 drivers
v0x13967a200_0 .net *"_ivl_91", 0 0, L_0x139683020;  1 drivers
v0x13967a2a0_0 .net *"_ivl_93", 0 0, L_0x1396830c0;  1 drivers
v0x13967a340_0 .net *"_ivl_95", 0 0, L_0x139683210;  1 drivers
v0x13967a3e0_0 .net *"_ivl_97", 0 0, L_0x139682750;  1 drivers
v0x13967a480_0 .net "alu_op", 1 0, L_0x139683370;  alias, 1 drivers
v0x13967a540_0 .net "alu_src", 0 0, L_0x139681600;  alias, 1 drivers
v0x13967a5d0_0 .net "beq", 0 0, L_0x139680f80;  1 drivers
v0x13967a660_0 .net "branch", 0 0, L_0x139682d70;  alias, 1 drivers
v0x13967a6f0_0 .net "instr_opcode", 5 0, L_0x139680970;  alias, 1 drivers
v0x13967a780_0 .var "jump", 0 0;
v0x13967a810_0 .net "lw", 0 0, L_0x139680ce0;  1 drivers
v0x13967a8a0_0 .net "mem_read", 0 0, L_0x139682240;  alias, 1 drivers
v0x13967a930_0 .net "mem_to_reg", 0 0, L_0x1396818a0;  alias, 1 drivers
v0x13967a9c0_0 .net "mem_write", 0 0, L_0x1396827e0;  alias, 1 drivers
v0x13967aa60_0 .net "r_format", 0 0, L_0x139680bc0;  1 drivers
v0x13967ab00_0 .net "reg_dst", 0 0, L_0x139681170;  alias, 1 drivers
v0x13967aba0_0 .net "reg_write", 0 0, L_0x139681cd0;  alias, 1 drivers
v0x13967ac40_0 .net "sw", 0 0, L_0x139680e40;  1 drivers
L_0x139680a90 .concat [ 6 26 0 0], L_0x139680970, L_0x140078010;
L_0x139680bc0 .cmp/eq 32, L_0x139680a90, L_0x140078058;
L_0x139680ce0 .cmp/eq 6, L_0x139680970, L_0x1400780a0;
L_0x139680e40 .cmp/eq 6, L_0x139680970, L_0x1400780e8;
L_0x139680f80 .cmp/eq 6, L_0x139680970, L_0x140078130;
L_0x139681090 .reduce/nor L_0x139680ce0;
L_0x1396812a0 .reduce/nor L_0x139680bc0;
L_0x139681520 .reduce/nor L_0x139680f80;
L_0x139681730 .reduce/nor L_0x139680bc0;
L_0x139681a00 .reduce/nor L_0x139680e40;
L_0x139681bd0 .reduce/nor L_0x139680f80;
L_0x139681dc0 .reduce/nor L_0x139680bc0;
L_0x139681f20 .reduce/nor L_0x139680e40;
L_0x139682120 .reduce/nor L_0x139680f80;
L_0x139682390 .reduce/nor L_0x139680bc0;
L_0x1396824b0 .reduce/nor L_0x139680ce0;
L_0x1396826b0 .reduce/nor L_0x139680f80;
L_0x139682850 .reduce/nor L_0x139680bc0;
L_0x1396829f0 .reduce/nor L_0x139680ce0;
L_0x139682c30 .reduce/nor L_0x139680e40;
L_0x139682e60 .reduce/nor L_0x139680ce0;
L_0x139683020 .reduce/nor L_0x139680e40;
L_0x139683210 .reduce/nor L_0x139680f80;
L_0x139683370 .concat8 [ 1 1 0 0], L_0x139683970, L_0x139682750;
L_0x139683450 .reduce/nor L_0x139680bc0;
L_0x1396835c0 .reduce/nor L_0x139680ce0;
L_0x139683170 .reduce/nor L_0x139680e40;
S_0x13967add0 .scope module, "cpu_pc" "pc" 4 155, 8 1 0, S_0x139667d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x13967b010_0 .net "clk", 0 0, v0x13967f340_0;  alias, 1 drivers
v0x13967b0c0_0 .var "curr_addr", 31 0;
v0x13967b170_0 .net "next_addr", 31 0, v0x13967e8c0_0;  1 drivers
v0x13967b230_0 .net "reset", 0 0, v0x13967fa40_0;  alias, 1 drivers
E_0x13967afc0 .event posedge, v0x13967b010_0;
S_0x13967b330 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x139667d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x139684330 .functor BUFZ 32, L_0x139684170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1396845e0 .functor BUFZ 32, L_0x139684420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13967bff0_2 .array/port v0x13967bff0, 2;
L_0x1396846d0 .functor BUFZ 32, v0x13967bff0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13967b6a0_0 .net *"_ivl_0", 31 0, L_0x139684170;  1 drivers
v0x13967b740_0 .net *"_ivl_10", 6 0, L_0x1396844c0;  1 drivers
L_0x1400781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13967b7e0_0 .net *"_ivl_13", 1 0, L_0x1400781c0;  1 drivers
v0x13967b890_0 .net *"_ivl_2", 6 0, L_0x139684210;  1 drivers
L_0x140078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13967b940_0 .net *"_ivl_5", 1 0, L_0x140078178;  1 drivers
v0x13967ba30_0 .net *"_ivl_8", 31 0, L_0x139684420;  1 drivers
v0x13967bae0_0 .net "r_clk", 0 0, v0x13967f340_0;  alias, 1 drivers
v0x13967bb70_0 .net "r_clk_enable", 0 0, v0x13967f3d0_0;  alias, 1 drivers
v0x13967bc00_0 .net "read_data1", 31 0, L_0x139684330;  alias, 1 drivers
v0x13967bd30_0 .net "read_data2", 31 0, L_0x1396845e0;  alias, 1 drivers
v0x13967bde0_0 .net "read_reg1", 4 0, L_0x139683be0;  alias, 1 drivers
v0x13967be90_0 .net "read_reg2", 4 0, L_0x1396836e0;  alias, 1 drivers
v0x13967bf40_0 .net "register_v0", 31 0, L_0x1396846d0;  alias, 1 drivers
v0x13967bff0 .array "registers", 0 31, 31 0;
v0x13967c390_0 .net "reset", 0 0, v0x13967fa40_0;  alias, 1 drivers
v0x13967c440_0 .net "write_control", 0 0, L_0x1396840c0;  alias, 1 drivers
v0x13967c4d0_0 .net "write_data", 31 0, L_0x139683f60;  alias, 1 drivers
v0x13967c660_0 .net "write_reg", 4 0, L_0x139683e40;  alias, 1 drivers
L_0x139684170 .array/port v0x13967bff0, L_0x139684210;
L_0x139684210 .concat [ 5 2 0 0], L_0x139683be0, L_0x140078178;
L_0x139684420 .array/port v0x13967bff0, L_0x1396844c0;
L_0x1396844c0 .concat [ 5 2 0 0], L_0x1396836e0, L_0x1400781c0;
S_0x139652c90 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x139685c90 .functor BUFZ 32, L_0x139685bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13967fb00_0 .net *"_ivl_0", 31 0, L_0x139685bf0;  1 drivers
o0x140042440 .functor BUFZ 1, C4<z>; HiZ drive
v0x13967fba0_0 .net "clk", 0 0, o0x140042440;  0 drivers
o0x140042470 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13967fc40_0 .net "data_address", 31 0, o0x140042470;  0 drivers
o0x1400424a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13967fce0_0 .net "data_read", 0 0, o0x1400424a0;  0 drivers
v0x13967fd80_0 .net "data_readdata", 31 0, L_0x139685c90;  1 drivers
o0x140042500 .functor BUFZ 1, C4<z>; HiZ drive
v0x13967fe70_0 .net "data_write", 0 0, o0x140042500;  0 drivers
o0x140042530 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13967ff10_0 .net "data_writedata", 31 0, o0x140042530;  0 drivers
v0x13967ffc0_0 .var/i "i", 31 0;
v0x139680070 .array "ram", 0 65535, 31 0;
E_0x13967fad0 .event posedge, v0x13967fba0_0;
L_0x139685bf0 .array/port v0x139680070, o0x140042470;
S_0x13966cc70 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x139645d00 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x139685fe0 .functor BUFZ 32, L_0x139685d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x139680450_0 .net *"_ivl_0", 31 0, L_0x139685d40;  1 drivers
v0x139680510_0 .net *"_ivl_3", 29 0, L_0x139685de0;  1 drivers
v0x1396805b0_0 .net *"_ivl_4", 31 0, L_0x139685e80;  1 drivers
L_0x1400784d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x139680650_0 .net *"_ivl_7", 1 0, L_0x1400784d8;  1 drivers
o0x1400427a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x139680700_0 .net "instr_address", 31 0, o0x1400427a0;  0 drivers
v0x1396807f0_0 .net "instr_readdata", 31 0, L_0x139685fe0;  1 drivers
v0x1396808a0 .array "memory1", 0 1073741823, 31 0;
L_0x139685d40 .array/port v0x1396808a0, L_0x139685e80;
L_0x139685de0 .part o0x1400427a0, 0, 30;
L_0x139685e80 .concat [ 30 2 0 0], L_0x139685de0, L_0x1400784d8;
S_0x139680200 .scope begin, "$unm_blk_18" "$unm_blk_18" 11 9, 11 9 0, S_0x13966cc70;
 .timescale 0 0;
v0x1396803c0_0 .var/i "i", 31 0;
    .scope S_0x13967b330;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13967bff0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x13967b330;
T_1 ;
    %wait E_0x13967afc0;
    %load/vec4 v0x13967c390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13967bb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13967c440_0;
    %load/vec4 v0x13967c660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x13967c4d0_0;
    %load/vec4 v0x13967c660_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13967bff0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x139677f20;
T_2 ;
    %wait E_0x139678130;
    %load/vec4 v0x1396782c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x139678160_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1396782c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x139678160_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1396782c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x139678220_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x139678160_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x139678160_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x139678160_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x139678160_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x139678160_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x139666100;
T_3 ;
    %wait E_0x139661880;
    %load/vec4 v0x139677af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x139677d10_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x139677ba0_0;
    %load/vec4 v0x139677c60_0;
    %and;
    %assign/vec4 v0x139677d10_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x139677ba0_0;
    %load/vec4 v0x139677c60_0;
    %or;
    %assign/vec4 v0x139677d10_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x139677ba0_0;
    %load/vec4 v0x139677c60_0;
    %add;
    %assign/vec4 v0x139677d10_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x139677ba0_0;
    %load/vec4 v0x139677c60_0;
    %sub;
    %assign/vec4 v0x139677d10_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x139677ba0_0;
    %load/vec4 v0x139677c60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x139677d10_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x139677ba0_0;
    %load/vec4 v0x139677c60_0;
    %or;
    %inv;
    %assign/vec4 v0x139677d10_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13967add0;
T_4 ;
    %wait E_0x13967afc0;
    %load/vec4 v0x13967b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13967b0c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13967b170_0;
    %assign/vec4 v0x13967b0c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x139667d00;
T_5 ;
    %wait E_0x139659fd0;
    %load/vec4 v0x13967dbf0_0;
    %load/vec4 v0x13967db40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x13967d360_0;
    %load/vec4 v0x13967e950_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13967e8c0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13967e570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13967d360_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x13967e4d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13967e8c0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x13967e610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x13967e9f0_0;
    %store/vec4 v0x13967e8c0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x13967d360_0;
    %store/vec4 v0x13967e8c0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x139667d00;
T_6 ;
    %pushi/vec4 10, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13967afc0;
    %vpi_call/w 4 147 "$display", "next_instr_addr is %d, reg_a_read_data is %b, data is %b", v0x13967e8c0_0, v0x13967e9f0_0, v0x13967e1b0_0 {0 0 0};
    %vpi_call/w 4 148 "$display", "reg_write_data is %b", v0x13967ee20_0 {0 0 0};
    %vpi_call/w 4 149 "$display", "mem_to_reg is %b, reg_a_read_index is %b, reg_write_index is %b", v0x13967e760_0, v0x13967eab0_0, v0x13967ef80_0 {0 0 0};
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x139661e50;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13967f340_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13967f340_0;
    %inv;
    %store/vec4 v0x13967f340_0, 0, 1;
    %delay 1, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x139661e50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13967fa40_0, 0, 1;
    %wait E_0x13967afc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13967fa40_0, 0, 1;
    %wait E_0x13967afc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13967fa40_0, 0, 1;
    %wait E_0x13967afc0;
    %vpi_call/w 3 55 "$display", v0x13967f7b0_0 {0 0 0};
    %vpi_call/w 3 56 "$display", v0x13967f970_0 {0 0 0};
    %wait E_0x13967afc0;
    %delay 1, 0;
    %pushi/vec4 2355232772, 0, 32;
    %store/vec4 v0x13967f8e0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x13967f5c0_0, 0, 32;
    %wait E_0x13967afc0;
    %delay 1, 0;
    %pushi/vec4 4194312, 0, 32;
    %store/vec4 v0x13967f8e0_0, 0, 32;
    %wait E_0x13967afc0;
    %vpi_call/w 3 68 "$display", "instruction is now %b, which is in dec %d", v0x13967f7b0_0, v0x13967f7b0_0 {0 0 0};
    %wait E_0x13967afc0;
    %vpi_call/w 3 71 "$display", "instruction is now %b, which is in dec %d", v0x13967f7b0_0, v0x13967f7b0_0 {0 0 0};
    %vpi_call/w 3 75 "$display", "succ" {0 0 0};
    %vpi_call/w 3 76 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x139652c90;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13967ffc0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x13967ffc0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13967ffc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139680070, 0, 4;
    %load/vec4 v0x13967ffc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13967ffc0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x139652c90;
T_10 ;
    %wait E_0x13967fad0;
    %load/vec4 v0x13967fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13967ff10_0;
    %ix/getv 3, v0x13967fc40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x139680070, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13966cc70;
T_11 ;
    %fork t_1, S_0x139680200;
    %jmp t_0;
    .scope S_0x139680200;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1396803c0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x1396803c0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1396803c0_0;
    %store/vec4a v0x1396808a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1396803c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1396803c0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1396808a0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1396808a0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1396808a0, 4, 0;
    %end;
    .scope S_0x13966cc70;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
