{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714044042471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714044042471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 16:50:40 2024 " "Processing started: Thu Apr 25 16:50:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714044042471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714044042471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRC_SDRAM -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRC_SDRAM -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714044042472 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1714044043660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/crcsdsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/crcsdsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC " "Found entity 1: CRCSDSoC" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "CRCSDSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "CRCSDSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_irq_mapper " "Found entity 1: CRCSDSoC_irq_mapper" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_irq_mapper.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_mm_interconnect_0 " "Found entity 1: CRCSDSoC_mm_interconnect_0" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file crcsdsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "CRCSDSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043902 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "CRCSDSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: CRCSDSoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: CRCSDSoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: CRCSDSoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CRCSDSoC_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at CRCSDSoC_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1714044043948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CRCSDSoC_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at CRCSDSoC_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1714044043948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: CRCSDSoC_mm_interconnect_0_id_router_002_default_decode" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043950 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRCSDSoC_mm_interconnect_0_id_router_002 " "Found entity 2: CRCSDSoC_mm_interconnect_0_id_router_002" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CRCSDSoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at CRCSDSoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1714044043955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CRCSDSoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at CRCSDSoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1714044043955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: CRCSDSoC_mm_interconnect_0_id_router_default_decode" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043956 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRCSDSoC_mm_interconnect_0_id_router " "Found entity 2: CRCSDSoC_mm_interconnect_0_id_router" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CRCSDSoC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at CRCSDSoC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1714044043962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CRCSDSoC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at CRCSDSoC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1714044043962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043964 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRCSDSoC_mm_interconnect_0_addr_router_001 " "Found entity 2: CRCSDSoC_mm_interconnect_0_addr_router_001" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CRCSDSoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at CRCSDSoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1714044043969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CRCSDSoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at CRCSDSoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1714044043969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: CRCSDSoC_mm_interconnect_0_addr_router_default_decode" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043971 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRCSDSoC_mm_interconnect_0_addr_router " "Found entity 2: CRCSDSoC_mm_interconnect_0_addr_router" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "CRCSDSoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "CRCSDSoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "CRCSDSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "CRCSDSoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044043995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044043995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "CRCSDSoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "CRCSDSoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "CRCSDSoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: CRCSDSoC_cpu_custom_instruction_master_multi_xconnect" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "CRCSDSoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_alt_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_alt_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_alt_timer " "Found entity 1: CRCSDSoC_alt_timer" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_alt_timer.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_alt_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crc_component.v 3 3 " "Found 3 design units, including 3 entities, in source file crcsdsoc/synthesis/submodules/crc_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Component " "Found entity 1: CRC_Component" {  } { { "CRCSDSoC/synthesis/submodules/CRC_Component.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRC_Component.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044044 ""} { "Info" "ISGN_ENTITY_NAME" "2 XOR_Shift_Block " "Found entity 2: XOR_Shift_Block" {  } { { "CRCSDSoC/synthesis/submodules/CRC_Component.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRC_Component.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044044 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR_Shift " "Found entity 3: XOR_Shift" {  } { { "CRCSDSoC/synthesis/submodules/CRC_Component.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRC_Component.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crc_custom_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crc_custom_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Custom_Instruction " "Found entity 1: CRC_Custom_Instruction" {  } { { "CRCSDSoC/synthesis/submodules/CRC_Custom_Instruction.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRC_Custom_Instruction.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_sdram_controller_input_efifo_module " "Found entity 1: CRCSDSoC_sdram_controller_input_efifo_module" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044056 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRCSDSoC_sdram_controller " "Found entity 2: CRCSDSoC_sdram_controller" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_cpu_register_bank_a_module " "Found entity 1: CRCSDSoC_cpu_register_bank_a_module" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRCSDSoC_cpu_register_bank_b_module " "Found entity 2: CRCSDSoC_cpu_register_bank_b_module" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "3 CRCSDSoC_cpu_nios2_oci_debug " "Found entity 3: CRCSDSoC_cpu_nios2_oci_debug" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "4 CRCSDSoC_cpu_ociram_sp_ram_module " "Found entity 4: CRCSDSoC_cpu_ociram_sp_ram_module" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "5 CRCSDSoC_cpu_nios2_ocimem " "Found entity 5: CRCSDSoC_cpu_nios2_ocimem" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "6 CRCSDSoC_cpu_nios2_avalon_reg " "Found entity 6: CRCSDSoC_cpu_nios2_avalon_reg" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "7 CRCSDSoC_cpu_nios2_oci_break " "Found entity 7: CRCSDSoC_cpu_nios2_oci_break" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "8 CRCSDSoC_cpu_nios2_oci_xbrk " "Found entity 8: CRCSDSoC_cpu_nios2_oci_xbrk" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "9 CRCSDSoC_cpu_nios2_oci_dbrk " "Found entity 9: CRCSDSoC_cpu_nios2_oci_dbrk" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "10 CRCSDSoC_cpu_nios2_oci_itrace " "Found entity 10: CRCSDSoC_cpu_nios2_oci_itrace" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "11 CRCSDSoC_cpu_nios2_oci_td_mode " "Found entity 11: CRCSDSoC_cpu_nios2_oci_td_mode" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "12 CRCSDSoC_cpu_nios2_oci_dtrace " "Found entity 12: CRCSDSoC_cpu_nios2_oci_dtrace" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "13 CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "14 CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "15 CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "16 CRCSDSoC_cpu_nios2_oci_fifo " "Found entity 16: CRCSDSoC_cpu_nios2_oci_fifo" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "17 CRCSDSoC_cpu_nios2_oci_pib " "Found entity 17: CRCSDSoC_cpu_nios2_oci_pib" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "18 CRCSDSoC_cpu_nios2_oci_im " "Found entity 18: CRCSDSoC_cpu_nios2_oci_im" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "19 CRCSDSoC_cpu_nios2_performance_monitors " "Found entity 19: CRCSDSoC_cpu_nios2_performance_monitors" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "20 CRCSDSoC_cpu_nios2_oci " "Found entity 20: CRCSDSoC_cpu_nios2_oci" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""} { "Info" "ISGN_ENTITY_NAME" "21 CRCSDSoC_cpu " "Found entity 21: CRCSDSoC_cpu" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_cpu_jtag_debug_module_sysclk " "Found entity 1: CRCSDSoC_cpu_jtag_debug_module_sysclk" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_sysclk.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_cpu_jtag_debug_module_tck " "Found entity 1: CRCSDSoC_cpu_jtag_debug_module_tck" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_tck.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_cpu_jtag_debug_module_wrapper " "Found entity 1: CRCSDSoC_cpu_jtag_debug_module_wrapper" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_cpu_oci_test_bench " "Found entity 1: CRCSDSoC_cpu_oci_test_bench" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_oci_test_bench.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_cpu_test_bench " "Found entity 1: CRCSDSoC_cpu_test_bench" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_jtag_uart_sim_scfifo_w " "Found entity 1: CRCSDSoC_jtag_uart_sim_scfifo_w" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044125 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRCSDSoC_jtag_uart_scfifo_w " "Found entity 2: CRCSDSoC_jtag_uart_scfifo_w" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044125 ""} { "Info" "ISGN_ENTITY_NAME" "3 CRCSDSoC_jtag_uart_sim_scfifo_r " "Found entity 3: CRCSDSoC_jtag_uart_sim_scfifo_r" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044125 ""} { "Info" "ISGN_ENTITY_NAME" "4 CRCSDSoC_jtag_uart_scfifo_r " "Found entity 4: CRCSDSoC_jtag_uart_scfifo_r" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044125 ""} { "Info" "ISGN_ENTITY_NAME" "5 CRCSDSoC_jtag_uart " "Found entity 5: CRCSDSoC_jtag_uart" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_sys_id " "Found entity 1: CRCSDSoC_sys_id" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_sys_id.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sys_id.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_timer " "Found entity 1: CRCSDSoC_timer" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_timer.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcsdsoc/synthesis/submodules/crcsdsoc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file crcsdsoc/synthesis/submodules/crcsdsoc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRCSDSoC_pll_dffpipe_l2c " "Found entity 1: CRCSDSoC_pll_dffpipe_l2c" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044143 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRCSDSoC_pll_stdsync_sv6 " "Found entity 2: CRCSDSoC_pll_stdsync_sv6" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044143 ""} { "Info" "ISGN_ENTITY_NAME" "3 CRCSDSoC_pll_altpll_bch2 " "Found entity 3: CRCSDSoC_pll_altpll_bch2" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044143 ""} { "Info" "ISGN_ENTITY_NAME" "4 CRCSDSoC_pll " "Found entity 4: CRCSDSoC_pll" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab02/crc_sdram/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044146 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CRCSDSoC_cpu.v(1605) " "Verilog HDL or VHDL warning at CRCSDSoC_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1714044044176 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CRCSDSoC_cpu.v(1607) " "Verilog HDL or VHDL warning at CRCSDSoC_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1714044044176 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CRCSDSoC_cpu.v(1763) " "Verilog HDL or VHDL warning at CRCSDSoC_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1714044044177 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CRCSDSoC_cpu.v(2587) " "Verilog HDL or VHDL warning at CRCSDSoC_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1714044044186 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CRCSDSoC_sdram_controller.v(316) " "Verilog HDL or VHDL warning at CRCSDSoC_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1714044044194 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CRCSDSoC_sdram_controller.v(326) " "Verilog HDL or VHDL warning at CRCSDSoC_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1714044044194 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CRCSDSoC_sdram_controller.v(336) " "Verilog HDL or VHDL warning at CRCSDSoC_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1714044044195 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CRCSDSoC_sdram_controller.v(680) " "Verilog HDL or VHDL warning at CRCSDSoC_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1714044044200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714044044434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC CRCSDSoC:inst1 " "Elaborating entity \"CRCSDSoC\" for hierarchy \"CRCSDSoC:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "D:/SEM6/CO503/Lab02/crc_sdram/TopLevel.bdf" { { 192 480 896 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_pll CRCSDSoC:inst1\|CRCSDSoC_pll:pll " "Elaborating entity \"CRCSDSoC_pll\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_pll:pll\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "pll" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_pll_stdsync_sv6 CRCSDSoC:inst1\|CRCSDSoC_pll:pll\|CRCSDSoC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"CRCSDSoC_pll_stdsync_sv6\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_pll:pll\|CRCSDSoC_pll_stdsync_sv6:stdsync2\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" "stdsync2" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_pll_dffpipe_l2c CRCSDSoC:inst1\|CRCSDSoC_pll:pll\|CRCSDSoC_pll_stdsync_sv6:stdsync2\|CRCSDSoC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"CRCSDSoC_pll_dffpipe_l2c\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_pll:pll\|CRCSDSoC_pll_stdsync_sv6:stdsync2\|CRCSDSoC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" "dffpipe3" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_pll_altpll_bch2 CRCSDSoC:inst1\|CRCSDSoC_pll:pll\|CRCSDSoC_pll_altpll_bch2:sd1 " "Elaborating entity \"CRCSDSoC_pll_altpll_bch2\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_pll:pll\|CRCSDSoC_pll_altpll_bch2:sd1\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" "sd1" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_timer CRCSDSoC:inst1\|CRCSDSoC_timer:timer " "Elaborating entity \"CRCSDSoC_timer\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_timer:timer\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "timer" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_sys_id CRCSDSoC:inst1\|CRCSDSoC_sys_id:sys_id " "Elaborating entity \"CRCSDSoC_sys_id\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_sys_id:sys_id\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "sys_id" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_jtag_uart CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart " "Elaborating entity \"CRCSDSoC_jtag_uart\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "jtag_uart" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_jtag_uart_scfifo_w CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w " "Elaborating entity \"CRCSDSoC_jtag_uart_scfifo_w\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "the_CRCSDSoC_jtag_uart_scfifo_w" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "wfifo" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714044044666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044666 ""}  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714044044666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044044876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044044876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044044877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044045025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044045025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044045193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044045193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044045352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044045352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044045504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044045504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_w:the_CRCSDSoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_jtag_uart_scfifo_r CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r " "Elaborating entity \"CRCSDSoC_jtag_uart_scfifo_r\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|CRCSDSoC_jtag_uart_scfifo_r:the_CRCSDSoC_jtag_uart_scfifo_r\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "the_CRCSDSoC_jtag_uart_scfifo_r" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "CRCSDSoC_jtag_uart_alt_jtag_atlantic" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714044045788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"CRCSDSoC:inst1\|CRCSDSoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:CRCSDSoC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045788 ""}  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714044045788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu " "Elaborating entity \"CRCSDSoC_cpu\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "cpu" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_test_bench CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_test_bench:the_CRCSDSoC_cpu_test_bench " "Elaborating entity \"CRCSDSoC_cpu_test_bench\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_test_bench:the_CRCSDSoC_cpu_test_bench\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_test_bench" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 3886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_register_bank_a_module CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a " "Elaborating entity \"CRCSDSoC_cpu_register_bank_a_module\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "CRCSDSoC_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 4385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CRCSDSoC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"CRCSDSoC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044045940 ""}  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714044045940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l8g1 " "Found entity 1: altsyncram_l8g1" {  } { { "db/altsyncram_l8g1.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/altsyncram_l8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044046123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044046123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l8g1 CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_l8g1:auto_generated " "Elaborating entity \"altsyncram_l8g1\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_a_module:CRCSDSoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_l8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_register_bank_b_module CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b " "Elaborating entity \"CRCSDSoC_cpu_register_bank_b_module\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "CRCSDSoC_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 4406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CRCSDSoC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"CRCSDSoC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046248 ""}  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714044046248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8g1 " "Found entity 1: altsyncram_m8g1" {  } { { "db/altsyncram_m8g1.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/altsyncram_m8g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044046439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044046439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m8g1 CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_m8g1:auto_generated " "Elaborating entity \"altsyncram_m8g1\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_register_bank_b_module:CRCSDSoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_m8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 4898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_debug CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_debug\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_altera_std_synchronizer" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714044046598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_debug:the_CRCSDSoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046599 ""}  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714044046599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_ocimem CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem " "Elaborating entity \"CRCSDSoC_cpu_nios2_ocimem\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_ociram_sp_ram_module CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem\|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram " "Elaborating entity \"CRCSDSoC_cpu_ociram_sp_ram_module\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem\|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "CRCSDSoC_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem\|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem\|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem\|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem\|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714044046633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem\|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem\|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CRCSDSoC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"CRCSDSoC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046633 ""}  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714044046633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8f81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8f81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8f81 " "Found entity 1: altsyncram_8f81" {  } { { "db/altsyncram_8f81.tdf" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/db/altsyncram_8f81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714044046829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714044046829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8f81 CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem\|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8f81:auto_generated " "Elaborating entity \"altsyncram_8f81\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_ocimem:the_CRCSDSoC_cpu_nios2_ocimem\|CRCSDSoC_cpu_ociram_sp_ram_module:CRCSDSoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8f81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_avalon_reg CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg " "Elaborating entity \"CRCSDSoC_cpu_nios2_avalon_reg\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_avalon_reg:the_CRCSDSoC_cpu_nios2_avalon_reg\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_break CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_break:the_CRCSDSoC_cpu_nios2_oci_break " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_break\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_break:the_CRCSDSoC_cpu_nios2_oci_break\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_xbrk CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_xbrk:the_CRCSDSoC_cpu_nios2_oci_xbrk " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_xbrk\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_xbrk:the_CRCSDSoC_cpu_nios2_oci_xbrk\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_dbrk CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_dbrk:the_CRCSDSoC_cpu_nios2_oci_dbrk " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_dbrk\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_dbrk:the_CRCSDSoC_cpu_nios2_oci_dbrk\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_itrace CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_itrace:the_CRCSDSoC_cpu_nios2_oci_itrace " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_itrace\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_itrace:the_CRCSDSoC_cpu_nios2_oci_itrace\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_dtrace CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_dtrace:the_CRCSDSoC_cpu_nios2_oci_dtrace " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_dtrace\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_dtrace:the_CRCSDSoC_cpu_nios2_oci_dtrace\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_td_mode CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_dtrace:the_CRCSDSoC_cpu_nios2_oci_dtrace\|CRCSDSoC_cpu_nios2_oci_td_mode:CRCSDSoC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_td_mode\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_dtrace:the_CRCSDSoC_cpu_nios2_oci_dtrace\|CRCSDSoC_cpu_nios2_oci_td_mode:CRCSDSoC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "CRCSDSoC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_fifo CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_fifo\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo\|CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt:the_CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo\|CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt:the_CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044046971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo\|CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc:the_CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo\|CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc:the_CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo\|CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc:the_CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo\|CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc:the_CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_oci_test_bench CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo\|CRCSDSoC_cpu_oci_test_bench:the_CRCSDSoC_cpu_oci_test_bench " "Elaborating entity \"CRCSDSoC_cpu_oci_test_bench\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_fifo:the_CRCSDSoC_cpu_nios2_oci_fifo\|CRCSDSoC_cpu_oci_test_bench:the_CRCSDSoC_cpu_oci_test_bench\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_oci_test_bench" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_pib CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_pib:the_CRCSDSoC_cpu_nios2_oci_pib " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_pib\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_pib:the_CRCSDSoC_cpu_nios2_oci_pib\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_nios2_oci_im CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_im:the_CRCSDSoC_cpu_nios2_oci_im " "Elaborating entity \"CRCSDSoC_cpu_nios2_oci_im\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_nios2_oci_im:the_CRCSDSoC_cpu_nios2_oci_im\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_jtag_debug_module_wrapper CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"CRCSDSoC_cpu_jtag_debug_module_wrapper\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "the_CRCSDSoC_cpu_jtag_debug_module_wrapper" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_jtag_debug_module_tck CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck " "Elaborating entity \"CRCSDSoC_cpu_jtag_debug_module_tck\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|CRCSDSoC_cpu_jtag_debug_module_tck:the_CRCSDSoC_cpu_jtag_debug_module_tck\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" "the_CRCSDSoC_cpu_jtag_debug_module_tck" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_jtag_debug_module_sysclk CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"CRCSDSoC_cpu_jtag_debug_module_sysclk\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|CRCSDSoC_cpu_jtag_debug_module_sysclk:the_CRCSDSoC_cpu_jtag_debug_module_sysclk\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" "the_CRCSDSoC_cpu_jtag_debug_module_sysclk" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" "CRCSDSoC_cpu_jtag_debug_module_phy" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714044047102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047102 ""}  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714044047102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CRCSDSoC:inst1\|CRCSDSoC_cpu:cpu\|CRCSDSoC_cpu_nios2_oci:the_CRCSDSoC_cpu_nios2_oci\|CRCSDSoC_cpu_jtag_debug_module_wrapper:the_CRCSDSoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:CRCSDSoC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_sdram_controller CRCSDSoC:inst1\|CRCSDSoC_sdram_controller:sdram_controller " "Elaborating entity \"CRCSDSoC_sdram_controller\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_sdram_controller:sdram_controller\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "sdram_controller" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_sdram_controller_input_efifo_module CRCSDSoC:inst1\|CRCSDSoC_sdram_controller:sdram_controller\|CRCSDSoC_sdram_controller_input_efifo_module:the_CRCSDSoC_sdram_controller_input_efifo_module " "Elaborating entity \"CRCSDSoC_sdram_controller_input_efifo_module\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_sdram_controller:sdram_controller\|CRCSDSoC_sdram_controller_input_efifo_module:the_CRCSDSoC_sdram_controller_input_efifo_module\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" "the_CRCSDSoC_sdram_controller_input_efifo_module" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Custom_Instruction CRCSDSoC:inst1\|CRC_Custom_Instruction:crc_0 " "Elaborating entity \"CRC_Custom_Instruction\" for hierarchy \"CRCSDSoC:inst1\|CRC_Custom_Instruction:crc_0\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "crc_0" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Component CRCSDSoC:inst1\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring " "Elaborating entity \"CRC_Component\" for hierarchy \"CRCSDSoC:inst1\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\"" {  } { { "CRCSDSoC/synthesis/submodules/CRC_Custom_Instruction.v" "wrapper_wiring" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRC_Custom_Instruction.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(114) " "Verilog HDL assignment warning at CRC_Component.v(114): truncated value with size 34 to match size of target (32)" {  } { { "CRCSDSoC/synthesis/submodules/CRC_Component.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRC_Component.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714044047156 "|TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(163) " "Verilog HDL assignment warning at CRC_Component.v(163): truncated value with size 34 to match size of target (32)" {  } { { "CRCSDSoC/synthesis/submodules/CRC_Component.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRC_Component.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714044047156 "|TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(219) " "Verilog HDL assignment warning at CRC_Component.v(219): truncated value with size 34 to match size of target (32)" {  } { { "CRCSDSoC/synthesis/submodules/CRC_Component.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRC_Component.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714044047156 "|TopLevel|CRCSDSoC:inst1|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift_Block CRCSDSoC:inst1\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0 " "Elaborating entity \"XOR_Shift_Block\" for hierarchy \"CRCSDSoC:inst1\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\"" {  } { { "CRCSDSoC/synthesis/submodules/CRC_Component.v" "cascade_block0" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRC_Component.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift CRCSDSoC:inst1\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0 " "Elaborating entity \"XOR_Shift\" for hierarchy \"CRCSDSoC:inst1\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0\"" {  } { { "CRCSDSoC/synthesis/submodules/CRC_Component.v" "bit_0" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRC_Component.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_alt_timer CRCSDSoC:inst1\|CRCSDSoC_alt_timer:alt_timer " "Elaborating entity \"CRCSDSoC_alt_timer\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_alt_timer:alt_timer\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "alt_timer" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator CRCSDSoC:inst1\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"CRCSDSoC:inst1\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "cpu_custom_instruction_master_translator" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047281 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "CRCSDSoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1714044047285 "|TopLevel|CRCSDSoC:inst1|altera_customins_master_translator:cpu_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_cpu_custom_instruction_master_multi_xconnect CRCSDSoC:inst1\|CRCSDSoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"CRCSDSoC_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "cpu_custom_instruction_master_multi_xconnect" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator CRCSDSoC:inst1\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"CRCSDSoC:inst1\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "CRCSDSoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714044047300 "|TopLevel|CRCSDSoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "CRCSDSoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714044047300 "|TopLevel|CRCSDSoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "CRCSDSoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714044047300 "|TopLevel|CRCSDSoC:inst1|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0 CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CRCSDSoC_mm_interconnect_0\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CRCSDSoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_addr_router CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_addr_router\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "addr_router" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 2151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_addr_router_default_decode CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_addr_router:addr_router\|CRCSDSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_addr_router:addr_router\|CRCSDSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_addr_router_001 CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_addr_router_001\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "addr_router_001" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 2167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001\|CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_addr_router_001:addr_router_001\|CRCSDSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_addr_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_id_router CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_id_router\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_id_router:id_router\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "id_router" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_id_router_default_decode CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_id_router:id_router\|CRCSDSoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_id_router:id_router\|CRCSDSoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_id_router_002 CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_id_router_002\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "id_router_002" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 2215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_id_router_002_default_decode CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_002\|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_id_router_002:id_router_002\|CRCSDSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_cmd_xbar_demux CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001 CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 2355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_cmd_xbar_mux CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 2378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CRCSDSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002 CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002 CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_rsp_xbar_mux CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001 CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0.v" 2693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_mm_interconnect_0:mm_interconnect_0\|CRCSDSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CRCSDSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCSDSoC_irq_mapper CRCSDSoC:inst1\|CRCSDSoC_irq_mapper:irq_mapper " "Elaborating entity \"CRCSDSoC_irq_mapper\" for hierarchy \"CRCSDSoC:inst1\|CRCSDSoC_irq_mapper:irq_mapper\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "irq_mapper" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CRCSDSoC:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CRCSDSoC:inst1\|altera_reset_controller:rst_controller\"" {  } { { "CRCSDSoC/synthesis/CRCSDSoC.v" "rst_controller" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CRCSDSoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CRCSDSoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "CRCSDSoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CRCSDSoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CRCSDSoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "CRCSDSoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714044047900 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1714044062363 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" 440 -1 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" 354 -1 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 3240 -1 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_sdram_controller.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "CRCSDSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 348 -1 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_jtag_uart.v" 393 -1 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 3834 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_cpu.v" 611 -1 0 } } { "CRCSDSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" 254 -1 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_alt_timer.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_alt_timer.v" 166 -1 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_timer.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1714044062676 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1714044062677 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab02/crc_sdram/TopLevel.bdf" { { 384 152 328 400 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714044067492 "|TopLevel|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1714044067492 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714044068415 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1714044073546 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1714044073793 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1714044073794 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714044073994 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1714044073994 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714044074254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab02/crc_sdram/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab02/crc_sdram/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1714044075236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1714044076993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714044076993 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "CRCSDSoC:inst1\|CRCSDSoC_pll:pll\|CRCSDSoC_pll_altpll_bch2:sd1\|pll7 compensate_clock clock0 CLK\[0\] " "PLL \"CRCSDSoC:inst1\|CRCSDSoC_pll:pll\|CRCSDSoC_pll_altpll_bch2:sd1\|pll7\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" 150 -1 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" 276 0 0 } } { "CRCSDSoC/synthesis/CRCSDSoC.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 154 0 0 } } { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab02/crc_sdram/TopLevel.bdf" { { 192 480 896 504 "inst1" "" } } } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1714044077650 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "CRCSDSoC:inst1\|CRCSDSoC_pll:pll\|CRCSDSoC_pll_altpll_bch2:sd1\|pll7 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"CRCSDSoC:inst1\|CRCSDSoC_pll:pll\|CRCSDSoC_pll_altpll_bch2:sd1\|pll7\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" 150 -1 0 } } { "CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/submodules/CRCSDSoC_pll.v" 276 0 0 } } { "CRCSDSoC/synthesis/CRCSDSoC.v" "" { Text "D:/SEM6/CO503/Lab02/crc_sdram/CRCSDSoC/synthesis/CRCSDSoC.v" 154 0 0 } } { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab02/crc_sdram/TopLevel.bdf" { { 192 480 896 504 "inst1" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1714044077651 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3392 " "Implemented 3392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1714044078572 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1714044078572 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1714044078572 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3216 " "Implemented 3216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1714044078572 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1714044078572 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1714044078572 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1714044078572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714044078711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 16:51:18 2024 " "Processing ended: Thu Apr 25 16:51:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714044078711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714044078711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714044078711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714044078711 ""}
