Warning (10268): Verilog HDL information at RegisterFile.v(11): always construct contains both blocking and non-blocking assignments File: C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v Line: 11
