

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s'
================================================================
* Date:           Wed Aug  6 20:24:17 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.048 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_bias_to_activations_loop1  |       10|       10|         5|          3|          1|     3|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      20|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      14|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     128|    -|
|Register             |        -|     -|      205|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      205|     162|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_64_1_1_U43  |mux_3_2_64_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_151_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln48_fu_145_p2  |      icmp|   0|  0|   9|           2|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  20|           5|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |activations12_2_fu_58                    |   9|          2|   64|        128|
    |activations2_2_fu_54                     |   9|          2|   64|        128|
    |activations_2_fu_62                      |   9|          2|   64|        128|
    |ap_NS_fsm                                |  20|          4|    1|          4|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_activations12_2_load_1  |   9|          2|   64|        128|
    |ap_sig_allocacmp_activations2_2_load_1   |   9|          2|   64|        128|
    |ap_sig_allocacmp_activations_2_load_1    |   9|          2|   64|        128|
    |ap_sig_allocacmp_i_25                    |   9|          2|    2|          4|
    |i_fu_50                                  |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 128|         28|  393|        788|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |activations12_2_fu_58        |  64|   0|   64|          0|
    |activations2_2_fu_54         |  64|   0|   64|          0|
    |activations_2_fu_62          |  64|   0|   64|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_25_reg_251                 |   2|   0|    2|          0|
    |i_25_reg_251_pp0_iter1_reg   |   2|   0|    2|          0|
    |i_fu_50                      |   2|   0|    2|          0|
    |icmp_ln48_reg_256            |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 205|   0|  205|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_|  return value|
|grp_fu_173_p_din0           |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_|  return value|
|grp_fu_173_p_din1           |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_|  return value|
|grp_fu_173_p_opcode         |  out|    2|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_|  return value|
|grp_fu_173_p_dout0          |   in|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_|  return value|
|grp_fu_173_p_ce             |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_output_layer.1_Pipeline_add_bias_to_activations_|  return value|
|activations_0               |   in|   64|     ap_none|                                                                     activations_0|        scalar|
|activations12_0             |   in|   64|     ap_none|                                                                   activations12_0|        scalar|
|activations2_0              |   in|   64|     ap_none|                                                                    activations2_0|        scalar|
|biases3_address0            |  out|    2|   ap_memory|                                                                           biases3|         array|
|biases3_ce0                 |  out|    1|   ap_memory|                                                                           biases3|         array|
|biases3_q0                  |   in|   64|   ap_memory|                                                                           biases3|         array|
|activations_2_out           |  out|   64|      ap_vld|                                                                 activations_2_out|       pointer|
|activations_2_out_ap_vld    |  out|    1|      ap_vld|                                                                 activations_2_out|       pointer|
|activations12_2_out         |  out|   64|      ap_vld|                                                               activations12_2_out|       pointer|
|activations12_2_out_ap_vld  |  out|    1|      ap_vld|                                                               activations12_2_out|       pointer|
|activations2_2_out          |  out|   64|      ap_vld|                                                                activations2_2_out|       pointer|
|activations2_2_out_ap_vld   |  out|    1|      ap_vld|                                                                activations2_2_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

