<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › isdn › hardware › eicon › mi_pc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mi_pc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> Copyright (c) Eicon Networks, 2002.</span>
<span class="cm"> *</span>
<span class="cm"> This source file is supplied for the use with</span>
<span class="cm"> Eicon Networks range of DIVA Server Adapters.</span>
<span class="cm"> *</span>
<span class="cm"> Eicon File Revision :    2.1</span>
<span class="cm"> *</span>
<span class="cm"> This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> it under the terms of the GNU General Public License as published by</span>
<span class="cm"> the Free Software Foundation; either version 2, or (at your option)</span>
<span class="cm"> any later version.</span>
<span class="cm"> *</span>
<span class="cm"> This program is distributed in the hope that it will be useful,</span>
<span class="cm"> but WITHOUT ANY WARRANTY OF ANY KIND WHATSOEVER INCLUDING ANY</span>
<span class="cm"> implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.</span>
<span class="cm"> See the GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> You should have received a copy of the GNU General Public License</span>
<span class="cm"> along with this program; if not, write to the Free Software</span>
<span class="cm"> Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cm">/*----------------------------------------------------------------------------</span>

<span class="cm">//DIVIDER</span>
<span class="cm">#define BRI_MEMORY_BASE                 0x1f700000</span>
<span class="cm">#define BRI_MEMORY_SIZE                 0x00100000  /* 1MB on the BRI                         */</span>
<span class="cp">#define BRI_SHARED_RAM_SIZE             0x00010000  </span><span class="cm">/* 64k shared RAM                         */</span><span class="cp"></span>
<span class="cp">#define BRI_RAY_TAYLOR_DSP_CODE_SIZE    0x00020000  </span><span class="cm">/* max 128k DSP-Code (Ray Taylor&#39;s code)  */</span><span class="cp"></span>
<span class="cp">#define BRI_ORG_MAX_DSP_CODE_SIZE       0x00050000  </span><span class="cm">/* max 320k DSP-Code (Telindus)           */</span><span class="cp"></span>
<span class="cp">#define BRI_V90D_MAX_DSP_CODE_SIZE      0x00060000  </span><span class="cm">/* max 384k DSP-Code if V.90D included    */</span><span class="cp"></span>
<span class="cp">#define BRI_CACHED_ADDR(x)              (((x) &amp; 0x1fffffffL) | 0x80000000L)</span>
<span class="cp">#define BRI_UNCACHED_ADDR(x)            (((x) &amp; 0x1fffffffL) | 0xa0000000L)</span>
<span class="cp">#define ADDR  4</span>
<span class="cp">#define ADDRH 6</span>
<span class="cp">#define DATA  0</span>
<span class="cp">#define RESET 7</span>
<span class="cp">#define DEFAULT_ADDRESS 0x240</span>
<span class="cp">#define DEFAULT_IRQ     3</span>
<span class="cp">#define M_PCI_ADDR   0x04  </span><span class="cm">/* MAESTRA BRI PCI */</span><span class="cp"></span>
<span class="cp">#define M_PCI_ADDRH  0x0c  </span><span class="cm">/* MAESTRA BRI PCI */</span><span class="cp"></span>
<span class="cp">#define M_PCI_DATA   0x00  </span><span class="cm">/* MAESTRA BRI PCI */</span><span class="cp"></span>
<span class="cp">#define M_PCI_RESET  0x10  </span><span class="cm">/* MAESTRA BRI PCI */</span><span class="cp"></span>
<span class="cm">/*----------------------------------------------------------------------------</span>

<span class="cm">//DIVIDER</span>
<span class="cm">#define MP_IRQ_RESET                    0xc18       /* offset of isr in the CONFIG memory bar */</span>
<span class="cp">#define MP_IRQ_RESET_VAL                0xfe        </span><span class="cm">/* value to clear an interrupt            */</span><span class="cp"></span>
<span class="cp">#define MP_MEMORY_SIZE                  0x00400000  </span><span class="cm">/* 4MB on standard PRI                    */</span><span class="cp"></span>
<span class="cp">#define MP2_MEMORY_SIZE                 0x00800000  </span><span class="cm">/* 8MB on PRI Rev. 2                      */</span><span class="cp"></span>
<span class="cp">#define MP_SHARED_RAM_OFFSET            0x00001000  </span><span class="cm">/* offset of shared RAM base in the DRAM memory bar */</span><span class="cp"></span>
<span class="cp">#define MP_SHARED_RAM_SIZE              0x00010000  </span><span class="cm">/* 64k shared RAM                         */</span><span class="cp"></span>
<span class="cp">#define MP_PROTOCOL_OFFSET              (MP_SHARED_RAM_OFFSET + MP_SHARED_RAM_SIZE)</span>
<span class="cp">#define MP_RAY_TAYLOR_DSP_CODE_SIZE     0x00040000  </span><span class="cm">/* max 256k DSP-Code (Ray Taylor&#39;s code)  */</span><span class="cp"></span>
<span class="cp">#define MP_ORG_MAX_DSP_CODE_SIZE        0x00060000  </span><span class="cm">/* max 384k DSP-Code (Telindus)           */</span><span class="cp"></span>
<span class="cp">#define MP_V90D_MAX_DSP_CODE_SIZE       0x00070000  </span><span class="cm">/* max 448k DSP-Code if V.90D included)   */</span><span class="cp"></span>
<span class="cp">#define MP_VOIP_MAX_DSP_CODE_SIZE       0x00090000  </span><span class="cm">/* max 576k DSP-Code if voice over IP included */</span><span class="cp"></span>
<span class="cp">#define MP_CACHED_ADDR(x)               (((x) &amp; 0x1fffffffL) | 0x80000000L)</span>
<span class="cp">#define MP_UNCACHED_ADDR(x)             (((x) &amp; 0x1fffffffL) | 0xa0000000L)</span>
<span class="cp">#define MP_RESET         0x20        </span><span class="cm">/* offset of RESET register in the DEVICES memory bar */</span><span class="cp"></span>
<span class="cm">/* RESET register bits */</span>
<span class="cp">#define _MP_S2M_RESET    0x10        </span><span class="cm">/* active lo   */</span><span class="cp"></span>
<span class="cp">#define _MP_LED2         0x08        </span><span class="cm">/* 1 = on      */</span><span class="cp"></span>
<span class="cp">#define _MP_LED1         0x04        </span><span class="cm">/* 1 = on      */</span><span class="cp"></span>
<span class="cp">#define _MP_DSP_RESET    0x02        </span><span class="cm">/* active lo   */</span><span class="cp"></span>
<span class="cp">#define _MP_RISC_RESET   0x81        </span><span class="cm">/* active hi, bit 7 for compatibility with old boards */</span><span class="cp"></span>
<span class="cm">/* CPU exception context structure in MP shared ram after trap */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">mp_xcptcontext_s</span> <span class="n">MP_XCPTC</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">mp_xcptcontext_s</span> <span class="p">{</span>
	<span class="n">dword</span>       <span class="n">sr</span><span class="p">;</span>
	<span class="n">dword</span>       <span class="n">cr</span><span class="p">;</span>
	<span class="n">dword</span>       <span class="n">epc</span><span class="p">;</span>
	<span class="n">dword</span>       <span class="n">vaddr</span><span class="p">;</span>
	<span class="n">dword</span>       <span class="n">regs</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">dword</span>       <span class="n">mdlo</span><span class="p">;</span>
	<span class="n">dword</span>       <span class="n">mdhi</span><span class="p">;</span>
	<span class="n">dword</span>       <span class="n">reseverd</span><span class="p">;</span>
	<span class="n">dword</span>       <span class="n">xclass</span><span class="p">;</span>
<span class="p">};</span>
<span class="cm">/* boot interface structure for PRI */</span>
<span class="k">struct</span> <span class="n">mp_load</span> <span class="p">{</span>
	<span class="n">dword</span>     <span class="k">volatile</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="n">dword</span>     <span class="k">volatile</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">dword</span>     <span class="k">volatile</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">dword</span>     <span class="k">volatile</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">dword</span>     <span class="k">volatile</span> <span class="n">live</span><span class="p">;</span>
	<span class="n">dword</span>     <span class="k">volatile</span> <span class="n">res1</span><span class="p">[</span><span class="mh">0x1b</span><span class="p">];</span>
	<span class="n">dword</span>     <span class="k">volatile</span> <span class="n">TrapId</span><span class="p">;</span>    <span class="cm">/* has value 0x999999XX on a CPU trap */</span>
	<span class="n">dword</span>     <span class="k">volatile</span> <span class="n">res2</span><span class="p">[</span><span class="mh">0x03</span><span class="p">];</span>
	<span class="n">MP_XCPTC</span>  <span class="k">volatile</span> <span class="n">xcpt</span><span class="p">;</span>      <span class="cm">/* contains register dump */</span>
	<span class="n">dword</span>     <span class="k">volatile</span> <span class="n">rest</span><span class="p">[((</span><span class="mh">0x1020</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">-</span> <span class="mi">6</span><span class="p">)</span> <span class="o">-</span> <span class="mh">0x1b</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">-</span> <span class="mh">0x03</span> <span class="o">-</span> <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="n">MP_XCPTC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)];</span>
	<span class="n">dword</span>     <span class="k">volatile</span> <span class="n">signature</span><span class="p">;</span>
	<span class="n">dword</span> <span class="n">data</span><span class="p">[</span><span class="mi">60000</span><span class="p">];</span> <span class="cm">/* real interface description */</span>
<span class="p">};</span>
<span class="cm">/*----------------------------------------------------------------------------*/</span>
<span class="cm">/* SERVER 4BRI (Quattro PCI)                                                  */</span>
<span class="cp">#define MQ_BOARD_REG_OFFSET             0x800000    </span><span class="cm">/* PC relative On board registers offset  */</span><span class="cp"></span>
<span class="cp">#define MQ_BREG_RISC                    0x1200      </span><span class="cm">/* RISC Reset ect                         */</span><span class="cp"></span>
<span class="cp">#define MQ_RISC_COLD_RESET_MASK         0x0001      </span><span class="cm">/* RISC Cold reset                        */</span><span class="cp"></span>
<span class="cp">#define MQ_RISC_WARM_RESET_MASK         0x0002      </span><span class="cm">/* RISC Warm reset                        */</span><span class="cp"></span>
<span class="cp">#define MQ_BREG_IRQ_TEST                0x0608      </span><span class="cm">/* Interrupt request, no CPU interaction  */</span><span class="cp"></span>
<span class="cp">#define MQ_IRQ_REQ_ON                   0x1</span>
<span class="cp">#define MQ_IRQ_REQ_OFF                  0x0</span>
<span class="cp">#define MQ_BOARD_DSP_OFFSET             0xa00000    </span><span class="cm">/* PC relative On board DSP regs offset   */</span><span class="cp"></span>
<span class="cp">#define MQ_DSP1_ADDR_OFFSET             0x0008      </span><span class="cm">/* Addr register offset DSP 1 subboard 1  */</span><span class="cp"></span>
<span class="cp">#define MQ_DSP2_ADDR_OFFSET             0x0208      </span><span class="cm">/* Addr register offset DSP 2 subboard 1  */</span><span class="cp"></span>
<span class="cp">#define MQ_DSP1_DATA_OFFSET             0x0000      </span><span class="cm">/* Data register offset DSP 1 subboard 1  */</span><span class="cp"></span>
<span class="cp">#define MQ_DSP2_DATA_OFFSET             0x0200      </span><span class="cm">/* Data register offset DSP 2 subboard 1  */</span><span class="cp"></span>
<span class="cp">#define MQ_DSP_JUNK_OFFSET              0x0400      </span><span class="cm">/* DSP Data/Addr regs subboard offset     */</span><span class="cp"></span>
<span class="cp">#define MQ_ISAC_DSP_RESET               0x0028      </span><span class="cm">/* ISAC and DSP reset address offset      */</span><span class="cp"></span>
<span class="cp">#define MQ_BOARD_ISAC_DSP_RESET         0x800028    </span><span class="cm">/* ISAC and DSP reset address offset      */</span><span class="cp"></span>
<span class="cp">#define MQ_INSTANCE_COUNT               4           </span><span class="cm">/* 4BRI consists of four instances        */</span><span class="cp"></span>
<span class="cp">#define MQ_MEMORY_SIZE                  0x00400000  </span><span class="cm">/* 4MB on standard 4BRI                   */</span><span class="cp"></span>
<span class="cp">#define MQ_CTRL_SIZE                    0x00002000  </span><span class="cm">/* 8K memory mapped registers             */</span><span class="cp"></span>
<span class="cp">#define MQ_SHARED_RAM_SIZE              0x00010000  </span><span class="cm">/* 64k shared RAM                         */</span><span class="cp"></span>
<span class="cp">#define MQ_ORG_MAX_DSP_CODE_SIZE        0x00050000  </span><span class="cm">/* max 320k DSP-Code (Telindus) */</span><span class="cp"></span>
<span class="cp">#define MQ_V90D_MAX_DSP_CODE_SIZE       0x00060000  </span><span class="cm">/* max 384K DSP-Code if V.90D included */</span><span class="cp"></span>
<span class="cp">#define MQ_VOIP_MAX_DSP_CODE_SIZE       0x00028000  </span><span class="cm">/* max 4*160k = 640K DSP-Code if voice over IP included */</span><span class="cp"></span>
<span class="cp">#define MQ_CACHED_ADDR(x)               (((x) &amp; 0x1fffffffL) | 0x80000000L)</span>
<span class="cp">#define MQ_UNCACHED_ADDR(x)             (((x) &amp; 0x1fffffffL) | 0xa0000000L)</span>
<span class="cm">/*--------------------------------------------------------------------------------------------*/</span>
<span class="cm">/* Additional definitions reflecting the different address map of the  SERVER 4BRI V2          */</span>
<span class="cp">#define MQ2_BREG_RISC                   0x0200      </span><span class="cm">/* RISC Reset ect                         */</span><span class="cp"></span>
<span class="cp">#define MQ2_BREG_IRQ_TEST               0x0400      </span><span class="cm">/* Interrupt request, no CPU interaction  */</span><span class="cp"></span>
<span class="cp">#define MQ2_BOARD_DSP_OFFSET            0x800000    </span><span class="cm">/* PC relative On board DSP regs offset   */</span><span class="cp"></span>
<span class="cp">#define MQ2_DSP1_DATA_OFFSET            0x1800      </span><span class="cm">/* Data register offset DSP 1 subboard 1  */</span><span class="cp"></span>
<span class="cp">#define MQ2_DSP1_ADDR_OFFSET            0x1808      </span><span class="cm">/* Addr register offset DSP 1 subboard 1  */</span><span class="cp"></span>
<span class="cp">#define MQ2_DSP2_DATA_OFFSET            0x1810      </span><span class="cm">/* Data register offset DSP 2 subboard 1  */</span><span class="cp"></span>
<span class="cp">#define MQ2_DSP2_ADDR_OFFSET            0x1818      </span><span class="cm">/* Addr register offset DSP 2 subboard 1  */</span><span class="cp"></span>
<span class="cp">#define MQ2_DSP_JUNK_OFFSET             0x1000      </span><span class="cm">/* DSP Data/Addr regs subboard offset     */</span><span class="cp"></span>
<span class="cp">#define MQ2_ISAC_DSP_RESET              0x0000      </span><span class="cm">/* ISAC and DSP reset address offset      */</span><span class="cp"></span>
<span class="cp">#define MQ2_BOARD_ISAC_DSP_RESET        0x800000    </span><span class="cm">/* ISAC and DSP reset address offset      */</span><span class="cp"></span>
<span class="cp">#define MQ2_IPACX_CONFIG                0x0300      </span><span class="cm">/* IPACX Configuration TE(0)/NT(1)        */</span><span class="cp"></span>
<span class="cp">#define MQ2_BOARD_IPACX_CONFIG          0x800300    </span><span class="cm">/*     &quot;&quot;                                 */</span><span class="cp"></span>
<span class="cp">#define MQ2_MEMORY_SIZE                 0x01000000  </span><span class="cm">/* 16MB code/data memory                  */</span><span class="cp"></span>
<span class="cp">#define MQ2_CTRL_SIZE                   0x00008000  </span><span class="cm">/* 32K memory mapped registers            */</span><span class="cp"></span>
<span class="cm">/*----------------------------------------------------------------------------*/</span>
<span class="cm">/* SERVER BRI 2M/2F as derived from 4BRI V2                                   */</span>
<span class="cp">#define BRI2_MEMORY_SIZE                0x00800000  </span><span class="cm">/* 8MB code/data memory                   */</span><span class="cp"></span>
<span class="cp">#define BRI2_PROTOCOL_MEMORY_SIZE       (MQ2_MEMORY_SIZE &gt;&gt; 2) </span><span class="cm">/*  same as one 4BRI Rev.2 task */</span><span class="cp"></span>
<span class="cp">#define BRI2_CTRL_SIZE                  0x00008000  </span><span class="cm">/* 32K memory mapped registers            */</span><span class="cp"></span>
<span class="cp">#define M_INSTANCE_COUNT                1           </span><span class="cm">/*  BRI consists of one instance          */</span><span class="cp"></span>
<span class="cm">/*</span>
<span class="cm"> * Some useful constants for proper initialization of the GT6401x</span>
<span class="cm"> */</span>
<span class="cp">#define ID_REG        0x0000      </span><span class="cm">/*Pci reg-contain the Dev&amp;Ven ID of the card*/</span><span class="cp"></span>
<span class="cp">#define RAS0_BASEREG  0x0010      </span><span class="cm">/*Ras0 register - contain the base addr Ras0*/</span><span class="cp"></span>
<span class="cp">#define RAS2_BASEREG  0x0014</span>
<span class="cp">#define CS_BASEREG    0x0018</span>
<span class="cp">#define BOOT_BASEREG  0x001c</span>
<span class="cp">#define GTREGS_BASEREG 0x0024   </span><span class="cm">/*GTRegsBase reg-contain the base addr where*/</span><span class="cp"></span>
				<span class="cm">/*the GT64010 internal regs where mapped    */</span>
<span class="cm">/*</span>
<span class="cm"> *  GT64010 internal registers</span>
<span class="cm"> */</span>
<span class="cm">/* DRAM device coding  */</span>
<span class="cp">#define LOW_RAS0_DREG 0x0400    </span><span class="cm">/*Ras0 low decode address*/</span><span class="cp"></span>
<span class="cp">#define HI_RAS0_DREG  0x0404    </span><span class="cm">/*Ras0 high decode address*/</span><span class="cp"></span>
<span class="cp">#define LOW_RAS1_DREG 0x0408    </span><span class="cm">/*Ras1 low decode address*/</span><span class="cp"></span>
<span class="cp">#define HI_RAS1_DREG  0x040c    </span><span class="cm">/*Ras1 high decode address*/</span><span class="cp"></span>
<span class="cp">#define LOW_RAS2_DREG 0x0410    </span><span class="cm">/*Ras2 low decode address*/</span><span class="cp"></span>
<span class="cp">#define HI_RAS2_DREG  0x0414    </span><span class="cm">/*Ras2 high decode address*/</span><span class="cp"></span>
<span class="cp">#define LOW_RAS3_DREG 0x0418    </span><span class="cm">/*Ras3 low decode address*/</span><span class="cp"></span>
<span class="cp">#define HI_RAS3_DREG  0x041c    </span><span class="cm">/*Ras3 high decode address*/</span><span class="cp"></span>
<span class="cm">/* I/O CS device coding  */</span>
<span class="cp">#define LOW_CS0_DREG  0x0420 </span><span class="cm">/* CS0* low decode register */</span><span class="cp"></span>
<span class="cp">#define HI_CS0_DREG   0x0424 </span><span class="cm">/* CS0* high decode register */</span><span class="cp"></span>
<span class="cp">#define LOW_CS1_DREG  0x0428 </span><span class="cm">/* CS1* low decode register */</span><span class="cp"></span>
<span class="cp">#define HI_CS1_DREG   0x042c </span><span class="cm">/* CS1* high decode register */</span><span class="cp"></span>
<span class="cp">#define LOW_CS2_DREG  0x0430 </span><span class="cm">/* CS2* low decode register */</span><span class="cp"></span>
<span class="cp">#define HI_CS2_DREG   0x0434 </span><span class="cm">/* CS2* high decode register */</span><span class="cp"></span>
<span class="cp">#define LOW_CS3_DREG  0x0438 </span><span class="cm">/* CS3* low decode register */</span><span class="cp"></span>
<span class="cp">#define HI_CS3_DREG   0x043c </span><span class="cm">/* CS3* high decode register */</span><span class="cp"></span>
<span class="cm">/* Boot PROM device coding */</span>
<span class="cp">#define LOW_BOOTCS_DREG 0x0440 </span><span class="cm">/* Boot CS low decode register */</span><span class="cp"></span>
<span class="cp">#define HI_BOOTCS_DREG 0x0444 </span><span class="cm">/* Boot CS High decode register */</span><span class="cp"></span>
<span class="cm">/* DRAM group coding (for CPU)  */</span>
<span class="cp">#define LO_RAS10_GREG 0x0008    </span><span class="cm">/*Ras1..0 group low decode address*/</span><span class="cp"></span>
<span class="cp">#define HI_RAS10_GREG 0x0010    </span><span class="cm">/*Ras1..0 group high decode address*/</span><span class="cp"></span>
<span class="cp">#define LO_RAS32_GREG 0x0018    </span><span class="cm">/*Ras3..2 group low decode address  */</span><span class="cp"></span>
<span class="cp">#define HI_RAS32_GREG 0x0020    </span><span class="cm">/*Ras3..2 group high decode address  */</span><span class="cp"></span>
<span class="cm">/* I/O CS group coding for (CPU)  */</span>
<span class="cp">#define LO_CS20_GREG  0x0028 </span><span class="cm">/* CS2..0 group low decode register */</span><span class="cp"></span>
<span class="cp">#define HI_CS20_GREG  0x0030 </span><span class="cm">/* CS2..0 group high decode register */</span><span class="cp"></span>
<span class="cp">#define LO_CS3B_GREG  0x0038 </span><span class="cm">/* CS3 &amp; PROM group low decode register */</span><span class="cp"></span>
<span class="cp">#define HI_CS3B_GREG  0x0040 </span><span class="cm">/* CS3 &amp; PROM group high decode register */</span><span class="cp"></span>
<span class="cm">/* Galileo specific PCI config. */</span>
<span class="cp">#define PCI_TIMEOUT_RET 0x0c04 </span><span class="cm">/* Time Out and retry register */</span><span class="cp"></span>
<span class="cp">#define RAS10_BANKSIZE 0x0c08 </span><span class="cm">/* RAS 1..0 group PCI bank size */</span><span class="cp"></span>
<span class="cp">#define RAS32_BANKSIZE 0x0c0c </span><span class="cm">/* RAS 3..2 group PCI bank size */</span><span class="cp"></span>
<span class="cp">#define CS20_BANKSIZE 0x0c10 </span><span class="cm">/* CS 2..0 group PCI bank size */</span><span class="cp"></span>
<span class="cp">#define CS3B_BANKSIZE 0x0c14 </span><span class="cm">/* CS 3 &amp; Boot group PCI bank size */</span><span class="cp"></span>
<span class="cp">#define DRAM_SIZE     0x0001      </span><span class="cm">/*Dram size in mega bytes*/</span><span class="cp"></span>
<span class="cp">#define PROM_SIZE     0x08000     </span><span class="cm">/*Prom size in bytes*/</span><span class="cp"></span>
<span class="cm">/*--------------------------------------------------------------------------*/</span>
<span class="cp">#define OFFS_DIVA_INIT_TASK_COUNT 0x68</span>
<span class="cp">#define OFFS_DSP_CODE_BASE_ADDR   0x6c</span>
<span class="cp">#define OFFS_XLOG_BUF_ADDR        0x70</span>
<span class="cp">#define OFFS_XLOG_COUNT_ADDR      0x74</span>
<span class="cp">#define OFFS_XLOG_OUT_ADDR        0x78</span>
<span class="cp">#define OFFS_PROTOCOL_END_ADDR    0x7c</span>
<span class="cp">#define OFFS_PROTOCOL_ID_STRING   0x80</span>
<span class="cm">/*--------------------------------------------------------------------------*/</span>

</pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>MAESTRA ISA PnP */</p></td><td class="code"><div class="highlight"><pre>undefined</pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><p>MAESTRA PRI PCI */</p></td><td class="code"><div class="highlight"><pre>undefined</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
