$date
	Mon Jan 24 09:40:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_JK $end
$scope module jk $end
$var wire 1 ! Q $end
$var wire 1 " Qbar $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % clk $end
$var wire 1 & j $end
$var wire 1 ' k $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
0%
0'
0&
#10
1)
1(
1%
#15
0%
1&
#20
1%
#25
x(
0%
1'
0&
#30
1(
1%
#35
x)
