Analysis & Synthesis report for DE1_SoC
Sun Apr 30 01:31:58 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |Pound
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 24. Port Connectivity Checks: "clock_divider:cdiv1"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 30 01:31:58 2017      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; DE1_SoC                                    ;
; Top-level Entity Name           ; Pound                                      ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 75                                         ;
; Total pins                      ; 67                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 8                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Pound              ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; clock_divider.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/Grant/Documents/UW/EE371/lab2/clock_divider.sv            ;         ;
; Pound.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Grant/Documents/UW/EE371/lab2/Pound.sv                    ;         ;
; mux2_1.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Grant/Documents/UW/EE371/lab2/mux2_1.sv                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc      ;         ;
; db/lpm_divide_gho.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_divide_gho.tdf       ;         ;
; db/abs_divider_mbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/abs_divider_mbg.tdf      ;         ;
; db/alt_u_div_sve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/alt_u_div_sve.tdf        ;         ;
; db/lpm_abs_mn9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_abs_mn9.tdf          ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_abs_4p9.tdf          ;         ;
; db/lpm_divide_0go.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_divide_0go.tdf       ;         ;
; db/abs_divider_6ag.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/abs_divider_6ag.tdf      ;         ;
; db/alt_u_div_sse.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/alt_u_div_sse.tdf        ;         ;
; db/lpm_abs_kn9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_abs_kn9.tdf          ;         ;
; db/lpm_divide_tno.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_divide_tno.tdf       ;         ;
; db/lpm_divide_dpo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_divide_dpo.tdf       ;         ;
; db/lpm_divide_vio.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_divide_vio.tdf       ;         ;
; db/abs_divider_5dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/abs_divider_5dg.tdf      ;         ;
; db/alt_u_div_q2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/alt_u_div_q2f.tdf        ;         ;
; db/lpm_abs_5p9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_abs_5p9.tdf          ;         ;
; db/lpm_divide_pqo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_divide_pqo.tdf       ;         ;
; db/abs_divider_2dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/abs_divider_2dg.tdf      ;         ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/alt_u_div_k2f.tdf        ;         ;
; db/lpm_abs_1p9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_abs_1p9.tdf          ;         ;
; db/lpm_divide_2jo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_divide_2jo.tdf       ;         ;
; db/abs_divider_8dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/abs_divider_8dg.tdf      ;         ;
; db/alt_u_div_03f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/alt_u_div_03f.tdf        ;         ;
; db/lpm_abs_8p9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_abs_8p9.tdf          ;         ;
; db/lpm_divide_0ro.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_divide_0ro.tdf       ;         ;
; db/abs_divider_9dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/abs_divider_9dg.tdf      ;         ;
; db/alt_u_div_23f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/alt_u_div_23f.tdf        ;         ;
; db/lpm_divide_sqo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_divide_sqo.tdf       ;         ;
; db/lpm_divide_vqo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Grant/Documents/UW/EE371/lab2/db/lpm_divide_vqo.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 2629            ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 5176            ;
;     -- 7 input functions                    ; 4               ;
;     -- 6 input functions                    ; 77              ;
;     -- 5 input functions                    ; 129             ;
;     -- 4 input functions                    ; 1414            ;
;     -- <=3 input functions                  ; 3552            ;
;                                             ;                 ;
; Dedicated logic registers                   ; 75              ;
;                                             ;                 ;
; I/O pins                                    ; 67              ;
; Total DSP Blocks                            ; 8               ;
; Maximum fan-out node                        ; timeCounter[31] ;
; Maximum fan-out                             ; 101             ;
; Total fan-out                               ; 16778           ;
; Average fan-out                             ; 3.11            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                  ;
+---------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |Pound                                ; 5176 (326)        ; 75 (75)      ; 0                 ; 8          ; 67   ; 0            ; |Pound                                                                                              ; work         ;
;    |lpm_divide:Div0|                  ; 584 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div0                                                                              ; work         ;
;       |lpm_divide_dpo:auto_generated| ; 584 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div0|lpm_divide_dpo:auto_generated                                                ; work         ;
;          |abs_divider_mbg:divider|    ; 584 (32)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div0|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider                        ; work         ;
;             |alt_u_div_sve:divider|   ; 520 (520)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div0|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|alt_u_div_sve:divider  ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div0|lpm_divide_dpo:auto_generated|abs_divider_mbg:divider|lpm_abs_4p9:my_abs_num ; work         ;
;    |lpm_divide:Div1|                  ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div1                                                                              ; work         ;
;       |lpm_divide_tno:auto_generated| ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div1|lpm_divide_tno:auto_generated                                                ; work         ;
;          |abs_divider_6ag:divider|    ; 61 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div1|lpm_divide_tno:auto_generated|abs_divider_6ag:divider                        ; work         ;
;             |alt_u_div_sse:divider|   ; 44 (44)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div1|lpm_divide_tno:auto_generated|abs_divider_6ag:divider|alt_u_div_sse:divider  ; work         ;
;             |lpm_abs_mn9:my_abs_num|  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div1|lpm_divide_tno:auto_generated|abs_divider_6ag:divider|lpm_abs_mn9:my_abs_num ; work         ;
;    |lpm_divide:Div2|                  ; 780 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div2                                                                              ; work         ;
;       |lpm_divide_sqo:auto_generated| ; 780 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div2|lpm_divide_sqo:auto_generated                                                ; work         ;
;          |abs_divider_5dg:divider|    ; 780 (24)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div2|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider                        ; work         ;
;             |alt_u_div_q2f:divider|   ; 724 (724)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div2|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|alt_u_div_q2f:divider  ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div2|lpm_divide_sqo:auto_generated|abs_divider_5dg:divider|lpm_abs_4p9:my_abs_num ; work         ;
;    |lpm_divide:Div3|                  ; 179 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div3                                                                              ; work         ;
;       |lpm_divide_pqo:auto_generated| ; 179 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div3|lpm_divide_pqo:auto_generated                                                ; work         ;
;          |abs_divider_2dg:divider|    ; 179 (12)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div3|lpm_divide_pqo:auto_generated|abs_divider_2dg:divider                        ; work         ;
;             |alt_u_div_k2f:divider|   ; 152 (152)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div3|lpm_divide_pqo:auto_generated|abs_divider_2dg:divider|alt_u_div_k2f:divider  ; work         ;
;             |lpm_abs_5p9:my_abs_num|  ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div3|lpm_divide_pqo:auto_generated|abs_divider_2dg:divider|lpm_abs_5p9:my_abs_num ; work         ;
;    |lpm_divide:Div4|                  ; 764 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div4                                                                              ; work         ;
;       |lpm_divide_vqo:auto_generated| ; 764 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div4|lpm_divide_vqo:auto_generated                                                ; work         ;
;          |abs_divider_8dg:divider|    ; 764 (20)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div4|lpm_divide_vqo:auto_generated|abs_divider_8dg:divider                        ; work         ;
;             |alt_u_div_03f:divider|   ; 712 (712)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div4|lpm_divide_vqo:auto_generated|abs_divider_8dg:divider|alt_u_div_03f:divider  ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div4|lpm_divide_vqo:auto_generated|abs_divider_8dg:divider|lpm_abs_4p9:my_abs_num ; work         ;
;    |lpm_divide:Div5|                  ; 193 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div5                                                                              ; work         ;
;       |lpm_divide_0ro:auto_generated| ; 193 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div5|lpm_divide_0ro:auto_generated                                                ; work         ;
;          |abs_divider_9dg:divider|    ; 193 (11)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div5|lpm_divide_0ro:auto_generated|abs_divider_9dg:divider                        ; work         ;
;             |alt_u_div_23f:divider|   ; 164 (164)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div5|lpm_divide_0ro:auto_generated|abs_divider_9dg:divider|alt_u_div_23f:divider  ; work         ;
;             |lpm_abs_8p9:my_abs_num|  ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Div5|lpm_divide_0ro:auto_generated|abs_divider_9dg:divider|lpm_abs_8p9:my_abs_num ; work         ;
;    |lpm_divide:Mod0|                  ; 577 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod0                                                                              ; work         ;
;       |lpm_divide_gho:auto_generated| ; 577 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod0|lpm_divide_gho:auto_generated                                                ; work         ;
;          |abs_divider_mbg:divider|    ; 577 (14)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod0|lpm_divide_gho:auto_generated|abs_divider_mbg:divider                        ; work         ;
;             |alt_u_div_sve:divider|   ; 531 (531)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod0|lpm_divide_gho:auto_generated|abs_divider_mbg:divider|alt_u_div_sve:divider  ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod0|lpm_divide_gho:auto_generated|abs_divider_mbg:divider|lpm_abs_4p9:my_abs_num ; work         ;
;    |lpm_divide:Mod1|                  ; 68 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod1                                                                              ; work         ;
;       |lpm_divide_0go:auto_generated| ; 68 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod1|lpm_divide_0go:auto_generated                                                ; work         ;
;          |abs_divider_6ag:divider|    ; 68 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod1|lpm_divide_0go:auto_generated|abs_divider_6ag:divider                        ; work         ;
;             |alt_u_div_sse:divider|   ; 51 (51)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod1|lpm_divide_0go:auto_generated|abs_divider_6ag:divider|alt_u_div_sse:divider  ; work         ;
;             |lpm_abs_mn9:my_abs_num|  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod1|lpm_divide_0go:auto_generated|abs_divider_6ag:divider|lpm_abs_mn9:my_abs_num ; work         ;
;    |lpm_divide:Mod2|                  ; 809 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod2                                                                              ; work         ;
;       |lpm_divide_vio:auto_generated| ; 809 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod2|lpm_divide_vio:auto_generated                                                ; work         ;
;          |abs_divider_5dg:divider|    ; 809 (30)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod2|lpm_divide_vio:auto_generated|abs_divider_5dg:divider                        ; work         ;
;             |alt_u_div_q2f:divider|   ; 747 (747)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod2|lpm_divide_vio:auto_generated|abs_divider_5dg:divider|alt_u_div_q2f:divider  ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod2|lpm_divide_vio:auto_generated|abs_divider_5dg:divider|lpm_abs_4p9:my_abs_num ; work         ;
;    |lpm_divide:Mod3|                  ; 807 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod3                                                                              ; work         ;
;       |lpm_divide_2jo:auto_generated| ; 807 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod3|lpm_divide_2jo:auto_generated                                                ; work         ;
;          |abs_divider_8dg:divider|    ; 807 (36)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod3|lpm_divide_2jo:auto_generated|abs_divider_8dg:divider                        ; work         ;
;             |alt_u_div_03f:divider|   ; 739 (739)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod3|lpm_divide_2jo:auto_generated|abs_divider_8dg:divider|alt_u_div_03f:divider  ; work         ;
;             |lpm_abs_4p9:my_abs_num|  ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|lpm_divide:Mod3|lpm_divide_2jo:auto_generated|abs_divider_8dg:divider|lpm_abs_4p9:my_abs_num ; work         ;
;    |mux2_1:hex4Converter|             ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|mux2_1:hex4Converter                                                                         ; work         ;
;    |mux2_1:hex5Converter|             ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Pound|mux2_1:hex5Converter                                                                         ; work         ;
+---------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                  ;
+-----------------------+-------------+---------------------+-------------------+
; Statistic             ; Number Used ; Available per Block ; Maximum Available ;
+-----------------------+-------------+---------------------+-------------------+
; Independent 18x18     ; 8           ; 2.00                ; --                ;
; DSP Block             ; 8           ; --                  ; --                ;
; DSP 18-bit Element    ; 8           ; 2.00                ; --                ;
; Unsigned Multiplier   ; 4           ; --                  ; --                ;
; Mixed Sign Multiplier ; 4           ; --                  ; --                ;
+-----------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; muxHexSel[1..6]                         ; Merged with muxHexSel[0]               ;
; stateLevelLow[1..9,11..31]              ; Merged with stateLevelLow[10]          ;
; timerOnFlag[1..31]                      ; Merged with stateLevelLow[10]          ;
; boatInLock[1..9,11..31]                 ; Merged with boatInLock[10]             ;
; stateArriving[1..9,11..31]              ; Merged with stateArriving[10]          ;
; stateDeparting[0]                       ; Merged with stateDecreasingWater[0]    ;
; stateDecreasingWater[1..9,11..31]       ; Merged with stateDecreasingWater[10]   ;
; stateDeparting[1..31]                   ; Merged with stateDecreasingWater[10]   ;
; stateIncreasingWater[1..9,11..31]       ; Merged with stateIncreasingWater[10]   ;
; boatInLock[10]                          ; Stuck at GND due to stuck port data_in ;
; stateLevelLow[10]                       ; Stuck at GND due to stuck port data_in ;
; stateArriving[10]                       ; Stuck at GND due to stuck port data_in ;
; stateDecreasingWater[10]                ; Stuck at GND due to stuck port data_in ;
; stateIncreasingWater[10]                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 224 ;                                        ;
+-----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                         ;
+----------------+---------------------------+----------------------------------------+
; Register name  ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------+---------------------------+----------------------------------------+
; boatInLock[10] ; Stuck at GND              ; stateIncreasingWater[10]               ;
;                ; due to stuck port data_in ;                                        ;
+----------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 75    ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 62    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Pound|timeCounter[22]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Pound|stateIncreasingWater[10] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Pound|stateDecreasingWater[0]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Pound|stateArriving[0]         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Pound|ledState[1]              ;
; 15:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |Pound|waterLevelHeight[8]      ;
; 15:1               ; 28 bits   ; 280 LEs       ; 84 LEs               ; 196 LEs                ; Yes        ; |Pound|waterLevelHeight[4]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Pound ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; whichClock     ; 0     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_gho ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_0go ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_tno ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_dpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vio ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                ;
; LPM_WIDTHD             ; 11             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_pqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 18             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2jo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_0ro ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_sqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 18             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vqo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:cdiv1"                                                                                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; divided_clocks ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "divided_clocks[31..1]" have no fanouts ;
; divided_clocks ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 75                          ;
;     ENA               ; 2                           ;
;     ENA SCLR          ; 60                          ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 5181                        ;
;     arith             ; 2471                        ;
;         0 data inputs ; 288                         ;
;         1 data inputs ; 259                         ;
;         2 data inputs ; 278                         ;
;         3 data inputs ; 764                         ;
;         4 data inputs ; 851                         ;
;         5 data inputs ; 31                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 2590                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 1691                        ;
;         3 data inputs ; 156                         ;
;         4 data inputs ; 563                         ;
;         5 data inputs ; 98                          ;
;         6 data inputs ; 77                          ;
;     shared            ; 116                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 106                         ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 67                          ;
;                       ;                             ;
; Max LUT depth         ; 75.20                       ;
; Average LUT depth     ; 60.41                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:31     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sun Apr 30 01:31:24 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 2 design units, including 2 entities, in source file pound.sv
    Info (12023): Found entity 1: Pound
    Info (12023): Found entity 2: Pound_Testbench
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1
    Info (12023): Found entity 2: mux2_1_testbench
Info (12127): Elaborating entity "Pound" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Pound.sv(8): object "stateLevelHigh" assigned a value but never read
Warning (10762): Verilog HDL Case Statement warning at Pound.sv(46): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at Pound.sv(57): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at Pound.sv(72): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at Pound.sv(94): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at Pound.sv(105): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at Pound.sv(126): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at Pound.sv(137): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:cdiv1"
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:hex4Converter"
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gho.tdf
    Info (12023): Found entity 1: lpm_divide_gho
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf
    Info (12023): Found entity 1: abs_divider_mbg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf
    Info (12023): Found entity 1: alt_u_div_sve
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_mn9.tdf
    Info (12023): Found entity 1: lpm_abs_mn9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1"
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0go.tdf
    Info (12023): Found entity 1: lpm_divide_0go
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_6ag.tdf
    Info (12023): Found entity 1: abs_divider_6ag
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf
    Info (12023): Found entity 1: lpm_abs_kn9
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1"
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tno.tdf
    Info (12023): Found entity 1: lpm_divide_tno
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0"
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dpo.tdf
    Info (12023): Found entity 1: lpm_divide_dpo
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2"
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vio.tdf
    Info (12023): Found entity 1: lpm_divide_vio
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf
    Info (12023): Found entity 1: abs_divider_5dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf
    Info (12023): Found entity 1: lpm_abs_5p9
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3"
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pqo.tdf
    Info (12023): Found entity 1: lpm_divide_pqo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf
    Info (12023): Found entity 1: abs_divider_2dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf
    Info (12023): Found entity 1: lpm_abs_1p9
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod3"
Info (12133): Instantiated megafunction "lpm_divide:Mod3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "18"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jo.tdf
    Info (12023): Found entity 1: lpm_divide_2jo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf
    Info (12023): Found entity 1: abs_divider_8dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8p9.tdf
    Info (12023): Found entity 1: lpm_abs_8p9
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div5"
Info (12133): Instantiated megafunction "lpm_divide:Div5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0ro.tdf
    Info (12023): Found entity 1: lpm_divide_0ro
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_9dg.tdf
    Info (12023): Found entity 1: abs_divider_9dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_23f.tdf
    Info (12023): Found entity 1: alt_u_div_23f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2"
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf
    Info (12023): Found entity 1: lpm_divide_sqo
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div4"
Info (12133): Instantiated megafunction "lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "18"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vqo.tdf
    Info (12023): Found entity 1: lpm_divide_vqo
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Grant/Documents/UW/EE371/lab2/output_files/DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5251 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 5176 logic cells
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 732 megabytes
    Info: Processing ended: Sun Apr 30 01:31:58 2017
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Grant/Documents/UW/EE371/lab2/output_files/DE1_SoC.map.smsg.


