<?xml version="1.0" encoding="UTF-8"?>
<templates>

<template
	autoinsert="false"
	context="net.sourceforge.veditor.templates.vhdl.context.global"
	deleted="false"
	description="This is a special template that is used to create new files. Do not change its name or its context"
	enabled="true"
	id="net.sourceforge.veditor.templates.vhdl.newFile"
	name="NewFile"
>--------------------------------------------------------------------------------
-- Entity: ${modulename}
--------------------------------------------------------------------------------
-- Copyright BARCO n.v. ${year}
-- Filename          : ${modulename}.vhd
-- Creation date     : ${year}-${month}-${day}
-- Author(s)         : ${user}
-- Version           : 1.00
-- Description       : &lt;short description&gt;
--------------------------------------------------------------------------------
-- File History:
-- Date         Version  Author   Comment
-- ${year}-${month}-${day}   1.00     ${user}     Creation of File
--------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

package ${modulename}PCK is

	component ${modulename}
	port  (
		clk : in std_logic
	);
	end component;

end package;


--------------------------------------------------------------------------------


library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity ${modulename} is
	port  (
		clk : in std_logic        -- input clock, xx MHz.
	);
end ${modulename};

architecture arch of ${modulename} is

begin



end arch;

</template>
</templates>