Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Feb 13 17:33:13 2022
| Host         : DESKTOP-B8HCSQT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Adder_4bit_timing_summary_routed.rpt -pb Adder_4bit_timing_summary_routed.pb -rpx Adder_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : Adder_4bit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 4.239ns (47.820%)  route 4.626ns (52.180%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.596     2.532    a_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.152     2.684 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.153     3.837    c2
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.354     4.191 r  co_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.877     6.068    co_OBUF
    U18                  OBUF (Prop_obuf_I_O)         2.797     8.865 r  co_OBUF_inst/O
                         net (fo=0)                   0.000     8.865    co
    U18                                                               r  co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.496ns  (logic 4.023ns (47.359%)  route 4.472ns (52.641%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.596     2.532    a_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.152     2.684 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.153     3.837    c2
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.326     4.163 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.723     5.887    s_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         2.609     8.496 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.496    s[3]
    V16                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.777ns  (logic 4.015ns (51.628%)  route 3.762ns (48.372%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.596     2.532    a_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.152     2.684 r  s_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.454     3.138    c2
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.326     3.464 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.176    s_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         2.601     7.777 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.777    s[2]
    V17                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.979ns  (logic 3.672ns (52.611%)  route 3.307ns (47.389%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.596     2.532    a_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I3_O)        0.124     2.656 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.368    s_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.612     6.979 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.979    s[1]
    W16                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 3.665ns (53.081%)  route 3.240ns (46.919%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.430     2.374    b_IBUF[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.124     2.498 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.810     4.308    s_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         2.596     6.904 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.904    s[0]
    W17                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.336ns (66.073%)  route 0.686ns (33.927%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.336     0.501    b_IBUF[3]
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.045     0.546 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.350     0.896    s_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         1.126     2.022 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.022    s[3]
    V16                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.347ns (63.474%)  route 0.775ns (36.526%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           0.419     0.592    b_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.045     0.637 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.357     0.994    s_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.129     2.123 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.123    s[1]
    W16                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.387ns (64.554%)  route 0.762ns (35.446%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.336     0.501    b_IBUF[3]
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.049     0.550 r  co_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.426     0.976    co_OBUF
    U18                  OBUF (Prop_obuf_I_O)         1.173     2.149 r  co_OBUF_inst/O
                         net (fo=0)                   0.000     2.149    co
    U18                                                               r  co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.338ns (61.728%)  route 0.830ns (38.272%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  ci_IBUF_inst/O
                         net (fo=3, routed)           0.439     0.619    ci_IBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.045     0.664 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.055    s_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         1.113     2.168 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.168    s[0]
    W17                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.336ns (60.797%)  route 0.861ns (39.203%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           0.508     0.681    b_IBUF[2]
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.045     0.726 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.079    s_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         1.118     2.197 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.197    s[2]
    V17                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------





