Fitter report for ApricancelloVHDL
Wed Jun 18 19:37:30 2008
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Pin-Out File
  5. Fitter Resource Usage Summary
  6. Input Pins
  7. Output Pins
  8. All Package Pins
  9. I/O Standard
 10. Dedicated Inputs I/O
 11. Output Pin Default Load For Reported TCO
 12. Fitter Resource Utilization by Entity
 13. Control Signals
 14. Global & Other Fast Signals
 15. Non-Global High Fan-Out Signals
 16. Interconnect Usage Summary
 17. LAB Macrocells
 18. Parallel Expander
 19. Shareable Expander
 20. Logic Cell Interconnection
 21. Fitter Device Options
 22. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------+
; Fitter Summary                                                  ;
+-----------------------+-----------------------------------------+
; Fitter Status         ; Successful - Wed Jun 18 19:37:30 2008   ;
; Quartus II Version    ; 6.1 Build 201 11/27/2006 SJ Web Edition ;
; Revision Name         ; ApricancelloVHDL                        ;
; Top-level Entity Name ; ApricancelloVHDL                        ;
; Family                ; MAX7000AE                               ;
; Device                ; EPM7032AELC44-10                        ;
; Timing Models         ; Final                                   ;
; Total macrocells      ; 26 / 32 ( 81 % )                        ;
; Total pins            ; 22 / 36 ( 61 % )                        ;
+-----------------------+-----------------------------------------+


+-----------------------------------------------------------------------+
; Fitter Settings                                                       ;
+--------------------------------------------+----------+---------------+
; Option                                     ; Setting  ; Default Value ;
+--------------------------------------------+----------+---------------+
; Device                                     ; AUTO     ;               ;
; Optimize IOC Register Placement for Timing ; On       ; On            ;
; Limit to One Fitting Attempt               ; Off      ; Off           ;
; Fitter Initial Placement Seed              ; 1        ; 1             ;
; Slow Slew Rate                             ; Off      ; Off           ;
; Fitter Effort                              ; Auto Fit ; Auto Fit      ;
; Use smart compilation                      ; Off      ; Off           ;
+--------------------------------------------+----------+---------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Documents and Settings/Matteo/Desktop/Apricancello VHDL/ApricancelloVHDL.pin.


+-----------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                     ;
+-----------------------------------+-----------------------------------------------+
; Resource                          ; Usage                                         ;
+-----------------------------------+-----------------------------------------------+
; Logic cells                       ; 26 / 32 ( 81 % )                              ;
; Registers                         ; 12 / 32 ( 38 % )                              ;
; Number of pterms used             ; 62                                            ;
; User inserted logic elements      ; 0                                             ;
; I/O pins                          ; 22 / 36 ( 61 % )                              ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )                                ;
;     -- Dedicated input pins       ; 1 / 2 ( 50 % )                                ;
; Global signals                    ; 1                                             ;
; Shareable expanders               ; 2 / 32 ( 6 % )                                ;
; Parallel expanders                ; 3 / 30 ( 10 % )                               ;
; Cells using turbo bit             ; 26 / 32 ( 81 % )                              ;
; Maximum fan-out node              ; Stati_Cancello:inst|StatoCorrente.state_bit_1 ;
; Maximum fan-out                   ; 19                                            ;
; Highest non-global fan-out signal ; Stati_Cancello:inst|StatoCorrente.state_bit_1 ;
; Highest non-global fan-out        ; 19                                            ;
; Total fan-out                     ; 166                                           ;
; Average fan-out                   ; 3.32                                          ;
+-----------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                  ;
+-------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+
; Name  ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; I/O Standard ; Location assigned by ;
+-------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+
; ch    ; 44    ; --       ; --  ; 3                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; Fitter               ;
; clk   ; 43    ; --       ; --  ; 12                    ; 0                  ; yes    ; no             ; no            ; 3.3-V LVTTL  ; Fitter               ;
; fa    ; 24    ; --       ; 2   ; 2                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; Fitter               ;
; fc    ; 21    ; --       ; 1   ; 1                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; Fitter               ;
; fs    ; 5     ; --       ; 1   ; 3                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; Fitter               ;
; reset ; 20    ; --       ; 1   ; 3                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; Fitter               ;
+-------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                     ;
+----------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------+
; Name     ; Pin # ; I/O Bank ; LAB ; Output Register ; Power Up High ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ;
+----------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------+
; et       ; 9     ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ;
; ma       ; 39    ; --       ; 2   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ;
; mc       ; 34    ; --       ; 2   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ;
; tm       ; 8     ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ;
; value[0] ; 36    ; --       ; 2   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ;
; value[1] ; 37    ; --       ; 2   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ;
; value[2] ; 33    ; --       ; 2   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ;
; value[3] ; 16    ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ;
; value[4] ; 14    ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ;
; value[5] ; 6     ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ;
; value[6] ; 12    ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ;
; value[7] ; 11    ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ;
+----------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 4        ; 3          ; --       ; GND*           ;        ;              ;         ;                 ;
; 5        ; 4          ; --       ; fs             ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 6        ; 5          ; --       ; value[5]       ; output ; 3.3-V LVTTL  ;         ; N               ;
; 7        ; 6          ; --       ; TDI            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 7          ; --       ; tm             ; output ; 3.3-V LVTTL  ;         ; N               ;
; 9        ; 8          ; --       ; et             ; output ; 3.3-V LVTTL  ;         ; N               ;
; 10       ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 11       ; 10         ; --       ; value[7]       ; output ; 3.3-V LVTTL  ;         ; N               ;
; 12       ; 11         ; --       ; value[6]       ; output ; 3.3-V LVTTL  ;         ; N               ;
; 13       ; 12         ; --       ; TMS            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 14       ; 13         ; --       ; value[4]       ; output ; 3.3-V LVTTL  ;         ; N               ;
; 15       ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 16       ; 15         ; --       ; value[3]       ; output ; 3.3-V LVTTL  ;         ; N               ;
; 17       ; 16         ; --       ; GND*           ;        ;              ;         ;                 ;
; 18       ; 17         ; --       ; GND*           ;        ;              ;         ;                 ;
; 19       ; 18         ; --       ; GND*           ;        ;              ;         ;                 ;
; 20       ; 19         ; --       ; reset          ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 21       ; 20         ; --       ; fc             ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 22       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 23       ; 22         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 24       ; 23         ; --       ; fa             ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 25       ; 24         ; --       ; GND*           ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; GND*           ;        ;              ;         ;                 ;
; 27       ; 26         ; --       ; GND*           ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; GND*           ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; GND*           ;        ;              ;         ;                 ;
; 30       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 31       ; 30         ; --       ; GND*           ;        ;              ;         ;                 ;
; 32       ; 31         ; --       ; TCK            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 32         ; --       ; value[2]       ; output ; 3.3-V LVTTL  ;         ; N               ;
; 34       ; 33         ; --       ; mc             ; output ; 3.3-V LVTTL  ;         ; N               ;
; 35       ; 34         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 36       ; 35         ; --       ; value[0]       ; output ; 3.3-V LVTTL  ;         ; N               ;
; 37       ; 36         ; --       ; value[1]       ; output ; 3.3-V LVTTL  ;         ; N               ;
; 38       ; 37         ; --       ; TDO            ; output ; 3.3-V LVTTL  ;         ; N               ;
; 39       ; 38         ; --       ; ma             ; output ; 3.3-V LVTTL  ;         ; N               ;
; 40       ; 39         ; --       ; GND*           ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; GND*           ;        ;              ;         ;                 ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; clk            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 44       ; 43         ; --       ; ch             ; input  ; 3.3-V LVTTL  ;         ; N               ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; 3.3-V LVTTL  ; -          ; 2                    ; 0                 ; 0                 ; 2     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+--------------------------------------------------------------------+
; Dedicated Inputs I/O                                               ;
+------+-------+-------+-------+--------------+------------+---------+
; Name ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+------+-------+-------+-------+--------------+------------+---------+
; ch   ; 44    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
; clk  ; 43    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
+------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                  ;
+----------------------------+------------+------+---------------------------------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name                   ;
+----------------------------+------------+------+---------------------------------------+
; |ApricancelloVHDL          ; 26         ; 22   ; |ApricancelloVHDL                     ;
;    |Stati_Cancello:inst|   ; 13         ; 0    ; |ApricancelloVHDL|Stati_Cancello:inst ;
;    |Timer:inst1|           ; 11         ; 0    ; |ApricancelloVHDL|Timer:inst1         ;
+----------------------------+------------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                      ;
+-----------------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                                          ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+-----------------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Stati_Cancello:inst|StatoCorrente.state_bit_2 ; LC27     ; 18      ; Async. clear ; no     ; --                   ; --               ;
; Stati_Cancello:inst|et~38                     ; SEXP17   ; 1       ; Async. clear ; no     ; --                   ; --               ;
; Stati_Cancello:inst|et~67                     ; SEXP1    ; 8       ; Async. clear ; no     ; --                   ; --               ;
; clk                                           ; PIN_43   ; 12      ; Clock        ; yes    ; On                   ; --               ;
; reset                                         ; PIN_20   ; 3       ; Async. clear ; no     ; --                   ; --               ;
+-----------------------------------------------+----------+---------+--------------+--------+----------------------+------------------+


+---------------------------------------------------------------------+
; Global & Other Fast Signals                                         ;
+------+----------+---------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+------------------+
; clk  ; PIN_43   ; 12      ; On                   ; --               ;
+------+----------+---------+----------------------+------------------+


+-------------------------------------------------------------+
; Non-Global High Fan-Out Signals                             ;
+---------------------------------------------------+---------+
; Name                                              ; Fan-Out ;
+---------------------------------------------------+---------+
; Stati_Cancello:inst|StatoCorrente.state_bit_0     ; 19      ;
; Stati_Cancello:inst|StatoCorrente.state_bit_1     ; 19      ;
; Stati_Cancello:inst|StatoCorrente.state_bit_2     ; 18      ;
; Timer:inst1|Temp[0]                               ; 10      ;
; Timer:inst1|Temp[2]                               ; 9       ;
; Timer:inst1|Temp[3]                               ; 9       ;
; Timer:inst1|Temp[1]                               ; 9       ;
; Stati_Cancello:inst|et~67                         ; 8       ;
; Timer:inst1|Temp[4]                               ; 7       ;
; Timer:inst1|Temp[5]                               ; 6       ;
; Timer:inst1|Temp[6]                               ; 5       ;
; Timer:inst1|timeout                               ; 4       ;
; Timer:inst1|Temp[7]                               ; 4       ;
; reset                                             ; 3       ;
; fs                                                ; 3       ;
; ch                                                ; 3       ;
; fa                                                ; 2       ;
; fc                                                ; 1       ;
; ~VCC~1                                            ; 1       ;
; ~VCC~0                                            ; 1       ;
; Stati_Cancello:inst|StatoCorrente.state_bit_0~144 ; 1       ;
; Timer:inst1|Equal0~261                            ; 1       ;
; Timer:inst1|Temp~516                              ; 1       ;
; Stati_Cancello:inst|StatoCorrente.pausa~22        ; 1       ;
; Stati_Cancello:inst|StatoCorrente.chiusura~19     ; 1       ;
; Stati_Cancello:inst|StatoCorrente.apertura~15     ; 1       ;
; Stati_Cancello:inst|et~56                         ; 1       ;
; Stati_Cancello:inst|et~52                         ; 1       ;
; Stati_Cancello:inst|et~48                         ; 1       ;
; Stati_Cancello:inst|et~44                         ; 1       ;
; Stati_Cancello:inst|et~40                         ; 1       ;
; Stati_Cancello:inst|et~38                         ; 1       ;
; Stati_Cancello:inst|et~36                         ; 1       ;
+---------------------------------------------------+---------+


+-----------------------------------------------+
; Interconnect Usage Summary                    ;
+----------------------------+------------------+
; Interconnect Resource Type ; Usage            ;
+----------------------------+------------------+
; Output enables             ; 0 / 6 ( 0 % )    ;
; PIA buffers                ; 20 / 72 ( 28 % ) ;
+----------------------------+------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 13.00) ; Number of LABs  (Total = 2) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 0                           ;
; 5                                       ; 0                           ;
; 6                                       ; 0                           ;
; 7                                       ; 0                           ;
; 8                                       ; 0                           ;
; 9                                       ; 0                           ;
; 10                                      ; 1                           ;
; 11                                      ; 0                           ;
; 12                                      ; 0                           ;
; 13                                      ; 0                           ;
; 14                                      ; 0                           ;
; 15                                      ; 0                           ;
; 16                                      ; 1                           ;
+-----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 3                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 1.00) ; Number of LABs  (Total = 2) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 0                           ;
; 1                                               ; 2                           ;
+-------------------------------------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                       ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC6        ; Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|StatoCorrente.state_bit_2                                                                                                                                                                                                                                 ; et                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC7        ; Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|StatoCorrente.state_bit_2                                                                                                                                                                                                                                 ; value[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC8        ; Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|StatoCorrente.state_bit_2                                                                                                                                                                                                                                 ; value[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC3        ; Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|StatoCorrente.state_bit_2                                                                                                                                                                                                                                 ; value[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC10       ; Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|StatoCorrente.state_bit_2                                                                                                                                                                                                                                 ; value[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC11       ; Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|StatoCorrente.state_bit_2                                                                                                                                                                                                                                 ; value[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC9        ; clk, Timer:inst1|Temp[0], Timer:inst1|Temp[1], Stati_Cancello:inst|StatoCorrente.state_bit_2, Stati_Cancello:inst|et~67                                                                                                                                                                                                                                                     ; Timer:inst1|Temp[1], Timer:inst1|Temp[3], Timer:inst1|Temp[4], Timer:inst1|Temp[5], Timer:inst1|Temp[6], Timer:inst1|Temp[7], Timer:inst1|Temp[2], Timer:inst1|timeout, Timer:inst1|Equal0~261                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  A  ; LC2        ; clk, Timer:inst1|Temp~516, Timer:inst1|Temp[3], Timer:inst1|Temp[1], Timer:inst1|Temp[2], Timer:inst1|Temp[0], Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_2, Timer:inst1|Temp[7], Timer:inst1|Temp[6], Timer:inst1|Temp[5], Timer:inst1|Temp[4], Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|et~67   ; Timer:inst1|Temp[3], Timer:inst1|Temp[4], Timer:inst1|Temp[5], Timer:inst1|Temp[6], Timer:inst1|Temp[7], Timer:inst1|Temp[2], Timer:inst1|timeout, Timer:inst1|Temp~516, Timer:inst1|Equal0~261                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC16       ; clk, Timer:inst1|Temp[3], Timer:inst1|Temp[2], Timer:inst1|Temp[0], Timer:inst1|Temp[1], Stati_Cancello:inst|StatoCorrente.state_bit_2, Stati_Cancello:inst|et~67                                                                                                                                                                                                           ; Timer:inst1|Temp[3], Timer:inst1|Temp[5], Timer:inst1|Temp[6], Timer:inst1|Temp[7], Timer:inst1|Temp[2], Timer:inst1|timeout, Timer:inst1|Equal0~261                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC15       ; clk, Timer:inst1|Temp[4], Timer:inst1|Temp[3], Timer:inst1|Temp[2], Timer:inst1|Temp[0], Timer:inst1|Temp[1], Stati_Cancello:inst|StatoCorrente.state_bit_2, Stati_Cancello:inst|et~67                                                                                                                                                                                      ; Timer:inst1|Temp[3], Timer:inst1|Temp[6], Timer:inst1|Temp[7], Timer:inst1|Temp[2], Timer:inst1|timeout, Timer:inst1|Equal0~261                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC14       ; clk, Timer:inst1|Temp[5], Timer:inst1|Temp[4], Timer:inst1|Temp[3], Timer:inst1|Temp[2], Timer:inst1|Temp[0], Timer:inst1|Temp[1], Stati_Cancello:inst|StatoCorrente.state_bit_2, Stati_Cancello:inst|et~67                                                                                                                                                                 ; Timer:inst1|Temp[3], Timer:inst1|Temp[7], Timer:inst1|Temp[2], Timer:inst1|timeout, Timer:inst1|Equal0~261                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  A  ; LC13       ; clk, Timer:inst1|Temp[6], Timer:inst1|Temp[5], Timer:inst1|Temp[4], Timer:inst1|Temp[3], Timer:inst1|Temp[2], Timer:inst1|Temp[0], Timer:inst1|Temp[1], Stati_Cancello:inst|StatoCorrente.state_bit_2, Stati_Cancello:inst|et~67                                                                                                                                            ; Timer:inst1|Temp[3], Timer:inst1|Temp[2], Timer:inst1|timeout, Timer:inst1|Equal0~261                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC12       ; clk, Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1, Timer:inst1|Temp[3], Timer:inst1|Temp[4], Timer:inst1|Temp[5], Timer:inst1|Temp[6], Timer:inst1|Temp[7], Timer:inst1|Temp[0], Timer:inst1|Temp[1], Timer:inst1|Temp[2], Stati_Cancello:inst|StatoCorrente.state_bit_2, Stati_Cancello:inst|et~67                         ; Timer:inst1|Temp[3], Timer:inst1|Temp[4], Timer:inst1|Temp[5], Timer:inst1|Temp[6], Timer:inst1|Temp[7], Timer:inst1|Temp[2], Timer:inst1|timeout, Timer:inst1|Temp~516, Timer:inst1|Equal0~261                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC5        ; clk, Timer:inst1|Equal0~261, Stati_Cancello:inst|StatoCorrente.state_bit_0, Timer:inst1|Temp[2], Stati_Cancello:inst|StatoCorrente.state_bit_2, Timer:inst1|Temp[3], Timer:inst1|Temp[4], Timer:inst1|Temp[5], Timer:inst1|Temp[6], Timer:inst1|Temp[7], Timer:inst1|Temp[0], Timer:inst1|Temp[1], Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|et~67 ; Stati_Cancello:inst|StatoCorrente.state_bit_2, tm, Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|StatoCorrente.state_bit_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC1        ; Timer:inst1|Temp[2], Timer:inst1|Temp[3], Timer:inst1|Temp[0]                                                                                                                                                                                                                                                                                                               ; Timer:inst1|Temp[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC4        ; Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1, Timer:inst1|Temp[2], Timer:inst1|Temp[3], Timer:inst1|Temp[4], Timer:inst1|Temp[5], Timer:inst1|Temp[6], Timer:inst1|Temp[7], Timer:inst1|Temp[0], Timer:inst1|Temp[1]                                                                                                        ; Timer:inst1|timeout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC27       ; clk, Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1, fa, Timer:inst1|timeout, Stati_Cancello:inst|StatoCorrente.state_bit_2, ch, fs, reset                                                                                                                                                                                    ; Stati_Cancello:inst|StatoCorrente.state_bit_2, Stati_Cancello:inst|et~36, Timer:inst1|Temp[0], Stati_Cancello:inst|et~40, Stati_Cancello:inst|et~44, Stati_Cancello:inst|et~48, Stati_Cancello:inst|et~52, Stati_Cancello:inst|et~56, Timer:inst1|Temp[1], Timer:inst1|Temp[3], Timer:inst1|Temp[4], Timer:inst1|Temp[5], Timer:inst1|Temp[6], Timer:inst1|Temp[7], Timer:inst1|Temp[2], Timer:inst1|timeout, Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|StatoCorrente.state_bit_0                                                                                                                                              ;
;  B  ; LC20       ; clk, Stati_Cancello:inst|StatoCorrente.state_bit_2, Stati_Cancello:inst|et~38                                                                                                                                                                                                                                                                                               ; Timer:inst1|Temp[1], Timer:inst1|Temp[3], Timer:inst1|Temp[4], Timer:inst1|Temp[5], Timer:inst1|Temp[6], Timer:inst1|Temp[7], Timer:inst1|Temp[2], Timer:inst1|timeout, Timer:inst1|Temp~516, Timer:inst1|Equal0~261                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC25       ; clk, Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1, Timer:inst1|timeout, Stati_Cancello:inst|StatoCorrente.state_bit_2, ch, fs, reset                                                                                                                                                                                        ; Stati_Cancello:inst|StatoCorrente.state_bit_2, Stati_Cancello:inst|et~36, Stati_Cancello:inst|et~38, Stati_Cancello:inst|et~40, Stati_Cancello:inst|et~44, Stati_Cancello:inst|et~48, Stati_Cancello:inst|et~52, Stati_Cancello:inst|et~56, Timer:inst1|Temp[3], Timer:inst1|Temp[2], Timer:inst1|timeout, Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.apertura~15, Stati_Cancello:inst|StatoCorrente.chiusura~19, Stati_Cancello:inst|StatoCorrente.pausa~22, Timer:inst1|Equal0~261, Stati_Cancello:inst|StatoCorrente.state_bit_0~144, Stati_Cancello:inst|et~67 ;
;  B  ; LC18       ; clk, Stati_Cancello:inst|StatoCorrente.state_bit_0~144, Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|StatoCorrente.state_bit_2, ch, fc, fs, Timer:inst1|timeout, reset                                                                                                                                 ; Stati_Cancello:inst|StatoCorrente.state_bit_2, Stati_Cancello:inst|et~36, Stati_Cancello:inst|et~38, Stati_Cancello:inst|et~40, Stati_Cancello:inst|et~44, Stati_Cancello:inst|et~48, Stati_Cancello:inst|et~52, Stati_Cancello:inst|et~56, Timer:inst1|Temp[3], Timer:inst1|Temp[2], Timer:inst1|timeout, Stati_Cancello:inst|StatoCorrente.state_bit_1, Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.apertura~15, Stati_Cancello:inst|StatoCorrente.chiusura~19, Stati_Cancello:inst|StatoCorrente.pausa~22, Timer:inst1|Equal0~261, Stati_Cancello:inst|StatoCorrente.state_bit_0~144, Stati_Cancello:inst|et~67 ;
;  B  ; LC19       ; Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1                                                                                                                                                                                                                                                                                ; ma                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  B  ; LC23       ; Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1                                                                                                                                                                                                                                                                                ; mc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  B  ; LC24       ; Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1                                                                                                                                                                                                                                                                                ; value[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC17       ; fa, Stati_Cancello:inst|StatoCorrente.state_bit_0, Stati_Cancello:inst|StatoCorrente.state_bit_1                                                                                                                                                                                                                                                                            ; Stati_Cancello:inst|StatoCorrente.state_bit_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  B  ; LC21       ;                                                                                                                                                                                                                                                                                                                                                                             ; value[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC22       ;                                                                                                                                                                                                                                                                                                                                                                             ; value[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Reserve all unused pins                      ; As output driving ground ;
; Security bit                                 ; Off                      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Wed Jun 18 19:37:29 2008
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ApricancelloVHDL -c ApricancelloVHDL
Info: Automatically selected device EPM7032AELC44-10 for design ApricancelloVHDL
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Allocated 124 megabytes of memory during processing
    Info: Processing ended: Wed Jun 18 19:37:30 2008
    Info: Elapsed time: 00:00:01


