(function() {var implementors = {};
implementors["arduino_diecimila"] = [{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl Unpin for Pins","synthetic":true,"types":[]}];
implementors["arduino_leonardo"] = [{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl Unpin for Pins","synthetic":true,"types":[]}];
implementors["arduino_mega2560"] = [{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl Unpin for Pins","synthetic":true,"types":[]}];
implementors["arduino_uno"] = [{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl Unpin for Pins","synthetic":true,"types":[]}];
implementors["atmega1280_hal"] = [{"text":"impl&lt;MODE&gt; Unpin for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PG0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PG1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PG2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PG3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PG4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PG5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for Usart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for ReadUsart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for WriteUsart0&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for Usart1&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for ReadUsart1&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for WriteUsart1&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for Usart2&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for ReadUsart2&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for WriteUsart2&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for Usart3&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for ReadUsart3&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for WriteUsart3&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Unpin for I2cMaster&lt;CLOCK, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["atmega168_hal"] = [{"text":"impl Unpin for Vbg","synthetic":true,"types":[]},{"text":"impl Unpin for Gnd","synthetic":true,"types":[]},{"text":"impl Unpin for Adc","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer2Pwm","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Unpin for I2cMaster&lt;CLOCK, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for ChipSelectPin","synthetic":true,"types":[]},{"text":"impl&lt;MisoInputMode&gt; Unpin for Spi&lt;MisoInputMode&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MisoInputMode: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for Usart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for ReadUsart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for WriteUsart0&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["atmega2560_hal"] = [{"text":"impl Unpin for Vbg","synthetic":true,"types":[]},{"text":"impl Unpin for Gnd","synthetic":true,"types":[]},{"text":"impl Unpin for Adc","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PG0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PG1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PG2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PG3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PG4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PG5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PH7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PJ7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PK7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PL7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer2Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer3Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer4Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer5Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for ChipSelectPin","synthetic":true,"types":[]},{"text":"impl&lt;MisoInputMode&gt; Unpin for Spi&lt;MisoInputMode&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MisoInputMode: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for Usart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for ReadUsart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for WriteUsart0&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for Usart1&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for ReadUsart1&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for WriteUsart1&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for Usart2&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for ReadUsart2&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for WriteUsart2&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for Usart3&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for ReadUsart3&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for WriteUsart3&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Unpin for I2cMaster&lt;CLOCK, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["atmega328p_hal"] = [{"text":"impl&lt;MODE&gt; Unpin for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Vbg","synthetic":true,"types":[]},{"text":"impl Unpin for Gnd","synthetic":true,"types":[]},{"text":"impl Unpin for Temperature","synthetic":true,"types":[]},{"text":"impl Unpin for Adc","synthetic":true,"types":[]},{"text":"impl Unpin for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer2Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timeout","synthetic":true,"types":[]},{"text":"impl Unpin for Wdt","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Unpin for I2cMaster&lt;CLOCK, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for ChipSelectPin","synthetic":true,"types":[]},{"text":"impl&lt;MisoInputMode&gt; Unpin for Spi&lt;MisoInputMode&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MisoInputMode: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for Usart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for ReadUsart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for WriteUsart0&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["atmega32u4_hal"] = [{"text":"impl Unpin for Vbg","synthetic":true,"types":[]},{"text":"impl Unpin for Gnd","synthetic":true,"types":[]},{"text":"impl Unpin for Temperature","synthetic":true,"types":[]},{"text":"impl Unpin for Adc","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PE6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PF7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer3Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer4Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timeout","synthetic":true,"types":[]},{"text":"impl Unpin for Wdt","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Unpin for I2cMaster&lt;CLOCK, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for ChipSelectPin","synthetic":true,"types":[]},{"text":"impl&lt;MisoInputMode&gt; Unpin for Spi&lt;MisoInputMode&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MisoInputMode: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for Usart1&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for ReadUsart1&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for WriteUsart1&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["atmega48p_hal"] = [{"text":"impl&lt;MODE&gt; Unpin for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Vbg","synthetic":true,"types":[]},{"text":"impl Unpin for Gnd","synthetic":true,"types":[]},{"text":"impl Unpin for Temperature","synthetic":true,"types":[]},{"text":"impl Unpin for Adc","synthetic":true,"types":[]},{"text":"impl Unpin for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for Timer2Pwm","synthetic":true,"types":[]},{"text":"impl Unpin for ChipSelectPin","synthetic":true,"types":[]},{"text":"impl&lt;MisoInputMode&gt; Unpin for Spi&lt;MisoInputMode&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MisoInputMode: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Unpin for I2cMaster&lt;CLOCK, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for Usart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, RX_MODE&gt; Unpin for ReadUsart0&lt;CLOCK, RX_MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX_MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for WriteUsart0&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["attiny85_hal"] = [{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["attiny88_hal"] = [{"text":"impl&lt;MODE&gt; Unpin for Pin&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PA3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PB7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PC7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Parts","synthetic":true,"types":[]},{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD0&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD1&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD2&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD3&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD4&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD5&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD6&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for PD7&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for ChipSelectPin","synthetic":true,"types":[]},{"text":"impl&lt;MisoInputMode&gt; Unpin for Spi&lt;MisoInputMode&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MisoInputMode: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK, M&gt; Unpin for I2cMaster&lt;CLOCK, M&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;M: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["avr_device"] = [{"text":"impl&lt;REG&gt; Unpin for Reg&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;REG as RegisterSpec&gt;::Ux: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;REG:&nbsp;?Sized&gt; Unpin for R&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;REG as RegisterSpec&gt;::Ux: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;REG:&nbsp;?Sized&gt; Unpin for W&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;REG as RegisterSpec&gt;::Ux: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Unpin for Variant&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Unpin for FieldReader&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACO_R","synthetic":true,"types":[]},{"text":"impl Unpin for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MUX5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUX5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_A","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC6D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC6D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC7D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC7D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC8D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC8D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC9D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC9D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC10D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC10D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC11D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC11D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC12D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC12D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC13D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC13D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC14D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC14D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC15D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC15D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPMEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLBSET_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SIGRD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SIGRD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EIND_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR00_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR00_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR01_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR01_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR03_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR03_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR04_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR04_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR05_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR05_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR06_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR06_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR07_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR07_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for IVCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IVSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JTD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for PORF_R","synthetic":true,"types":[]},{"text":"impl Unpin for EXTRF_R","synthetic":true,"types":[]},{"text":"impl Unpin for BORF_R","synthetic":true,"types":[]},{"text":"impl Unpin for WDRF_R","synthetic":true,"types":[]},{"text":"impl Unpin for JTRF_R","synthetic":true,"types":[]},{"text":"impl Unpin for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PRADC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSART0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRSPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTWI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSART1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSART2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSART3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for RAMPZ_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SM_A","synthetic":true,"types":[]},{"text":"impl Unpin for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SRW0_A","synthetic":true,"types":[]},{"text":"impl Unpin for SRW0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRW0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SRW1_A","synthetic":true,"types":[]},{"text":"impl Unpin for SRW1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRW1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SRL_A","synthetic":true,"types":[]},{"text":"impl Unpin for SRL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for XMCRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for XMM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XMM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for XMBK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XMBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for XMCRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC1_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC2_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC3_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ISC4_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC5_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC6_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC7_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EICRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for INTF_R","synthetic":true,"types":[]},{"text":"impl Unpin for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTRST_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTSZ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JTAGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JTAGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCDEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for JTD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for JTRF_R","synthetic":true,"types":[]},{"text":"impl Unpin for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for LB_A","synthetic":true,"types":[]},{"text":"impl Unpin for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLB0_A","synthetic":true,"types":[]},{"text":"impl Unpin for BLB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLB1_A","synthetic":true,"types":[]},{"text":"impl Unpin for BLB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRE_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINE_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTE_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRF_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINF_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTF_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PG0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRG_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PG0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PING_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PG0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTG_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PH0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PH0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PH0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PJ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRJ_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PJ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINJ_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PJ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTJ_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PK0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PK0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PK0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_A","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WCOL_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOC0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOC0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for TOV0_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0A_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0B_R","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for FOC1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOC1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOC1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for TOV1_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1A_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1B_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1C_R","synthetic":true,"types":[]},{"text":"impl Unpin for ICF1_R","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCN2UB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXCLK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ASSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRASY_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS2_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOC2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOC2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for TOV2_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF2A_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF2B_R","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS3_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for FOC3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOC3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOC3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for TOV3_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF3A_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF3B_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF3C_R","synthetic":true,"types":[]},{"text":"impl Unpin for ICF3_R","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR4_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR4A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR4B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR4C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR4A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS4_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR4B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for FOC4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOC4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOC4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR4C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT4_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR4_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK4_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR5_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR5A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR5B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR5C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM5B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM5A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR5A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS5_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR5B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for FOC5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOC5B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FOC5A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR5C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT5_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF5A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF5B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR5_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE5A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE5B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK5_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWWC_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWS_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UBRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MPCM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for U2X0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for DOR0_R","synthetic":true,"types":[]},{"text":"impl Unpin for FE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDRE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for TXC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXC0_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXB80_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXB80_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDRIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPM0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UPM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UBRR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MPCM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPCM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for U2X1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for U2X1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPE1_R","synthetic":true,"types":[]},{"text":"impl Unpin for DOR1_R","synthetic":true,"types":[]},{"text":"impl Unpin for FE1_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDRE1_R","synthetic":true,"types":[]},{"text":"impl Unpin for TXC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXC1_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXB81_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXB81_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXB81_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ12_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEN1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXEN1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDRIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDRIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXCIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXCIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL1_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCPOL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ1_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPM1_A","synthetic":true,"types":[]},{"text":"impl Unpin for UPM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL1_A","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UMSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UBRR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MPCM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPCM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for U2X2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for U2X2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPE2_R","synthetic":true,"types":[]},{"text":"impl Unpin for DOR2_R","synthetic":true,"types":[]},{"text":"impl Unpin for FE2_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDRE2_R","synthetic":true,"types":[]},{"text":"impl Unpin for TXC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXC2_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXB82_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXB82_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXB82_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEN2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXEN2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDRIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDRIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXCIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXCIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXCIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXCIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL2_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCPOL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ2_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBS2_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPM2_A","synthetic":true,"types":[]},{"text":"impl Unpin for UPM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL2_A","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UMSEL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR2C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UBRR3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MPCM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPCM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for U2X3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for U2X3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPE3_R","synthetic":true,"types":[]},{"text":"impl Unpin for DOR3_R","synthetic":true,"types":[]},{"text":"impl Unpin for FE3_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDRE3_R","synthetic":true,"types":[]},{"text":"impl Unpin for TXC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXC3_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXB83_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXB83_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXB83_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ32_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ32_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEN3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXEN3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDRIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDRIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXCIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXCIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXCIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXCIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL3_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCPOL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ3_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBS3_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBS3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPM3_A","synthetic":true,"types":[]},{"text":"impl Unpin for UPM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL3_A","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UMSEL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDR3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_A","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for AC","synthetic":true,"types":[]},{"text":"impl Unpin for ADC","synthetic":true,"types":[]},{"text":"impl Unpin for BOOT_LOAD","synthetic":true,"types":[]},{"text":"impl Unpin for CPU","synthetic":true,"types":[]},{"text":"impl Unpin for EEPROM","synthetic":true,"types":[]},{"text":"impl Unpin for EXINT","synthetic":true,"types":[]},{"text":"impl Unpin for FUSE","synthetic":true,"types":[]},{"text":"impl Unpin for JTAG","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Unpin for PORTA","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD","synthetic":true,"types":[]},{"text":"impl Unpin for PORTE","synthetic":true,"types":[]},{"text":"impl Unpin for PORTF","synthetic":true,"types":[]},{"text":"impl Unpin for PORTG","synthetic":true,"types":[]},{"text":"impl Unpin for PORTH","synthetic":true,"types":[]},{"text":"impl Unpin for PORTJ","synthetic":true,"types":[]},{"text":"impl Unpin for PORTK","synthetic":true,"types":[]},{"text":"impl Unpin for PORTL","synthetic":true,"types":[]},{"text":"impl Unpin for SPI","synthetic":true,"types":[]},{"text":"impl Unpin for TC0","synthetic":true,"types":[]},{"text":"impl Unpin for TC1","synthetic":true,"types":[]},{"text":"impl Unpin for TC2","synthetic":true,"types":[]},{"text":"impl Unpin for TC3","synthetic":true,"types":[]},{"text":"impl Unpin for TC4","synthetic":true,"types":[]},{"text":"impl Unpin for TC5","synthetic":true,"types":[]},{"text":"impl Unpin for TWI","synthetic":true,"types":[]},{"text":"impl Unpin for USART0","synthetic":true,"types":[]},{"text":"impl Unpin for USART1","synthetic":true,"types":[]},{"text":"impl Unpin for USART2","synthetic":true,"types":[]},{"text":"impl Unpin for USART3","synthetic":true,"types":[]},{"text":"impl Unpin for WDT","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACO_R","synthetic":true,"types":[]},{"text":"impl Unpin for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_A","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_A","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_R","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for IVCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IVSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for PRADC_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART0_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRSPI_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM2_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRTWI_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SM_A","synthetic":true,"types":[]},{"text":"impl Unpin for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLBSET_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC1_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for INTF_R","synthetic":true,"types":[]},{"text":"impl Unpin for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTRST_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTSZ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSTDISBL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for LB_A","synthetic":true,"types":[]},{"text":"impl Unpin for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLB0_A","synthetic":true,"types":[]},{"text":"impl Unpin for BLB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLB1_A","synthetic":true,"types":[]},{"text":"impl Unpin for BLB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_A","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WCOL_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_A","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCN2UB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXCLK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ASSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRASY_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM2_A","synthetic":true,"types":[]},{"text":"impl Unpin for WGM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM2B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS2_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWWC_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWS_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UBRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MPCM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for U2X0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for DOR0_R","synthetic":true,"types":[]},{"text":"impl Unpin for FE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDRE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for TXC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXC0_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXB80_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXB80_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDRIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPM0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UPM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_A","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for AC","synthetic":true,"types":[]},{"text":"impl Unpin for ADC","synthetic":true,"types":[]},{"text":"impl Unpin for CPU","synthetic":true,"types":[]},{"text":"impl Unpin for EEPROM","synthetic":true,"types":[]},{"text":"impl Unpin for EXINT","synthetic":true,"types":[]},{"text":"impl Unpin for FUSE","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD","synthetic":true,"types":[]},{"text":"impl Unpin for SPI","synthetic":true,"types":[]},{"text":"impl Unpin for TC0","synthetic":true,"types":[]},{"text":"impl Unpin for TC1","synthetic":true,"types":[]},{"text":"impl Unpin for TC2","synthetic":true,"types":[]},{"text":"impl Unpin for TWI","synthetic":true,"types":[]},{"text":"impl Unpin for USART0","synthetic":true,"types":[]},{"text":"impl Unpin for WDT","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACO_R","synthetic":true,"types":[]},{"text":"impl Unpin for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MUX5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUX5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_A","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_A","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC6D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC6D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC7D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC7D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC8D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC8D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC9D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC9D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC10D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC10D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC11D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC11D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC12D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC12D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC13D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC13D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC14D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC14D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC15D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC15D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPMEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLBSET_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SIGRD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SIGRD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EIND_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR00_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR00_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR01_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR01_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR03_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR03_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR04_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR04_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR05_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR05_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR06_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR06_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR07_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR07_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for IVCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IVSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JTD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for PORF_R","synthetic":true,"types":[]},{"text":"impl Unpin for EXTRF_R","synthetic":true,"types":[]},{"text":"impl Unpin for BORF_R","synthetic":true,"types":[]},{"text":"impl Unpin for WDRF_R","synthetic":true,"types":[]},{"text":"impl Unpin for JTRF_R","synthetic":true,"types":[]},{"text":"impl Unpin for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PRADC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSART0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRSPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTWI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSART1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSART2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSART3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for RAMPZ_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SM_A","synthetic":true,"types":[]},{"text":"impl Unpin for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SRW0_A","synthetic":true,"types":[]},{"text":"impl Unpin for SRW0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRW0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SRW1_A","synthetic":true,"types":[]},{"text":"impl Unpin for SRW1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRW1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SRL_A","synthetic":true,"types":[]},{"text":"impl Unpin for SRL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for XMCRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for XMM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XMM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for XMBK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for XMBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for XMCRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC1_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC2_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC3_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ISC4_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC5_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC6_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC7_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EICRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for INTF_R","synthetic":true,"types":[]},{"text":"impl Unpin for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTRST_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTSZ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JTAGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JTAGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCDEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for JTD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for JTRF_R","synthetic":true,"types":[]},{"text":"impl Unpin for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for LB_A","synthetic":true,"types":[]},{"text":"impl Unpin for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLB0_A","synthetic":true,"types":[]},{"text":"impl Unpin for BLB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLB1_A","synthetic":true,"types":[]},{"text":"impl Unpin for BLB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRE_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINE_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTE_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRF_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINF_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTF_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PG0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRG_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PG0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PING_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PG0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PG7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PG7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTG_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PH0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PH0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PH0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PH7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PH7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PJ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRJ_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PJ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINJ_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PJ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PJ7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PJ7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTJ_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PK0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PK0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PK0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PK7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PK7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PL7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PL7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_A","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WCOL_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_A","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1C_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCN2UB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXCLK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ASSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRASY_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM2_A","synthetic":true,"types":[]},{"text":"impl Unpin for WGM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM2B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS2_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM3C_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS3_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR4_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR4A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR4B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR4C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM4C_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR4A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS4_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR4B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR4C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT4_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR4_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE4C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE4C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK4_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR5_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR5A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR5B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR5C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM5C_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR5A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS5_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR5B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR5C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT5_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF5A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF5B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR5_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE5A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE5A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE5B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE5B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE5C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE5C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK5_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWWC_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWS_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UBRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MPCM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for U2X0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for DOR0_R","synthetic":true,"types":[]},{"text":"impl Unpin for FE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDRE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for TXC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXC0_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXB80_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXB80_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDRIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPM0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UPM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UBRR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MPCM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPCM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for U2X1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for U2X1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPE1_R","synthetic":true,"types":[]},{"text":"impl Unpin for DOR1_R","synthetic":true,"types":[]},{"text":"impl Unpin for FE1_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDRE1_R","synthetic":true,"types":[]},{"text":"impl Unpin for TXC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXC1_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXB81_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXB81_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXB81_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ12_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEN1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXEN1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDRIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDRIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXCIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXCIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL1_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCPOL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ1_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPM1_A","synthetic":true,"types":[]},{"text":"impl Unpin for UPM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL1_A","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UMSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UBRR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MPCM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPCM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for U2X2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for U2X2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPE2_R","synthetic":true,"types":[]},{"text":"impl Unpin for DOR2_R","synthetic":true,"types":[]},{"text":"impl Unpin for FE2_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDRE2_R","synthetic":true,"types":[]},{"text":"impl Unpin for TXC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXC2_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXB82_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXB82_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXB82_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEN2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXEN2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEN2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDRIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDRIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXCIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXCIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXCIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXCIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL2_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCPOL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ2_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBS2_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPM2_A","synthetic":true,"types":[]},{"text":"impl Unpin for UPM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL2_A","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UMSEL2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR2C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UBRR3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MPCM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPCM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for U2X3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for U2X3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPE3_R","synthetic":true,"types":[]},{"text":"impl Unpin for DOR3_R","synthetic":true,"types":[]},{"text":"impl Unpin for FE3_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDRE3_R","synthetic":true,"types":[]},{"text":"impl Unpin for TXC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXC3_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXB83_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXB83_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXB83_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ32_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ32_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEN3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXEN3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEN3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDRIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDRIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXCIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXCIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXCIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXCIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL3_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCPOL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ3_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBS3_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBS3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPM3_A","synthetic":true,"types":[]},{"text":"impl Unpin for UPM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL3_A","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UMSEL3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDR3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_A","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for AC","synthetic":true,"types":[]},{"text":"impl Unpin for ADC","synthetic":true,"types":[]},{"text":"impl Unpin for BOOT_LOAD","synthetic":true,"types":[]},{"text":"impl Unpin for CPU","synthetic":true,"types":[]},{"text":"impl Unpin for EEPROM","synthetic":true,"types":[]},{"text":"impl Unpin for EXINT","synthetic":true,"types":[]},{"text":"impl Unpin for FUSE","synthetic":true,"types":[]},{"text":"impl Unpin for JTAG","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Unpin for PORTA","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD","synthetic":true,"types":[]},{"text":"impl Unpin for PORTE","synthetic":true,"types":[]},{"text":"impl Unpin for PORTF","synthetic":true,"types":[]},{"text":"impl Unpin for PORTG","synthetic":true,"types":[]},{"text":"impl Unpin for PORTH","synthetic":true,"types":[]},{"text":"impl Unpin for PORTJ","synthetic":true,"types":[]},{"text":"impl Unpin for PORTK","synthetic":true,"types":[]},{"text":"impl Unpin for PORTL","synthetic":true,"types":[]},{"text":"impl Unpin for SPI","synthetic":true,"types":[]},{"text":"impl Unpin for TC0","synthetic":true,"types":[]},{"text":"impl Unpin for TC1","synthetic":true,"types":[]},{"text":"impl Unpin for TC2","synthetic":true,"types":[]},{"text":"impl Unpin for TC3","synthetic":true,"types":[]},{"text":"impl Unpin for TC4","synthetic":true,"types":[]},{"text":"impl Unpin for TC5","synthetic":true,"types":[]},{"text":"impl Unpin for TWI","synthetic":true,"types":[]},{"text":"impl Unpin for USART0","synthetic":true,"types":[]},{"text":"impl Unpin for USART1","synthetic":true,"types":[]},{"text":"impl Unpin for USART2","synthetic":true,"types":[]},{"text":"impl Unpin for USART3","synthetic":true,"types":[]},{"text":"impl Unpin for WDT","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACO_R","synthetic":true,"types":[]},{"text":"impl Unpin for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_A","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_A","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_R","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for IVCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IVSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BODSE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BODS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for PRADC_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART0_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRSPI_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM2_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRTWI_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SM_A","synthetic":true,"types":[]},{"text":"impl Unpin for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPMEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLBSET_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SIGRD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SIGRD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC1_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for INTF_R","synthetic":true,"types":[]},{"text":"impl Unpin for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTRST_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTSZ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSTDISBL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for LB_A","synthetic":true,"types":[]},{"text":"impl Unpin for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLB0_A","synthetic":true,"types":[]},{"text":"impl Unpin for BLB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLB1_A","synthetic":true,"types":[]},{"text":"impl Unpin for BLB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_A","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WCOL_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_A","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCN2UB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXCLK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ASSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRASY_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM2_A","synthetic":true,"types":[]},{"text":"impl Unpin for WGM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM2B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS2_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWWC_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWS_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UBRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MPCM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for U2X0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for DOR0_R","synthetic":true,"types":[]},{"text":"impl Unpin for FE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDRE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for TXC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXC0_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXB80_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXB80_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDRIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPM0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UPM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_A","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for AC","synthetic":true,"types":[]},{"text":"impl Unpin for ADC","synthetic":true,"types":[]},{"text":"impl Unpin for CPU","synthetic":true,"types":[]},{"text":"impl Unpin for EEPROM","synthetic":true,"types":[]},{"text":"impl Unpin for EXINT","synthetic":true,"types":[]},{"text":"impl Unpin for FUSE","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD","synthetic":true,"types":[]},{"text":"impl Unpin for SPI","synthetic":true,"types":[]},{"text":"impl Unpin for TC0","synthetic":true,"types":[]},{"text":"impl Unpin for TC1","synthetic":true,"types":[]},{"text":"impl Unpin for TC2","synthetic":true,"types":[]},{"text":"impl Unpin for TWI","synthetic":true,"types":[]},{"text":"impl Unpin for USART0","synthetic":true,"types":[]},{"text":"impl Unpin for WDT","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACO_R","synthetic":true,"types":[]},{"text":"impl Unpin for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MUX5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUX5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADHSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADHSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_A","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC6D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC6D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC7D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC7D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC8D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC8D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC9D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC9D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC10D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC10D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC11D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC11D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC12D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC12D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC13D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC13D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPMEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLBSET_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SIGRD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SIGRD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CLKS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXSUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXSUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RCSUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RCSUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKSEL0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EXCKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXCKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RCCKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RCCKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKSEL1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for EXTON_R","synthetic":true,"types":[]},{"text":"impl Unpin for RCON_R","synthetic":true,"types":[]},{"text":"impl Unpin for CLKSTA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EIND_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR00_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR00_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR01_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR01_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR03_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR03_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR04_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR04_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR05_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR05_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR06_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR06_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR07_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR07_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for GPIOR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for IVCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IVCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IVSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IVSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JTD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PRADC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSART0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRSPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTWI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSART1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for RAMPZ_A","synthetic":true,"types":[]},{"text":"impl Unpin for RAMPZ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RAMPZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RES_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RES_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RAMPZ_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for RCFREQ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RCFREQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RCCTRL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SM_A","synthetic":true,"types":[]},{"text":"impl Unpin for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC1_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC2_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC3_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ISC4_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC5_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC6_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC7_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EICRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for INTF_R","synthetic":true,"types":[]},{"text":"impl Unpin for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIF0_R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HWBE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for HWBE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTRST_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOOTRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTSZ_A","synthetic":true,"types":[]},{"text":"impl Unpin for BOOTSZ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BOOTSZ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for JTAGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JTAGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCDEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for JTD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for JTD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for JTRF_R","synthetic":true,"types":[]},{"text":"impl Unpin for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for LB_A","synthetic":true,"types":[]},{"text":"impl Unpin for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLB0_A","synthetic":true,"types":[]},{"text":"impl Unpin for BLB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLB1_A","synthetic":true,"types":[]},{"text":"impl Unpin for BLB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PLOCK_R","synthetic":true,"types":[]},{"text":"impl Unpin for PLLE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINDIV_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PINDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PLLCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PDIV_A","synthetic":true,"types":[]},{"text":"impl Unpin for PDIV_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PDIV_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PLLTM_A","synthetic":true,"types":[]},{"text":"impl Unpin for PLLTM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLTM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PLLUSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLUSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINMUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PINMUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PLLFRQ_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRE_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINE_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PE6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PE6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTE_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRF_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINF_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PF6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PF6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTF_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_A","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WCOL_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_A","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1C_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM3C_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR3A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS3_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR3B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR3C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICF3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICF3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE3A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE3A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE3B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE3B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE3C_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE3C_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for DT4L_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DT4L_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DT4_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR4A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR4B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR4C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR4D_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TC4H_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PWM4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWM4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PWM4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWM4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM4B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR4A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS4_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DTPS4_A","synthetic":true,"types":[]},{"text":"impl Unpin for DTPS4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTPS4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PSR4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSR4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PWM4X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWM4X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR4B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PWM4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWM4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM4D_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM4B0S_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4B0S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM4B1S_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4B1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM4A0S_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4A0S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM4A1S_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM4A1S_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR4C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM4_A","synthetic":true,"types":[]},{"text":"impl Unpin for WGM4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FPF4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FPF4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FPAC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FPAC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FPES4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FPES4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FPNC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FPNC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FPEN4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FPEN4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FPIE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FPIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR4D_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OC4OE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OC4OE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ENHC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ENHC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TLOCK4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TLOCK4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR4E_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT4_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for TOV4_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF4B_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF4A_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF4D_R","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR4_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE4B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE4B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE4A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE4A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK4_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWWC_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWS_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UBRR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MPCM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPCM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for U2X1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for U2X1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPE1_R","synthetic":true,"types":[]},{"text":"impl Unpin for DOR1_R","synthetic":true,"types":[]},{"text":"impl Unpin for FE1_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDRE1_R","synthetic":true,"types":[]},{"text":"impl Unpin for TXC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXC1_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXB81_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXB81_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXB81_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ12_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ12_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEN1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXEN1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEN1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDRIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDRIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXCIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXCIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXCIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL1_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCPOL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ1_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPM1_A","synthetic":true,"types":[]},{"text":"impl Unpin for UPM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL1_A","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UMSEL1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for RTSEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RTSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTSEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTSEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR1D_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UADD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UADD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADDEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADDEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDADDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for DETACH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DETACH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RMWKUP_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RMWKUP_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSTCPU_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSTCPU_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDCON_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDFNUM_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SUSPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUSPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SOFE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SOFE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EORSTE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EORSTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WAKEUPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAKEUPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EORSME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EORSME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPRSME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPRSME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDIEN_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SUSPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SOFI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SOFI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EORSTI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EORSTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WAKEUPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WAKEUPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EORSMI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EORSMI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPRSMI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPRSMI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDINT_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for FNCERR_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDMFN_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for UEBCHX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for UEBCLX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EPDIR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPDIR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EPTYPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPTYPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UECFG0X_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ALLOC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ALLOC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EPBK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EPSIZE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPSIZE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UECFG1X_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EPEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSTDT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSTDT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STALLRQC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALLRQC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STALLRQ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALLRQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UECONX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for DAT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DAT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UEDATX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXINE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXINE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STALLEDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALLEDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXOUTE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXOUTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXSTPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXSTPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for NAKOUTE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAKOUTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for NAKINE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAKINE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FLERRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FLERRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UEIENX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UEINT_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXINI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXINI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for STALLEDI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for STALLEDI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXOUTI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXOUTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXSTPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXSTPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for NAKOUTI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAKOUTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for NAKINI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NAKINI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FIFOCON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FIFOCON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UEINTX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UENUM_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EPRST_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EPRST_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UERST_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for NBUSYBK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for NBUSYBK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DTSEQ_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTSEQ_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UNDERFI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UNDERFI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OVERFI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OVERFI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CFGOK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CFGOK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UESTA0X_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for CURRBK_R","synthetic":true,"types":[]},{"text":"impl Unpin for CTRLDIR_R","synthetic":true,"types":[]},{"text":"impl Unpin for UESTA1X_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UVREGE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UVREGE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UHWCON_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for VBUSTE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for VBUSTE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OTGPADE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OTGPADE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for FRZCLK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FRZCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBCON_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for VBUSTI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for VBUSTI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBINT_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for VBUS_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPEED_R","synthetic":true,"types":[]},{"text":"impl Unpin for USBSTA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_A","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for AC","synthetic":true,"types":[]},{"text":"impl Unpin for ADC","synthetic":true,"types":[]},{"text":"impl Unpin for BOOT_LOAD","synthetic":true,"types":[]},{"text":"impl Unpin for CPU","synthetic":true,"types":[]},{"text":"impl Unpin for EEPROM","synthetic":true,"types":[]},{"text":"impl Unpin for EXINT","synthetic":true,"types":[]},{"text":"impl Unpin for FUSE","synthetic":true,"types":[]},{"text":"impl Unpin for JTAG","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Unpin for PLL","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD","synthetic":true,"types":[]},{"text":"impl Unpin for PORTE","synthetic":true,"types":[]},{"text":"impl Unpin for PORTF","synthetic":true,"types":[]},{"text":"impl Unpin for SPI","synthetic":true,"types":[]},{"text":"impl Unpin for TC0","synthetic":true,"types":[]},{"text":"impl Unpin for TC1","synthetic":true,"types":[]},{"text":"impl Unpin for TC3","synthetic":true,"types":[]},{"text":"impl Unpin for TC4","synthetic":true,"types":[]},{"text":"impl Unpin for TWI","synthetic":true,"types":[]},{"text":"impl Unpin for USART1","synthetic":true,"types":[]},{"text":"impl Unpin for USB_DEVICE","synthetic":true,"types":[]},{"text":"impl Unpin for WDT","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACO_R","synthetic":true,"types":[]},{"text":"impl Unpin for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_A","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_A","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_R","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BODSE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BODS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for PRADC_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSART0_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRSPI_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM2_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRTWI_R","synthetic":true,"types":[]},{"text":"impl Unpin for PRR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SM_A","synthetic":true,"types":[]},{"text":"impl Unpin for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BLBSET_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BLBSET_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSRE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSRE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPMIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEARL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ISC1_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for INTF_R","synthetic":true,"types":[]},{"text":"impl Unpin for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSTDISBL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for LB_A","synthetic":true,"types":[]},{"text":"impl Unpin for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_A","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WCOL_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_A","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2BUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCR2BUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2AUB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCR2AUB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCN2UB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TCN2UB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXCLK_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXCLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ASSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRASY_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRASY_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM2_A","synthetic":true,"types":[]},{"text":"impl Unpin for WGM2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM2B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR2A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS2_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM22_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM22_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR2B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE2A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE2A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE2B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE2B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWWC_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWS_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UBRR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MPCM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MPCM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for U2X0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for U2X0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for DOR0_R","synthetic":true,"types":[]},{"text":"impl Unpin for FE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for UDRE0_R","synthetic":true,"types":[]},{"text":"impl Unpin for TXC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXC0_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TXB80_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXB80_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXB80_R","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXEN0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXEN0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UDRIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UDRIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RXCIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RXCIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCPOL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCPOL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UCSZ0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UCSZ0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USBS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for USBS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USBS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UPM0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UPM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UPM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL0_A","synthetic":true,"types":[]},{"text":"impl Unpin for UMSEL0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for UMSEL0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for UCSR0C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for UDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_A","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for AC","synthetic":true,"types":[]},{"text":"impl Unpin for ADC","synthetic":true,"types":[]},{"text":"impl Unpin for CPU","synthetic":true,"types":[]},{"text":"impl Unpin for EEPROM","synthetic":true,"types":[]},{"text":"impl Unpin for EXINT","synthetic":true,"types":[]},{"text":"impl Unpin for FUSE","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD","synthetic":true,"types":[]},{"text":"impl Unpin for SPI","synthetic":true,"types":[]},{"text":"impl Unpin for TC0","synthetic":true,"types":[]},{"text":"impl Unpin for TC1","synthetic":true,"types":[]},{"text":"impl Unpin for TC2","synthetic":true,"types":[]},{"text":"impl Unpin for TWI","synthetic":true,"types":[]},{"text":"impl Unpin for USART0","synthetic":true,"types":[]},{"text":"impl Unpin for WDT","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACO_R","synthetic":true,"types":[]},{"text":"impl Unpin for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for IPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for IPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BIN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_A","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for REFS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REFS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_A","synthetic":true,"types":[]},{"text":"impl Unpin for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for SPMEN_R","synthetic":true,"types":[]},{"text":"impl Unpin for PGERS_R","synthetic":true,"types":[]},{"text":"impl Unpin for PGWRT_R","synthetic":true,"types":[]},{"text":"impl Unpin for RFLB_R","synthetic":true,"types":[]},{"text":"impl Unpin for CTPB_R","synthetic":true,"types":[]},{"text":"impl Unpin for RSIG_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for DWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SM_A","synthetic":true,"types":[]},{"text":"impl Unpin for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BODS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BODSE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PLOCK_R","synthetic":true,"types":[]},{"text":"impl Unpin for PLLE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PLLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCKE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PLLCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PRADC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRUSI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRUSI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for INTF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INTF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for INT0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSTDISBL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for LB_A","synthetic":true,"types":[]},{"text":"impl Unpin for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSR0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_A","synthetic":true,"types":[]},{"text":"impl Unpin for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for DTVL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DTVH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTVH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DT1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for DTVL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DTVH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTVH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DT1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for DTPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for DTPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DTPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DTPS_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSR1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PWM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1A_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PWM1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PWM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for USIBR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USITC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USICLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USICS_A","synthetic":true,"types":[]},{"text":"impl Unpin for USICS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USICS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USIWM_A","synthetic":true,"types":[]},{"text":"impl Unpin for USIWM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USIWM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USIOIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USIOIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USISIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USISIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USICR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for USIDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for USICNT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USICNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USIDC_R","synthetic":true,"types":[]},{"text":"impl Unpin for USIPF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USIPF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USIOIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USIOIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USISIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for USISIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for USISR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_A","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for AC","synthetic":true,"types":[]},{"text":"impl Unpin for ADC","synthetic":true,"types":[]},{"text":"impl Unpin for BOOT_LOAD","synthetic":true,"types":[]},{"text":"impl Unpin for CPU","synthetic":true,"types":[]},{"text":"impl Unpin for EEPROM","synthetic":true,"types":[]},{"text":"impl Unpin for EXINT","synthetic":true,"types":[]},{"text":"impl Unpin for FUSE","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB","synthetic":true,"types":[]},{"text":"impl Unpin for TC0","synthetic":true,"types":[]},{"text":"impl Unpin for TC1","synthetic":true,"types":[]},{"text":"impl Unpin for USI","synthetic":true,"types":[]},{"text":"impl Unpin for WDT","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]},{"text":"impl Unpin for Interrupt","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACO_R","synthetic":true,"types":[]},{"text":"impl Unpin for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_A","synthetic":true,"types":[]},{"text":"impl Unpin for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_A","synthetic":true,"types":[]},{"text":"impl Unpin for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for REFS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for REFS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for REFS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC4D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC4D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC5D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC5D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC6D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC6D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ADC7D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ADC7D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DIDR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BODSE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BODS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PUDA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUDA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PUDB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUDB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PUDC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUDC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PUDD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PUDD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BBMA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBMA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BBMB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBMB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BBMC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBMC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BBMD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BBMD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PRADC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRSPI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRSPI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRTWI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PRTWI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PRR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SM_A","synthetic":true,"types":[]},{"text":"impl Unpin for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SMCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RFLB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RFLB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTPB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTPB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RWWSB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RWWSB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEARL_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_A","synthetic":true,"types":[]},{"text":"impl Unpin for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_A","synthetic":true,"types":[]},{"text":"impl Unpin for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ISC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EICRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for INTF_R","synthetic":true,"types":[]},{"text":"impl Unpin for EIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for INT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for INT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCICR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for PCIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK2_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PCINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PCINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PCMSK3_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for RSTDISBL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Unpin for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for LB_A","synthetic":true,"types":[]},{"text":"impl Unpin for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PA0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PA3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PA3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTA_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PB7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PB7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PINC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PC7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PC7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DDRD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PIND_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PD0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD6_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD6_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PD7_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PD7_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_A","synthetic":true,"types":[]},{"text":"impl Unpin for SPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPHA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPHA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CPOL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CPOL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for MSTR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for MSTR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for DORD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for DORD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for SPCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for SPI2X_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for SPI2X_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WCOL_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPIF_R","synthetic":true,"types":[]},{"text":"impl Unpin for SPSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CTC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CTC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for TOV0_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0A_R","synthetic":true,"types":[]},{"text":"impl Unpin for OCF0B_R","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK0_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for PSRSYNC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for PSRSYNC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for ICR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_A","synthetic":true,"types":[]},{"text":"impl Unpin for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_A","synthetic":true,"types":[]},{"text":"impl Unpin for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WGM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WGM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICES1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICES1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICNC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICNC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TCCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICF1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICF1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIFR1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for ICIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ICIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TIMSK1_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWAM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWAM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAMR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWGCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWGCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWAR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWBR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWWC_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTO_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTO_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWSTA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWSTA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWEA_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWEA_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWINT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWINT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWCR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWHS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWHS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWHSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_A","synthetic":true,"types":[]},{"text":"impl Unpin for TWPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TWPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for TWS_R","synthetic":true,"types":[]},{"text":"impl Unpin for TWSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for R","synthetic":true,"types":[]},{"text":"impl Unpin for W","synthetic":true,"types":[]},{"text":"impl Unpin for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_A","synthetic":true,"types":[]},{"text":"impl Unpin for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for WDTCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Unpin for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Unpin for AC","synthetic":true,"types":[]},{"text":"impl Unpin for ADC","synthetic":true,"types":[]},{"text":"impl Unpin for CPU","synthetic":true,"types":[]},{"text":"impl Unpin for EEPROM","synthetic":true,"types":[]},{"text":"impl Unpin for EXINT","synthetic":true,"types":[]},{"text":"impl Unpin for FUSE","synthetic":true,"types":[]},{"text":"impl Unpin for LOCKBIT","synthetic":true,"types":[]},{"text":"impl Unpin for PORTA","synthetic":true,"types":[]},{"text":"impl Unpin for PORTB","synthetic":true,"types":[]},{"text":"impl Unpin for PORTC","synthetic":true,"types":[]},{"text":"impl Unpin for PORTD","synthetic":true,"types":[]},{"text":"impl Unpin for SPI","synthetic":true,"types":[]},{"text":"impl Unpin for TC0","synthetic":true,"types":[]},{"text":"impl Unpin for TC1","synthetic":true,"types":[]},{"text":"impl Unpin for TWI","synthetic":true,"types":[]},{"text":"impl Unpin for WDT","synthetic":true,"types":[]},{"text":"impl Unpin for Peripherals","synthetic":true,"types":[]}];
implementors["avr_hal_generic"] = [{"text":"impl Unpin for MHz24","synthetic":true,"types":[]},{"text":"impl Unpin for MHz20","synthetic":true,"types":[]},{"text":"impl Unpin for MHz16","synthetic":true,"types":[]},{"text":"impl Unpin for MHz12","synthetic":true,"types":[]},{"text":"impl Unpin for MHz8","synthetic":true,"types":[]},{"text":"impl Unpin for MHz1","synthetic":true,"types":[]},{"text":"impl&lt;SPEED&gt; Unpin for Delay&lt;SPEED&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;SPEED: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;MODE&gt; Unpin for Input&lt;MODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Output","synthetic":true,"types":[]},{"text":"impl Unpin for Analog","synthetic":true,"types":[]},{"text":"impl&lt;TIMER&gt; Unpin for Pwm&lt;TIMER&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;TIMER: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for TriState","synthetic":true,"types":[]},{"text":"impl Unpin for Floating","synthetic":true,"types":[]},{"text":"impl Unpin for PullUp","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Unpin for Baudrate&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl Unpin for Direction","synthetic":true,"types":[]},{"text":"impl Unpin for SerialClockRate","synthetic":true,"types":[]},{"text":"impl Unpin for DataOrder","synthetic":true,"types":[]},{"text":"impl Unpin for Settings","synthetic":true,"types":[]},{"text":"impl Unpin for ClockRateDivision","synthetic":true,"types":[]},{"text":"impl Unpin for ReferenceVoltage","synthetic":true,"types":[]},{"text":"impl Unpin for AdcSettings","synthetic":true,"types":[]},{"text":"impl Unpin for Prescaler","synthetic":true,"types":[]}];
implementors["bare_metal"] = [{"text":"impl&lt;T&gt; Unpin for Peripheral&lt;T&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for CriticalSection","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for Mutex&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["embedded_hal"] = [{"text":"impl&lt;T&gt; Unpin for OldOutputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for OldInputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Unpin for Polarity","synthetic":true,"types":[]},{"text":"impl Unpin for Phase","synthetic":true,"types":[]},{"text":"impl Unpin for Mode","synthetic":true,"types":[]},{"text":"impl Unpin for Direction","synthetic":true,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E&gt; Unpin for Error&lt;E&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["proc_macro2"] = [{"text":"impl Unpin for IntoIter","synthetic":true,"types":[]},{"text":"impl Unpin for TokenStream","synthetic":true,"types":[]},{"text":"impl Unpin for LexError","synthetic":true,"types":[]},{"text":"impl Unpin for Span","synthetic":true,"types":[]},{"text":"impl Unpin for TokenTree","synthetic":true,"types":[]},{"text":"impl Unpin for Group","synthetic":true,"types":[]},{"text":"impl Unpin for Delimiter","synthetic":true,"types":[]},{"text":"impl Unpin for Punct","synthetic":true,"types":[]},{"text":"impl Unpin for Spacing","synthetic":true,"types":[]},{"text":"impl Unpin for Ident","synthetic":true,"types":[]},{"text":"impl Unpin for Literal","synthetic":true,"types":[]}];
implementors["sparkfun_pro_micro"] = [{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl Unpin for Pins","synthetic":true,"types":[]}];
implementors["syn"] = [{"text":"impl Unpin for Underscore","synthetic":true,"types":[]},{"text":"impl Unpin for Abstract","synthetic":true,"types":[]},{"text":"impl Unpin for As","synthetic":true,"types":[]},{"text":"impl Unpin for Async","synthetic":true,"types":[]},{"text":"impl Unpin for Auto","synthetic":true,"types":[]},{"text":"impl Unpin for Await","synthetic":true,"types":[]},{"text":"impl Unpin for Become","synthetic":true,"types":[]},{"text":"impl Unpin for Box","synthetic":true,"types":[]},{"text":"impl Unpin for Break","synthetic":true,"types":[]},{"text":"impl Unpin for Const","synthetic":true,"types":[]},{"text":"impl Unpin for Continue","synthetic":true,"types":[]},{"text":"impl Unpin for Crate","synthetic":true,"types":[]},{"text":"impl Unpin for Default","synthetic":true,"types":[]},{"text":"impl Unpin for Do","synthetic":true,"types":[]},{"text":"impl Unpin for Dyn","synthetic":true,"types":[]},{"text":"impl Unpin for Else","synthetic":true,"types":[]},{"text":"impl Unpin for Enum","synthetic":true,"types":[]},{"text":"impl Unpin for Extern","synthetic":true,"types":[]},{"text":"impl Unpin for Final","synthetic":true,"types":[]},{"text":"impl Unpin for Fn","synthetic":true,"types":[]},{"text":"impl Unpin for For","synthetic":true,"types":[]},{"text":"impl Unpin for If","synthetic":true,"types":[]},{"text":"impl Unpin for Impl","synthetic":true,"types":[]},{"text":"impl Unpin for In","synthetic":true,"types":[]},{"text":"impl Unpin for Let","synthetic":true,"types":[]},{"text":"impl Unpin for Loop","synthetic":true,"types":[]},{"text":"impl Unpin for Macro","synthetic":true,"types":[]},{"text":"impl Unpin for Match","synthetic":true,"types":[]},{"text":"impl Unpin for Mod","synthetic":true,"types":[]},{"text":"impl Unpin for Move","synthetic":true,"types":[]},{"text":"impl Unpin for Mut","synthetic":true,"types":[]},{"text":"impl Unpin for Override","synthetic":true,"types":[]},{"text":"impl Unpin for Priv","synthetic":true,"types":[]},{"text":"impl Unpin for Pub","synthetic":true,"types":[]},{"text":"impl Unpin for Ref","synthetic":true,"types":[]},{"text":"impl Unpin for Return","synthetic":true,"types":[]},{"text":"impl Unpin for SelfType","synthetic":true,"types":[]},{"text":"impl Unpin for SelfValue","synthetic":true,"types":[]},{"text":"impl Unpin for Static","synthetic":true,"types":[]},{"text":"impl Unpin for Struct","synthetic":true,"types":[]},{"text":"impl Unpin for Super","synthetic":true,"types":[]},{"text":"impl Unpin for Trait","synthetic":true,"types":[]},{"text":"impl Unpin for Try","synthetic":true,"types":[]},{"text":"impl Unpin for Type","synthetic":true,"types":[]},{"text":"impl Unpin for Typeof","synthetic":true,"types":[]},{"text":"impl Unpin for Union","synthetic":true,"types":[]},{"text":"impl Unpin for Unsafe","synthetic":true,"types":[]},{"text":"impl Unpin for Unsized","synthetic":true,"types":[]},{"text":"impl Unpin for Use","synthetic":true,"types":[]},{"text":"impl Unpin for Virtual","synthetic":true,"types":[]},{"text":"impl Unpin for Where","synthetic":true,"types":[]},{"text":"impl Unpin for While","synthetic":true,"types":[]},{"text":"impl Unpin for Yield","synthetic":true,"types":[]},{"text":"impl Unpin for Add","synthetic":true,"types":[]},{"text":"impl Unpin for AddEq","synthetic":true,"types":[]},{"text":"impl Unpin for And","synthetic":true,"types":[]},{"text":"impl Unpin for AndAnd","synthetic":true,"types":[]},{"text":"impl Unpin for AndEq","synthetic":true,"types":[]},{"text":"impl Unpin for At","synthetic":true,"types":[]},{"text":"impl Unpin for Bang","synthetic":true,"types":[]},{"text":"impl Unpin for Caret","synthetic":true,"types":[]},{"text":"impl Unpin for CaretEq","synthetic":true,"types":[]},{"text":"impl Unpin for Colon","synthetic":true,"types":[]},{"text":"impl Unpin for Colon2","synthetic":true,"types":[]},{"text":"impl Unpin for Comma","synthetic":true,"types":[]},{"text":"impl Unpin for Div","synthetic":true,"types":[]},{"text":"impl Unpin for DivEq","synthetic":true,"types":[]},{"text":"impl Unpin for Dollar","synthetic":true,"types":[]},{"text":"impl Unpin for Dot","synthetic":true,"types":[]},{"text":"impl Unpin for Dot2","synthetic":true,"types":[]},{"text":"impl Unpin for Dot3","synthetic":true,"types":[]},{"text":"impl Unpin for DotDotEq","synthetic":true,"types":[]},{"text":"impl Unpin for Eq","synthetic":true,"types":[]},{"text":"impl Unpin for EqEq","synthetic":true,"types":[]},{"text":"impl Unpin for Ge","synthetic":true,"types":[]},{"text":"impl Unpin for Gt","synthetic":true,"types":[]},{"text":"impl Unpin for Le","synthetic":true,"types":[]},{"text":"impl Unpin for Lt","synthetic":true,"types":[]},{"text":"impl Unpin for MulEq","synthetic":true,"types":[]},{"text":"impl Unpin for Ne","synthetic":true,"types":[]},{"text":"impl Unpin for Or","synthetic":true,"types":[]},{"text":"impl Unpin for OrEq","synthetic":true,"types":[]},{"text":"impl Unpin for OrOr","synthetic":true,"types":[]},{"text":"impl Unpin for Pound","synthetic":true,"types":[]},{"text":"impl Unpin for Question","synthetic":true,"types":[]},{"text":"impl Unpin for RArrow","synthetic":true,"types":[]},{"text":"impl Unpin for LArrow","synthetic":true,"types":[]},{"text":"impl Unpin for Rem","synthetic":true,"types":[]},{"text":"impl Unpin for RemEq","synthetic":true,"types":[]},{"text":"impl Unpin for FatArrow","synthetic":true,"types":[]},{"text":"impl Unpin for Semi","synthetic":true,"types":[]},{"text":"impl Unpin for Shl","synthetic":true,"types":[]},{"text":"impl Unpin for ShlEq","synthetic":true,"types":[]},{"text":"impl Unpin for Shr","synthetic":true,"types":[]},{"text":"impl Unpin for ShrEq","synthetic":true,"types":[]},{"text":"impl Unpin for Star","synthetic":true,"types":[]},{"text":"impl Unpin for Sub","synthetic":true,"types":[]},{"text":"impl Unpin for SubEq","synthetic":true,"types":[]},{"text":"impl Unpin for Tilde","synthetic":true,"types":[]},{"text":"impl Unpin for Brace","synthetic":true,"types":[]},{"text":"impl Unpin for Bracket","synthetic":true,"types":[]},{"text":"impl Unpin for Paren","synthetic":true,"types":[]},{"text":"impl Unpin for Group","synthetic":true,"types":[]},{"text":"impl Unpin for Attribute","synthetic":true,"types":[]},{"text":"impl Unpin for AttrStyle","synthetic":true,"types":[]},{"text":"impl Unpin for Meta","synthetic":true,"types":[]},{"text":"impl Unpin for MetaList","synthetic":true,"types":[]},{"text":"impl Unpin for MetaNameValue","synthetic":true,"types":[]},{"text":"impl Unpin for NestedMeta","synthetic":true,"types":[]},{"text":"impl Unpin for Variant","synthetic":true,"types":[]},{"text":"impl Unpin for Fields","synthetic":true,"types":[]},{"text":"impl Unpin for FieldsNamed","synthetic":true,"types":[]},{"text":"impl Unpin for FieldsUnnamed","synthetic":true,"types":[]},{"text":"impl Unpin for Field","synthetic":true,"types":[]},{"text":"impl Unpin for Visibility","synthetic":true,"types":[]},{"text":"impl Unpin for VisPublic","synthetic":true,"types":[]},{"text":"impl Unpin for VisCrate","synthetic":true,"types":[]},{"text":"impl Unpin for VisRestricted","synthetic":true,"types":[]},{"text":"impl Unpin for Expr","synthetic":true,"types":[]},{"text":"impl Unpin for ExprArray","synthetic":true,"types":[]},{"text":"impl Unpin for ExprAssign","synthetic":true,"types":[]},{"text":"impl Unpin for ExprAssignOp","synthetic":true,"types":[]},{"text":"impl Unpin for ExprAsync","synthetic":true,"types":[]},{"text":"impl Unpin for ExprAwait","synthetic":true,"types":[]},{"text":"impl Unpin for ExprBinary","synthetic":true,"types":[]},{"text":"impl Unpin for ExprBlock","synthetic":true,"types":[]},{"text":"impl Unpin for ExprBox","synthetic":true,"types":[]},{"text":"impl Unpin for ExprBreak","synthetic":true,"types":[]},{"text":"impl Unpin for ExprCall","synthetic":true,"types":[]},{"text":"impl Unpin for ExprCast","synthetic":true,"types":[]},{"text":"impl Unpin for ExprClosure","synthetic":true,"types":[]},{"text":"impl Unpin for ExprContinue","synthetic":true,"types":[]},{"text":"impl Unpin for ExprField","synthetic":true,"types":[]},{"text":"impl Unpin for ExprForLoop","synthetic":true,"types":[]},{"text":"impl Unpin for ExprGroup","synthetic":true,"types":[]},{"text":"impl Unpin for ExprIf","synthetic":true,"types":[]},{"text":"impl Unpin for ExprIndex","synthetic":true,"types":[]},{"text":"impl Unpin for ExprLet","synthetic":true,"types":[]},{"text":"impl Unpin for ExprLit","synthetic":true,"types":[]},{"text":"impl Unpin for ExprLoop","synthetic":true,"types":[]},{"text":"impl Unpin for ExprMacro","synthetic":true,"types":[]},{"text":"impl Unpin for ExprMatch","synthetic":true,"types":[]},{"text":"impl Unpin for ExprMethodCall","synthetic":true,"types":[]},{"text":"impl Unpin for ExprParen","synthetic":true,"types":[]},{"text":"impl Unpin for ExprPath","synthetic":true,"types":[]},{"text":"impl Unpin for ExprRange","synthetic":true,"types":[]},{"text":"impl Unpin for ExprReference","synthetic":true,"types":[]},{"text":"impl Unpin for ExprRepeat","synthetic":true,"types":[]},{"text":"impl Unpin for ExprReturn","synthetic":true,"types":[]},{"text":"impl Unpin for ExprStruct","synthetic":true,"types":[]},{"text":"impl Unpin for ExprTry","synthetic":true,"types":[]},{"text":"impl Unpin for ExprTryBlock","synthetic":true,"types":[]},{"text":"impl Unpin for ExprTuple","synthetic":true,"types":[]},{"text":"impl Unpin for ExprType","synthetic":true,"types":[]},{"text":"impl Unpin for ExprUnary","synthetic":true,"types":[]},{"text":"impl Unpin for ExprUnsafe","synthetic":true,"types":[]},{"text":"impl Unpin for ExprWhile","synthetic":true,"types":[]},{"text":"impl Unpin for ExprYield","synthetic":true,"types":[]},{"text":"impl Unpin for Member","synthetic":true,"types":[]},{"text":"impl Unpin for Index","synthetic":true,"types":[]},{"text":"impl Unpin for MethodTurbofish","synthetic":true,"types":[]},{"text":"impl Unpin for GenericMethodArgument","synthetic":true,"types":[]},{"text":"impl Unpin for FieldValue","synthetic":true,"types":[]},{"text":"impl Unpin for Label","synthetic":true,"types":[]},{"text":"impl Unpin for Arm","synthetic":true,"types":[]},{"text":"impl Unpin for RangeLimits","synthetic":true,"types":[]},{"text":"impl Unpin for Generics","synthetic":true,"types":[]},{"text":"impl Unpin for GenericParam","synthetic":true,"types":[]},{"text":"impl Unpin for TypeParam","synthetic":true,"types":[]},{"text":"impl Unpin for LifetimeDef","synthetic":true,"types":[]},{"text":"impl Unpin for ConstParam","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ImplGenerics&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for TypeGenerics&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for Turbofish&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for BoundLifetimes","synthetic":true,"types":[]},{"text":"impl Unpin for TypeParamBound","synthetic":true,"types":[]},{"text":"impl Unpin for TraitBound","synthetic":true,"types":[]},{"text":"impl Unpin for TraitBoundModifier","synthetic":true,"types":[]},{"text":"impl Unpin for WhereClause","synthetic":true,"types":[]},{"text":"impl Unpin for WherePredicate","synthetic":true,"types":[]},{"text":"impl Unpin for PredicateType","synthetic":true,"types":[]},{"text":"impl Unpin for PredicateLifetime","synthetic":true,"types":[]},{"text":"impl Unpin for PredicateEq","synthetic":true,"types":[]},{"text":"impl Unpin for Item","synthetic":true,"types":[]},{"text":"impl Unpin for ItemConst","synthetic":true,"types":[]},{"text":"impl Unpin for ItemEnum","synthetic":true,"types":[]},{"text":"impl Unpin for ItemExternCrate","synthetic":true,"types":[]},{"text":"impl Unpin for ItemFn","synthetic":true,"types":[]},{"text":"impl Unpin for ItemForeignMod","synthetic":true,"types":[]},{"text":"impl Unpin for ItemImpl","synthetic":true,"types":[]},{"text":"impl Unpin for ItemMacro","synthetic":true,"types":[]},{"text":"impl Unpin for ItemMacro2","synthetic":true,"types":[]},{"text":"impl Unpin for ItemMod","synthetic":true,"types":[]},{"text":"impl Unpin for ItemStatic","synthetic":true,"types":[]},{"text":"impl Unpin for ItemStruct","synthetic":true,"types":[]},{"text":"impl Unpin for ItemTrait","synthetic":true,"types":[]},{"text":"impl Unpin for ItemTraitAlias","synthetic":true,"types":[]},{"text":"impl Unpin for ItemType","synthetic":true,"types":[]},{"text":"impl Unpin for ItemUnion","synthetic":true,"types":[]},{"text":"impl Unpin for ItemUse","synthetic":true,"types":[]},{"text":"impl Unpin for UseTree","synthetic":true,"types":[]},{"text":"impl Unpin for UsePath","synthetic":true,"types":[]},{"text":"impl Unpin for UseName","synthetic":true,"types":[]},{"text":"impl Unpin for UseRename","synthetic":true,"types":[]},{"text":"impl Unpin for UseGlob","synthetic":true,"types":[]},{"text":"impl Unpin for UseGroup","synthetic":true,"types":[]},{"text":"impl Unpin for ForeignItem","synthetic":true,"types":[]},{"text":"impl Unpin for ForeignItemFn","synthetic":true,"types":[]},{"text":"impl Unpin for ForeignItemStatic","synthetic":true,"types":[]},{"text":"impl Unpin for ForeignItemType","synthetic":true,"types":[]},{"text":"impl Unpin for ForeignItemMacro","synthetic":true,"types":[]},{"text":"impl Unpin for TraitItem","synthetic":true,"types":[]},{"text":"impl Unpin for TraitItemConst","synthetic":true,"types":[]},{"text":"impl Unpin for TraitItemMethod","synthetic":true,"types":[]},{"text":"impl Unpin for TraitItemType","synthetic":true,"types":[]},{"text":"impl Unpin for TraitItemMacro","synthetic":true,"types":[]},{"text":"impl Unpin for ImplItem","synthetic":true,"types":[]},{"text":"impl Unpin for ImplItemConst","synthetic":true,"types":[]},{"text":"impl Unpin for ImplItemMethod","synthetic":true,"types":[]},{"text":"impl Unpin for ImplItemType","synthetic":true,"types":[]},{"text":"impl Unpin for ImplItemMacro","synthetic":true,"types":[]},{"text":"impl Unpin for Signature","synthetic":true,"types":[]},{"text":"impl Unpin for FnArg","synthetic":true,"types":[]},{"text":"impl Unpin for Receiver","synthetic":true,"types":[]},{"text":"impl Unpin for File","synthetic":true,"types":[]},{"text":"impl Unpin for Lifetime","synthetic":true,"types":[]},{"text":"impl Unpin for Lit","synthetic":true,"types":[]},{"text":"impl Unpin for LitStr","synthetic":true,"types":[]},{"text":"impl Unpin for LitByteStr","synthetic":true,"types":[]},{"text":"impl Unpin for LitByte","synthetic":true,"types":[]},{"text":"impl Unpin for LitChar","synthetic":true,"types":[]},{"text":"impl Unpin for LitInt","synthetic":true,"types":[]},{"text":"impl Unpin for LitFloat","synthetic":true,"types":[]},{"text":"impl Unpin for LitBool","synthetic":true,"types":[]},{"text":"impl Unpin for StrStyle","synthetic":true,"types":[]},{"text":"impl Unpin for Macro","synthetic":true,"types":[]},{"text":"impl Unpin for MacroDelimiter","synthetic":true,"types":[]},{"text":"impl Unpin for DeriveInput","synthetic":true,"types":[]},{"text":"impl Unpin for Data","synthetic":true,"types":[]},{"text":"impl Unpin for DataStruct","synthetic":true,"types":[]},{"text":"impl Unpin for DataEnum","synthetic":true,"types":[]},{"text":"impl Unpin for DataUnion","synthetic":true,"types":[]},{"text":"impl Unpin for BinOp","synthetic":true,"types":[]},{"text":"impl Unpin for UnOp","synthetic":true,"types":[]},{"text":"impl Unpin for Block","synthetic":true,"types":[]},{"text":"impl Unpin for Stmt","synthetic":true,"types":[]},{"text":"impl Unpin for Local","synthetic":true,"types":[]},{"text":"impl Unpin for Type","synthetic":true,"types":[]},{"text":"impl Unpin for TypeArray","synthetic":true,"types":[]},{"text":"impl Unpin for TypeBareFn","synthetic":true,"types":[]},{"text":"impl Unpin for TypeGroup","synthetic":true,"types":[]},{"text":"impl Unpin for TypeImplTrait","synthetic":true,"types":[]},{"text":"impl Unpin for TypeInfer","synthetic":true,"types":[]},{"text":"impl Unpin for TypeMacro","synthetic":true,"types":[]},{"text":"impl Unpin for TypeNever","synthetic":true,"types":[]},{"text":"impl Unpin for TypeParen","synthetic":true,"types":[]},{"text":"impl Unpin for TypePath","synthetic":true,"types":[]},{"text":"impl Unpin for TypePtr","synthetic":true,"types":[]},{"text":"impl Unpin for TypeReference","synthetic":true,"types":[]},{"text":"impl Unpin for TypeSlice","synthetic":true,"types":[]},{"text":"impl Unpin for TypeTraitObject","synthetic":true,"types":[]},{"text":"impl Unpin for TypeTuple","synthetic":true,"types":[]},{"text":"impl Unpin for Abi","synthetic":true,"types":[]},{"text":"impl Unpin for BareFnArg","synthetic":true,"types":[]},{"text":"impl Unpin for Variadic","synthetic":true,"types":[]},{"text":"impl Unpin for ReturnType","synthetic":true,"types":[]},{"text":"impl Unpin for Pat","synthetic":true,"types":[]},{"text":"impl Unpin for PatBox","synthetic":true,"types":[]},{"text":"impl Unpin for PatIdent","synthetic":true,"types":[]},{"text":"impl Unpin for PatLit","synthetic":true,"types":[]},{"text":"impl Unpin for PatMacro","synthetic":true,"types":[]},{"text":"impl Unpin for PatOr","synthetic":true,"types":[]},{"text":"impl Unpin for PatPath","synthetic":true,"types":[]},{"text":"impl Unpin for PatRange","synthetic":true,"types":[]},{"text":"impl Unpin for PatReference","synthetic":true,"types":[]},{"text":"impl Unpin for PatRest","synthetic":true,"types":[]},{"text":"impl Unpin for PatSlice","synthetic":true,"types":[]},{"text":"impl Unpin for PatStruct","synthetic":true,"types":[]},{"text":"impl Unpin for PatTuple","synthetic":true,"types":[]},{"text":"impl Unpin for PatTupleStruct","synthetic":true,"types":[]},{"text":"impl Unpin for PatType","synthetic":true,"types":[]},{"text":"impl Unpin for PatWild","synthetic":true,"types":[]},{"text":"impl Unpin for FieldPat","synthetic":true,"types":[]},{"text":"impl Unpin for Path","synthetic":true,"types":[]},{"text":"impl Unpin for PathSegment","synthetic":true,"types":[]},{"text":"impl Unpin for PathArguments","synthetic":true,"types":[]},{"text":"impl Unpin for GenericArgument","synthetic":true,"types":[]},{"text":"impl Unpin for AngleBracketedGenericArguments","synthetic":true,"types":[]},{"text":"impl Unpin for Binding","synthetic":true,"types":[]},{"text":"impl Unpin for Constraint","synthetic":true,"types":[]},{"text":"impl Unpin for ParenthesizedGenericArguments","synthetic":true,"types":[]},{"text":"impl Unpin for QSelf","synthetic":true,"types":[]},{"text":"impl Unpin for TokenBuffer","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for Cursor&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Unpin for Punctuated&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, P&gt; Unpin for Pairs&lt;'a, T, P&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, P&gt; Unpin for PairsMut&lt;'a, T, P&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Unpin for IntoPairs&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Unpin for IntoIter&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T&gt; Unpin for Iter&lt;'a, T&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T&gt; Unpin for IterMut&lt;'a, T&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Unpin for Pair&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Unpin,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for Lookahead1&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for Error","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Unpin for ParseBuffer&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'c, 'a&gt; Unpin for StepCursor&lt;'c, 'a&gt;","synthetic":true,"types":[]},{"text":"impl Unpin for Nothing","synthetic":true,"types":[]}];
implementors["trinket"] = [{"text":"impl Unpin for DDR","synthetic":true,"types":[]},{"text":"impl Unpin for Pins","synthetic":true,"types":[]}];
implementors["ufmt"] = [{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Unpin for DebugList&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;'w: 'f,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Unpin for DebugMap&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;'w: 'f,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Unpin for DebugStruct&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;'w: 'f,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Unpin for DebugTuple&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;'w: 'f,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'w, W:&nbsp;?Sized&gt; Unpin for Formatter&lt;'w, W&gt;","synthetic":true,"types":[]}];
implementors["vcell"] = [{"text":"impl&lt;T&gt; Unpin for VolatileCell&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Unpin,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["void"] = [{"text":"impl Unpin for Void","synthetic":true,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()