import React from "react";
import { Container, Row, Col } from "react-bootstrap";
import ProjectCard from "./ProjectCards";
import Particle from "../Particle";
// Place your own project images in Assets/Projects and import here
import sramBist from "../../Assets/Projects/sram_bist.png";
import firFilter from "../../Assets/Projects/fir_filter.png";
import adder from "../../Assets/Projects/adder.png";
import fpu from "../../Assets/Projects/fpu.png";
import alu from "../../Assets/Projects/alu.png";
import transistorAdder from "../../Assets/Projects/transistor_adder.png";

function Projects() {
  return (
    <Container fluid className="project-section">
      <Particle />
      <Container>
        <h1 className="project-heading">
          My Recent <strong className="purple">Works</strong>
        </h1>
        <p style={{ color: "white" }}>
          Here are a few projects I've worked on recently.
        </p>
        <Row style={{ justifyContent: "center", paddingBottom: "10px" }}>
          <Col md={4} className="project-card">
            <ProjectCard
              imgPath={sramBist}
              isBlog={false}
              title="32-bit RISC-V Processor with Integrated Floating-Point Unit"
              description="The design, implementation, and physical layout of a pipelined 32-bit RISC-V processor with an integrated floating-point arithmetic unit (FPU)"
              ghLink="https://github.com/SravaniYalaganamoni/32-bit-RISC-V-Processor-with-Integrated-Floating-Point-Unit" // Add your GitHub link if available
            />
          </Col>

          <Col md={4} className="project-card">
            <ProjectCard
              imgPath={firFilter}
              isBlog={false}
              title="Test-Aware Low Power Clock Gating in DSP Blocks"
              description="Developed a 7-tap FIR filter for DSP applications with clock gating and scan chain insertion to optimize power efficiency and fault coverage. Achieved 100% fault coverage, reduced power to 247.8 ÂµW, and maintained timing closure."
              ghLink="https://github.com/SravaniYalaganamoni/Test-Aware-Low-Power-Clock-Gating-in-DSP-Blocks" // Add your GitHub link if available
            />
          </Col>

          <Col md={4} className="project-card">
            <ProjectCard
              imgPath={adder}
              isBlog={false}
              title="Low-Power Full Adder Design using TGL"
              description="Designed and compared a low-power full adder using Transmission Gate Logic (TGL) against a CMOS-based full adder. Achieved a 15% reduction in power and 10% reduction in delay, validated with Synopsys Design Compiler and PrimeTime."
              ghLink="https://github.com/SravaniYalaganamoni/Low-Power-Full-Adder-Design-using-TGL" // Add your GitHub link if available
            />
          </Col>

          <Col md={4} className="project-card">
            <ProjectCard
              imgPath={transistorAdder}
              isBlog={false}
              title="Transistor-Level Design and Optimization of 6T and 14T Adders"
              description="Performed schematic design, layout creation, and post-layout simulation in Cadence Virtuoso for 6T and 14T adders. Achieved 99.98% delay reduction in 6T adder and 40.01% improvement in 14T adder through transistor sizing techniques."
              ghLink="https://github.com/SravaniYalaganamoni/Transistor-Level-Design-and-Optimization-of-6T-and-14T-Adders" // Add your GitHub link if available
            />
          </Col>

          <Col md={4} className="project-card">
            <ProjectCard
              imgPath={fpu}
              isBlog={false}
              title="Floating-Point Unit (FPU) Synthesis and Physical Design"
              description="Synthesized a Verilog-based FPU using Synopsys Design Compiler and completed full physical design in Cadence Innovus. Achieved post-route timing closure and zero DRC/LVS violations."
              ghLink="https://github.com/SravaniYalaganamoni/Floating-Point-Unit-FPU-Synthesis-and-Physical-Design" // Add your GitHub link if available
            />
          </Col>

          <Col md={4} className="project-card">
            <ProjectCard
              imgPath={alu}
              isBlog={false}
              title="Design, Verification, and Physical Implementation of an 8-bit Ripple Carry Adder"
              description="This project focuses on the design, verification, and implementation of an 8-bit Ripple Carry Adder(RCA) using Verilog. The design is simulated in ModelSim, synthesized in Synopsys Design Compiler, and physically implemented using Cadence Innovus.."
              ghLink="https://github.com/SravaniYalaganamoni/Design-Verification-and-Physical-Implementation-of-an-8-bit-Ripple-Carry-Adder" // Add your GitHub link if available
            />
          </Col>
        </Row>
      </Container>
    </Container>
  );
}

export default Projects;
