<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='291' u='c' c='_ZN4llvm17MachineBasicBlock4phisEv'/>
<dec f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='633' type='llvm::MachineBasicBlock::iterator llvm::MachineBasicBlock::getFirstNonPHI()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='628'>/// Returns a pointer to the first instruction in this block that is not a
  /// PHINode instruction. When adding instructions to the beginning of the
  /// basic block, they should be added before the returned value, not before
  /// the first instruction, which might be PHI.
  /// Returns end() is there&apos;s no non-PHI instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='418' u='c' c='_ZN12_GLOBAL__N_138InsertInsnsWithoutSideEffectsBeforeUseERN4llvm16MachineIRBuilderERNS0_12MachineInstrERNS0_14MachineOperandESt8functionIFvPNS0_17Mac13076140'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1090' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2199' u='c' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3553' u='c' c='_ZN4llvm15LegalizerHelper22fewerElementsVectorPhiERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4299' u='c' c='_ZN4llvm15LegalizerHelper21moreElementsVectorPhiERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='760' u='c' c='_ZN4llvm13RegBankSelect18RepairingPlacementC1ERNS_12MachineInstrEjRKNS_18TargetRegisterInfoERNS_4PassENS1_13RepairingKindE'/>
<def f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='188' ll='195' type='MachineBasicBlock::iterator llvm::MachineBasicBlock::getFirstNonPHI()'/>
<use f='llvm/llvm/lib/CodeGen/MachineDebugify.cpp' l='96' u='c' c='_ZN12_GLOBAL__N_138applyDebugifyMetadataToMachineFunctionERN4llvm17MachineModuleInfoERNS0_9DIBuilderERNS0_8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='863' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineLoopUtils.cpp' l='74' u='c' c='_ZN4llvm19PeelSingleBlockLoopENS_17LoopPeelDirectionEPNS_17MachineBasicBlockERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='388' u='c' c='_ZN4llvm16MachinePipeliner18preprocessPhiNodesERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1106' u='c' c='_ZN4llvm17SwingSchedulerDAG15calculateResMIIEv'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1113' u='c' c='_ZN4llvm17SwingSchedulerDAG15calculateResMIIEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineSSAUpdater.cpp' l='298' u='c' c='_ZN4llvm16SSAUpdaterTraitsINS_17MachineSSAUpdaterEE11GetUndefValEPNS_17MachineBasicBlockEPS1_'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1606' u='c' c='_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='383' u='c' c='_ZN4llvm22ModuloScheduleExpander20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_PNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI14427243'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='551' u='c' c='_ZN4llvm22ModuloScheduleExpander20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_PNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairI14427243'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='620' u='c' c='_ZN4llvm22ModuloScheduleExpander12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_PNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERN4376473'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='667' u='c' c='_ZN4llvm22ModuloScheduleExpander12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_PNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERN4376473'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='763' u='c' c='_ZN4llvm22ModuloScheduleExpander22removeDeadInstructionsEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1226' u='c' c='_ZN12_GLOBAL__N_117EliminateDeadPhisEPN4llvm17MachineBasicBlockERNS0_19MachineRegisterInfoEPNS0_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1314' u='c' c='_ZN12_GLOBAL__N_114KernelRewriter7rewriteEv'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1337' u='c' c='_ZN12_GLOBAL__N_114KernelRewriter7rewriteEv'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1495' u='c' c='_ZN12_GLOBAL__N_114KernelRewriter3phiEN4llvm8RegisterENS1_8OptionalIS2_EEPKNS1_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1597' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander18filterInstructionsEPNS_17MachineBasicBlockEi'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1625' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander22moveStageBetweenBlocksEPNS_17MachineBasicBlockES2_j'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1627' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander22moveStageBetweenBlocksEPNS_17MachineBasicBlockES2_j'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1638' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander22moveStageBetweenBlocksEPNS_17MachineBasicBlockES2_j'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1671' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander22moveStageBetweenBlocksEPNS_17MachineBasicBlockES2_j'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1688' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander22moveStageBetweenBlocksEPNS_17MachineBasicBlockES2_j'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1771' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander20peelPrologAndEpilogsEv'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1824' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander20peelPrologAndEpilogsEv'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='2034' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander37validateAgainstModuloScheduleExpanderEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='451' u='c' c='_ZN4llvm8FastISel17recomputeInsertPtEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1522' u='c' c='_ZN4llvm8FastISel24removeDeadLocalValueCodeEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='944' u='c' c='_ZN4llvm18ScheduleDAGSDNodes12EmitScheduleERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/SwiftErrorValueTracking.cpp' l='136' u='c' c='_ZN4llvm23SwiftErrorValueTracking25createEntriesInEntryBlockENS_8DebugLocE'/>
<use f='llvm/llvm/lib/CodeGen/SwiftErrorValueTracking.cpp' l='232' u='c' c='_ZN4llvm23SwiftErrorValueTracking14propagateVRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/SwiftErrorValueTracking.cpp' l='245' u='c' c='_ZN4llvm23SwiftErrorValueTracking14propagateVRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/UnreachableBlockElim.cpp' l='194' u='c' c='_ZN12_GLOBAL__N_127UnreachableMachineBlockElim20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='2527' u='c' c='_ZN12_GLOBAL__N_128AMDGPUMachineCFGStructurizer10splitEntryEPNS_16LinearizedRegionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='2720' u='c' c='_ZN12_GLOBAL__N_128AMDGPUMachineCFGStructurizer24structurizeComplexRegionEPNS_9RegionMRTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='382' u='c' c='_ZL19getFirstNonProloguePN4llvm17MachineBasicBlockEPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp' l='187' u='c' c='_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6846' u='c' c='_ZNK4llvm11SIInstrInfo25convertNonUniformIfRegionEPNS_17MachineBasicBlockES2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='768' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode12processBlockERN4llvm17MachineBasicBlockEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='1008' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1488' u='c' c='_ZN12_GLOBAL__N_115ConstGeneration12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1613' u='c' c='_ZN12_GLOBAL__N_114CopyGeneration12processBlockERN4llvm17MachineBasicBlockERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2038' u='c' c='_ZN12_GLOBAL__N_117BitSimplification9genPackhlEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2064' u='c' c='_ZN12_GLOBAL__N_117BitSimplification14genExtractHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2109' u='c' c='_ZN12_GLOBAL__N_117BitSimplification14genCombineHalfEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2166' u='c' c='_ZN12_GLOBAL__N_117BitSimplification13genExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2278' u='c' c='_ZN12_GLOBAL__N_117BitSimplification11genBitSplitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2347' u='c' c='_ZN12_GLOBAL__N_117BitSimplification14simplifyTstbitEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2553' u='c' c='_ZN12_GLOBAL__N_117BitSimplification18simplifyExtractLowEPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefERKNS4_12RegisterCellERKNS_11RegisterSetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2602' u='c' c='_ZN12_GLOBAL__N_117BitSimplification13simplifyRCmp0EPN4llvm12MachineInstrENS1_10BitTracker11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='3313' u='c' c='_ZN12_GLOBAL__N_123HexagonLoopRescheduling11processLoopERNS0_8LoopCandE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstPropagation.cpp' l='866' u='c' c='_ZN12_GLOBAL__N_122MachineConstPropagator13removeCFGEdgeEPN4llvm17MachineBasicBlockES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='814' u='c' c='_ZN12_GLOBAL__N_124HexagonEarlyIfConversion14updatePhiNodesEPN4llvm17MachineBasicBlockERKNS_11FlowPatternE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='986' u='c' c='_ZN12_GLOBAL__N_124HexagonEarlyIfConversion13eliminatePhisEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1432' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert15generateInsertsEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='398' u='c' c='_ZN12_GLOBAL__N_119PPCBranchCoalescing17moveAndUpdatePHIsEPN4llvm17MachineBasicBlockES3_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='543' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing8canMergeERNS0_23CoalescingCandidateInfoES2_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='567' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing8canMergeERNS0_23CoalescingCandidateInfoES2_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='659' u='c' c='_ZN12_GLOBAL__N_119PPCBranchCoalescing15mergeCandidatesERNS0_23CoalescingCandidateInfoES2_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='669' u='c' c='_ZN12_GLOBAL__N_119PPCBranchCoalescing15mergeCandidatesERNS0_23CoalescingCandidateInfoES2_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='7227' u='c' c='_ZNK4llvm21SystemZTargetLowering10emitSelectERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='907' u='c' c='_ZNK4llvm16X86FrameLowering36emitStackProbeInlineWindowsCoreCLR64ERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12M2458809'/>
<use f='llvm/llvm/lib/Target/X86/X86PreTileConfig.cpp' l='214' u='c' c='_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv'/>
