id,challenge_id,user_id,team_id,ip,provided,type,date
1,1,8,4,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 16:53:32.746593
2,1,3,6,14.139.98.164,Flag,incorrect,2022-03-25 16:54:12.297381
3,1,3,6,14.139.98.164,FPGAworks{11101111},incorrect,2022-03-25 16:54:41.472431
4,1,3,6,14.139.98.164,FPGAworks{10101111},incorrect,2022-03-25 16:54:45.735687
5,1,18,2,14.139.98.164,FPGAworks{7a35tcpg236},incorrect,2022-03-25 16:56:33.043525
6,1,18,2,14.139.98.164,FPGAworks{7a35tcpg236 c},incorrect,2022-03-25 16:56:36.497215
7,1,18,2,14.139.98.164,FPGAworks{7a35tcpg236c},incorrect,2022-03-25 16:56:38.528099
8,1,18,2,14.139.98.164,FPGAworks{0XFFFFFFFF},incorrect,2022-03-25 16:56:54.561860
9,1,18,2,14.139.98.164,FPGAworks{FFFFFFFF},incorrect,2022-03-25 16:56:57.365456
10,1,18,2,14.139.98.164,FPGAworks{FFFFFFFF},incorrect,2022-03-25 16:56:59.268300
11,1,19,8,14.139.98.164,,incorrect,2022-03-25 16:57:23.451646
12,1,19,8,14.139.98.164,10101110001,incorrect,2022-03-25 17:01:01.631264
13,1,19,8,14.139.98.164,1010100011,incorrect,2022-03-25 17:01:50.799167
14,1,2,1,14.139.98.164,FPGAworks{10101110001},incorrect,2022-03-25 17:05:23.626986
15,1,2,1,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 17:05:30.481010
16,1,21,9,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 17:06:28.393763
17,1,3,6,14.139.98.164,FPGAworks{0XFFFFFFFF},incorrect,2022-03-25 17:07:36.184455
18,1,3,6,14.139.98.164,FPGAworks{0xFFFFFFFF},incorrect,2022-03-25 17:08:31.832459
19,1,3,6,14.139.98.164,FPGAworks{FFFFFFFF},incorrect,2022-03-25 17:08:35.542530
20,1,18,2,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 17:11:08.744295
21,1,12,6,14.139.98.164,FPGAworks{11111111},incorrect,2022-03-25 17:12:34.184399
22,1,19,8,14.139.98.164,FPGAworks{0000010001110101},incorrect,2022-03-25 17:17:28.510457
23,1,19,8,14.139.98.164,FPGAworks{00000100},incorrect,2022-03-25 17:18:04.057102
24,1,3,6,14.139.98.164,FPGAworks{10101110},incorrect,2022-03-25 17:18:21.672927
25,1,19,8,14.139.98.164,0000010001110101,incorrect,2022-03-25 17:18:26.720574
26,1,3,6,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 17:18:36.851544
27,2,10,4,14.139.98.164,FPGAworks{11111100110},incorrect,2022-03-25 17:18:50.504907
28,2,10,4,14.139.98.164,FPGAworks{1010100},incorrect,2022-03-25 17:19:41.805827
29,2,10,4,14.139.98.164,FPGAworks{11110111111},incorrect,2022-03-25 17:20:14.546208
30,2,10,4,14.139.98.164,FPGAworks{11111000000},incorrect,2022-03-25 17:20:27.893442
31,2,10,4,14.139.98.164,FPGAworks{11101011100},incorrect,2022-03-25 17:20:46.731827
32,2,10,4,14.139.98.164,FPGAworks{11101011011},incorrect,2022-03-25 17:20:58.077183
33,1,15,8,14.139.98.164,1010111000100000,incorrect,2022-03-25 17:21:48.731831
34,1,19,8,14.139.98.164,FPGAworks{10101110001000000},incorrect,2022-03-25 17:22:09.130464
35,1,19,8,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 17:22:33.332792
36,2,10,4,14.139.98.164,FPGAworks{11101011011},incorrect,2022-03-25 17:26:56.936767
37,3,12,6,14.139.98.164,FPGAworks{1000100010001000},incorrect,2022-03-25 17:35:49.831038
38,3,12,6,14.139.98.164,FPGAworks{1111111111111111},incorrect,2022-03-25 17:36:24.532121
39,3,3,6,14.139.98.164,FPGAworks{1011},incorrect,2022-03-25 17:37:26.623904
40,3,3,6,14.139.98.164,FPGAworks{1011101110111011},incorrect,2022-03-25 17:37:34.433000
41,3,12,6,14.139.98.164,FPGAworks{1011101110111011},incorrect,2022-03-25 17:37:35.864540
42,3,3,6,14.139.98.164,FPGAworks{10111000},incorrect,2022-03-25 17:37:49.462526
43,3,3,6,14.139.98.164,FPGAworks{1011100010001000},incorrect,2022-03-25 17:37:54.603825
44,1,23,5,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 17:55:20.755279
45,2,23,5,14.139.98.164,LD19,incorrect,2022-03-25 18:03:51.097936
46,9,3,6,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-25 18:05:16.313263
47,9,23,5,14.139.98.164,FPGAworks{0000101110100001},incorrect,2022-03-25 18:11:02.059211
48,9,23,5,14.139.98.164,0000101110100001,incorrect,2022-03-25 18:11:11.167910
49,1,9,3,14.139.98.164,1010111000100000,incorrect,2022-03-25 18:15:29.048092
50,1,9,3,14.139.98.164,FFPGAworks{1010111000100000},incorrect,2022-03-25 18:16:57.032303
51,1,9,3,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 18:17:03.158610
52,2,2,1,14.139.98.164,FPGAworks{91723681},incorrect,2022-03-25 18:19:39.349991
53,2,2,1,14.139.98.164,FPGAworks{36819172},correct,2022-03-25 18:19:50.888923
54,9,23,5,14.139.98.164,FPGAworks{0000000000000000},incorrect,2022-03-25 18:22:09.565139
55,9,23,5,14.139.98.164,FPGAworks{0010100101110010},incorrect,2022-03-25 18:22:32.965942
56,2,21,9,14.139.98.164,FPGAworks{91723681},incorrect,2022-03-25 18:23:51.410134
57,2,21,9,14.139.98.164,FPGAworks{3681},incorrect,2022-03-25 18:23:59.958702
58,2,21,9,14.139.98.164,FPGAworks{9172},incorrect,2022-03-25 18:24:04.795836
59,2,21,9,14.139.98.164,FPGAworks{0110},incorrect,2022-03-25 18:24:13.891063
60,2,21,9,14.139.98.164,FPGAworks{36819172},correct,2022-03-25 18:24:53.822130
61,9,5,1,14.139.98.164,FPGAworks{1000101011110000},incorrect,2022-03-25 18:35:54.527547
62,9,5,1,14.139.98.164,FPGAworks{0000111101010001},incorrect,2022-03-25 18:36:16.109279
63,9,5,1,14.139.98.164,FPGAworks{1111000010101110},incorrect,2022-03-25 18:38:52.068681
64,9,5,1,14.139.98.164,FPGAworks{0111010100001111},incorrect,2022-03-25 18:39:12.327740
65,9,5,1,14.139.98.164,FPGAworks{0010100101110010},incorrect,2022-03-25 18:41:48.467664
66,9,5,1,14.139.98.164,FPGAworks{000000000000000},incorrect,2022-03-25 18:42:21.382446
67,9,19,8,14.139.98.164,FPGAworks{0010100111110010},incorrect,2022-03-25 18:43:56.556957
68,9,10,4,14.139.98.164,FPGAworks{0010100100110011},incorrect,2022-03-25 18:50:46.637566
69,9,10,4,14.139.98.164,FPGAworks{2933},incorrect,2022-03-25 18:51:01.045127
70,9,18,2,14.139.98.164,FPGAworks{0010100101110010},incorrect,2022-03-25 18:52:46.596609
71,9,18,2,14.139.98.164,FPGAworks{0000000000000000},incorrect,2022-03-25 18:53:02.605635
72,9,5,1,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-25 18:53:31.066124
73,9,10,4,14.139.98.164,FPGAworks{0000000001000001},incorrect,2022-03-25 18:53:54.704190
74,9,10,4,14.139.98.164,FPGAworks{0001010000000000},incorrect,2022-03-25 19:01:45.317871
75,9,19,8,14.139.98.164,FPGAworks{0100100111110010100},incorrect,2022-03-25 19:02:14.606081
76,9,18,2,14.139.98.164,FPGAworks{0001011100101001},incorrect,2022-03-25 19:05:32.397668
77,9,10,4,14.139.98.164,FPGAworks{0000000001000001},incorrect,2022-03-25 19:06:53.459871
78,9,19,8,14.139.98.164,FPGAworks{0000000001000000},incorrect,2022-03-25 19:09:45.471705
79,9,19,8,14.139.98.164,FPGAworks{1010100110110010},incorrect,2022-03-25 19:10:37.120370
80,9,18,2,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-25 19:12:11.020182
81,2,10,4,14.139.98.164,FPGAworks{0010001000000010},incorrect,2022-03-25 19:13:17.539688
82,9,15,8,14.139.98.164,FPGAworks{10110101011011},incorrect,2022-03-25 19:20:01.291732
83,9,15,8,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-25 19:20:56.587975
84,3,3,6,14.139.98.164,FPGAworks{BBBB},incorrect,2022-03-25 19:42:35.931450
85,3,3,6,14.139.98.164,FPGAworks{8888},incorrect,2022-03-25 19:42:43.151278
86,3,3,6,14.139.98.164,FPGAworks{1000100010001000},incorrect,2022-03-25 19:42:53.223616
87,3,3,6,14.139.98.164,FPGAworks{1010101010101010},incorrect,2022-03-25 19:43:12.089676
88,4,21,9,14.139.98.164,FPGAworks{0000001101010010},correct,2022-03-25 20:03:19.589853
89,9,10,4,14.139.98.164,FPGAworks{0010100100101011},incorrect,2022-03-25 20:04:16.898861
90,1,25,7,14.139.98.164,FPGAworks{0000010001110101},incorrect,2022-03-25 20:11:14.856229
91,1,13,7,14.139.98.164,FPGAworks{0000010001110101},incorrect,2022-03-25 20:12:41.823347
92,1,13,7,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 20:13:07.561932
93,9,21,9,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-25 20:13:44.180370
94,9,25,7,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-25 20:20:10.195804
95,2,10,4,14.139.98.164,FPGAworks{0000000000000000},incorrect,2022-03-25 20:29:18.366340
96,2,10,4,14.139.98.164,FPGAworks{0010000000100001},incorrect,2022-03-25 20:29:36.743447
97,3,21,9,14.139.98.164,FPGAworks{0123456789},incorrect,2022-03-25 20:31:32.201144
98,3,21,9,14.139.98.164,FPGAworks{0000111122223333444455556666777788889999},incorrect,2022-03-25 20:31:58.863472
99,3,21,9,14.139.98.164,FPGAworks{1111111111111111},incorrect,2022-03-25 20:32:36.169028
100,3,21,9,14.139.98.164,FPGAworks{0000000011111111},incorrect,2022-03-25 20:36:54.526753
101,3,21,9,14.139.98.164,FPGAworks{0123456789},incorrect,2022-03-25 20:37:56.241417
102,10,10,4,14.139.98.164,FPGAworks{0000000000101001},incorrect,2022-03-25 20:40:22.117377
103,2,11,5,14.139.98.164,FPGAworks{0010000000100010},incorrect,2022-03-25 20:59:11.979940
104,2,11,5,14.139.98.164,FPGAworks{0000011111100110},incorrect,2022-03-25 21:00:49.678459
105,2,11,5,14.139.98.164,FPGAworks{11111100110},incorrect,2022-03-25 21:02:23.677194
106,3,25,7,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-25 21:16:50.350136
107,2,16,5,14.139.98.164,FPGAworks{0000000000000000},incorrect,2022-03-25 21:18:42.448470
108,2,13,7,14.139.98.164,FPGAworks{91723681},incorrect,2022-03-25 21:24:48.327850
109,2,13,7,14.139.98.164,FPGAworks{36819172},correct,2022-03-25 21:24:55.670027
110,3,19,8,14.139.98.164,FPGAworks{01010101010000010101001001010100},incorrect,2022-03-25 21:28:39.669848
111,3,19,8,14.139.98.164,FPGAworks{0101010101000001},incorrect,2022-03-25 21:29:37.779799
112,3,19,8,14.139.98.164,FPGAworks{01010101},incorrect,2022-03-25 21:29:49.027302
113,8,25,7,14.139.98.164,FPGAworks{MFCQHTZM},incorrect,2022-03-25 21:29:58.130288
114,3,19,8,14.139.98.164,FPGAworks{01010101},incorrect,2022-03-25 21:30:34.521482
115,8,19,8,14.139.98.164,FPGAworks{01101100011011110110111001100111},incorrect,2022-03-25 21:31:00.375893
116,8,19,8,14.139.98.164,FPGAworks{01101100011011110110111001100111},incorrect,2022-03-25 21:31:20.375582
117,8,19,8,14.139.98.164,FPGAworks{0110110001101111},incorrect,2022-03-25 21:31:34.787996
118,8,25,7,14.139.98.164,FPGAworks{PHTZMFCQHTZ},incorrect,2022-03-25 21:33:33.857716
119,3,19,8,14.139.98.164,FPGAworks{01010101},incorrect,2022-03-25 21:35:47.245818
120,3,19,8,14.139.98.164,FPGAworks{UART},incorrect,2022-03-25 21:36:40.795744
121,3,19,8,14.139.98.164,FPGAworks{1001010100000000},incorrect,2022-03-25 21:37:44.970046
122,3,23,5,14.139.98.164,FPGAworks{1000100010001000},incorrect,2022-03-25 21:39:55.297530
123,3,19,8,14.139.98.164,FPGAworks{1001011000000000},incorrect,2022-03-25 21:43:14.709700
124,3,19,8,14.139.98.164,FPGAworks{0111010101100000},incorrect,2022-03-25 21:43:43.571422
125,3,19,8,14.139.98.164,FPGAworks{UART},incorrect,2022-03-25 21:49:12.342444
126,3,19,8,14.139.98.164,FPGAworks{01100000},incorrect,2022-03-25 21:51:51.976995
127,3,19,8,14.139.98.164,FPGAworks{9600},incorrect,2022-03-25 21:52:49.852253
128,2,16,5,14.139.98.164,FPGAworks{0000001100000000},incorrect,2022-03-25 21:57:23.770279
129,8,25,7,14.139.98.164,FPGAworks{HTZMFCQ},incorrect,2022-03-25 22:03:04.641979
130,8,25,7,14.139.98.164,FPGAworks{PHTZMFCQ},incorrect,2022-03-25 22:03:08.477904
131,8,25,7,14.139.98.164,FPGAworks{HTZMFCQP},incorrect,2022-03-25 22:03:13.050291
132,8,25,7,14.139.98.164,FPGAworks{HTZMFCQ},incorrect,2022-03-25 22:05:00.558129
133,8,25,7,14.139.98.164,FPGAworks{TZMFCQH},incorrect,2022-03-25 22:05:10.744419
134,8,25,7,14.139.98.164,FPGAworks{ZMFCQHT},incorrect,2022-03-25 22:05:14.980432
135,8,25,7,14.139.98.164,FPGAworks{MFCQHTZ},incorrect,2022-03-25 22:05:21.081123
136,8,25,7,14.139.98.164,FPGAworks{FCQHTZM},incorrect,2022-03-25 22:05:25.257411
137,8,25,7,14.139.98.164,FPGAworks{CQHTZMF},incorrect,2022-03-25 22:05:28.617877
138,8,25,7,14.139.98.164,FPGAworks{QHTZMFC},incorrect,2022-03-25 22:05:33.205673
139,8,25,7,14.139.98.164,FPGAworks{HTZMFCQ},incorrect,2022-03-25 22:05:37.157853
140,8,25,7,14.139.98.164,FPGAworks{Py5er1al_is_aw9s0Me},correct,2022-03-25 22:20:17.099628
141,2,19,8,14.139.98.164,FPGAworks{0000001100000011},incorrect,2022-03-25 22:28:07.348043
142,2,19,8,14.139.98.164,FPGAworks{1111110011111100},incorrect,2022-03-25 22:28:28.227182
143,2,19,8,14.139.98.164,FPGAworks{1100000011000000},incorrect,2022-03-25 22:28:52.395466
144,2,19,8,14.139.98.164,FPGAworks{0000000000001111},incorrect,2022-03-25 22:40:23.347135
145,2,19,8,14.139.98.164,FPGAworks{0000000000001111},incorrect,2022-03-25 22:40:27.396604
146,2,19,8,14.139.98.164,FPGAworks{1000010000100001},incorrect,2022-03-25 22:44:26.294773
147,3,5,1,14.139.98.164,FPGAworks{7he_us6_uart_fl0g},incorrect,2022-03-25 22:47:55.887533
148,1,27,11,14.139.98.164,FPGAworks{1010111000100000},correct,2022-03-25 22:48:01.237463
149,3,5,1,14.139.98.164,FPGAworks{The_use_uart_flOg},incorrect,2022-03-25 22:48:15.105200
150,3,5,1,14.139.98.164,FPGAworks{The_usb_uart_flOg},incorrect,2022-03-25 22:48:27.007700
151,3,5,1,14.139.98.164,FPGAworks{The_usb_port_flag},incorrect,2022-03-25 22:48:41.693741
152,3,5,1,14.139.98.164,FPGAworks{The_Usb_Port_Flag},incorrect,2022-03-25 22:48:51.802816
153,2,19,8,14.139.98.164,FPGAworks{0000000100000010},incorrect,2022-03-25 22:49:07.999133
154,2,19,8,14.139.98.164,FPGAworks{1111111011111101},incorrect,2022-03-25 22:49:47.759401
155,2,19,8,14.139.98.164,FPGAworks{36819170},incorrect,2022-03-25 22:50:08.824004
156,2,19,8,14.139.98.164,FPGAworks{36819172},correct,2022-03-25 22:50:10.424637
157,3,5,1,14.139.98.164,FPGAworks{The Usb Part Flag},incorrect,2022-03-25 22:51:45.223777
158,3,5,1,14.139.98.164,FPGAworks{The_UsB_uart_flAg},incorrect,2022-03-25 22:53:57.323784
159,3,5,1,14.139.98.164,FPGAworks{The_UsE_uart_flAg},incorrect,2022-03-25 22:54:04.850507
160,3,5,1,14.139.98.164,FPGAworks{The_usE_uart_flAg},incorrect,2022-03-25 22:54:09.354345
161,3,5,1,14.139.98.164,FPGAworks{The_usB_uart_flAg},incorrect,2022-03-25 22:54:13.154490
162,3,5,1,14.139.98.164,FPGAworks{115200},incorrect,2022-03-25 22:55:27.023628
163,3,5,1,14.139.98.164,FPGAworks{115200 baud},incorrect,2022-03-25 22:55:33.853159
164,3,5,1,14.139.98.164,FPGAworks{The_usB_uart_flAg},incorrect,2022-03-25 22:56:02.421846
165,3,5,1,14.139.98.164,FPGAworks{The_usB_uart_fLAg},incorrect,2022-03-25 22:56:08.286626
166,3,5,1,14.139.98.164,FPGAworks{The_usB_uart_flOg},incorrect,2022-03-25 22:56:17.185424
167,3,5,1,14.139.98.164,FPGAworks{The_usB_uart_flOg},incorrect,2022-03-25 22:56:21.898989
168,3,5,1,14.139.98.164,FPGAworks{00110001 00110001 00110101 00110010 00110000 00110000},incorrect,2022-03-25 22:58:04.337982
169,3,5,1,14.139.98.164,FPGAworks{001100010011000100110101001100100011000000110000},incorrect,2022-03-25 22:58:21.541120
170,3,5,1,14.139.98.164,FPGAworks{TheusBuartflAg},incorrect,2022-03-25 22:59:39.988828
171,3,5,1,14.139.98.164,FPGAworks{The usB uart flAg},incorrect,2022-03-25 23:00:05.317928
172,3,5,1,14.139.98.164,FPGAworks{THE_USB_UART_FLAG},incorrect,2022-03-25 23:02:53.102770
173,3,19,8,14.139.98.164,FPGAworks{9600},incorrect,2022-03-25 23:02:58.312272
174,3,5,1,14.139.98.164,FPGAworks{THE_USB_UART_FLOG},incorrect,2022-03-25 23:03:03.752791
175,3,5,1,14.139.98.164,FPGAworks{THE_USB_UART_FLAG},incorrect,2022-03-25 23:04:15.852084
176,3,5,1,14.139.98.164,FPGAworks{7HE_US6_UART_FL0G},incorrect,2022-03-25 23:04:35.603475
177,5,2,1,14.139.98.164,"FPGAworks{LFSR[3,3,7]}",incorrect,2022-03-25 23:05:40.023412
178,5,2,1,14.139.98.164,"FPGAworks{LINEARFEEDBACKSHIFTREGISTERS[3,3,7]}",incorrect,2022-03-25 23:06:15.629274
179,5,5,1,14.139.98.164,FPGAworks{LFSR[000]},incorrect,2022-03-25 23:26:06.141392
180,5,5,1,14.139.98.164,FPGAworks{LFSR[001]},incorrect,2022-03-25 23:26:08.507183
181,5,5,1,14.139.98.164,FPGAworks{LFSR[001]},incorrect,2022-03-25 23:26:09.852519
182,5,5,1,14.139.98.164,FPGAworks{LFSR[010]},incorrect,2022-03-25 23:26:14.913434
183,5,5,1,14.139.98.164,FPGAworks{LFSR[100]},incorrect,2022-03-25 23:26:19.653175
184,5,5,1,14.139.98.164,FPGAworks{LFSR[110},incorrect,2022-03-25 23:26:23.611391
185,5,5,1,14.139.98.164,FPGAworks{LFSR[101},incorrect,2022-03-25 23:26:25.721156
186,5,5,1,14.139.98.164,FPGAworks{LFSR[101},incorrect,2022-03-25 23:26:28.070999
187,5,5,1,14.139.98.164,FPGAworks{LFSR[011},incorrect,2022-03-25 23:26:30.797805
188,5,5,1,14.139.98.164,FPGAworks{LFSR[111},incorrect,2022-03-25 23:26:33.520324
189,5,5,1,14.139.98.164,FPGAworks{LFSR[110]},incorrect,2022-03-25 23:26:43.067465
190,5,5,1,14.139.98.164,FPGAworks{LFSR[101]},incorrect,2022-03-25 23:26:45.574091
191,5,5,1,14.139.98.164,FPGAworks{LFSR[101]},incorrect,2022-03-25 23:26:49.115359
192,3,19,8,14.139.98.164,FPGAworks{Hello World!'},incorrect,2022-03-25 23:26:56.048278
193,3,19,8,14.139.98.164,FPGAworks{Hello World!},incorrect,2022-03-25 23:26:57.031771
194,3,19,8,14.139.98.164,FPGAworks{Hello World},incorrect,2022-03-25 23:26:58.777917
195,3,5,1,14.139.98.164,FPGAworks{The_usB_uart_flAg},incorrect,2022-03-25 23:32:11.682515
196,3,5,1,14.139.98.164,FPGAworks{The_usB_uart_flOg},incorrect,2022-03-25 23:32:18.177203
197,3,5,1,14.139.98.164,FPGAworks{THE_USB_UART_FLAG},incorrect,2022-03-25 23:32:25.553961
198,3,27,11,14.139.98.164,UART,incorrect,2022-03-25 23:38:41.256917
199,3,19,8,14.139.98.164,FPGAworks{wz},incorrect,2022-03-25 23:40:16.348645
200,3,19,8,14.139.98.164,FPGAworks{0111011101111010},incorrect,2022-03-25 23:40:52.439104
201,3,19,8,14.139.98.164,FPGAworks{0010001100100110},incorrect,2022-03-25 23:41:26.911511
202,3,19,8,14.139.98.164,FPGAworks{0111011101111010},incorrect,2022-03-25 23:41:39.481489
203,3,19,8,14.139.98.164,FPGAworks{7he_us6_uart_fl0g},incorrect,2022-03-25 23:42:29.672211
204,3,19,8,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-25 23:42:40.066428
205,8,15,8,14.139.98.164,FPGAworks{HTZMFCQ},incorrect,2022-03-25 23:50:40.410511
206,8,15,8,14.139.98.164,FPGAworks{PHTZMFCQ},incorrect,2022-03-25 23:50:45.357132
207,8,15,8,14.139.98.164,FPGAworks{PHTZMFCQ},incorrect,2022-03-25 23:54:57.081673
208,8,15,8,14.139.98.164,FPGAworks{HTZMFCQ},incorrect,2022-03-25 23:55:02.731431
209,8,15,8,14.139.98.164,FPGAworks{HTZMFCQH},incorrect,2022-03-25 23:55:25.498874
210,8,15,8,14.139.98.164,FPGAworks{TZMFCQH},incorrect,2022-03-25 23:55:30.185364
211,8,15,8,14.139.98.164,FPGAworks{ZMFCQHT},incorrect,2022-03-25 23:55:36.959129
212,8,15,8,14.139.98.164,FPGAworks{MFCQHTZ},incorrect,2022-03-25 23:55:47.941104
213,8,15,8,14.139.98.164,FPGAworks{FCQHTZM},incorrect,2022-03-25 23:55:54.073191
214,3,5,1,14.139.98.164,FPGAworks{7he_us6_uart_fl0g},incorrect,2022-03-26 00:02:02.282046
215,3,5,1,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-26 00:02:13.468183
216,2,8,4,14.139.98.164,FPGAworks{3681},incorrect,2022-03-26 00:23:42.275498
217,2,8,4,14.139.98.164,FPGAworks{9172},incorrect,2022-03-26 00:23:47.814269
218,2,8,4,14.139.98.164,FPGAworks{3681},incorrect,2022-03-26 00:26:39.993303
219,2,8,4,14.139.98.164,FPGAworks{9172},incorrect,2022-03-26 00:26:45.800538
220,2,8,4,14.139.98.164,FPGAworks{0011011010000001},incorrect,2022-03-26 00:27:07.989181
221,2,8,4,14.139.98.164,FPGAworks{1001000101110010},incorrect,2022-03-26 00:27:46.651466
222,8,27,11,14.139.98.164,FPGAWorks{010011010100011001000010101010001010010000101010001011010},incorrect,2022-03-26 00:27:59.905481
223,9,27,11,14.139.98.164,FPGAworks{1101011010101101},incorrect,2022-03-26 00:37:39.731508
224,9,27,11,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-26 00:37:55.718651
225,5,27,11,14.139.98.164,FPGAWorks{4F2[119]},incorrect,2022-03-26 00:50:24.886907
226,5,27,11,14.139.98.164,"FPGAworks{11111111111[8,10]}",incorrect,2022-03-26 01:02:53.963926
227,5,27,11,14.139.98.164,"FPGAworks{11111111111[9,11]}",incorrect,2022-03-26 01:03:01.653803
228,4,2,1,14.139.98.164,FPGAworks{0100000000000000},incorrect,2022-03-26 01:33:07.329151
229,8,2,1,14.139.98.164,FPGAworks{Py5er1al_is_aw9s0Me},correct,2022-03-26 03:28:50.335945
230,3,17,9,14.139.98.164,FPGAworks{0123456789},incorrect,2022-03-26 04:13:41.120094
231,3,17,9,14.139.98.164,FPGAworks{123456789},incorrect,2022-03-26 04:13:45.701715
232,3,17,9,14.139.98.164,FPGAworks{1234567890},incorrect,2022-03-26 04:13:49.499989
233,3,17,9,14.139.98.164,FPGAworks{BASYS3},incorrect,2022-03-26 04:49:44.814787
234,3,17,9,14.139.98.164,FPGAworks{FFFF},incorrect,2022-03-26 04:49:53.571622
235,3,17,9,14.139.98.164,FPGAworks{9876543210},incorrect,2022-03-26 06:23:36.852166
236,2,18,2,14.139.98.164,FPGAworks{91723681},incorrect,2022-03-26 06:58:02.101436
237,2,18,2,14.139.98.164,FPGAworks{1001000101110010},incorrect,2022-03-26 06:58:22.430456
238,2,18,2,14.139.98.164,FPGAworks{10010001011100100011011010000001},incorrect,2022-03-26 06:58:56.441241
239,2,18,2,14.139.98.164,FPGAworks{1001000101110010},incorrect,2022-03-26 07:01:20.714341
240,2,18,2,14.139.98.164,FPGAworks{0011011010000001},incorrect,2022-03-26 07:01:39.747834
241,2,18,2,14.139.98.164,FPGAworks{1100011111110011},incorrect,2022-03-26 07:02:47.577259
242,2,10,4,14.139.98.164,FPGAworks{10001111010100},incorrect,2022-03-26 07:06:34.671488
243,2,10,4,14.139.98.164,FPGAworks{111001100001},incorrect,2022-03-26 07:06:55.282348
244,2,10,4,14.139.98.164,FPGAworks{1010101110011},incorrect,2022-03-26 07:07:36.724159
245,2,18,2,14.139.98.164,FPGAworks{0000000100000010},incorrect,2022-03-26 07:08:48.519952
246,2,10,4,14.139.98.164,FPGAworks{3681},incorrect,2022-03-26 07:10:04.423029
247,2,10,4,14.139.98.164,FPGAworks{9172},incorrect,2022-03-26 07:10:11.105926
248,2,10,4,14.139.98.164,FPGAworks{1001000101110010},incorrect,2022-03-26 07:11:30.554847
249,2,18,2,14.139.98.164,FPGAworks{1100100011110101},incorrect,2022-03-26 07:12:07.728932
250,2,10,4,14.139.98.164,FPGAworks{11001000110101},incorrect,2022-03-26 07:12:17.725048
251,2,10,4,14.139.98.164,FPGAworks{0011011010000001},incorrect,2022-03-26 07:15:54.405967
252,2,10,4,14.139.98.164,FPGAworks{36819172},correct,2022-03-26 07:18:25.807887
253,5,17,9,14.139.98.164,"FPGAworks{XYZ[E,0,8]}",incorrect,2022-03-26 07:19:37.154622
254,2,18,2,14.139.98.164,FPGAworks{0011011010000001},incorrect,2022-03-26 07:21:46.143710
255,3,10,4,14.139.98.164,FPGAworks{W},incorrect,2022-03-26 07:23:04.279949
256,2,18,2,14.139.98.164,FPGAworks{0011011010000001},incorrect,2022-03-26 07:23:38.013678
257,2,18,2,14.139.98.164,FPGAworks{1001000101110010},incorrect,2022-03-26 07:23:51.703201
258,3,10,4,14.139.98.164,FPGAworks{1010111},incorrect,2022-03-26 07:24:46.827274
259,3,10,4,14.139.98.164,FPGAworks{W},incorrect,2022-03-26 07:26:37.628440
260,3,10,4,14.139.98.164,FPGAworks{87},incorrect,2022-03-26 07:27:00.670879
261,3,10,4,14.139.98.164,FPGAworks{57},incorrect,2022-03-26 07:27:04.092064
262,3,10,4,14.139.98.164,FPGAworks{127},incorrect,2022-03-26 07:27:13.620733
263,2,18,2,14.139.98.164,FPGAworks{0001000000000000},incorrect,2022-03-26 07:27:39.918228
264,2,18,2,14.139.98.164,FPGAworks{0001000000000000},incorrect,2022-03-26 07:30:24.967707
265,2,18,2,14.139.98.164,FPGAworks{0010000100100100},incorrect,2022-03-26 07:30:39.636636
266,2,11,5,14.139.98.164,FPGAworks{0000001100000011},incorrect,2022-03-26 07:32:07.039072
267,2,11,5,14.139.98.164,FPGAworks{1111110011111100},incorrect,2022-03-26 07:34:04.498013
268,3,10,4,14.139.98.164,FPGAworks{J},incorrect,2022-03-26 07:34:46.070619
269,3,10,4,14.139.98.164,FPGAworks{2C},incorrect,2022-03-26 07:36:29.823177
270,3,10,4,14.139.98.164,FPGAworks{212},incorrect,2022-03-26 07:36:50.596738
271,3,10,4,14.139.98.164,FPGAworks{00101100},incorrect,2022-03-26 07:37:06.509355
272,3,10,4,14.139.98.164,FPGAworks{D},incorrect,2022-03-26 07:38:55.963215
273,2,11,5,14.139.98.164,FPGAworks{1111111100000011},incorrect,2022-03-26 07:38:58.450256
274,5,17,9,14.139.98.164,"FPGAworks{XOR[E,O,D]}",incorrect,2022-03-26 07:39:08.524115
275,3,10,4,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-26 07:40:50.197018
276,8,10,4,14.139.98.164,FPGAworks{HTZMGCQ},incorrect,2022-03-26 07:47:07.981665
277,8,10,4,14.139.98.164,FPGAworks{PHTZMGCQ},incorrect,2022-03-26 07:47:13.048561
278,8,10,4,14.139.98.164,FPGAworks{HTZMGCQ},incorrect,2022-03-26 07:47:22.071300
279,8,10,4,14.139.98.164,FPGAworks{HTZMFCQ},incorrect,2022-03-26 07:48:41.267782
280,8,10,4,14.139.98.164,FPGAworks{HTZMFCQ},incorrect,2022-03-26 07:48:48.054728
281,8,10,4,14.139.98.164,FPGAworks{htzmfcq},incorrect,2022-03-26 07:52:27.676222
282,8,10,4,14.139.98.164,FPGAworks{HTZMFCQ},incorrect,2022-03-26 07:52:39.598325
283,2,16,5,14.139.98.164,FPGAworks{1000101110001011},incorrect,2022-03-26 07:56:20.369351
284,9,11,5,14.139.98.164,FPGAworks{0010101001110001},incorrect,2022-03-26 07:59:45.184007
285,2,4,2,14.139.98.164,FPGAworks{91723681},incorrect,2022-03-26 08:16:57.538617
286,2,4,2,14.139.98.164,FPGAworks{36819172},correct,2022-03-26 08:17:06.304252
287,9,10,4,14.139.98.164,FPGAworks{294d},incorrect,2022-03-26 08:33:42.661792
288,3,27,11,14.139.98.164,FPGAworks{wz},incorrect,2022-03-26 10:23:21.026117
289,3,27,11,14.139.98.164,FPGAworks{0111011101111010},incorrect,2022-03-26 10:23:33.118023
290,3,27,11,14.139.98.164,FPGAworks{0101011101011010},incorrect,2022-03-26 10:23:49.198240
291,3,27,11,14.139.98.164,FPGAworks{01110111 01111010},incorrect,2022-03-26 10:26:29.436552
292,3,27,11,14.139.98.164,FPGAworks{01100110},incorrect,2022-03-26 10:29:55.557721
293,3,27,11,14.139.98.164,FPGAworks{0111011101111010},incorrect,2022-03-26 10:30:29.882940
294,3,27,11,14.139.98.164,FPGAworks{wz},incorrect,2022-03-26 10:33:40.883507
295,3,27,11,14.139.98.164,FPGAworks{WZ},incorrect,2022-03-26 10:33:46.175713
296,3,27,11,14.139.98.164,FPGAworks{0101011101011010},incorrect,2022-03-26 10:34:04.240700
297,3,27,11,14.139.98.164,FPGAWorks{119122},incorrect,2022-03-26 10:43:10.419086
298,3,27,11,14.139.98.164,FPGAWorks{11101000101010010},incorrect,2022-03-26 10:44:24.745614
299,3,27,11,14.139.98.164,FPGAWorks{8790},incorrect,2022-03-26 10:44:38.870998
300,3,27,11,14.139.98.164,FPGAWorks{10001001010110},incorrect,2022-03-26 10:44:53.025504
301,8,10,4,14.139.98.164,FPGAworks{Py5er1al_is_aw9s0Me},correct,2022-03-26 10:49:12.419195
302,3,27,11,14.139.98.164,FPGAWorks{7he_us6_uart_f10g},incorrect,2022-03-26 10:53:14.649353
303,3,27,11,14.139.98.164,FPGAWorks{760},incorrect,2022-03-26 10:53:30.971640
304,3,27,11,14.139.98.164,FPGAWorks{7610},incorrect,2022-03-26 10:53:46.845562
305,3,27,11,14.139.98.164,FPGAWorks{1110110111010},incorrect,2022-03-26 10:54:23.376799
306,3,27,11,14.139.98.164,FPGAWorks{0001110110111010},incorrect,2022-03-26 10:58:23.151739
307,3,27,11,14.139.98.164,FPGAWorks{0111},incorrect,2022-03-26 10:58:40.848883
308,3,27,11,14.139.98.164,FPGAWorks{0111011000010000},incorrect,2022-03-26 11:00:41.867109
309,3,27,11,14.139.98.164,FPGAWorks{wz7610},incorrect,2022-03-26 11:04:43.689504
310,5,10,4,14.139.98.164,"FPGAworks{RNG[8,6,0]}",incorrect,2022-03-26 11:08:22.043689
311,3,27,11,14.139.98.164,FPGAWorks{Tbla},incorrect,2022-03-26 11:08:24.168638
312,5,10,4,14.139.98.164,"FPGAworks{LCG[8,6,0]}",incorrect,2022-03-26 11:08:31.717882
313,3,27,11,14.139.98.164,FPGAWorks{TBLA},incorrect,2022-03-26 11:08:31.740049
314,5,10,4,14.139.98.164,"FPGAworks{LCG[8,6,1]}",incorrect,2022-03-26 11:08:35.909064
315,3,27,11,14.139.98.164,FPGAWorks{tbla},incorrect,2022-03-26 11:08:37.351480
316,3,27,11,14.139.98.164,FPGAWorks{T_b_la},incorrect,2022-03-26 11:09:25.368202
317,3,27,11,14.139.98.164,FPGAWorks{Tbla},incorrect,2022-03-26 11:11:44.949895
318,3,27,11,14.139.98.164,FPGAWorks{BELACKLF},incorrect,2022-03-26 11:14:08.031067
319,3,27,11,14.139.98.164,FPGAWorks{55544948},incorrect,2022-03-26 11:14:56.858832
320,3,27,11,14.139.98.164,FPGAWorks{7he_us6_uart_f10g},incorrect,2022-03-26 11:17:10.960444
321,3,27,11,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-26 11:17:29.582623
322,5,10,4,14.139.98.164,"FPGAworks{PNG[8,6,0]}",incorrect,2022-03-26 11:21:26.683209
323,5,10,4,14.139.98.164,"FPGAworks{PNG[8,6,1]}",incorrect,2022-03-26 11:21:34.651637
324,5,10,4,14.139.98.164,"FPGAworks{PNG[1,1,1]}",incorrect,2022-03-26 11:21:50.924976
325,5,10,4,14.139.98.164,"FPGAworks{RNG[1,1,1]}",incorrect,2022-03-26 11:21:55.996386
326,2,11,5,14.139.98.164,FPGAworks{0000001100000011},incorrect,2022-03-26 11:27:52.687596
327,2,11,5,14.139.98.164,FPGAworks{2022},incorrect,2022-03-26 11:29:24.640056
328,5,27,11,14.139.98.164,"FPGAworks{10100000000[1,9,11]}",incorrect,2022-03-26 11:37:06.899498
329,5,27,11,14.139.98.164,"FPGAworks{10100000000[0,9,11]}",incorrect,2022-03-26 11:37:16.517512
330,5,27,11,14.139.98.164,"FPGAworks{11111111111[0,9,11]}",incorrect,2022-03-26 11:37:31.468652
331,5,27,11,14.139.98.164,"FPGAworks{500[0,9,11]}",incorrect,2022-03-26 11:38:37.256462
332,5,27,11,14.139.98.164,"FPGAworks{1280[0,9,11]}",incorrect,2022-03-26 11:39:06.499590
333,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,9,11]}",incorrect,2022-03-26 11:41:33.375302
334,2,11,5,14.139.98.164,FPGAworks{0000011101011100},incorrect,2022-03-26 11:41:38.744830
335,5,27,11,14.139.98.164,"FPGAworks{XOR[0,9,11]}",incorrect,2022-03-26 11:41:54.148618
336,5,27,11,14.139.98.164,"FPGAworks{XOR[0,8,10]}",incorrect,2022-03-26 11:42:01.961759
337,2,11,5,14.139.98.164,FPGAworks{0000011101011011},incorrect,2022-03-26 11:42:11.511855
338,5,27,11,14.139.98.164,"FPGAworks{2047[0,9,11]}",incorrect,2022-03-26 11:45:05.565797
339,5,27,11,14.139.98.164,"FPGAworks{XYZ[0,9,11]}",incorrect,2022-03-26 11:45:18.860267
340,5,27,11,14.139.98.164,"FPGAworks{XYZ[0,9,11]}",incorrect,2022-03-26 11:45:19.101176
341,5,27,11,14.139.98.164,"FPGAworks{XYZ[11,9,0]}",incorrect,2022-03-26 11:49:29.201111
342,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,9,0]}",incorrect,2022-03-26 11:49:35.969261
343,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,9,11]}",incorrect,2022-03-26 11:49:45.883418
344,9,24,4,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-26 11:56:56.078023
345,5,27,11,14.139.98.164,"FPGAworks{LFSR[12,11,10,4]}",incorrect,2022-03-26 12:01:34.643219
346,5,27,11,14.139.98.164,"FPGAworks{LFSR[12,11,10,4,0]}",incorrect,2022-03-26 12:01:37.968771
347,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,4,10,11,12]}",incorrect,2022-03-26 12:01:50.007895
348,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,4,10,11,12]}",incorrect,2022-03-26 12:01:50.498166
349,5,27,11,14.139.98.164,"FPGAworks{LFSR[4,10,11,12]}",incorrect,2022-03-26 12:01:56.458579
350,5,27,11,14.139.98.164,"FPGAwork[111111111111[4,10,11,12]}",incorrect,2022-03-26 12:02:10.941019
351,5,27,11,14.139.98.164,"FPGAwork[111111111111[0,4,10,11,12]}",incorrect,2022-03-26 12:02:15.369942
352,5,27,11,14.139.98.164,"FPGAwork[111111111111[0,4,10,11,12]}",incorrect,2022-03-26 12:02:15.739607
353,5,27,11,14.139.98.164,"FPGAwork{LFSR[0,4,10,11,12]}",incorrect,2022-03-26 12:04:59.649427
354,5,27,11,14.139.98.164,"FPGAwork{LFSR[0,4,10,11,12]}",incorrect,2022-03-26 12:04:59.883775
355,5,27,11,14.139.98.164,"FPGAwork{LFSR[0,4,10,11,12]}",incorrect,2022-03-26 12:05:00.024322
356,5,27,11,14.139.98.164,"FPGAworks{LCG[0,9,11]}",incorrect,2022-03-26 12:07:30.093299
357,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,9,11]}",incorrect,2022-03-26 12:07:34.069657
358,5,27,11,14.139.98.164,"FPGAworks{RNG[0,9,11]}",incorrect,2022-03-26 12:07:48.376208
359,5,27,11,14.139.98.164,"FPGAworks{XYZ[0,9,11]}",incorrect,2022-03-26 12:07:53.683274
360,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,9,11]}",incorrect,2022-03-26 12:08:02.066235
361,5,27,11,14.139.98.164,"FPGAworks{PRNG[0,9,11]}",incorrect,2022-03-26 12:08:34.435821
362,5,27,11,14.139.98.164,"FPGAworks{XOR[0,9,11]}",incorrect,2022-03-26 12:08:57.589383
363,5,27,11,14.139.98.164,"FPGAworks{500[0,9,11]}",incorrect,2022-03-26 12:09:59.397093
364,5,27,11,14.139.98.164,"FPGAworks{XOR[0,9,11]}",incorrect,2022-03-26 12:14:18.481273
365,5,27,11,14.139.98.164,"FPGAworks{XOR[11,9,0]}",incorrect,2022-03-26 12:14:56.303468
366,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,9,0]}",incorrect,2022-03-26 12:15:29.309974
367,5,27,11,14.139.98.164,"FPGAworks{FSR[11,9,0]}",incorrect,2022-03-26 12:15:32.898793
368,5,27,11,14.139.98.164,"FPGAworks{LFS[11,9,0]}",incorrect,2022-03-26 12:15:37.193353
369,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,5,9]}",incorrect,2022-03-26 12:23:36.354908
370,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,7,10]}",incorrect,2022-03-26 12:23:51.003754
371,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,14,15]}",incorrect,2022-03-26 12:24:07.443870
372,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,14,17]}",incorrect,2022-03-26 12:24:21.726555
373,5,27,11,14.139.98.164,"FPGAworks{XOR[0,9,11]}",incorrect,2022-03-26 12:24:54.680734
374,5,27,11,14.139.98.164,"FPGAworks{PRNG[0,9,11]}",incorrect,2022-03-26 12:24:57.164365
375,5,27,11,14.139.98.164,"FPGAworks{PRNG[0,9,11]}",incorrect,2022-03-26 12:24:57.873932
376,10,8,4,14.139.98.164,FPGAworks{0000001000000000},incorrect,2022-03-26 12:28:45.714560
377,2,11,5,14.139.98.164,FPGAworks{0000011111100110},incorrect,2022-03-26 12:32:20.800615
378,2,11,5,14.139.98.164,FPGAworks{0000000000000001},incorrect,2022-03-26 12:32:44.640280
379,2,11,5,14.139.98.164,FPGAworks{1100000011},incorrect,2022-03-26 12:34:29.879431
380,6,10,4,14.139.98.164,FPGAworks{file1bdec435ab0},incorrect,2022-03-26 12:36:04.219268
381,6,10,4,14.139.98.164,FPGAworks{1bdec435ab0},incorrect,2022-03-26 12:36:36.031839
382,2,11,5,14.139.98.164,FPGAworks{0000001100000011},incorrect,2022-03-26 12:36:54.687986
383,2,16,5,14.139.98.164,FPGAworks{0000000100000010},incorrect,2022-03-26 12:49:44.869528
384,2,16,5,14.139.98.164,FPGAworks{1001000101110010},incorrect,2022-03-26 12:50:59.448652
385,2,16,5,14.139.98.164,FPGAworks{0011011010000001},incorrect,2022-03-26 12:51:20.452232
386,5,27,11,14.139.98.164,"FPGAworks{LFSR[9,0,11]}",incorrect,2022-03-26 12:55:26.476238
387,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,0,9]}",incorrect,2022-03-26 12:55:32.161278
388,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,11,9]}",incorrect,2022-03-26 12:55:50.181864
389,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,4,10,11,12]}",incorrect,2022-03-26 12:56:07.706850
390,2,16,5,14.139.98.164,FPGAworks{00110110100000011001000101110010},incorrect,2022-03-26 12:56:30.118378
391,2,16,5,14.139.98.164,FPGAworks{10001100011101000011100100},incorrect,2022-03-26 12:57:02.734277
392,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,7,10]}",incorrect,2022-03-26 12:58:33.542149
393,5,27,11,14.139.98.164,"FPGAworks{LFSR[10,7,0]}",incorrect,2022-03-26 12:58:39.354448
394,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,9,0]}",incorrect,2022-03-26 12:58:44.102872
395,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,9]}",incorrect,2022-03-26 12:58:57.480399
396,5,27,11,14.139.98.164,"FPGAworks{LFSR[9,11]}",incorrect,2022-03-26 12:59:00.677938
397,5,27,11,14.139.98.164,FPGAworks{LFSR[9]},incorrect,2022-03-26 12:59:29.675433
398,5,27,11,14.139.98.164,FPGAworks{LFSR[7]},incorrect,2022-03-26 13:00:10.495722
399,5,27,11,14.139.98.164,"FPGAworks{LFSR[8,10]}",incorrect,2022-03-26 13:01:25.565570
400,5,27,11,14.139.98.164,"FPGAworks{LFSR[1,9,11]}",incorrect,2022-03-26 13:01:58.716894
401,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,9,1]}",incorrect,2022-03-26 13:02:02.506229
402,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,9]}",incorrect,2022-03-26 13:02:04.097883
403,5,27,11,14.139.98.164,"FPGAworks{LFSR[9,11]}",incorrect,2022-03-26 13:02:07.541559
404,5,27,11,14.139.98.164,"FPGAworks{LFSR[9,1,11]}",incorrect,2022-03-26 13:02:12.367950
405,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,1,9]}",incorrect,2022-03-26 13:02:17.048017
406,5,27,11,14.139.98.164,"FPGAworks{LFSR[1,9]}",incorrect,2022-03-26 13:02:22.316262
407,5,27,11,14.139.98.164,"FPGAworks{LFSR[9,1]}",incorrect,2022-03-26 13:02:24.461849
408,5,27,11,14.139.98.164,"FPGAworks{LFSR[9,1]}",incorrect,2022-03-26 13:02:25.127070
409,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,9]}",incorrect,2022-03-26 13:03:12.803078
410,2,16,5,14.139.98.164,FPGAworks{0100000010000000},incorrect,2022-03-26 13:03:13.306355
411,2,16,5,14.139.98.164,FPGAworks{101011101111001011110100001},incorrect,2022-03-26 13:03:47.593273
412,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,9]}",incorrect,2022-03-26 13:04:17.274253
413,2,16,5,14.139.98.164,FPGAworks{10010001011100100011011010000001},incorrect,2022-03-26 13:04:28.730427
414,2,16,5,14.139.98.164,FPGAworks{91723681},incorrect,2022-03-26 13:05:24.049314
415,2,16,5,14.139.98.164,FPGAworks{36819172},correct,2022-03-26 13:05:39.479195
416,5,27,11,14.139.98.164,"FPGAworks{LFSR[12,11,10,4]}",incorrect,2022-03-26 13:06:43.090301
417,5,27,11,14.139.98.164,"FPGAworks{LFSR[10,7]}",incorrect,2022-03-26 13:07:32.439654
418,5,27,11,14.139.98.164,"FPGAworks{LFSR[9,5]}",incorrect,2022-03-26 13:07:37.242303
419,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,9]}",incorrect,2022-03-26 13:07:40.905461
420,5,27,11,14.139.98.164,"FPGAworks{LFSR[12,11,10,4]}",incorrect,2022-03-26 13:07:46.716530
421,5,27,11,14.139.98.164,"FPGAworks{LFSR[13,12,11,8]}",incorrect,2022-03-26 13:07:52.810687
422,5,27,11,14.139.98.164,"FPGAworks{LFSR[14,13,12,2]}",incorrect,2022-03-26 13:07:59.138699
423,5,27,11,14.139.98.164,"FPGAworks{LFSR[15,14]}",incorrect,2022-03-26 13:08:05.153256
424,5,27,11,14.139.98.164,"FPGAworks{LFSR[2,1]}",incorrect,2022-03-26 13:08:10.869794
425,5,27,11,14.139.98.164,FPGAworks{LFSR[9]},incorrect,2022-03-26 13:08:12.453073
426,5,8,4,14.139.98.164,"FPGAworks{HSM[0,0,0]}.",incorrect,2022-03-26 13:10:34.557605
427,5,8,4,14.139.98.164,"FPGAworks{HSM[0,0,1]}.",incorrect,2022-03-26 13:10:38.937335
428,5,8,4,14.139.98.164,"FPGAworks{HSM[0,1,0]}.",incorrect,2022-03-26 13:10:42.127886
429,5,8,4,14.139.98.164,"FPGAworks{HSM[0,1,1]}.",incorrect,2022-03-26 13:10:44.451253
430,5,8,4,14.139.98.164,"FPGAworks{HSM[0,1,1]}.",incorrect,2022-03-26 13:10:45.360347
431,5,8,4,14.139.98.164,"FPGAworks{HSM[1,0,0]}.",incorrect,2022-03-26 13:10:49.328946
432,5,8,4,14.139.98.164,"FPGAworks{HSM[1,0,1]}.",incorrect,2022-03-26 13:10:51.514911
433,5,8,4,14.139.98.164,"FPGAworks{HSM[1,0,1]}.",incorrect,2022-03-26 13:10:52.781827
434,5,8,4,14.139.98.164,"FPGAworks{HSM[1,01,0]}.",incorrect,2022-03-26 13:10:56.195690
435,5,8,4,14.139.98.164,"FPGAworks{HSM[1,1,1]}.",incorrect,2022-03-26 13:11:02.058480
436,5,27,11,14.139.98.164,"FPGAworks{LFSR[10,8]}",incorrect,2022-03-26 13:14:10.827369
437,5,27,11,14.139.98.164,"FPGAworks{LFSR[9,10]}",incorrect,2022-03-26 13:15:14.629655
438,5,27,11,14.139.98.164,"FPGAworks{LFSR[8,10]}",incorrect,2022-03-26 13:15:18.794008
439,5,27,11,14.139.98.164,FPGAworks{LFSR[8]},incorrect,2022-03-26 13:15:21.099794
440,5,27,11,14.139.98.164,FPGAworks{LFSR[8]},incorrect,2022-03-26 13:17:21.551252
441,5,27,11,14.139.98.164,"FPGAworks{LFSR[8,0]}",incorrect,2022-03-26 13:17:25.309963
442,5,27,11,14.139.98.164,"FPGAworks{LFSR[0,8]}",incorrect,2022-03-26 13:17:28.218262
443,5,27,11,14.139.98.164,"FPGAworks{LFSR[10,8]}",incorrect,2022-03-26 13:17:32.799442
444,5,8,4,14.139.98.164,"FPGAworks{LUT[0,0,0]}.",incorrect,2022-03-26 13:18:34.572130
445,5,8,4,14.139.98.164,"FPGAworks{LUT[0,0,1]}.",incorrect,2022-03-26 13:18:38.235510
446,5,8,4,14.139.98.164,"FPGAworks{LUT[0,1,0]}.",incorrect,2022-03-26 13:18:42.290612
447,5,8,4,14.139.98.164,"FPGAworks{LUT[0,1,1]}.",incorrect,2022-03-26 13:18:47.169528
448,5,8,4,14.139.98.164,"FPGAworks{LUT[1,0,0]}.",incorrect,2022-03-26 13:18:54.125627
449,5,8,4,14.139.98.164,"FPGAworks{LUT[1,0,1]}.",incorrect,2022-03-26 13:19:02.883911
450,5,8,4,14.139.98.164,"FPGAworks{LUT[1,1,0]}.",incorrect,2022-03-26 13:19:10.357326
451,5,8,4,14.139.98.164,"FPGAworks{LUT[1,1,0]}",incorrect,2022-03-26 13:19:17.604916
452,5,8,4,14.139.98.164,"FPGAworks{LUT[1,1,1]}",incorrect,2022-03-26 13:19:22.723284
453,5,8,4,14.139.98.164,"FPGAworks{LUT[1,0,1]}",incorrect,2022-03-26 13:19:29.827713
454,5,8,4,14.139.98.164,"FPGAworks{LUT[1,0,0]}",incorrect,2022-03-26 13:19:34.188986
455,5,8,4,14.139.98.164,"FPGAworks{LUT[0,0,0]}",incorrect,2022-03-26 13:20:13.977305
456,5,8,4,14.139.98.164,"FPGAworks{LUT[0,0,1]}",incorrect,2022-03-26 13:20:17.031356
457,5,8,4,14.139.98.164,"FPGAworks{LUT[0,1,1]}",incorrect,2022-03-26 13:20:22.294289
458,5,8,4,14.139.98.164,"FPGAworks{LUT[0,1,0]}",incorrect,2022-03-26 13:20:25.088310
459,5,8,4,14.139.98.164,"FPGAworks{LUT[0,1,0]}",incorrect,2022-03-26 13:20:26.405305
460,5,27,11,14.139.98.164,"FPGAworks{LFSR[2,1]}",incorrect,2022-03-26 13:25:22.376024
461,5,27,11,14.139.98.164,"FPGAworks{LFSR[3,2]}",incorrect,2022-03-26 13:25:27.770263
462,5,27,11,14.139.98.164,"FPGAworks{LFSR[8,6,5,4]}",incorrect,2022-03-26 13:25:36.713661
463,5,27,11,14.139.98.164,"FPGAworks{LFSR[7,6]}",incorrect,2022-03-26 13:25:42.354907
464,5,27,11,14.139.98.164,"FPGAworks{LFSR[8,4]}",incorrect,2022-03-26 13:25:59.463386
465,5,27,11,14.139.98.164,"FPGAworks{LFSR[10,7]}",incorrect,2022-03-26 13:26:08.433647
466,5,27,11,14.139.98.164,"FPGAworks{LFSR[9,5]}",incorrect,2022-03-26 13:26:12.746092
467,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,9]}",incorrect,2022-03-26 13:26:16.849260
468,5,27,11,14.139.98.164,"FPGAworks{LFSR[12,11,10,4]}",incorrect,2022-03-26 13:26:24.073715
469,5,27,11,14.139.98.164,"FPGAworks{LFSR[12,12,11,8]}",incorrect,2022-03-26 13:26:33.260885
470,5,27,11,14.139.98.164,"FPGAworks{LFSR[13,12,11,8]}",incorrect,2022-03-26 13:26:37.883763
471,5,27,11,14.139.98.164,"FPGAworks{LFSR[14,13,12,2]}",incorrect,2022-03-26 13:26:45.455262
472,5,27,11,14.139.98.164,"FPGAworks{LFSR[15,14]}",incorrect,2022-03-26 13:26:52.643713
473,5,27,11,14.139.98.164,"FPGAworks{LFSR[16,15,13,4]}",incorrect,2022-03-26 13:27:01.192783
474,5,27,11,14.139.98.164,"FPGAworks{LFSR[17,14]}",incorrect,2022-03-26 13:27:08.282656
475,5,27,11,14.139.98.164,"FPGAworks{LFSR[18,11]}",incorrect,2022-03-26 13:27:12.922458
476,5,27,11,14.139.98.164,"FPGAworks{LFSR[19,18,17,4]}",incorrect,2022-03-26 13:27:20.807622
477,5,27,11,14.139.98.164,"FPGAworks{LFSR[19,18,17,14]}",incorrect,2022-03-26 13:27:29.510124
478,5,27,11,14.139.98.164,"FPGAworks{LFSR[20,17]}",incorrect,2022-03-26 13:27:35.091500
479,5,27,11,14.139.98.164,"FPGAworks{LFSR[21,19]}",incorrect,2022-03-26 13:27:40.981060
480,5,27,11,14.139.98.164,"FPGAworks{LFSR[22,21]}",incorrect,2022-03-26 13:27:43.710600
481,5,27,11,14.139.98.164,"FPGAworks{LFSR[22,21]}",incorrect,2022-03-26 13:27:47.464368
482,5,27,11,14.139.98.164,"FPGAworks{LFSR[23,18]}",incorrect,2022-03-26 13:27:50.960995
483,5,27,11,14.139.98.164,"FPGAworks{LFSR[24,23,22,17]}",incorrect,2022-03-26 13:27:58.092017
484,5,27,11,14.139.98.164,"FPGAworks{LFSR[7,5,4,3]}",incorrect,2022-03-26 13:30:04.257023
485,5,27,11,14.139.98.164,"FPGAworks{LFSR[8,4]}",incorrect,2022-03-26 13:30:10.407635
486,5,27,11,14.139.98.164,"FPGAworks{LFSR[9,6]}",incorrect,2022-03-26 13:30:17.612782
487,5,27,11,14.139.98.164,"FPGAworks{LFSR[10,8]}",incorrect,2022-03-26 13:30:25.349871
488,5,27,11,14.139.98.164,"FPGAworks{LFSR[11,10,9,3]}",incorrect,2022-03-26 13:30:35.890813
489,5,27,11,14.139.98.164,"FPGAworks{LFSR[12,11,10,7]}",incorrect,2022-03-26 13:30:46.938541
490,5,27,11,14.139.98.164,"FPGAworks{LFSR[13,12,11,1]}",incorrect,2022-03-26 13:30:58.225079
491,8,15,8,14.139.98.164,FPGAworks{Py5er1a1_is_aw9s0Me},incorrect,2022-03-26 13:47:30.739802
492,8,15,8,14.139.98.164,FPGAworks{Py5er1a1_is_aw9sOMe},incorrect,2022-03-26 13:47:42.826642
493,8,15,8,14.139.98.164,FPGAworks{Py5erlal_is_aw9s0Me},incorrect,2022-03-26 13:47:59.724952
494,8,15,8,14.139.98.164,FPGAworks{Py5er1a1_is_aw9soMe},incorrect,2022-03-26 13:49:23.981978
495,8,15,8,14.139.98.164,FPGAworks{Py5er1a1_is_aw9s0Me},incorrect,2022-03-26 13:49:30.296950
496,8,15,8,14.139.98.164,FPGAworks{Py5erLaL_is_aw9s0Me},incorrect,2022-03-26 13:49:38.252666
497,8,15,8,14.139.98.164,FPGAworks{Py5er1a1_is_aw9s0Me},incorrect,2022-03-26 13:50:14.646303
498,8,15,8,14.139.98.164,FPGAworks{py5er1a1_is_aw9s0Me},incorrect,2022-03-26 13:51:06.671093
499,8,15,8,14.139.98.164,Py5er1a1_is_aw9s0Me,incorrect,2022-03-26 13:51:33.203075
500,8,15,8,14.139.98.164,FPGAworks{Py5er1a1_is_aw9s0Me},incorrect,2022-03-26 13:51:40.220147
501,8,15,8,14.139.98.164,FPGAworks{51190},incorrect,2022-03-26 13:52:13.972006
502,8,15,8,14.139.98.164,FPGAworks{Py5er1al_is_aw9s0Me},correct,2022-03-26 13:53:27.210551
503,8,16,5,14.139.98.164,FPGAworks{1iwM},incorrect,2022-03-26 14:00:46.406029
504,8,16,5,14.139.98.164,FPGAworks{@1iwM},incorrect,2022-03-26 14:01:07.874630
505,8,16,5,14.139.98.164,FPGAworks{1PiPwPMP},incorrect,2022-03-26 14:14:28.891931
506,7,24,4,14.139.98.164,FPGAworks{00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000},incorrect,2022-03-26 14:31:07.247918
507,3,16,5,14.139.98.164,FPGAworks{W},incorrect,2022-03-26 14:45:26.743083
508,7,24,4,14.139.98.164,FPGAworks{                   },incorrect,2022-03-26 14:46:06.235750
509,3,16,5,14.139.98.164,FPGAworks{wze},incorrect,2022-03-26 14:46:54.605451
510,3,16,5,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-26 14:47:17.662281
511,5,17,9,14.139.98.164,"FPGAworks{FSR[1,1,1]}",incorrect,2022-03-26 14:56:48.463455
512,9,16,5,14.139.98.164,FPGAworks{2972},incorrect,2022-03-26 15:56:10.202974
513,5,10,4,14.139.98.164,"FPGAworks{LUT[3,6]}",incorrect,2022-03-26 15:57:57.182123
514,5,10,4,14.139.98.164,"FPGAworks{PRNG[3,6]}",incorrect,2022-03-26 15:58:08.939794
515,5,10,4,14.139.98.164,"FPGAworks{PRNG[1,3,6]}",incorrect,2022-03-26 15:58:14.819605
516,5,10,4,14.139.98.164,"FPGAworks{LUT[1,3,6]}",incorrect,2022-03-26 15:58:19.982491
517,7,8,4,14.139.98.164,"FPGAworks{Ê,.úÎn¦Jú¬úâNì}.",incorrect,2022-03-26 16:23:18.228449
518,7,8,4,14.139.98.164,"Ê,.úÎn¦Jú¬úâNì",incorrect,2022-03-26 16:23:31.535006
519,7,8,4,14.139.98.164,7a9rG_5i_Rev10s_t4S,incorrect,2022-03-26 16:29:18.004334
520,7,8,4,14.139.98.164,FPGAworks{7a9rG_5i_Rev10s_t4S},incorrect,2022-03-26 16:29:29.560652
521,7,8,4,14.139.98.164,FPGAworks{S4t_s01veR_i5_Gr9a7},correct,2022-03-26 16:30:25.536503
522,4,18,2,14.139.98.164,FPGAworks{0101000010000000},incorrect,2022-03-26 16:41:10.278582
523,4,18,2,14.139.98.164,FPGAworks{0000001101010010},correct,2022-03-26 16:43:28.861828
524,4,14,8,14.139.98.164,FPGAworks{1111000111010101},incorrect,2022-03-26 18:21:33.915301
525,4,14,8,14.139.98.164,FPGAworks{0101000110000010},incorrect,2022-03-26 18:24:26.467602
526,4,14,8,14.139.98.164,FPGAworks{0101000110000010},incorrect,2022-03-26 18:24:31.355062
527,5,19,8,14.139.98.164,FPGAworks{0101000110000010},incorrect,2022-03-26 18:24:42.103601
528,4,15,8,14.139.98.164,FPGAworks{0000001101010010},correct,2022-03-26 18:26:32.794140
529,6,23,5,14.139.98.164,FPGAworks{00000008},incorrect,2022-03-26 18:49:05.772344
530,5,2,1,14.139.98.164,"FPGAworks{LFSR[1,0,1]}",incorrect,2022-03-26 19:07:37.817108
531,5,2,1,14.139.98.164,"FPGAworks{lfsr1,0,1]}",incorrect,2022-03-26 19:07:47.095704
532,5,2,1,14.139.98.164,"FPGAworks{lfsr[1,0,1]}",incorrect,2022-03-26 19:07:59.714661
533,5,2,1,14.139.98.164,"FPGAworks{LFSR[1,0,1]}",incorrect,2022-03-26 19:08:11.728571
534,5,2,1,14.139.98.164,"FPGAworks{LFSR[0,0,1]}",incorrect,2022-03-26 19:08:27.636138
535,5,2,1,14.139.98.164,"FPGAworks{LFSR[0,1,1]}",incorrect,2022-03-26 19:08:38.167007
536,5,2,1,14.139.98.164,"FPGAworks{LFSR[1,1,1]}",incorrect,2022-03-26 19:08:53.766206
537,5,2,1,14.139.98.164,"FPGAworks{LFSR[1,0,0]}",incorrect,2022-03-26 19:08:58.756203
538,5,2,1,14.139.98.164,"FPGAworks{LFSR[1,0,1]}",incorrect,2022-03-26 19:09:02.012365
539,5,2,1,14.139.98.164,"FPGAworks{LFSR[1,1,0]}",incorrect,2022-03-26 19:09:08.322965
540,5,2,1,14.139.98.164,"FPGAworks{LFSR[0,1,0]}",incorrect,2022-03-26 19:09:21.301186
541,5,2,1,14.139.98.164,"FPGAworks{LINEARFIELDSHIFTREGISTERS[1,0,1]}",incorrect,2022-03-26 19:10:04.072041
542,2,7,3,14.139.98.164,FPGAworks{91723681},incorrect,2022-03-26 19:27:30.875871
543,2,7,3,14.139.98.164,FPGAworks{36819172},correct,2022-03-26 19:27:40.839440
544,3,18,2,14.139.98.164,FPGAworks{1000011110000111},incorrect,2022-03-26 20:11:27.161105
545,3,18,2,14.139.98.164,FPGAworks{10000111},incorrect,2022-03-26 20:11:39.622098
546,3,18,2,14.139.98.164,FPGAworks{01010111},incorrect,2022-03-26 20:12:49.759346
547,3,18,2,14.139.98.164,FPGAworks{0101011101010111},incorrect,2022-03-26 20:12:58.021001
548,5,2,1,14.139.98.164,"FPGAworks{LFSR[5,9,4]}",incorrect,2022-03-26 20:13:32.378479
549,3,18,2,14.139.98.164,FPGAworks{57575757},incorrect,2022-03-26 20:13:35.695001
550,5,2,1,14.139.98.164,"FPGAworks{lfsr[5,9,4]}",incorrect,2022-03-26 20:13:44.076684
551,3,18,2,14.139.98.164,FPGAworks{87878787},incorrect,2022-03-26 20:13:46.099092
552,3,18,2,14.139.98.164,FPGAworks{UARTW},incorrect,2022-03-26 20:17:07.246484
553,3,18,2,14.139.98.164,FPGAworks{WUART},incorrect,2022-03-26 20:17:14.437595
554,3,18,2,14.139.98.164,FPGAworks{W},incorrect,2022-03-26 20:21:21.191558
555,3,18,2,14.139.98.164,FPGAworks{WWWWWWWWWW},incorrect,2022-03-26 20:21:29.843103
556,9,7,3,14.139.98.164,FPGAworks{2972},incorrect,2022-03-26 20:21:48.811428
557,3,18,2,14.139.98.164,FPGAworks{57575757575757575757},incorrect,2022-03-26 20:21:53.417634
558,9,7,3,14.139.98.164,FPGAworks{2970},incorrect,2022-03-26 20:22:40.990073
559,3,18,2,14.139.98.164,FPGAworks{57575757575757575757},incorrect,2022-03-26 20:22:45.449588
560,3,18,2,14.139.98.164,FPGAworks{5710},incorrect,2022-03-26 20:22:50.944906
561,9,7,3,14.139.98.164,FPGAworks{29702972},incorrect,2022-03-26 20:22:55.581097
562,3,18,2,14.139.98.164,FPGAworks{1057},incorrect,2022-03-26 20:22:56.127075
563,9,7,3,14.139.98.164,FPGAworks{29722970},incorrect,2022-03-26 20:23:01.348724
564,3,18,2,14.139.98.164,FPGAworks{010101110001000},incorrect,2022-03-26 20:23:09.893615
565,3,18,2,14.139.98.164,FPGAworks{0101011100010000},incorrect,2022-03-26 20:23:19.773042
566,3,18,2,14.139.98.164,FPGAworks{0001000001010111},incorrect,2022-03-26 20:23:32.920141
567,6,24,4,14.139.98.164,FPGAworks{0000000000001000},incorrect,2022-03-26 20:31:30.700102
568,9,23,5,14.139.98.164,FPGAworks{1101011010001101},incorrect,2022-03-26 20:35:05.650029
569,9,23,5,14.139.98.164,FPGAworks{1011010101101011},correct,2022-03-26 20:36:28.213444
570,9,7,3,14.139.98.164,FPGAworks{0972},incorrect,2022-03-26 20:43:17.273870
571,3,18,2,14.139.98.164,FPGAworks{7610},incorrect,2022-03-26 20:55:52.660499
572,3,18,2,14.139.98.164,FPGAworks{0111011000010000},incorrect,2022-03-26 20:56:04.967586
573,3,18,2,14.139.98.164,FPGAworks{7he_us6_uart_f10g},correct,2022-03-26 20:56:53.310990
574,4,2,1,14.139.98.164,FPGAworks{101001111010010},incorrect,2022-03-26 21:36:24.739868
575,5,15,8,14.139.98.164,"FPGAworks{LFSR[1,0,1,0,0,1,0,0,1,0,0,1]}",incorrect,2022-03-26 21:54:57.599216
576,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3]}",incorrect,2022-03-26 21:55:22.792763
577,5,15,8,14.139.98.164,FPGAworks{LFSR[11]},incorrect,2022-03-26 21:55:56.925958
578,4,2,1,14.139.98.164,FPGAworks{1101010010},incorrect,2022-03-26 21:56:00.943066
579,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3,0]}",incorrect,2022-03-26 21:56:21.836130
580,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3]}",incorrect,2022-03-26 21:56:27.567773
581,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3,0]}",incorrect,2022-03-26 21:56:39.715880
582,5,15,8,14.139.98.164,"FPGAworks{FIFO[11,9,6,3,0]}",incorrect,2022-03-26 21:57:36.862590
583,5,15,8,14.139.98.164,"FPGAworks{LFSR[0,3,6,9,11]}",incorrect,2022-03-26 21:58:34.868976
584,5,15,8,14.139.98.164,"FPGAworks{LFSR[3,6,9,11]}",incorrect,2022-03-26 21:58:40.955961
585,5,15,8,14.139.98.164,"FPGAworks{LFSR[3,6,9,11]}",incorrect,2022-03-26 21:58:45.285650
586,5,15,8,14.139.98.164,FPGAworks{LFSR[11]},incorrect,2022-03-26 21:59:39.861111
587,4,6,1,14.139.98.164,FPGAworks{0000001101010010},correct,2022-03-26 22:00:21.813223
588,5,15,8,14.139.98.164,"FPGAworks{LFSR[8,7,6,3,2,1,0]}",incorrect,2022-03-26 22:00:33.730745
589,5,15,8,14.139.98.164,"FPGAworks{LFSR[8,7,6,3,2,1]}",incorrect,2022-03-26 22:00:38.143868
590,5,15,8,14.139.98.164,"FPGAworks{LFSR[8,7,5,4,3,2]}",incorrect,2022-03-26 22:02:04.696029
591,5,15,8,14.139.98.164,"FPGAworks{LFSR[8,7,6,3,2,1,0]}",incorrect,2022-03-26 22:02:28.563580
592,5,15,8,14.139.98.164,"FPGAworks{LFSR[8,7,6,3,2,1]}",incorrect,2022-03-26 22:02:32.341469
593,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3,0]}",incorrect,2022-03-26 22:04:42.450559
594,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3]}",incorrect,2022-03-26 22:04:46.729993
595,5,19,8,14.139.98.164,"FPGAworks{Recurrence[11,9,6,3]}",incorrect,2022-03-26 22:10:49.466742
596,5,19,8,14.139.98.164,"FPGAworks{Recurrence[11,9,6,3,0]}",incorrect,2022-03-26 22:10:53.444312
597,5,19,8,14.139.98.164,"FPGAworks{Recurrence[0,3,6,9,11]}",incorrect,2022-03-26 22:11:01.076588
598,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3]}",incorrect,2022-03-26 22:11:38.106322
599,5,19,8,14.139.98.164,"FPGAworks{Recurrence[3,6,9,11]}",incorrect,2022-03-26 22:15:17.190751
600,5,19,8,14.139.98.164,"FPGAworks{Recurrence[9,6,3]}",incorrect,2022-03-26 22:15:52.466518
601,4,10,4,14.139.98.164,FPGAworks{0000001101010010},correct,2022-03-26 22:17:29.521808
602,5,18,2,14.139.98.164,"FPGAworks{LFSR[4101,4099,4098,4092,4090,4084,4081,19,17,14,13,12,11,10,9,7,6,5,4,3,2,1,0]}",incorrect,2022-03-26 22:30:56.217914
603,5,18,2,14.139.98.164,"FPGAworks{LFSR[4101,4099,4098,4092,4090,4084,4081,19,17,14,13,12,11,10,9,7,6,5,4,3,2,1,0]}",incorrect,2022-03-26 22:31:01.607903
604,4,23,5,14.139.98.164,FPGAworks{0101001011010000},incorrect,2022-03-26 22:35:36.737835
605,4,23,5,14.139.98.164,FPGAworks{0000001001010000},incorrect,2022-03-26 22:37:05.572645
606,4,23,5,14.139.98.164,FPGAworks{0000001001010010},incorrect,2022-03-26 22:37:28.362012
607,4,23,5,14.139.98.164,FPGAworks{0000001011010000},incorrect,2022-03-26 22:37:49.239698
608,4,23,5,14.139.98.164,FPGAworks{0000001011010010},incorrect,2022-03-26 22:38:05.196332
609,4,23,5,14.139.98.164,FPGAworks{0000001101010000},incorrect,2022-03-26 22:38:26.115544
610,4,23,5,14.139.98.164,FPGAworks{0000001101010010},correct,2022-03-26 22:38:36.261355
611,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3]}",incorrect,2022-03-27 00:34:15.724954
612,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3],0}",incorrect,2022-03-27 00:34:20.531991
613,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3,0]}",incorrect,2022-03-27 00:34:25.833645
614,5,15,8,14.139.98.164,"FPGAworks{LFSR[1,1,9,6,3,0]}",incorrect,2022-03-27 00:34:34.093572
615,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3,0]}",incorrect,2022-03-27 00:34:38.993994
616,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3]}",incorrect,2022-03-27 00:34:46.632858
617,5,15,8,14.139.98.164,"FPGAworks{LFSR[11,9,6,3]}",incorrect,2022-03-27 00:34:56.614980
618,5,15,8,14.139.98.164,"FPGAworks{LFSR[1,0,1,0,0,1,0,0,1,0,0,0]}",incorrect,2022-03-27 00:36:13.085276
619,5,15,8,14.139.98.164,"FPGAworks{LFSR[1,0,1,0,0,1,0,0,1,0,0]}",incorrect,2022-03-27 00:36:16.353082
620,5,15,8,14.139.98.164,"FPGAworks{LFSR[1,0,1,0,0,1,0,0,1,0,0,1]}",incorrect,2022-03-27 00:36:21.329034
621,7,15,8,14.139.98.164,FPGAworks{01101010},incorrect,2022-03-27 01:54:46.968947
622,7,15,8,14.139.98.164,FPGAworks{V},incorrect,2022-03-27 01:54:58.740333
623,7,15,8,14.139.98.164,FPGAworks{v},incorrect,2022-03-27 01:55:03.030715
624,7,15,8,14.139.98.164,FPGAworks{j},incorrect,2022-03-27 01:55:27.479798
625,7,15,8,14.139.98.164,FPGAworks{v},incorrect,2022-03-27 01:56:04.900253
626,7,15,8,14.139.98.164,FPGAworks{V},incorrect,2022-03-27 01:56:08.741118
627,7,19,8,14.139.98.164,FPGAworks{verilog},incorrect,2022-03-27 01:57:09.013699
628,7,19,8,14.139.98.164,FPGAworks{Verilog},incorrect,2022-03-27 01:57:14.636601
629,7,19,8,14.139.98.164,FPGAworks{VERILOG},incorrect,2022-03-27 01:57:18.803542
630,7,19,8,14.139.98.164,FPGAworks{vvvvvvvvvvvvvvvv},incorrect,2022-03-27 02:03:50.034089
631,7,19,8,14.139.98.164,FPGAworks{VVVVVVVVVVVVVVVV},incorrect,2022-03-27 02:03:58.252681
632,7,19,8,14.139.98.164,FPGAworks{JJJJJJJJJJJJJJJJJ},incorrect,2022-03-27 02:04:04.771813
633,7,19,8,14.139.98.164,FPGAworks{jjjjjjjjjjjjjjjj},incorrect,2022-03-27 02:04:11.635192
634,4,1,10,14.139.98.164,FPGAworks{1010101010101010},incorrect,2022-03-27 05:03:16.820371
