$date
	Sun Aug 09 16:16:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out6 $end
$var wire 1 " out5 $end
$var wire 1 # out4 $end
$var wire 1 $ out3 $end
$var wire 1 % out2 $end
$var wire 1 & out1 $end
$var reg 1 ' a1 $end
$var reg 1 ( a2 $end
$var reg 1 ) a3 $end
$var reg 1 * a4 $end
$var reg 1 + a5 $end
$var reg 1 , a6 $end
$var reg 1 - a7 $end
$var reg 1 . a8 $end
$var reg 1 / a9 $end
$var reg 1 0 p1 $end
$var reg 1 1 p2 $end
$var reg 1 2 p3 $end
$var reg 1 3 p4 $end
$var reg 1 4 p5 $end
$var reg 1 5 p6 $end
$var reg 1 6 p7 $end
$var reg 1 7 p8 $end
$var reg 1 8 p9 $end
$scope module CA $end
$var wire 1 9 A1 $end
$var wire 1 : A2 $end
$var wire 1 ; A3 $end
$var wire 1 < N1 $end
$var wire 1 = N2 $end
$var wire 1 & Y $end
$var wire 1 1 inM $end
$var wire 1 2 inS $end
$var wire 1 0 inW $end
$upscope $end
$scope module CB $end
$var wire 1 > N1 $end
$var wire 1 ? N2 $end
$var wire 1 @ N3 $end
$var wire 1 A O1 $end
$var wire 1 B O2 $end
$var wire 1 C O3 $end
$var wire 1 D O4 $end
$var wire 1 E O5 $end
$var wire 1 % Y $end
$var wire 1 4 inM $end
$var wire 1 5 inS $end
$var wire 1 3 inW $end
$upscope $end
$scope module CC $end
$var wire 1 F A1 $end
$var wire 1 G A2 $end
$var wire 1 H N1 $end
$var wire 1 $ Y $end
$var wire 1 7 inM $end
$var wire 1 8 inS $end
$var wire 1 6 inW $end
$upscope $end
$scope module CD $end
$var wire 1 I A1 $end
$var wire 1 J A2 $end
$var wire 1 K A3 $end
$var wire 1 L N1 $end
$var wire 1 M N2 $end
$var wire 1 # Y $end
$var wire 1 ( inM $end
$var wire 1 ) inS $end
$var wire 1 ' inW $end
$upscope $end
$scope module CE $end
$var wire 1 N N1 $end
$var wire 1 O N2 $end
$var wire 1 P N3 $end
$var wire 1 Q O1 $end
$var wire 1 R O2 $end
$var wire 1 S O3 $end
$var wire 1 T O4 $end
$var wire 1 U O5 $end
$var wire 1 " Y $end
$var wire 1 + inM $end
$var wire 1 , inS $end
$var wire 1 * inW $end
$upscope $end
$scope module CF $end
$var wire 1 ! Y $end
$var wire 1 . inM $end
$var wire 1 / inS $end
$var wire 1 - inW $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
1=
1<
0;
0:
09
x8
x7
x6
x5
x4
x3
02
01
00
x/
x.
x-
x,
x+
x*
x)
x(
x'
0&
x%
x$
x#
x"
x!
$end
#1
1&
19
12
#2
0&
09
0=
02
11
#3
1&
1:
12
#4
0&
1=
0:
0<
02
01
10
#5
12
#6
0=
02
11
#7
1&
1;
12
#8
0%
1B
1@
1E
1?
1C
1D
1>
0A
05
04
03
#9
1%
0@
1A
15
#10
0%
1@
0B
0?
05
14
#11
1%
0@
1B
15
#12
0%
1@
1?
0C
1D
0>
05
04
13
#13
0%
0D
0@
1C
15
#14
1@
0E
0?
1D
05
14
#15
1%
0@
1E
15
#16
0$
0F
0G
1H
08
07
06
#17
1$
1F
18
#18
0$
0F
08
17
#19
1$
1F
1G
18
#20
0$
0F
0G
0H
08
07
16
#21
18
#22
08
17
#23
1$
1G
18
#24
0#
0I
1M
0J
1L
0K
0)
0(
0'
#25
1#
1I
1)
#26
0#
0I
0M
0)
1(
#27
1#
1J
1)
#28
0#
1M
0J
0L
0)
0(
1'
#29
1)
#30
0M
0)
1(
#31
1#
1K
1)
#32
0"
1R
1P
1U
1O
1S
1T
1N
0Q
0,
0+
0*
#33
1"
0P
1Q
1,
#34
0"
1P
0R
0O
0,
1+
#35
1"
0P
1R
1,
#36
0"
1P
1O
0S
1T
0N
0,
0+
1*
#37
0"
0T
0P
1S
1,
#38
1P
0U
0O
1T
0,
1+
#39
1"
0P
1U
1,
#40
0!
0/
0.
0-
#41
1!
1/
#42
0!
0/
1.
#43
1!
1/
#44
0!
0/
0.
1-
#45
1/
#46
0/
1.
#47
1!
1/
#48
