<stg><name>threshold</name>


<trans_list>

<trans id="11" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %over_thresh_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="over_thresh_loc"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:2 %call_ln0 = call void @threshold_Pipeline_VITIS_LOOP_58_1, i3 %appear, i32 %over_thresh_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="32">
<![CDATA[
entry:2 %call_ln0 = call void @threshold_Pipeline_VITIS_LOOP_58_1, i3 %appear, i32 %over_thresh_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="7" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Out_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:3 %over_thresh_loc_load = load i32 %over_thresh_loc

]]></Node>
<StgValue><ssdm name="over_thresh_loc_load"/></StgValue>
</operation>

<operation id="9" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Out_r, i32 %over_thresh_loc_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0">
<![CDATA[
entry:5 %ret_ln64 = ret

]]></Node>
<StgValue><ssdm name="ret_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="13" name="appear" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="appear"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="14" name="Out_r" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="Out_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="16" from="StgValue_15" to="over_thresh_loc" fromId="15" toId="4">
</dataflow>
<dataflow id="18" from="threshold_Pipeline_VITIS_LOOP_58_1" to="call_ln0" fromId="17" toId="5">
</dataflow>
<dataflow id="19" from="appear" to="call_ln0" fromId="13" toId="5">
</dataflow>
<dataflow id="20" from="over_thresh_loc" to="call_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="21" from="threshold_Pipeline_VITIS_LOOP_58_1" to="call_ln0" fromId="17" toId="6">
</dataflow>
<dataflow id="22" from="appear" to="call_ln0" fromId="13" toId="6">
</dataflow>
<dataflow id="23" from="over_thresh_loc" to="call_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="25" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="24" toId="7">
</dataflow>
<dataflow id="26" from="Out_r" to="specinterface_ln0" fromId="14" toId="7">
</dataflow>
<dataflow id="28" from="empty_0" to="specinterface_ln0" fromId="27" toId="7">
</dataflow>
<dataflow id="30" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="7">
</dataflow>
<dataflow id="31" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="7">
</dataflow>
<dataflow id="33" from="empty" to="specinterface_ln0" fromId="32" toId="7">
</dataflow>
<dataflow id="34" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="7">
</dataflow>
<dataflow id="35" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="7">
</dataflow>
<dataflow id="36" from="empty" to="specinterface_ln0" fromId="32" toId="7">
</dataflow>
<dataflow id="37" from="empty" to="specinterface_ln0" fromId="32" toId="7">
</dataflow>
<dataflow id="38" from="empty" to="specinterface_ln0" fromId="32" toId="7">
</dataflow>
<dataflow id="39" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="7">
</dataflow>
<dataflow id="40" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="7">
</dataflow>
<dataflow id="41" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="7">
</dataflow>
<dataflow id="42" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="7">
</dataflow>
<dataflow id="43" from="empty" to="specinterface_ln0" fromId="32" toId="7">
</dataflow>
<dataflow id="44" from="empty" to="specinterface_ln0" fromId="32" toId="7">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="7">
</dataflow>
<dataflow id="48" from="over_thresh_loc" to="over_thresh_loc_load" fromId="4" toId="8">
</dataflow>
<dataflow id="50" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln174" fromId="49" toId="9">
</dataflow>
<dataflow id="51" from="Out_r" to="write_ln174" fromId="14" toId="9">
</dataflow>
<dataflow id="52" from="over_thresh_loc_load" to="write_ln174" fromId="8" toId="9">
</dataflow>
</dataflows>


</stg>
