// Seed: 3955953404
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri id_5,
    output tri id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wor id_9
);
  assign id_3 = id_9;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd56
) (
    input wor _id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    output tri0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri1 id_10,
    input supply0 id_11,
    input tri id_12,
    input tri1 id_13,
    output tri id_14
);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_14,
      id_5,
      id_14,
      id_6,
      id_14,
      id_4,
      id_2
  );
  logic [id_0 : id_0] id_16;
endmodule
