[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMH6702MF production of TEXAS INSTRUMENTS from the text:1M 10M 100M\nFrequency (Hz)-105-100-95-90-85-80-75-70-65-60-40HD (dBc)-55-50-45\nHD2, RL = 1 k:\nHD3, RL = 1 k:HD2, RL = 100 :\nHD3, RL = 100 :\n1M 10M 100M 1G\nFrequency (Hz)-7-6-5-4-3-2-101Gain (dB)\n-430-380-330-280-230-180-130-80-30Phase \n(°)AV = -1\nAV = -10AV = -4AV = -2\nPHASEGAIN\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMH6702\nSNOSA03H –NOVEMBER 2002 –REVISED MAY 2016\nLMH6702 1.7-GHz Ultra-Low Distortion Wideband OpAmp\n11Features\n1VS=±5V,TA=25°C,AV=2V/V, RL=100Ω,\nVOUT=2VPP,Typical Unless Noted:\n•2ndand3rdHarmonics (5MHz, SOT-23) −100/−96\ndBc\n•−3-dB Bandwidth (VOUT=0.5VPP)1.7GHz\n•Low Noise 1.83 nV/√Hz\n•Fast Settling to0.1% 13.4 ns\n•Fast Slew Rate 3100 V/μs\n•Supply Current 12.5 mA\n•Output Current 80mA\n•Low Intermodulation Distortion (75MHz)−67dBc\n•Improved Replacement forCLC409 andCLC449\n2Applications\n•Flash A-DDriver\n•D-ATransimpedance Buffer\n•Wide Dynamic Range IFAmp\n•Radar andCommunication Receivers\n•Line Driver\n•High Resolution Video3Description\nThe LMH6702 isavery wideband, DC-coupled\nmonolithic operational amplifier designed specifically\nforwide dynamic range systems requiring exceptional\nsignal fidelity. Benefitting from current feedback\narchitecture, theLMH6702 offers unity gain stability at\nexceptional speed without need for external\ncompensation.\nWith its720-MHz bandwidth (AV=2V/V, VO=2VPP),\n10-bit distortion levels through 60-MHz (RL=100Ω),\n1.83-nV/ √Hzinput referred noise and12.5-mA supply\ncurrent, theLMH6702 istheideal driver orbuffer for\nhigh-speed flash A-DandD-Aconverters.\nWide dynamic range systems such asradar and\ncommunication receivers that require awideband\namplifier offering exceptional signal purity willfindthe\nlow input referred noise and low harmonic and\nintermodulation distortion ofthe LMH6702 an\nattractive high speed solution.\nThe LMH6702 isconstructed using VIP10 ™\ncomplimentary bipolar process and proven current\nfeedback architecture. The LMH6702 isavailable in\nSOIC andSOT-23 packages.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMH6702SOIC (8) 4.90 mm×3.91 mm\nSOT-23 (5) 2.90 mm×1.60 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nInverting Frequency Response\nHarmonic Distortion vsLoad andFrequency\n2LMH6702\nSNOSA03H –NOVEMBER 2002 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Feature Description ................................................. 117.3 Device Functional Modes ........................................ 12\n8Application andImplementation ........................ 13\n8.1 Application Information ............................................ 13\n8.2 Typical Application ................................................. 13\n9Power Supply Recommendations ...................... 15\n10Layout ................................................................... 15\n10.1 Layout Guidelines ................................................. 15\n10.2 Layout Example .................................................... 16\n11Device andDocumentation Support ................. 17\n11.1 Documentation Support ....................................... 17\n11.2 Community Resources .......................................... 17\n11.3 Trademarks ........................................................... 17\n11.4 Electrostatic Discharge Caution ............................ 17\n11.5 Glossary ................................................................ 17\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 17\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision G(October 2014) toRevision H Page\n•Updated Thermal Information ................................................................................................................................................. 4\n•Changed non-inverting input bias (with notestconditions) current maximum value from ±15µAto–15µA........................ 6\n•Changed non-inverting input bias (-40≤TJ≤85)current maximum value from ±21µAto–21µA...................................... 6\n•Added Community Resources section ................................................................................................................................. 17\nChanges from Revision F(March 2013) toRevision G Page\n•Added, updated, orrenamed thefollowing sections: Device Information ;Specifications; Application and\nImplementation ;Power Supply Recommendations ;Layout ;Device andDocumentation Support ;Mechanical,\nPackaging, andOrdering Information .................................................................................................................................... 1\n•Changed ±5Vto±4VinRecommended Operating Conditions ............................................................................................ 4\nChanges from Revision E(March 2013) toRevision F Page\n•Changed layout ofNational Data Sheet toTIformat ............................................................................................................. 1\nV+1\n2\n3\n4 5678N/C\n-IN\n+IN\nV-N/C\nOUT\nN/C-\n+\nOUT\nV-\n+INV+\n-IN+-1\n2\n35\n4\n3LMH6702\nwww.ti.com SNOSA03H –NOVEMBER 2002 –REVISED MAY 2016\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nDBV Package\n5-Pin SOT-23\nTopViewDPackage\n8-Pin SOIC\nTopView\nNC:Nointernal connection\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAMENUMBER\nD DBV\n-IN 2 4 I Inverting input voltage\n+IN 3 3 I Non-inverting input voltage\nN/C 1,5,8 – – Noconnection\nOUT 6 1 O Output\nV- 4 2 I Negative supply\nV+ 7 5 I Positive supply\n4LMH6702\nSNOSA03H –NOVEMBER 2002 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, please contact theTISales Office/ Distributors foravailability andspecifications.\n(3) Themaximum output current (IOUT)isdetermined bydevice power dissipation limitations.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nVS ±6.75 V\nIOUT See(3)\nCommon mode input voltage V−toV+V\nMaximum junction temperature 150 °C\nStorage temperature −65 150 °C\nSoldering informationInfrared orconvection (20s) 235 °C\nWave soldering (10s) 260 °C\n(1) Human body model: 1.5kΩinseries with 100pF.JEDEC document JEP155 states that2000-V HBM allows safe manufacturing with a\nstandard ESD control process. Manufacturing with less than 2000-V HBM ispossible with thenecessary precautions. Pins listed as\n±2000 Vmay actually have higher performance.\n(2) Machine model: 0Ωinseries with 200pF.JEDEC document JEP157 states that200-V MMallows safe manufacturing with astandard\nESD control process. Manufacturing with less than 200-V MMispossible with thenecessary precautions. Pins listed as±200Vmay\nactually have higher performance.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nMachine Model (MM), perJEDEC specification JESD22-C101, allpins(2)±200\n(1) Absolute Maximum Ratings indicate limits beyond which damage tothedevice may occur. Operating Ratings indicate conditions for\nwhich thedevice isintended tobefunctional, butspecific performance isnotensured. Forensured specifications, seetheElectrical\nCharacteristics tables.6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nOperating temperature −40 85 °C\nNominal supply voltage ±4 ±6 V\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport (SPRA953 ).6.4 Thermal Information\nTHERMAL METRIC(1)LMH6702\nUNIT DBV (SOT-23) D(SOIC)\n5PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 182 133 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 139 79 °C/W\nRθJB Junction-to-board thermal resistance 40 73 °C/W\nψJT Junction-to-top characterization parameter 28 28 °C/W\nψJB Junction-to-board characterization parameter 40 73 °C/W\n5LMH6702\nwww.ti.com SNOSA03H –NOVEMBER 2002 –REVISED MAY 2016\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments Incorporated(1) Electrical Table values apply only forfactory testing conditions atthetemperature indicated. Factory testing conditions result invery\nlimited self-heating ofthedevice such thatTJ=TA.Noguarantee ofparametric performance isindicated intheelectrical tables under\nconditions ofinternal self-heating where TJ>TA.Min/Max ratings arebased onproduction testing unless otherwise specified.\n(2) Alllimits areensured bytesting orstatistical analysis.\n(3) Typical numbers arethemost likely parametric norm.\n(4) Slew Rate istheaverage oftherising andfalling edges.\n(5) Harmonic distortion isstrongly influenced bypackage type (SOT-23 orSOIC). See Application Note section under Harmonic Distortion\nformore information.6.5 Electrical Characteristics\natAV=2,VS=±5V,RL=100Ω,RF=237Ω(unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS MIN(2)TYP(3)MAX(2)UNIT\nFREQUENCY DOMAIN PERFORMANCE\nSSBW SM\n-3-dB BandwidthVOUT=0.5VPP 1700\nMHzSSBW LG VOUT=2VPP 720\nLSBW LG VOUT=4VPP 480\nSSBW HG VOUT=2VPP,AV=+10 140\nGF0.1dB 0.1-dB gain flatness VOUT=2VPP 120 MHz\nLPD Linear phase deviation DCto100MHz 0.09 deg\nDG Differential gainRL=150Ω,3.58 MHz 0.024%\nRL=150Ω,4.43 MHz 0.021%\nDP Differential phaseRL=150Ω,3.58 MHz 0.004\ndeg\nRL=150Ω,4.43 MHz 0.007\nTIME DOMAIN RESPONSE\ntR Rise time2-VStep, TRS 0.87\nns\n2-VStep, TRL 0.77\ntF Falltime6-VStep, TRS 1.70\nns\n6-VStep, TRL 1.70\nOS Overshoot 2-VStep 0%\nSR Slew rate 6VPP,40% to60%(4)3100 V/µs\nTs Settling time to0.1% 2-VStep 13.4 ns\nDISTORTION AND NOISE RESPONSE\nHD2L\n2ndHarmonic distortion2VPP,5MHz(5)(SOT-23) −100\ndBc\n2VPP,5MHz(5)(SOIC) −87\nHD22VPP,20MHz(5)(SOT-23) −79\ndBc\n2VPP,20MHz(5)(SOIC) −72\nHD2H2VPP,60MHz(5)(SOT-23) −63\ndBc\n2VPP,60MHz(5)(SOIC) −64\nHD3L\n3rdHarmonic distortion2VPP,5MHz(5)(SOT-23) −96\ndBc\n2VPP,5MHz(5)(SOIC) −98\nHD32VPP,20MHz(5)(SOT-23) −88\ndBc\n2VPP,20MHz(5)(SOIC) −82\nHD3H2VPP,60MHz(5)(SOT-23) −70\ndBc\n2VPP,60MHz(5)(SOIC) −65\nOIM3 IMD 75MHz, PO=10dBm/ tone −67 dBc\nVN Input referred voltage noise >1MHz 1.83 nV/√Hz\nINInput referred inverting\nnoise current>1MHz18.5 pA/√Hz\nINNInput referred non-inverting\nnoise current>1MHz3.0 pA/√Hz\nSNF Total input noise floor >1MHz −158 dBm 1Hz\nINV Total integrated input noise 1MHz to150MHz 35 µV\n6LMH6702\nSNOSA03H –NOVEMBER 2002 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\natAV=2,VS=±5V,RL=100Ω,RF=237Ω(unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS MIN(2)TYP(3)MAX(2)UNIT\n(6) Drift determined bydividing thechange inparameter attemperature extremes bythetotal temperature change.\n(7) Negative input current implies current flowing outofthedevice.STATIC, DCPERFORMANCE\nVIO Input offset voltage±1.0 ±4.5\nmV\n-40≤TJ≤85 ±6.0\nDVIOInput offset voltage average\ndriftSee(6)−13 µV/°C\nIBN Input bias current Non-Inverting(7)−6 –15\nµA\n-40≤TJ≤85 –21\nDIBNInput bias current average\ndriftNon-Inverting(6)+40 nA/°C\nIBI Input bias current Inverting(7)−8 ±30\nµA\n-40≤TJ≤85 ±34\nDIBIInput bias current average\ndriftInverting(6)−10 nA/°C\nPSRR Power supply rejection ratio DC47 52\ndB\n-40≤TJ≤85 45\nCMRRCommon mode rejection\nrationDC45 48\ndB\n-40≤TJ≤85 44\nICC Supply current RL=∞11.0 12.5 16.1\nmA\n-40≤TJ≤85 10.0 17.5\nMISCELLANEOUS PERFORMANCE\nRIN Input resistance Non-Inverting 1.4 MΩ\nCIN Input capacitance Non-Inverting 1.6 pF\nROUT Output resistance Closed Loop 30 mΩ\nVOL Output voltage range RL=100Ω±3.3 ±3.5\nV\n-40≤TJ≤85 ±3.2\nCMIR Input voltage range Common Mode ±1.9 ±2.2 V\nIO Output current 50 80 mA\n0 100M 200M 300M 400M 500M-7-6-5-4-3-2-101Gain (dB)\nFrequency (Hz)GAIN\nPHASE\n50 :1 k:\n100 :-250-200-150-100-50050100150Phase \n(°)\n50 :\n02 4 6 8 10 14\nTime (ns)-1.5-1-0.500.511.5VOUT\n (V)\n12AV = -2AV = +2\n0 200M 400M 600M 800M 1G-7-6-5-4-3-2-101Gain (dB)\nFrequency (Hz)GAIN\nPHASE\n1 k:100 :\n100 :\n-250-200-150-100-50050100150Phase \n(°)\n50 :1 k:50 :\n10M 100M 1G 10G\nFrequency (Hz)-9-8-7-6-5-4-3-2-101Gain (dB)\n-270-216-162-108-540Phase \n(°)GAIN\nPHASE\n1M 10M 100M 1G\nFrequency (Hz)-7-6-5-4-3-2-101Gain (dB)AV = +1\nAV = +2\nAV = +10AV = +4GAIN\nPHASE\nAV = +2AV = +4\nAV = +1\n-250-200-150-100-50050100150Phase \n(°)\n1M 10M 100M 1G\nFrequency (Hz)-7-6-5-4-3-2-101Gain (dB)\n-430-380-330-280-230-180-130-80-30Phase \n(°)AV = -1\nAV = -10AV = -4AV = -2\nPHASEGAIN\n7LMH6702\nwww.ti.com SNOSA03H –NOVEMBER 2002 –REVISED MAY 2016\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments Incorporated6.6 Typical Characteristics\nTA=25°C,VS=±5V,RL=100Ω,Rf=237Ω(unless otherwise noted)\nV0=2Vpp RL=100Ω RF=237Ω\nFigure 1.Non-Inverting Frequency ResponseVOUT=2VPP RF=237Ω RL=100Ω\nFigure 2.Inverting Frequency Response\nVOUT=0.5VPP AV=2 RF=232Ω\nFigure 3.Small Signal BandwidthAV=2 VO=2VPP RF=237Ω\nFigure 4.Frequency Response forVarious RLs,AV=2\nAV=4 VO=2VPP RF=237Ω\nFigure 5.Frequency Response forVarious RLs,AV=4VO=2VPP RL=100Ω\nFigure 6.Step Response, 2VPP\n1 10 100 1k 10k\nCL (pF)0102030405060708090100R\nS \n(:)\n0510152025Settling Time \n(ns\n)\nRS0.05% SETTLING\n0.1% SETTLING\n-10-5 0 5 10 15 20\nPOUT (dBm)-110-100-90-80-70-60-50HD (dBc)60MHz\n5MHz10MHz20MHz\n-5 -3 -1 1 3 5-110-100-90-70-50-40PS (dBc)\nTest Tone Power at 50 : Load (dBm)25 MHz50 MHz75 MHz\n-60\n-80\n1M 10M 100M\nFrequency (Hz)-105-100-95-90-85-80-75-70-65-60-40HD (dBc)-55-50-45\nHD2, RL = 1 k:\nHD3, RL = 1 k:HD2, RL = 100 :\nHD3, RL = 100 :\n0 10 20 30 40 50 60-4-3-2-10134VOUT\n (V)\nTime (ns)2\n1 10 100 1k\nTime (ns)0.0010.010.11Settling Error (%)\n8LMH6702\nSNOSA03H –NOVEMBER 2002 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C,VS=±5V,RL=100Ω,Rf=237Ω(unless otherwise noted)\nAV=2 VOUT=6VPP RL=100Ω\nFigure 7.Step Response, 6VPPRL=100Ω\nFigure 8.Percent Settling vsTime\n2VPP AV=2 RF=237Ω\nFigure 9.Harmonic Distortion vsLoad andFrequency\n(SOIC Package)AV=2 RL=100Ω RF=237Ω\nFigure 10.2Tone 3rdOrder Spurious Level\n(SOIC Package)\nAV=-1 RL=1kΩ\nFigure 11.RSandSettling Time vsCLAV=2 RF=237Ω RL=100Ω\nFigure 12.HD2 vsOutput Power (Across 100Ω)\n(SOIC Package)\n01020304070CMRR/PSRR (dB)5060\n-55-45-35-25-1515\n-5520 \nLog \n(R\nO)\n1k 10k 100k 1M 10M\nFrequency (Hz)100M+ PSRR\n- PSRR\nROCMRR\n1101000\n100 1k 10k 100k 1M\nFREQUENCY (Hz)100\n10MINVERTING CURRENT\nVOLTAGENON-INVERTING\n CURRENTNOISE VOLTAGE (nV/ Hz)\nNOISE CURRENT (pA/ Hz)\n-40 -15 10 35 60 85 110 135-10-8-4-202\n-6810IBI\n (µA)\nTEMPERATURE (°C)UNIT 1UNIT 3\nUNIT 246\n-40 -15 10 35 60 85 110 135-12-11-10-9-8-7-6-5-4IBN\n (µA)\nTEMPERATURE (°C)UNIT 1UNIT 3\nUNIT 2\n-40 -15 10 35 60 85 110 135-4-3.5-2.5-2-1.5-1\n-30.5VOS\n (mV)\nTEMPERATURE (°C)UNIT 1\nUNIT 3UNIT 2-0.50\n-10-5 0 5 10 15 20\nPOUT (dBm)-120-110-90-80-70-60-50HD (dBc)60 MHz\n5 MHz10 MHz20 MHz\n-100\n9LMH6702\nwww.ti.com SNOSA03H –NOVEMBER 2002 –REVISED MAY 2016\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C,VS=±5V,RL=100Ω,Rf=237Ω(unless otherwise noted)\nAV=2 RF=237Ω RL=100Ω\nFigure 13.HD3 vsOutput Power (Across 100Ω)\n(SOIC Package)Figure 14.Input Offset for3Representative Units\nFigure 15.Inverting Input Bias\nfor3Representative UnitsFigure 16.Non-Inverting Input Bias for3Representative\nUnits\nFigure 17.NoiseVS=±5V RL=100Ω\nFigure 18.CMRR, PSRR, ROUT\n-1.5 1.5\nVOUT (V)-0.03-0.02-0.0100.010.020.03DP \n(°)\nDGDP\n00.61.2-0.009-0.006-0.00300.0030.0060.009DG (%)\n-1.2-0.6-0.9-0.3 0.3 0.9\n-1.5 1.5\nVOUT (V)-0.03-0.02-0.0100.010.020.03DG (%)\nDGDP\n00.61.2 -0.6-1.2\nDP \n(°)\n-0.006-0.004-0.00200.0020.0040.006\n0.3 0.9-0.3-0.9\n10k 1M 10M 100M 1G\nFrequency (Hz)2030507090100Gain (dB)\n100kMAG\nPHASE\n4080\n60110120\n204080120160180\n60140\n100200220Phase \n(°)\n10LMH6702\nSNOSA03H –NOVEMBER 2002 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C,VS=±5V,RL=100Ω,Rf=237Ω(unless otherwise noted)\nVS=±5V RL=100Ω\nFigure 19.TransimpedanceRF=237Ω RL=150Ω\nFigure 20.DG/DP (NTSC)\nRF=237Ω RL=150Ω\nFigure 21.DG/DP (PAL)\n1 10 100\nFrequency (MHz)-90-80-70-60-50-40-30HD2 (dBc)CPOS & CNEG \nREMOVEDCPOS & CNEG \nINCLUDED\n11LMH6702\nwww.ti.com SNOSA03H –NOVEMBER 2002 –REVISED MAY 2016\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LMH6702 has been optimized forexceptionally low harmonic distortion while driving very demanding\nresistive orcapacitive loads. Generally, when used astheinput amplifier tovery high speed flash ADCs, the\ndistortions introduced bytheconverter willdominate over thelow LMH6702 distortions shown inTypical\nCharacteristics .\n7.2 Feature Description\n7.2.1 Harmonic Distortion\nThe capacitor CSS,shown across thesupplies inFigure 24andFigure 25,iscritical toachieving thelowest 2nd\nharmonic distortion. Forabsolute minimum distortion levels, itisalso advisable tokeep thesupply decoupling\ncurrents (ground connections toCPOS,and CNEG inFigure 24and Figure 25)separate from theground\nconnections tosensitive input circuitry (such asRG,RT,andRINground connections). Splitting theground plane\ninthisfashion and separately routing thehigh frequency current spikes onthedecoupling caps back tothe\npower supply (similar toStar Connection layout technique) ensures minimum coupling back totheinput circuitry\nandresults inbest harmonic distortion response (especially 2ndorder distortion).\nIfthislayout technique hasnotbeen observed onaparticular application board, designer may actually findthat\nsupply decoupling caps could adversely affect HD2 performance byincreasing thecoupling phenomenon already\nmentioned. Figure 22shows actual HD2 data onaboard where theground plane isshared between thesupply\ndecoupling capacitors and therest ofthecircuit. Once these capacitors areremoved, theHD2 distortion levels\nreduce significantly, especially between 10MHz to20MHz, asshown inFigure 22:\nFigure 22.Decoupling Current Adverse Effect onaBoard with Shared Ground Plane\nAtthese extremely lowdistortion levels, thehigh frequency behavior ofdecoupling capacitors themselves could\nbesignificant. Ingeneral, lower value decoupling caps tend tohave higher resonance frequencies making them\nmore effective forhigher frequency regions. Aparticular application board which hasbeen laidoutcorrectly with\nground returns split tominimize coupling, would benefit themost byhaving lowvalue andhigher value capacitors\nparalleled totake advantage oftheeffective bandwidth ofeach andextend lowdistortion frequency range.\nAnother important variable ingetting thehighest fidelity signal from theLMH6702 isthepackage itself. As\nalready noted, coupling between high frequency current transients onsupply lines andthedevice input canlead\ntoexcess harmonic distortion. Animportant source ofthiscoupling isinfactthrough thedevice bonding wires. A\nsmaller package, ingeneral, willhave shorter bonding wires andtherefore lower coupling. This istrueinthecase\noftheSOT-23 compared totheSOIC package where amarked improvement inHDcanbemeasured inthe\nSOT-23 package. Figure 23shows theHDcomparing SOT-23 toSOIC package:\n1 10 100\nFrequency (MHz)-110-105-100-95-90-80-60HD2 (dBc)\nHD3, SOT23HD2, SOIC\nHD2, SOT23\nHD3, SOIC-65\n-70\n-85-75\n12LMH6702\nSNOSA03H –NOVEMBER 2002 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 23.SOIC andSOT-23 Packages Distortion Terms Compared\nThe LMH6702 data sheet shows both SOT-23 andSOIC data inElectrical Characteristics toaidinselecting the\nright package. Typical Characteristics shows SOIC package plots only.\n7.3 Device Functional Modes\n7.3.1 2-Tone 3rdOrder Intermodulation\nFigure 10shows arelatively constant difference between thetestpower level and thespurious level with the\ndifference depending onfrequency. The LMH6702 does notshow anintercept type performance, (where the\nrelative spurious levels change ata2Xrateversus thetesttone powers), duetoaninternal fullpower bandwidth\nenhancement circuit that boosts theperformance astheoutput swing increases while dissipating negligible\nquiescent power under lowoutput power conditions. This feature enhances thedistortion performance and full\npower bandwidth tomatch thatofmuch higher quiescent supply current parts.\n7.3.2 DCAccuracy andNoise\nThe example inEquation 1shows theoutput offset computation equation forthenon-inverting configuration\nusing thetypical bias current andoffset specifications forAV=2:\nOutput Offset:\nVO=(±IBN·RIN±VIO)(1+RF/RG)±IBI·RF\nwhere\n•RINistheequivalent input impedance onthenon-inverting input. (1)\nExample computation forAV=+2,RF=237Ω,RIN=25Ω:\nVO=(±6μA×25Ω±1mV) (1+237/237) ±8μA×237=±4.20 mV (2)\nAgood design, however, should include aworst case calculation using min/max numbers inthedata sheet\ntables, inorder toensure worst case operation.\nFurther improvement intheoutput offset voltage anddriftispossible using thecomposite amplifiers described in\nApplication Note OA--07, Current Feedback OpAmp Applications Circuit Guide (SNOA365 ).The twoinput bias\ncurrents arephysically unrelated inboth magnitude and polarity forthecurrent feedback topology. Itisnot\npossible, therefore, tocancel their effects bymatching thesource impedance forthetwoinputs (asiscommonly\ndone formatched input bias current devices).\nThe total output noise iscomputed inasimilar fashion totheoutput offset voltage. Using theinput noise voltage\nandthetwoinput noise currents, theoutput noise isdeveloped through thesame gain equations foreach term\nbutcombined asthesquare root ofthesum ofsquared contributing elements. See Application Note OA-12,\nNoise Analysis forComlinear Amplifiers (SNOA375 )forafulldiscussion ofnoise calculations forcurrent\nfeedback amplifiers.\n43\n27\n6\nLMH6702VOUT +\n-\nVIN+5V\n-5VCPOS\n6.8µFRG RF.01µF6.8µF\nCNEG\n.01µF\nRT25:0.1µFCSS\nSELECT R T TO \nYIELD DESIRED \nRIN = RT||RGAV = VOUT\nVINRF\nRG=\n43\n27\n6\nLMH6702VOUT +\n-VIN+5V\n-5VCPOS\n6.8µFRGRF.01µF6.8µF\nCNEG\n.01µFRIN0.1µFCSSAV = 1 +RF/RG = VOUT/VIN\n13LMH6702\nwww.ti.com SNOSA03H –NOVEMBER 2002 –REVISED MAY 2016\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LMH6702 achieves itsexcellent pulse and distortion performance byusing thecurrent feedback topology.\nThe loop gain foracurrent feedback opamp, and hence thefrequency response, ispredominantly setbythe\nfeedback resistor value. The LMH6702 isoptimized forusewith a237-Ωfeedback resistor. Using lower values\ncanlead toexcessive ringing inthepulse response while ahigher value willlimit thebandwidth.\n8.2 Typical Application\n8.2.1 Feedback Resistor\nThe LMH6702 achieves itsexcellent pulse and distortion performance byusing thecurrent feedback topology.\nThe loop gain foracurrent feedback opamp, and hence thefrequency response, ispredominantly setbythe\nfeedback resistor value. The LMH6702 isoptimized forusewith a237-Ωfeedback resistor. Using lower values\ncanlead toexcessive ringing inthepulse response while ahigher value willlimit thebandwidth.\nFigure 24.Recommended Non-Inverting Gain Circuit\nFigure 25.Recommended Inverting Gain Circuit\nLMH6702+\n-CINADC\nRS\n14LMH6702\nSNOSA03H –NOVEMBER 2002 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments IncorporatedTypical Application (continued)\n8.2.2 Design Requirements\nThe exceptional performance and uniquely targeted superior technical specifications oftheLMH6702 make ita\nnatural choice forhigh speed data acquisition applications asafront end amplifier driving theinput ofahigh\nperformance ADC. Ofthese specifications, thefollowing canbediscussed inmore detail:\n1.Abandwidth of1.7GHz andrelative insensitivity ofbandwidth toclosed loop gain (characteristic ofCurrent\nFeedback architecture when compared tothetraditional voltage feedback architecture) asshown inFigure 1.\n2.Ultra-low distortion approaching -87dBc atthelower frequencies and exceptional noise performance (see\nFigure 9andFigure 17).\n3.Fast settling inless than 20ns(see Figure 27).\nAstheinput ofanADC could becapacitive innature and could also alternate incapacitance value during a\ntypical acquisition cycle, thedriver amplifier (LMH6702 inthis case) should bedesigned sothat itavoids\ninstability, peaking, orother undesirable artifacts.\nForCapacitive Load Drive, see Figure 26,which shows atypical application using theLMH6702 todrive an\nADC.\nFigure 26.Input Amplifier toADC\n8.2.3 Detailed Design Procedure\nThe series resistor, RS,between theamplifier output and theADC input iscritical toachieving best system\nperformance. This load capacitance, ifapplied directly totheoutput pin,canquickly lead tounacceptable levels\nofringing inthepulse response. Figure 27inApplication Curve (RSand Settling Time vsCL)isanexcellent\nstarting point forselecting RS.The value derived inthatplotminimizes thestep settling time intoafixed discrete\ncapacitive load with theoutput driving avery light resistive load (1kΩ).Sensitivity tocapacitive loading isgreatly\nreduced once theoutput isloaded more heavily. Therefore, forcases where theoutput isheavily loaded, RS\nvalue may bereduced. Theexact value may best bedetermined experimentally forthese cases.\nInapplications where theLMH6702 isreplacing theCLC409, care must betaken when thedevice islightly\nloaded and some capacitance ispresent attheoutput. Due tothemuch higher frequency response ofthe\nLMH6702 compared totheCLC409, there could beincreased susceptibility tolowvalue output capacitance\n(parasitic orinherent totheboard layout orotherwise being part oftheoutput load). Asalready mentioned, this\nsusceptibility ismost noticeable when theLMH6702\'s resistive load islight. Parasitic capacitance can be\nminimized bycareful layout. Addition ofanoutput snubber R-C network willalso help byincreasing thehigh\nfrequency resistive loading.\nReferring back toFigure 26,itmust benoted thatseveral additional constraints should beconsidered indriving\nthecapacitive input ofanADC. There isanoption toincrease RS,band-limiting attheADC input foreither noise\norNyquist band-limiting purposes. However, increasing RStoomuch can induce anunacceptably large input\nglitch due toswitching transients coupling through from theconvert signal. Also, CINisoftentimes avoltage\ndependent capacitance. This input impedance non-linearity willinduce distortion terms thatwillincrease asRSis\nincreased. Only slight adjustments upordown from therecommended RSvalue should therefore beattempted in\noptimizing system performance.\n1 10 100 1k 10k\nCL (pF)0102030405060708090100R\nS \n(:)\n0510152025Settling Time \n(ns\n)\nRS0.05% SETTLING\n0.1% SETTLING\n15LMH6702\nwww.ti.com SNOSA03H –NOVEMBER 2002 –REVISED MAY 2016\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments IncorporatedTypical Application (continued)\n8.2.4 Application Curve\nAV=-1 RL=1kΩ\nFigure 27.RSandSettling Time vsCL\n9Power Supply Recommendations\nThe LMH6702 can operate offasingle supply orwith dual supplies aslong astheinput CMvoltage range\n(CMIR) hastherequired headroom toeither supply rail.Supplies should bedecoupled with lowinductance, often\nceramic, capacitors toground less than 0.5 inches from the device pins. The use ofground plane is\nrecommended, and asinmost high speed devices, itisadvisable toremove ground plane close todevice\nsensitive pins such astheinputs.\n10Layout\n10.1 Layout Guidelines\nGenerally, agood high frequency layout willkeep power supply andground traces away from theinverting input\nand output pins. Parasitic capacitances onthese nodes toground willcause frequency response peaking and\npossible circuit oscillations. See Frequent Faux Pas inApplying Wideband Current Feedback Amplifiers ,\nApplication Note OA-15 (SNOA367 ).Texas Instruments suggests thefollowing evaluation boards asaguide for\nhigh frequency layout andasanaidindevice testing andcharacterization. See Table 1fordetails.\nThe LMH6702 evaluation board(s) isagood example ofhigh frequency layout techniques asareference.\nGeneral high-speed, signal-path layout suggestions include:\n•Continuous ground planes arepreferred forsignal routing with matched impedance traces forlonger runs.\nHowever, open upboth ground and power planes around thecapacitive sensitive input and output device\npins asshown inFigure 28.After thesignal issent intoaresistor, parasitic capacitance becomes more ofa\nbandlimiting issue andless ofastability issue.\n•Use good, high-frequency decoupling capacitors (0.1μF)ontheground plane atthedevice power pins as\nshown inFigure 28.Higher value capacitors (2.2μF)arerequired, butmay beplaced further from thedevice\npower pins andshared among devices. Forbest high-frequency decoupling, consider X2Y supply-decoupling\ncapacitors thatoffer amuch higher self-resonance frequency over standard capacitors.\n•When using differential signal routing over anyappreciable distance, usemicrostrip layout techniques with\nmatched impedance traces.\n•The input summing junction isvery sensitive toparasitic capacitance. Connect anyRf,andRgelements into\nthesumming junction with minimal trace length tothedevice pinside oftheresistor, asshown inFigure 29.\nTheother side ofthese elements canhave more trace length ifneeded tothesource ortoground.\n16LMH6702\nSNOSA03H –NOVEMBER 2002 –REVISED MAY 2016 www.ti.com\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments Incorporated10.2 Layout Example\nFigure 28.LMH6702 Evaluation Board Layer 1\nFigure 29.LMH6702 Evaluation Board Layer 2\nTable 1.Evaluation Board Comparison\nDEVICE PACKAGE EVALUATION BOARD PART NUMBER\nLMH6702MF SOT-23 LMH730216\nLMH6702MA SOIC LMH730227\n17LMH6702\nwww.ti.com SNOSA03H –NOVEMBER 2002 –REVISED MAY 2016\nProduct Folder Links: LMH6702Submit Documentation Feedback Copyright ©2002 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation, seethefollowing:\n•Absolute Maximum Ratings forSoldering (SNOA549 )\n•Current Feedback OpAmp Applications Circuit Guide ,Application Note OA--07 (SNOA365 )\n•Frequent Faux PasinApplying Wideband Current Feedback Amplifiers ,Application Note OA-15 (SNOA367 )\n•Noise Analysis forComlinear Amplifiers ,Application Note OA-12 (SNOA375 )\n•Semiconductor andICPackage Thermal Metrics (SPRA953 )\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nVIP10, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 18-Oct-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMH6702MA LIFEBUY SOIC D895Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 85 LMH67\n02MA\nLMH6702MA/NOPB ACTIVE SOIC D895RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LMH67\n02MASamples\nLMH6702MAX/NOPB ACTIVE SOIC D82500RoHS & Green SN Level-1-260C-UNLIM -40 to 85 LMH67\n02MASamples\nLMH6702MF/NOPB ACTIVE SOT-23 DBV 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 85 A83ASamples\nLMH6702MFX/NOPB ACTIVE SOT-23 DBV 53000RoHS & Green SN Level-1-260C-UNLIM -40 to 85 A83ASamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 18-Oct-2023\nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMH6702MAX/NOPB SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nLMH6702MF/NOPB SOT-23 DBV 51000 178.0 8.43.23.21.44.08.0 Q3\nLMH6702MFX/NOPB SOT-23 DBV 53000 178.0 8.43.23.21.44.08.0 Q3PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMH6702MAX/NOPB SOIC D 82500 367.0 367.0 35.0\nLMH6702MF/NOPB SOT-23 DBV 51000 208.0 191.0 35.0\nLMH6702MFX/NOPB SOT-23 DBV 53000 208.0 191.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLMH6702MA D SOIC 8 95 495 8 4064 3.05\nLMH6702MA D SOIC 8 95 495 8 4064 3.05\nLMH6702MA/NOPB D SOIC 8 95 495 8 4064 3.05PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.9\n1.450.900.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9(0.1)\n(0.15)A\n3.052.75B1.751.45\n0-100-10\n0-100-10(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/H   09/2023\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.5. Support pin may differ or may not be present.ALTERNATIVE PACKAGE SINGULATION VIEW0.2 C A B1\n345\n2INDEX AREAPIN 1\n NOTE 5\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/H   09/2023SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/H   09/2023\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMH6702MF

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VS): ±4V to ±6V (Recommended Operating Conditions)
  - Absolute Maximum Ratings: ±6.75V

- **Current Ratings:**
  - Supply Current (ICC): 12.5 mA (typical)
  - Output Current (IOUT): 80 mA

- **Power Consumption:**
  - Supply Current: 12.5 mA

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - SOT-23 (5-pin)

- **Special Features or Notes:**
  - Ultra-low distortion: 2nd harmonic distortion at -100 dBc (5 MHz, SOT-23)
  - Fast settling time: 13.4 ns to 0.1%
  - Low noise: 1.83 nV/√Hz
  - High slew rate: 3100 V/μs
  - Unity gain stability with current feedback architecture

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

**Description:**
The LMH6702 is a high-speed, ultra-low distortion operational amplifier designed for wideband applications. It utilizes a current feedback architecture, which allows for high bandwidth and low distortion, making it suitable for demanding signal processing tasks. The device is optimized for driving high-speed analog-to-digital converters (ADCs) and digital-to-analog converters (DACs), providing exceptional signal fidelity.

**Typical Applications:**
- Flash A-D Driver
- D-A Transimpedance Buffer
- Wide Dynamic Range Instrumentation Amplifier
- Radar and Communication Receivers
- Line Driver for High-Resolution Video

The LMH6702 is particularly well-suited for applications requiring high-speed data acquisition and processing, where low noise and distortion are critical for maintaining signal integrity. Its ability to handle capacitive loads and fast settling times makes it an ideal choice for modern high-performance electronic systems.