$date
	Thu Aug 10 10:30:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module add1_tb $end
$var wire 1 ! f2 $end
$var wire 1 " f1 $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module a1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " f1 $end
$var wire 1 ! f2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
1"
1!
$end
#20
0!
0"
1%
#40
0!
0%
1$
#60
1"
1!
1%
#80
0%
0$
1#
#100
0"
0!
1%
#120
1"
1!
0%
1$
#140
1%
#160
