Analysis & Synthesis report for vga_ref
Wed Feb  2 19:51:20 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state
 12. State Machine - |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_state
 13. State Machine - |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|m_next
 14. State Machine - |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|m_state
 15. State Machine - |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|i_next
 16. State Machine - |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|i_state
 17. State Machine - |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
 25. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u0g1:auto_generated
 26. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated
 27. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated
 28. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated
 29. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ib22:auto_generated
 30. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_a422:auto_generated
 31. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 32. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 33. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
 34. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 35. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 36. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 37. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 38. Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 39. Source assignments for vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 40. Source assignments for vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 41. Source assignments for vga_ref_2C35:inst|sdram:the_sdram
 42. Source assignments for vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave
 43. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo
 44. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated
 45. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_r96:rdptr_g1p
 46. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_igc:wrptr_g1p
 47. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_hgc:wrptr_gp
 48. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|altsyncram_vmu:fifo_ram
 49. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_bj91:altsyncram14
 50. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_ngh:rdaclr
 51. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_udb:rs_dgwp
 52. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_udb:rs_dgwp|dffpipe_se9:dffpipe17
 53. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_re9:ws_brp
 54. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_re9:ws_bwp
 55. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_2e8:ws_dgrp
 56. Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe21
 57. Source assignments for vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0
 58. Source assignments for vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 59. Source assignments for vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 60. Source assignments for vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 61. Source assignments for vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 62. Source assignments for vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_bit_pipe:endofpacket_bit_pipe
 63. Source assignments for vga_ref_2C35:inst|vga_ref_2C35_reset_clk_in_domain_synch_module:vga_ref_2C35_reset_clk_in_domain_synch
 64. Source assignments for vga_ref_2C35:inst|vga_ref_2C35_reset_sys_clk_domain_synch_module:vga_ref_2C35_reset_sys_clk_domain_synch
 65. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2304:auto_generated
 66. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|clocks:the_clocks
 67. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System
 68. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
 69. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
 71. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
 72. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht
 73. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
 74. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
 75. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
 77. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
 78. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
 79. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
 80. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
 81. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
 83. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
 84. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
 85. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 86. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
 87. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 89. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 90. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 91. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 92. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
 93. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 94. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 95. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
 96. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo
 97. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:dma_address_counter
 98. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_column_counter
 99. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_row_counter
100. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_config_counter
101. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:vsync_delay
102. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:hsync_delay
103. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
104. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
105. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
106. Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
107. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
108. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
109. altpll Parameter Settings by Entity Instance
110. altsyncram Parameter Settings by Entity Instance
111. altmult_add Parameter Settings by Entity Instance
112. scfifo Parameter Settings by Entity Instance
113. dcfifo Parameter Settings by Entity Instance
114. lpm_shiftreg Parameter Settings by Entity Instance
115. Port Connectivity Checks: "vga_ref_2C35:inst|vga_ref_2C35_reset_sys_clk_domain_synch_module:vga_ref_2C35_reset_sys_clk_domain_synch"
116. Port Connectivity Checks: "vga_ref_2C35:inst|vga_ref_2C35_reset_clk_in_domain_synch_module:vga_ref_2C35_reset_clk_in_domain_synch"
117. Port Connectivity Checks: "vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0"
118. Port Connectivity Checks: "vga_ref_2C35:inst|vga_ref_2C35_clock_0_in_arbitrator:the_vga_ref_2C35_clock_0_in"
119. Port Connectivity Checks: "vga_ref_2C35:inst|sysid:the_sysid"
120. Port Connectivity Checks: "vga_ref_2C35:inst|sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave"
121. Port Connectivity Checks: "vga_ref_2C35:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
122. Port Connectivity Checks: "vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1"
123. Port Connectivity Checks: "vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1"
124. Port Connectivity Checks: "vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1"
125. Port Connectivity Checks: "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
126. Port Connectivity Checks: "vga_ref_2C35:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
127. Port Connectivity Checks: "vga_ref_2C35:inst|clocks:the_clocks"
128. SignalTap II Logic Analyzer Settings
129. Connections to In-System Debugging Instance "auto_signaltap_0"
130. Analysis & Synthesis Messages
131. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb  2 19:51:20 2011     ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Full Version ;
; Revision Name                      ; vga_ref                                   ;
; Top-level Entity Name              ; vga_ref                                   ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 5,890                                     ;
;     Total combinational functions  ; 4,375                                     ;
;     Dedicated logic registers      ; 3,605                                     ;
; Total registers                    ; 3605                                      ;
; Total pins                         ; 141                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 206,336                                   ;
; Embedded Multiplier 9-bit elements ; 4                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; vga_ref            ; vga_ref            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+
; ../vga_ref.bdf                   ; yes             ; User Block Diagram/Schematic File      ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf                                ;
; sram.v                           ; yes             ; User Verilog HDL File                  ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sram.v                                     ;
; clocks.v                         ; yes             ; User Verilog HDL File                  ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/clocks.v                                   ;
; vga_ref_2C35.v                   ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35.v                             ;
; altpll.tdf                       ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf                   ;
; cpu.v                            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v                                      ;
; cpu_test_bench.v                 ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_test_bench.v                           ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf               ;
; db/altsyncram_qed1.tdf           ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_qed1.tdf                     ;
; db/altsyncram_u0g1.tdf           ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_u0g1.tdf                     ;
; cpu_ic_tag_ram.mif               ; yes             ; Auto-Found Memory Initialization File  ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_ic_tag_ram.mif                         ;
; db/altsyncram_pkf1.tdf           ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_pkf1.tdf                     ;
; cpu_bht_ram.mif                  ; yes             ; Auto-Found Memory Initialization File  ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_bht_ram.mif                            ;
; db/altsyncram_p2f1.tdf           ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_p2f1.tdf                     ;
; cpu_rf_ram_a.mif                 ; yes             ; Auto-Found Memory Initialization File  ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_rf_ram_a.mif                           ;
; db/altsyncram_q2f1.tdf           ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_q2f1.tdf                     ;
; cpu_rf_ram_b.mif                 ; yes             ; Auto-Found Memory Initialization File  ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_rf_ram_b.mif                           ;
; db/altsyncram_ib22.tdf           ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_ib22.tdf                     ;
; cpu_dc_tag_ram.mif               ; yes             ; Auto-Found Memory Initialization File  ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_dc_tag_ram.mif                         ;
; db/altsyncram_a422.tdf           ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_a422.tdf                     ;
; cpu_mult_cell.v                  ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_mult_cell.v                            ;
; altmult_add.tdf                  ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altmult_add.tdf              ;
; db/mult_add_4cr2.tdf             ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/mult_add_4cr2.tdf                       ;
; db/ded_mult_2o81.tdf             ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/ded_mult_2o81.tdf                       ;
; db/dffpipe_93c.tdf               ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dffpipe_93c.tdf                         ;
; db/mult_add_6cr2.tdf             ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/mult_add_6cr2.tdf                       ;
; db/altsyncram_t072.tdf           ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_t072.tdf                     ;
; cpu_ociram_default_contents.mif  ; yes             ; Auto-Found Memory Initialization File  ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_ociram_default_contents.mif            ;
; cpu_oci_test_bench.v             ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_oci_test_bench.v                       ;
; db/altsyncram_e502.tdf           ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_e502.tdf                     ;
; cpu_jtag_debug_module_wrapper.v  ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_wrapper.v            ;
; cpu_jtag_debug_module_tck.v      ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_tck.v                ;
; altera_std_synchronizer.v        ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altera_std_synchronizer.v    ;
; cpu_jtag_debug_module_sysclk.v   ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_sysclk.v             ;
; sld_virtual_jtag_basic.v         ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v     ;
; jtag_uart.v                      ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/jtag_uart.v                                ;
; scfifo.tdf                       ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/scfifo.tdf                   ;
; db/scfifo_1n21.tdf               ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/scfifo_1n21.tdf                         ;
; db/a_dpfifo_8t21.tdf             ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_dpfifo_8t21.tdf                       ;
; db/a_fefifo_7cf.tdf              ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_fefifo_7cf.tdf                        ;
; db/cntr_rj7.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_rj7.tdf                            ;
; db/dpram_5h21.tdf                ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dpram_5h21.tdf                          ;
; db/altsyncram_9tl1.tdf           ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_9tl1.tdf                     ;
; db/cntr_fjb.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_fjb.tdf                            ;
; alt_jtag_atlantic.v              ; yes             ; Encrypted Megafunction                 ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/alt_jtag_atlantic.v          ;
; sdram.v                          ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v                                    ;
; sys_clk_timer.v                  ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sys_clk_timer.v                            ;
; sysid.v                          ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sysid.v                                    ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_controller.v                           ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/dcfifo.tdf                   ;
; db/dcfifo_hg31.tdf               ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dcfifo_hg31.tdf                         ;
; db/a_gray2bin_ndb.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_gray2bin_ndb.tdf                      ;
; db/a_graycounter_r96.tdf         ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_graycounter_r96.tdf                   ;
; db/a_graycounter_igc.tdf         ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_graycounter_igc.tdf                   ;
; db/a_graycounter_hgc.tdf         ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/a_graycounter_hgc.tdf                   ;
; db/altsyncram_vmu.tdf            ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_vmu.tdf                      ;
; db/altsyncram_bj91.tdf           ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_bj91.tdf                     ;
; db/dffpipe_ngh.tdf               ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dffpipe_ngh.tdf                         ;
; db/alt_synch_pipe_udb.tdf        ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/alt_synch_pipe_udb.tdf                  ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dffpipe_se9.tdf                         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dffpipe_re9.tdf                         ;
; db/alt_synch_pipe_2e8.tdf        ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/alt_synch_pipe_2e8.tdf                  ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/dffpipe_te9.tdf                         ;
; db/cmpr_836.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cmpr_836.tdf                            ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; db/cntr_u0i.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_u0i.tdf                            ;
; db/cntr_9ti.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_9ti.tdf                            ;
; db/cmpr_ldc.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cmpr_ldc.tdf                            ;
; db/cntr_cti.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_cti.tdf                            ;
; db/cntr_10h.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_10h.tdf                            ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; vga_ref_2C35_clock_0.v           ; yes             ; Auto-Found Verilog HDL File            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v                     ;
; sld_signaltap.vhd                ; yes             ; Encrypted Megafunction                 ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_2304.tdf           ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/altsyncram_2304.tdf                     ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altdpram.tdf                 ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/mux_aoc.tdf                             ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/decode_rqf.tdf                          ;
; db/cntr_0ci.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_0ci.tdf                            ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cmpr_9cc.tdf                            ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_02j.tdf                            ;
; db/cntr_sbi.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_sbi.tdf                            ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cmpr_8cc.tdf                            ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cntr_gui.tdf                            ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/db/cmpr_5cc.tdf                            ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd                  ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,890                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 4375                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 2384                                                                       ;
;     -- 3 input functions                    ; 1424                                                                       ;
;     -- <=2 input functions                  ; 567                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 3899                                                                       ;
;     -- arithmetic mode                      ; 476                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 3605                                                                       ;
;     -- Dedicated logic registers            ; 3605                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 141                                                                        ;
; Total memory bits                           ; 206336                                                                     ;
; Embedded Multiplier 9-bit elements          ; 4                                                                          ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 ;
; Maximum fan-out                             ; 3115                                                                       ;
; Total fan-out                               ; 33572                                                                      ;
; Average fan-out                             ; 3.99                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vga_ref                                                                                                                        ; 4375 (2)          ; 3605 (0)     ; 206336      ; 0          ; 4            ; 0       ; 2         ; 141  ; 0            ; |vga_ref                                                                                                                                                                                                                                                                                               ;              ;
;    |sld_hub:auto_hub|                                                                                                           ; 166 (124)         ; 109 (80)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                 ; 25 (25)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                               ; 17 (17)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                                             ; 288 (1)           ; 535 (0)      ; 3456        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                   ; 287 (21)          ; 535 (188)    ; 3456        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                       ; 17 (0)            ; 46 (46)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                                               ; 2 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_rqf:auto_generated|                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                                                       ; 15 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_aoc:auto_generated|                                                                                         ; 15 (15)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                      ; 0 (0)             ; 0 (0)        ; 3456        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_2304:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 3456        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2304:auto_generated                                                                                                                                           ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                                                       ; 0 (0)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                                                         ; 17 (17)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                                           ; 59 (59)           ; 44 (44)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                                                          ; 65 (1)            ; 151 (1)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                            ; 54 (0)            ; 135 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                                                     ; 0 (0)             ; 81 (81)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                 ; 54 (0)            ; 54 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                     ; 10 (10)           ; 11 (1)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                        ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                     ; 90 (10)           ; 74 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                         ; 7 (0)             ; 5 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_0ci:auto_generated|                                                                                        ; 7 (7)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0ci:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                                                  ; 7 (0)             ; 7 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_02j:auto_generated|                                                                                        ; 7 (7)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                                                        ; 6 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_sbi:auto_generated|                                                                                        ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                                           ; 3 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_gui:auto_generated|                                                                                        ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                                                   ; 27 (27)           ; 27 (27)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                                                ; 15 (15)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                                                ; 18 (18)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |vga_ref_2C35:inst|                                                                                                          ; 3919 (1)          ; 2961 (0)     ; 202880      ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst                                                                                                                                                                                                                                                                             ;              ;
;       |clocks:the_clocks|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|clocks:the_clocks                                                                                                                                                                                                                                                           ;              ;
;          |altpll:DE_Clock_Generator_System|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System                                                                                                                                                                                                                          ;              ;
;       |clocks_avalon_clocks_slave_arbitrator:the_clocks_avalon_clocks_slave|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|clocks_avalon_clocks_slave_arbitrator:the_clocks_avalon_clocks_slave                                                                                                                                                                                                        ;              ;
;       |cpu:the_cpu|                                                                                                             ; 2283 (1730)       ; 1722 (1337)  ; 70784       ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu                                                                                                                                                                                                                                                                 ;              ;
;          |cpu_bht_module:cpu_bht|                                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                ;              ;
;                |altsyncram_pkf1:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated                                                                                                                                                                                 ;              ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                       ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                                                                  ;              ;
;             |altsyncram:the_altsyncram|                                                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                        ;              ;
;                |altsyncram_a422:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_a422:auto_generated                                                                                                                                                                         ;              ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                                                                    ;              ;
;             |altsyncram:the_altsyncram|                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                          ;              ;
;                |altsyncram_ib22:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ib22:auto_generated                                                                                                                                                                           ;              ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                       ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                  ;              ;
;             |altsyncram:the_altsyncram|                                                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                        ;              ;
;                |altsyncram_qed1:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                                                         ;              ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                         ; 0 (0)             ; 0 (0)        ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                    ;              ;
;             |altsyncram:the_altsyncram|                                                                                         ; 0 (0)             ; 0 (0)        ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                          ;              ;
;                |altsyncram_u0g1:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 2688        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u0g1:auto_generated                                                                                                                                                                           ;              ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                                                                 ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                              ;              ;
;                |mult_add_4cr2:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated                                                                                                                                                                 ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                                                         ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                              ;              ;
;                |mult_add_6cr2:auto_generated|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated                                                                                                                                                                 ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                                                         ;              ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                      ; 543 (39)          ; 385 (0)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                 ;              ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                   ; 96 (0)            ; 96 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                 ;              ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                  ; 7 (7)             ; 49 (45)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                   ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                              ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                              ;              ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                        ; 85 (85)           ; 47 (43)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                         ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                    ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                     ;              ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                ;              ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                     ; 8 (8)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                   ;              ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                       ; 85 (85)           ; 225 (225)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                     ;              ;
;             |cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|                                                                         ; 213 (43)          ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk                                                                                                                                                                                       ;              ;
;                |cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired|                                                ; 73 (73)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired                                                                                                                       ;              ;
;                |cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single|                                                ; 53 (53)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single                                                                                                                       ;              ;
;                |cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single|                                                ; 44 (44)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single                                                                                                                       ;              ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                       ; 8 (8)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                     ;              ;
;             |cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|                                                                         ; 39 (39)           ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk                                                                                                                                                                                       ;              ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                             ; 55 (55)           ; 44 (44)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                           ;              ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                ;              ;
;                   |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                      ;              ;
;                      |altsyncram_t072:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated                                                       ;              ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                  ;              ;
;             |altsyncram:the_altsyncram|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                        ;              ;
;                |altsyncram_p2f1:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated                                                                                                                                                         ;              ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                  ;              ;
;             |altsyncram:the_altsyncram|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                        ;              ;
;                |altsyncram_q2f1:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated                                                                                                                                                         ;              ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                    ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                               ;              ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                          ; 282 (282)         ; 76 (76)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                              ;              ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                            ; 90 (90)           ; 47 (47)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                ;              ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                              ; 56 (56)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                  ;              ;
;       |jtag_uart:the_jtag_uart|                                                                                                 ; 142 (40)          ; 107 (13)     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                     ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                        ; 51 (51)           ; 54 (54)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                       ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                           ;              ;
;             |scfifo:rfifo|                                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                              ;              ;
;                |scfifo_1n21:auto_generated|                                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                   ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                              ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                  ; 14 (8)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                      ;              ;
;                         |cntr_rj7:count_usedw|                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                 ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                        ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                              ;              ;
;                      |dpram_5h21:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                           ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                               ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                           ;              ;
;             |scfifo:wfifo|                                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                              ;              ;
;                |scfifo_1n21:auto_generated|                                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                   ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                              ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                  ; 13 (7)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                      ;              ;
;                         |cntr_rj7:count_usedw|                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                 ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                        ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                              ;              ;
;                      |dpram_5h21:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                           ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                               ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                      ;              ;
;       |sdram:the_sdram|                                                                                                         ; 262 (210)         ; 238 (152)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram                                                                                                                                                                                                                                                             ;              ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                                ; 52 (52)           ; 86 (86)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                                                                       ;              ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                                        ; 168 (99)          ; 58 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                                                                            ;              ;
;          |rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|                             ; 33 (33)           ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1                                                                                                                                                   ;              ;
;          |rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|               ; 18 (18)           ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1                                                                                                                                     ;              ;
;          |rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|                         ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1                                                                                                                                               ;              ;
;       |sram:the_sram|                                                                                                           ; 6 (6)             ; 58 (58)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|sram:the_sram                                                                                                                                                                                                                                                               ;              ;
;       |sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave|                                                            ; 20 (4)            ; 8 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave                                                                                                                                                                                                                ;              ;
;          |rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave| ; 16 (16)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave                                                                                           ;              ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                                         ; 132 (132)         ; 120 (120)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                                                             ;              ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                                                                            ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                      ;              ;
;       |tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|                                              ; 66 (66)           ; 60 (60)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave                                                                                                                                                                                                  ;              ;
;       |vga_controller:the_vga_controller|                                                                                       ; 364 (197)         ; 406 (197)    ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller                                                                                                                                                                                                                                           ;              ;
;          |dcfifo:the_dcfifo|                                                                                                    ; 106 (0)           ; 140 (0)      ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo                                                                                                                                                                                                                         ;              ;
;             |dcfifo_hg31:auto_generated|                                                                                        ; 106 (19)          ; 140 (27)     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated                                                                                                                                                                                              ;              ;
;                |a_gray2bin_ndb:wrptr_g_gray2bin|                                                                                ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_gray2bin_ndb:wrptr_g_gray2bin                                                                                                                                                              ;              ;
;                |a_gray2bin_ndb:ws_dgrp_gray2bin|                                                                                ; 12 (12)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_gray2bin_ndb:ws_dgrp_gray2bin                                                                                                                                                              ;              ;
;                |a_graycounter_hgc:wrptr_gp|                                                                                     ; 24 (24)           ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_hgc:wrptr_gp                                                                                                                                                                   ;              ;
;                |a_graycounter_r96:rdptr_g1p|                                                                                    ; 24 (24)           ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_r96:rdptr_g1p                                                                                                                                                                  ;              ;
;                |alt_synch_pipe_2e8:ws_dgrp|                                                                                     ; 0 (0)             ; 26 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_2e8:ws_dgrp                                                                                                                                                                   ;              ;
;                   |dffpipe_te9:dffpipe21|                                                                                       ; 0 (0)             ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe21                                                                                                                                             ;              ;
;                |alt_synch_pipe_udb:rs_dgwp|                                                                                     ; 0 (0)             ; 26 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_udb:rs_dgwp                                                                                                                                                                   ;              ;
;                   |dffpipe_se9:dffpipe17|                                                                                       ; 0 (0)             ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_udb:rs_dgwp|dffpipe_se9:dffpipe17                                                                                                                                             ;              ;
;                |altsyncram_vmu:fifo_ram|                                                                                        ; 0 (0)             ; 0 (0)        ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|altsyncram_vmu:fifo_ram                                                                                                                                                                      ;              ;
;                   |altsyncram_bj91:altsyncram14|                                                                                ; 0 (0)             ; 0 (0)        ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_bj91:altsyncram14                                                                                                                                         ;              ;
;                |cmpr_836:rdempty_eq_comp|                                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|cmpr_836:rdempty_eq_comp                                                                                                                                                                     ;              ;
;                |cmpr_836:wrfull_eq_comp|                                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|cmpr_836:wrfull_eq_comp                                                                                                                                                                      ;              ;
;                |dffpipe_ngh:rdaclr|                                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                                           ;              ;
;                |dffpipe_re9:ws_brp|                                                                                             ; 0 (0)             ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_re9:ws_brp                                                                                                                                                                           ;              ;
;                |dffpipe_re9:ws_bwp|                                                                                             ; 0 (0)             ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_re9:ws_bwp                                                                                                                                                                           ;              ;
;          |lpm_counter:dma_address_counter|                                                                                      ; 31 (0)            ; 30 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:dma_address_counter                                                                                                                                                                                                           ;              ;
;             |cntr_u0i:auto_generated|                                                                                           ; 31 (31)           ; 30 (30)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:dma_address_counter|cntr_u0i:auto_generated                                                                                                                                                                                   ;              ;
;          |lpm_counter:vga_column_counter|                                                                                       ; 12 (0)            ; 10 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_column_counter                                                                                                                                                                                                            ;              ;
;             |cntr_9ti:auto_generated|                                                                                           ; 12 (12)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_column_counter|cntr_9ti:auto_generated                                                                                                                                                                                    ;              ;
;          |lpm_counter:vga_config_counter|                                                                                       ; 3 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_config_counter                                                                                                                                                                                                            ;              ;
;             |cntr_10h:auto_generated|                                                                                           ; 3 (3)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_config_counter|cntr_10h:auto_generated                                                                                                                                                                                    ;              ;
;          |lpm_counter:vga_row_counter|                                                                                          ; 15 (0)            ; 10 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_row_counter                                                                                                                                                                                                               ;              ;
;             |cntr_cti:auto_generated|                                                                                           ; 15 (13)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_row_counter|cntr_cti:auto_generated                                                                                                                                                                                       ;              ;
;                |cmpr_ldc:cmpr2|                                                                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_row_counter|cntr_cti:auto_generated|cmpr_ldc:cmpr2                                                                                                                                                                        ;              ;
;          |lpm_shiftreg:hsync_delay|                                                                                             ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:hsync_delay                                                                                                                                                                                                                  ;              ;
;          |lpm_shiftreg:vsync_delay|                                                                                             ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:vsync_delay                                                                                                                                                                                                                  ;              ;
;       |vga_controller_m1_arbitrator:the_vga_controller_m1|                                                                      ; 5 (5)             ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller_m1_arbitrator:the_vga_controller_m1                                                                                                                                                                                                                          ;              ;
;       |vga_controller_s1_arbitrator:the_vga_controller_s1|                                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_controller_s1_arbitrator:the_vga_controller_s1                                                                                                                                                                                                                          ;              ;
;       |vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|                                                                           ; 20 (1)            ; 26 (4)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0                                                                                                                                                                                                                               ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                           ;              ;
;          |vga_ref_2C35_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                    ;              ;
;          |vga_ref_2C35_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                 ;              ;
;          |vga_ref_2C35_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                   ;              ;
;          |vga_ref_2C35_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                ;              ;
;          |vga_ref_2C35_clock_0_master_FSM:master_FSM|                                                                           ; 7 (7)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM                                                                                                                                                                                    ;              ;
;          |vga_ref_2C35_clock_0_slave_FSM:slave_FSM|                                                                             ; 10 (10)           ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                      ;              ;
;       |vga_ref_2C35_clock_0_in_arbitrator:the_vga_ref_2C35_clock_0_in|                                                          ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0_in_arbitrator:the_vga_ref_2C35_clock_0_in                                                                                                                                                                                                              ;              ;
;       |vga_ref_2C35_reset_clk_in_domain_synch_module:vga_ref_2C35_reset_clk_in_domain_synch|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_reset_clk_in_domain_synch_module:vga_ref_2C35_reset_clk_in_domain_synch                                                                                                                                                                                        ;              ;
;       |vga_ref_2C35_reset_sys_clk_domain_synch_module:vga_ref_2C35_reset_sys_clk_domain_synch|                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_reset_sys_clk_domain_synch_module:vga_ref_2C35_reset_sys_clk_domain_synch                                                                                                                                                                                      ;              ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2304:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 27           ; 128          ; 27           ; 3456   ; None                            ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; cpu_bht_ram.mif                 ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_a422:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                            ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ib22:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; cpu_dc_tag_ram.mif              ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                            ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u0g1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688   ; cpu_ic_tag_ram.mif              ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_ociram_default_contents.mif ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_a.mif                ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_b.mif                ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_bj91:altsyncram14|ALTSYNCRAM                                                                                   ; AUTO ; True Dual Port   ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                             ; IP Include File                                               ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu                                                                                                                                                      ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                               ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                      ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                        ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired            ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ; /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                        ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                       ;
; master_state.010 ; 0                ; 1                ; 1                                                                                       ;
; master_state.100 ; 1                ; 0                ; 1                                                                                       ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                         ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                       ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                       ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                       ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|m_next                            ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|m_state                                                                                                                                    ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|i_next ;
+------------+------------+------------+------------+---------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000    ;
+------------+------------+------------+------------+---------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0             ;
; i_next.010 ; 0          ; 0          ; 1          ; 1             ;
; i_next.101 ; 0          ; 1          ; 0          ; 1             ;
; i_next.111 ; 1          ; 0          ; 0          ; 1             ;
+------------+------------+------------+------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|i_state                              ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                       ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                       ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                       ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                       ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                       ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_reset_sys_clk_domain_synch_module:vga_ref_2C35_reset_sys_clk_domain_synch|data_out                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_reset_sys_clk_domain_synch_module:vga_ref_2C35_reset_sys_clk_domain_synch|data_in_d1                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_reset_clk_in_domain_synch_module:vga_ref_2C35_reset_clk_in_domain_synch|data_out                                                                                                                                          ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_reset_clk_in_domain_synch_module:vga_ref_2C35_reset_clk_in_domain_synch|data_in_d1                                                                                                                                        ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|master_address                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_address_d1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                           ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|sdram:the_sdram|i_addr[4..5]                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[2..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[2..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|clocks:the_clocks|readdata[1..7]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata_p1[1..7]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata[1..7]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_re9:ws_bwp|dffe20a[12]                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_re9:ws_brp|dffe20a[12]                                                                  ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|vga_controller_m1_arbitrator:the_vga_controller_m1|vga_controller_m1_latency_counter                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                     ; Merged with vga_ref_2C35:inst|cpu:the_cpu|clr_break_line                                                                                                                                                     ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]                                                                       ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]                                                                       ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                       ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                       ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                       ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                       ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                      ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                      ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]                                                                       ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                                                       ;
; vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|d1_tri_state_bridge_avalon_slave_end_xfer                                                           ; Merged with vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|d1_reasons_to_wait                                                                                  ;
; vga_ref_2C35:inst|sdram:the_sdram|i_addr[0..3,6..10]                                                                                                                                             ; Merged with vga_ref_2C35:inst|sdram:the_sdram|i_addr[11]                                                                                                                                                     ;
; vga_ref_2C35:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                   ; Merged with vga_ref_2C35:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                                                  ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_6                                               ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_6                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_6                                 ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_6                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_5                                               ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_5                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_5                                 ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_5                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_4                                               ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_4                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_4                                 ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_4                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_3                                               ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_3                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_3                                 ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_3                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_2                                               ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_2                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_2                                 ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_2                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_1                                               ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_1                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_1                                 ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_1                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_0                                               ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_0                                           ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_0                                 ; Merged with vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|full_0                                           ;
; vga_ref_2C35:inst|cpu:the_cpu|D_ctrl_a_not_src                                                                                                                                                   ; Merged with vga_ref_2C35:inst|cpu:the_cpu|D_ctrl_jmp_direct                                                                                                                                                  ;
; vga_ref_2C35:inst|cpu:the_cpu|D_ctrl_b_is_dst                                                                                                                                                    ; Merged with vga_ref_2C35:inst|cpu:the_cpu|D_ctrl_b_not_src                                                                                                                                                   ;
; vga_ref_2C35:inst|vga_controller_m1_arbitrator:the_vga_controller_m1|vga_controller_m1_dbs_rdv_counter[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|vga_controller_m1_arbitrator:the_vga_controller_m1|vga_controller_m1_dbs_address[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_write                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|vga_controller_m1_arbitrator:the_vga_controller_m1|vga_controller_m1_read_but_no_slave_selected                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[2]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|sdram:the_sdram|m_next~9                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|sdram:the_sdram|m_next~10                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|sdram:the_sdram|m_next~13                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|sdram:the_sdram|m_next~14                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|sdram:the_sdram|m_next~16                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|sdram:the_sdram|i_next~4                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|sdram:the_sdram|i_next~5                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|sdram:the_sdram|i_next~6                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|sdram:the_sdram|i_state~14                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|sdram:the_sdram|i_state~15                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|sdram:the_sdram|i_state~16                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                  ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011 ; Merged with vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001 ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.010                                                                      ; Merged with vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_read                                                                           ;
; vga_ref_2C35:inst|sdram:the_sdram|m_count[2]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; Total Number of Removed Registers = 232                                                                                                                                                          ;                                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                             ;
; Total Number of Removed Registers = 15                                                                                                                                                           ;                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                   ;
+-----------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+-----------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; vga_ref_2C35:inst|clocks:the_clocks|readdata[7]           ; Stuck at GND              ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata_p1[7], ;
;                                                           ; due to stuck port data_in ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata[7]     ;
; vga_ref_2C35:inst|clocks:the_clocks|readdata[1]           ; Stuck at GND              ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata_p1[1], ;
;                                                           ; due to stuck port data_in ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata[1]     ;
; vga_ref_2C35:inst|clocks:the_clocks|readdata[2]           ; Stuck at GND              ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata_p1[2], ;
;                                                           ; due to stuck port data_in ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata[2]     ;
; vga_ref_2C35:inst|clocks:the_clocks|readdata[3]           ; Stuck at GND              ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata_p1[3], ;
;                                                           ; due to stuck port data_in ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata[3]     ;
; vga_ref_2C35:inst|clocks:the_clocks|readdata[4]           ; Stuck at GND              ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata_p1[4], ;
;                                                           ; due to stuck port data_in ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata[4]     ;
; vga_ref_2C35:inst|clocks:the_clocks|readdata[5]           ; Stuck at GND              ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata_p1[5], ;
;                                                           ; due to stuck port data_in ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata[5]     ;
; vga_ref_2C35:inst|clocks:the_clocks|readdata[6]           ; Stuck at GND              ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata_p1[6], ;
;                                                           ; due to stuck port data_in ; vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|slave_readdata[6]     ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[24]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[24]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[23]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[23]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[22]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[22]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[21]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[21]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[20]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[20]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[19]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[19]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[18]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[18]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[17]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[17]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[16]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[16]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[15]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[15]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[14]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[14]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[13]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[13]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[31]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[31]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[11]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[11]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[10]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[10]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[9]     ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[9]                                 ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[8]     ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[8]                                 ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[7]     ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[7]                                 ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[6]     ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[6]                                 ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[5]     ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[5]                                 ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[4]     ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[4]                                 ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[3]     ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[3]                                 ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[2]     ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[2]                                 ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_ctrl_br_always_pred_taken ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                             ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[30]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[30]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[29]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[29]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[28]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[28]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[27]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[27]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[26]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[26]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[25]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[25]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; vga_ref_2C35:inst|cpu:the_cpu|E_control_reg_rddata[12]    ; Stuck at GND              ; vga_ref_2C35:inst|cpu:the_cpu|M_control_reg_rddata[12]                                ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
+-----------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3605  ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 323   ;
; Number of registers using Asynchronous Clear ; 2687  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2370  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                        ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[0]                                                                                                                                                    ; 3       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[1]                                                                                                                                                    ; 3       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[2]                                                                                                                                                    ; 3       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[3]                                                                                                                                                    ; 3       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[4]                                                                                                                                                    ; 3       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[8]                                                                                                                                                    ; 3       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[13]                                                                                                                                                   ; 3       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[15]                                                                                                                                                   ; 3       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[16]                                                                                                                                                   ; 3       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[17]                                                                                                                                                   ; 3       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[18]                                                                                                                                                   ; 3       ;
; vga_ref_2C35:inst|sdram:the_sdram|m_cmd[1]                                                                                                                                                                               ; 2       ;
; vga_ref_2C35:inst|sdram:the_sdram|m_cmd[3]                                                                                                                                                                               ; 1       ;
; vga_ref_2C35:inst|sdram:the_sdram|m_cmd[2]                                                                                                                                                                               ; 2       ;
; vga_ref_2C35:inst|sdram:the_sdram|m_cmd[0]                                                                                                                                                                               ; 2       ;
; vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|write_n_to_the_ext_flash                                                                                                    ; 1       ;
; vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_readn                                                                                                      ; 1       ;
; vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|select_n_to_the_ext_flash                                                                                                   ; 1       ;
; vga_ref_2C35:inst|sdram:the_sdram|i_cmd[1]                                                                                                                                                                               ; 2       ;
; vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3]                                                                                                                                                                               ; 2       ;
; vga_ref_2C35:inst|sdram:the_sdram|i_cmd[2]                                                                                                                                                                               ; 2       ;
; vga_ref_2C35:inst|sdram:the_sdram|i_cmd[0]                                                                                                                                                                               ; 2       ;
; vga_ref_2C35:inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest                                                                                                                             ; 15      ;
; vga_ref_2C35:inst|sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave|fifo_contains_ones_n ; 1       ;
; vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_addend[0]                                                                                 ; 6       ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|fifo_contains_ones_n                                           ; 5       ;
; vga_ref_2C35:inst|sdram:the_sdram|i_addr[11]                                                                                                                                                                             ; 10      ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                          ; 4       ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                         ; 11      ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|fifo_contains_ones_n                                                         ; 2       ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                                                                ; 1       ;
; vga_ref_2C35:inst|sdram:the_sdram|refresh_counter[12]                                                                                                                                                                    ; 2       ;
; vga_ref_2C35:inst|sdram:the_sdram|refresh_counter[9]                                                                                                                                                                     ; 2       ;
; vga_ref_2C35:inst|sdram:the_sdram|refresh_counter[8]                                                                                                                                                                     ; 2       ;
; vga_ref_2C35:inst|sdram:the_sdram|refresh_counter[7]                                                                                                                                                                     ; 2       ;
; vga_ref_2C35:inst|sdram:the_sdram|refresh_counter[3]                                                                                                                                                                     ; 2       ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                                 ; 1       ;
; vga_ref_2C35:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                         ; 7       ;
; vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_reg_firsttransfer                                                                             ; 1       ;
; vga_ref_2C35:inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                               ; 53      ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|fifo_contains_ones_n                                                     ; 3       ;
; vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer                                                                                                                                            ; 1       ;
; vga_ref_2C35:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                     ; 2       ;
; vga_ref_2C35:inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                             ; 40      ;
; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                             ; 3       ;
; vga_ref_2C35:inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                                                                      ; 1       ;
; vga_ref_2C35:inst|cpu:the_cpu|M_pipe_flush_waddr[21]                                                                                                                                                                     ; 1       ;
; vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_hgc:wrptr_gp|sub_parity12a0                                                                               ; 1       ;
; vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_r96:rdptr_g1p|sub_parity6a0                                                                               ; 1       ;
; vga_ref_2C35:inst|cpu:the_cpu|clr_break_line                                                                                                                                                                             ; 6       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                               ; 2       ;
; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                               ; 2       ;
; vga_ref_2C35:inst|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                                                        ; 66      ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[0]                                                                                                                                                   ; 2       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[1]                                                                                                                                                   ; 2       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[2]                                                                                                                                                   ; 2       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[3]                                                                                                                                                   ; 2       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[4]                                                                                                                                                   ; 2       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[8]                                                                                                                                                   ; 2       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[13]                                                                                                                                                  ; 2       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[15]                                                                                                                                                  ; 2       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[0]                                                                                                                                                   ; 2       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[1]                                                                                                                                                   ; 2       ;
; vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer|period_h_register[2]                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                   ; 1       ;
; Total number of inverted registers = 73                                                                                                                                                                                  ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|G[3]                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|M_mem_byte_en[1]                                                                                                                                                                        ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|D_iw[19]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|A_slow_inst_result[7]                                                                                                                                                                   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|A_inst_result[4]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|A_inst_result[1]                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|ext_flash_s1_wait_counter[0]                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|ic_tag_wraddress[6]                                                                                                                                                                     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[27]                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|E_src2[17]                                                                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[29]                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|M_st_data[24]                                                                                                                                                                           ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                          ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|E_src1[6]                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[3]                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|m_dqm[1]                                                                                                                                                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[26]                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|M_mem_byte_en[3]                                                                                                                                                                        ;
; 6:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|F_pc[13]                                                                                                                                                                                ;
; 6:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|M_pipe_flush_waddr[18]                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|i_count[1]                                                                                                                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|m_addr[8]                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|m_addr[5]                                                                                                                                                                           ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|m_addr[7]                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                   ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[8]                                                                                            ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|active_addr[7]                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|m_data[6]                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|comb                                                                                                                                                                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_address[3]                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_share_counter_next_value[0]                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[2]                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter_next_value[1]                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|E_logic_result[23]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|F_iw[1]                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[2]                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|dc_data_portb_byte_en[0]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |vga_ref|vga_ref_2C35:inst|vga_controller:the_vga_controller|slave_readdata[18]                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_share_set_values[0]                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave|updated_one_count ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|updated_one_count                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|updated_one_count                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|D_dst_regnum[1]                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1|updated_one_count                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|E_alu_result[1]                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|E_alu_result[10]                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[0]                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|Selector3                                                                                                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|E_alu_result[27]                                                                                                                                                                        ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|E_alu_result[11]                                                                                                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|A_wr_data_unfiltered[23]                                                                                                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|D_src2_reg[26]                                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|A_wr_data_unfiltered[9]                                                                                                                                                                 ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|F_ic_data_rd_addr_nxt[2]                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |vga_ref|vga_ref_2C35:inst|cpu:the_cpu|A_wr_data_unfiltered[3]                                                                                                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|Selector35                                                                                                                                                                          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |vga_ref|vga_ref_2C35:inst|sdram:the_sdram|Selector27                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |vga_ref|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |vga_ref|sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |vga_ref|sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |vga_ref|sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |vga_ref|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |vga_ref|sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |vga_ref|sld_hub:auto_hub|shadow_irf_reg[2][7]                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |vga_ref|sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                 ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vga_ref|sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                          ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |vga_ref|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u0g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ib22:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_a422:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|sdram:the_sdram      ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave ;
+-----------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                     ;
+-----------------------------+-------+------+------------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[7]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[6]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[5]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[4]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[3]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[2]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[1]                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[0]                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[21]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[20]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[19]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[18]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[17]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[16]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[15]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[14]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[13]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[12]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[11]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[10]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[9]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[8]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[7]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[6]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[5]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[4]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[3]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[2]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[1]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[0]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_readn                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash~reg0                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[7]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[6]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[5]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[4]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[3]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[2]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[1]~reg0                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_data[0]~reg0                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[7]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[6]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[5]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[4]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[3]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[2]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[1]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_data[0]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_readn~reg0                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[21]~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[20]~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[19]~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[18]~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[17]~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[16]~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[15]~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[14]~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[13]~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[12]~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[11]~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[10]~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[9]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[8]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[7]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[6]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[5]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[4]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[3]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[2]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[1]~reg0                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_address[0]~reg0                                       ;
+-----------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated ;
+---------------------------------+-------+-----------------+-------------------------------------------------------------+
; Assignment                      ; Value ; From            ; To                                                          ;
+---------------------------------+-------+-----------------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                           ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                                                           ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                      ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe21|dffe22a                                   ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe17|dffe18a                                   ;
+---------------------------------+-------+-----------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_r96:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_igc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_hgc:wrptr_gp ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|altsyncram_vmu:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_bj91:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_udb:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_udb:rs_dgwp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_re9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_re9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_2e8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe21 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0 ;
+-------------------+-------+------------------------+-----------------------------------+
; Assignment        ; Value ; From                   ; To                                ;
+-------------------+-------+------------------------+-----------------------------------+
; PRESERVE_REGISTER ; ON    ; -                      ; master_address                    ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_nativeaddress              ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[7]               ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[6]               ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[5]               ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[4]               ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[3]               ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[2]               ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[1]               ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[0]               ;
; CUT               ; ON    ; *                      ; slave_readdata[7]                 ;
; CUT               ; ON    ; *                      ; slave_readdata[6]                 ;
; CUT               ; ON    ; *                      ; slave_readdata[5]                 ;
; CUT               ; ON    ; *                      ; slave_readdata[4]                 ;
; CUT               ; ON    ; *                      ; slave_readdata[3]                 ;
; CUT               ; ON    ; *                      ; slave_readdata[2]                 ;
; CUT               ; ON    ; *                      ; slave_readdata[1]                 ;
; CUT               ; ON    ; *                      ; slave_readdata[0]                 ;
; CUT               ; ON    ; *                      ; slave_readdata[7]~reg0            ;
; CUT               ; ON    ; *                      ; slave_readdata[6]~reg0            ;
; CUT               ; ON    ; *                      ; slave_readdata[5]~reg0            ;
; CUT               ; ON    ; *                      ; slave_readdata[4]~reg0            ;
; CUT               ; ON    ; *                      ; slave_readdata[3]~reg0            ;
; CUT               ; ON    ; *                      ; slave_readdata[2]~reg0            ;
; CUT               ; ON    ; *                      ; slave_readdata[1]~reg0            ;
; CUT               ; ON    ; *                      ; slave_readdata[0]~reg0            ;
; CUT               ; ON    ; slave_writedata_d1[7]  ; *                                 ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[7]             ;
; CUT               ; ON    ; slave_writedata_d1[6]  ; *                                 ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[6]             ;
; CUT               ; ON    ; slave_writedata_d1[5]  ; *                                 ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[5]             ;
; CUT               ; ON    ; slave_writedata_d1[4]  ; *                                 ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[4]             ;
; CUT               ; ON    ; slave_writedata_d1[3]  ; *                                 ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[3]             ;
; CUT               ; ON    ; slave_writedata_d1[2]  ; *                                 ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[2]             ;
; CUT               ; ON    ; slave_writedata_d1[1]  ; *                                 ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[1]             ;
; CUT               ; ON    ; slave_writedata_d1[0]  ; *                                 ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_writedata_d1[0]             ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[7]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[6]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[5]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[4]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[3]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[2]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[1]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_writedata[0]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_nativeaddress~reg0         ;
; CUT               ; ON    ; slave_address_d1       ; *                                 ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_address_d1                  ;
; PRESERVE_REGISTER ; ON    ; -                      ; master_address~reg0               ;
; CUT               ; ON    ; slave_nativeaddress_d1 ; *                                 ;
; PRESERVE_REGISTER ; ON    ; -                      ; slave_nativeaddress_d1            ;
+-------------------+-------+------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                                                               ;
+-------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                                                                    ;
; CUT               ; ON    ; data_in_d1 ; *                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                                                                       ;
+-------------------+-------+------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_ref_2C35_reset_clk_in_domain_synch_module:vga_ref_2C35_reset_clk_in_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                              ;
; CUT               ; ON    ; *    ; data_in_d1                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ref_2C35:inst|vga_ref_2C35_reset_sys_clk_domain_synch_module:vga_ref_2C35_reset_sys_clk_domain_synch ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                ;
; CUT               ; ON    ; *    ; data_in_d1                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2304:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|clocks:the_clocks ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SYS_CLK_MULT   ; 1     ; Signed Integer                                          ;
; SYS_CLK_DIV    ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System ;
+-------------------------------+-------------------+---------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                          ;
+-------------------------------+-------------------+---------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                       ;
; PLL_TYPE                      ; FAST              ; Untyped                                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                                                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK2_PHASE_SHIFT              ; 20000             ; Untyped                                                       ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                                       ;
; M                             ; 0                 ; Untyped                                                       ;
; N                             ; 1                 ; Untyped                                                       ;
; M2                            ; 1                 ; Untyped                                                       ;
; N2                            ; 1                 ; Untyped                                                       ;
; SS                            ; 1                 ; Untyped                                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                                       ;
; C0_LOW                        ; 0                 ; Untyped                                                       ;
; C1_LOW                        ; 0                 ; Untyped                                                       ;
; C2_LOW                        ; 0                 ; Untyped                                                       ;
; C3_LOW                        ; 0                 ; Untyped                                                       ;
; C4_LOW                        ; 0                 ; Untyped                                                       ;
; C5_LOW                        ; 0                 ; Untyped                                                       ;
; C6_LOW                        ; 0                 ; Untyped                                                       ;
; C7_LOW                        ; 0                 ; Untyped                                                       ;
; C8_LOW                        ; 0                 ; Untyped                                                       ;
; C9_LOW                        ; 0                 ; Untyped                                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                                       ;
; C0_PH                         ; 0                 ; Untyped                                                       ;
; C1_PH                         ; 0                 ; Untyped                                                       ;
; C2_PH                         ; 0                 ; Untyped                                                       ;
; C3_PH                         ; 0                 ; Untyped                                                       ;
; C4_PH                         ; 0                 ; Untyped                                                       ;
; C5_PH                         ; 0                 ; Untyped                                                       ;
; C6_PH                         ; 0                 ; Untyped                                                       ;
; C7_PH                         ; 0                 ; Untyped                                                       ;
; C8_PH                         ; 0                 ; Untyped                                                       ;
; C9_PH                         ; 0                 ; Untyped                                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                                       ;
; L0_LOW                        ; 1                 ; Untyped                                                       ;
; L1_LOW                        ; 1                 ; Untyped                                                       ;
; G0_LOW                        ; 1                 ; Untyped                                                       ;
; G1_LOW                        ; 1                 ; Untyped                                                       ;
; G2_LOW                        ; 1                 ; Untyped                                                       ;
; G3_LOW                        ; 1                 ; Untyped                                                       ;
; E0_LOW                        ; 1                 ; Untyped                                                       ;
; E1_LOW                        ; 1                 ; Untyped                                                       ;
; E2_LOW                        ; 1                 ; Untyped                                                       ;
; E3_LOW                        ; 1                 ; Untyped                                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                                       ;
; L0_PH                         ; 0                 ; Untyped                                                       ;
; L1_PH                         ; 0                 ; Untyped                                                       ;
; G0_PH                         ; 0                 ; Untyped                                                       ;
; G1_PH                         ; 0                 ; Untyped                                                       ;
; G2_PH                         ; 0                 ; Untyped                                                       ;
; G3_PH                         ; 0                 ; Untyped                                                       ;
; E0_PH                         ; 0                 ; Untyped                                                       ;
; E1_PH                         ; 0                 ; Untyped                                                       ;
; E2_PH                         ; 0                 ; Untyped                                                       ;
; E3_PH                         ; 0                 ; Untyped                                                       ;
; M_PH                          ; 0                 ; Untyped                                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                       ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                       ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                ;
+-------------------------------+-------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+--------+---------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_qed1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+-------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                              ;
+----------------+--------------------+-------------------------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                                            ;
+----------------+--------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 21                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 21                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_u0g1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht ;
+----------------+-----------------+----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                           ;
+----------------+-----------------+----------------------------------------------------------------+
; lpm_file       ; cpu_bht_ram.mif ; String                                                         ;
+----------------+-----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; cpu_bht_ram.mif      ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_pkf1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                  ;
+----------------+------------------+---------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                                ;
+----------------+------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_p2f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                  ;
+----------------+------------------+---------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                                ;
+----------------+------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_q2f1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag ;
+----------------+--------------------+-------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                              ;
+----------------+--------------------+-------------------------------------------------------------------+
; lpm_file       ; cpu_dc_tag_ram.mif ; String                                                            ;
+----------------+--------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; cpu_dc_tag_ram.mif   ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_ib22      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data ;
+----------------+--------+---------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_a422      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                              ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                    ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                           ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                           ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                           ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                           ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                           ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                           ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                           ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                           ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                           ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                           ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                           ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                           ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                           ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                           ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                           ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                           ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                           ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                           ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                           ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                           ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                           ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                           ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                           ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                           ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                           ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                           ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                           ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                           ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                           ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                           ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                           ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                           ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                           ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                           ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                           ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                           ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                           ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                           ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                           ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                           ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                           ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                    ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                           ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                           ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                           ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                           ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                           ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                           ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                           ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                           ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                           ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                           ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                           ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                           ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                           ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                           ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                           ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                           ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                           ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                           ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                           ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                           ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                           ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                           ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                           ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                           ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                           ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                           ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                           ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                           ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                           ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                           ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                           ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                           ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                           ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                           ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                           ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                           ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                           ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                           ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                           ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                           ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                           ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                           ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                           ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                           ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                           ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                           ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                           ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                           ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                           ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                           ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                    ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                    ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                           ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                    ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                           ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                           ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                           ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                           ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                           ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                           ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                           ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                           ;
; CBXI_PARAMETER                        ; mult_add_4cr2     ; Untyped                                                                           ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                           ;
; WIDTH_C                               ; 22                ; Untyped                                                                           ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                           ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                           ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                           ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                           ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                           ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                           ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                           ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                           ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                           ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                           ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                           ;
; COEF0_0                               ; 0                 ; Untyped                                                                           ;
; COEF0_1                               ; 0                 ; Untyped                                                                           ;
; COEF0_2                               ; 0                 ; Untyped                                                                           ;
; COEF0_3                               ; 0                 ; Untyped                                                                           ;
; COEF0_4                               ; 0                 ; Untyped                                                                           ;
; COEF0_5                               ; 0                 ; Untyped                                                                           ;
; COEF0_6                               ; 0                 ; Untyped                                                                           ;
; COEF0_7                               ; 0                 ; Untyped                                                                           ;
; COEF1_0                               ; 0                 ; Untyped                                                                           ;
; COEF1_1                               ; 0                 ; Untyped                                                                           ;
; COEF1_2                               ; 0                 ; Untyped                                                                           ;
; COEF1_3                               ; 0                 ; Untyped                                                                           ;
; COEF1_4                               ; 0                 ; Untyped                                                                           ;
; COEF1_5                               ; 0                 ; Untyped                                                                           ;
; COEF1_6                               ; 0                 ; Untyped                                                                           ;
; COEF1_7                               ; 0                 ; Untyped                                                                           ;
; COEF2_0                               ; 0                 ; Untyped                                                                           ;
; COEF2_1                               ; 0                 ; Untyped                                                                           ;
; COEF2_2                               ; 0                 ; Untyped                                                                           ;
; COEF2_3                               ; 0                 ; Untyped                                                                           ;
; COEF2_4                               ; 0                 ; Untyped                                                                           ;
; COEF2_5                               ; 0                 ; Untyped                                                                           ;
; COEF2_6                               ; 0                 ; Untyped                                                                           ;
; COEF2_7                               ; 0                 ; Untyped                                                                           ;
; COEF3_0                               ; 0                 ; Untyped                                                                           ;
; COEF3_1                               ; 0                 ; Untyped                                                                           ;
; COEF3_2                               ; 0                 ; Untyped                                                                           ;
; COEF3_3                               ; 0                 ; Untyped                                                                           ;
; COEF3_4                               ; 0                 ; Untyped                                                                           ;
; COEF3_5                               ; 0                 ; Untyped                                                                           ;
; COEF3_6                               ; 0                 ; Untyped                                                                           ;
; COEF3_7                               ; 0                 ; Untyped                                                                           ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                           ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                              ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                    ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                           ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                           ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                           ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                           ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                           ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                           ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                           ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                           ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                           ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                           ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                           ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                           ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                           ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                           ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                           ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                           ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                           ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                           ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                           ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                           ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                           ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                           ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                           ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                           ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                           ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                           ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                           ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                           ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                           ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                           ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                           ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                           ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                           ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                           ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                           ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                           ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                           ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                           ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                           ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                           ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                           ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                           ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                           ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                           ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                           ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                    ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                           ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                           ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                           ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                           ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                           ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                           ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                           ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                           ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                           ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                           ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                           ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                           ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                           ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                           ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                           ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                           ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                           ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                           ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                           ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                           ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                           ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                           ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                           ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                           ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                           ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                           ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                           ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                           ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                           ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                           ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                           ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                           ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                           ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                           ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                           ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                           ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                           ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                           ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                           ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                           ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                           ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                           ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                           ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                           ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                           ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                           ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                           ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                           ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                           ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                           ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                    ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                    ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                           ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                    ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                           ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                           ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                           ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                           ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                           ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                           ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                           ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                           ;
; CBXI_PARAMETER                        ; mult_add_6cr2     ; Untyped                                                                           ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                           ;
; WIDTH_C                               ; 22                ; Untyped                                                                           ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                           ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                           ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                           ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                           ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                           ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                           ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                           ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                           ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                           ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                           ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                           ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                           ;
; COEF0_0                               ; 0                 ; Untyped                                                                           ;
; COEF0_1                               ; 0                 ; Untyped                                                                           ;
; COEF0_2                               ; 0                 ; Untyped                                                                           ;
; COEF0_3                               ; 0                 ; Untyped                                                                           ;
; COEF0_4                               ; 0                 ; Untyped                                                                           ;
; COEF0_5                               ; 0                 ; Untyped                                                                           ;
; COEF0_6                               ; 0                 ; Untyped                                                                           ;
; COEF0_7                               ; 0                 ; Untyped                                                                           ;
; COEF1_0                               ; 0                 ; Untyped                                                                           ;
; COEF1_1                               ; 0                 ; Untyped                                                                           ;
; COEF1_2                               ; 0                 ; Untyped                                                                           ;
; COEF1_3                               ; 0                 ; Untyped                                                                           ;
; COEF1_4                               ; 0                 ; Untyped                                                                           ;
; COEF1_5                               ; 0                 ; Untyped                                                                           ;
; COEF1_6                               ; 0                 ; Untyped                                                                           ;
; COEF1_7                               ; 0                 ; Untyped                                                                           ;
; COEF2_0                               ; 0                 ; Untyped                                                                           ;
; COEF2_1                               ; 0                 ; Untyped                                                                           ;
; COEF2_2                               ; 0                 ; Untyped                                                                           ;
; COEF2_3                               ; 0                 ; Untyped                                                                           ;
; COEF2_4                               ; 0                 ; Untyped                                                                           ;
; COEF2_5                               ; 0                 ; Untyped                                                                           ;
; COEF2_6                               ; 0                 ; Untyped                                                                           ;
; COEF2_7                               ; 0                 ; Untyped                                                                           ;
; COEF3_0                               ; 0                 ; Untyped                                                                           ;
; COEF3_1                               ; 0                 ; Untyped                                                                           ;
; COEF3_2                               ; 0                 ; Untyped                                                                           ;
; COEF3_3                               ; 0                 ; Untyped                                                                           ;
; COEF3_4                               ; 0                 ; Untyped                                                                           ;
; COEF3_5                               ; 0                 ; Untyped                                                                           ;
; COEF3_6                               ; 0                 ; Untyped                                                                           ;
; COEF3_7                               ; 0                 ; Untyped                                                                           ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                           ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                     ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                   ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                           ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                        ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                        ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                        ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_t072                 ; Untyped                                                                                                                                                                        ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                       ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                       ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                     ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                   ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                  ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                               ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                  ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                               ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                    ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                          ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                         ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                  ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                          ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                          ;
; RESERVED                ; 0                                ; Signed Integer                                                          ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                          ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                          ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                          ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 12          ; Untyped                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_hg31 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:dma_address_counter ;
+------------------------+-------------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                ;
+------------------------+-------------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH              ; 30                ; Signed Integer                                                                      ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                                             ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                             ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                             ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                             ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                             ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                  ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                  ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                             ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                             ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                             ;
; CBXI_PARAMETER         ; cntr_u0i          ; Untyped                                                                             ;
+------------------------+-------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_column_counter ;
+------------------------+-------------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                               ;
+------------------------+-------------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH              ; 10                ; Signed Integer                                                                     ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                                            ;
; LPM_MODULUS            ; 800               ; Signed Integer                                                                     ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped                                                                            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                 ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                 ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                            ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                            ;
; CBXI_PARAMETER         ; cntr_9ti          ; Untyped                                                                            ;
+------------------------+-------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_row_counter ;
+------------------------+-------------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                            ;
+------------------------+-------------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH              ; 10                ; Signed Integer                                                                  ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                                         ;
; LPM_MODULUS            ; 524               ; Signed Integer                                                                  ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                         ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                         ;
; CBXI_PARAMETER         ; cntr_cti          ; Untyped                                                                         ;
+------------------------+-------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_config_counter ;
+------------------------+-------------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                               ;
+------------------------+-------------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTH              ; 3                 ; Signed Integer                                                                     ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                                            ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                            ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                            ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; DEVICE_FAMILY          ; Cyclone II        ; Untyped                                                                            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                 ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                 ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                            ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                            ;
; CBXI_PARAMETER         ; cntr_10h          ; Untyped                                                                            ;
+------------------------+-------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:vsync_delay ;
+------------------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                ;
+------------------------+------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                                                      ;
; LPM_DIRECTION          ; LEFT       ; Untyped                                                                             ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                             ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                             ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                      ;
+------------------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:hsync_delay ;
+------------------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                ;
+------------------------+------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                                                      ;
; LPM_DIRECTION          ; LEFT       ; Untyped                                                                             ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                             ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                             ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                      ;
+------------------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                              ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 27                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 27                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                     ; Signed Integer ;
; sld_node_crc_hiword                             ; 3635                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 3815                                                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                      ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                    ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                   ; String         ;
; sld_state_bits                                  ; 11                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                      ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 102                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                                                             ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                            ; Type            ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                                                       ; Untyped         ;
; n_nodes                  ; 3                                                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 8                                                                                                ; Untyped         ;
; node_info                ; 001100000000000001101110000000000000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                ; Signed Integer  ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                         ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; Value                                                                ;
+-------------------------------+----------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                    ;
; Entity Instance               ; vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; FAST                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
+-------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                            ;
; Entity Instance                           ; vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                    ;
; Entity Instance                           ; vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                     ;
; Entity Instance                           ; vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                     ;
; Entity Instance                           ; vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                     ;
; Entity Instance                           ; vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                     ;
; Entity Instance                           ; vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                     ;
; Entity Instance                           ; vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                     ;
; Entity Instance                           ; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                     ;
; Entity Instance                           ; vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                        ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                            ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                ;
; Entity Instance                       ; vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                              ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                ;
;     -- port_signa                     ; PORT_UNUSED                                                                                      ;
;     -- port_signb                     ; PORT_UNUSED                                                                                      ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                         ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                         ;
;     -- WIDTH_A                        ; 16                                                                                               ;
;     -- WIDTH_B                        ; 16                                                                                               ;
;     -- WIDTH_RESULT                   ; 32                                                                                               ;
; Entity Instance                       ; vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                              ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                ;
;     -- port_signa                     ; PORT_UNUSED                                                                                      ;
;     -- port_signb                     ; PORT_UNUSED                                                                                      ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                         ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                         ;
;     -- WIDTH_A                        ; 16                                                                                               ;
;     -- WIDTH_B                        ; 16                                                                                               ;
;     -- WIDTH_RESULT                   ; 16                                                                                               ;
+---------------------------------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                ;
; Entity Instance            ; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                     ;
;     -- lpm_width           ; 8                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
; Entity Instance            ; vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                     ;
;     -- lpm_width           ; 8                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 1                                                                     ;
; Entity Instance            ; vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 32                                                                    ;
;     -- LPM_NUMWORDS        ; 4096                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                    ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                        ;
+----------------------------+------------------------------------------------------------------------------+
; Name                       ; Value                                                                        ;
+----------------------------+------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                            ;
; Entity Instance            ; vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:vsync_delay ;
;     -- LPM_WIDTH           ; 8                                                                            ;
;     -- LPM_DIRECTION       ; LEFT                                                                         ;
; Entity Instance            ; vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:hsync_delay ;
;     -- LPM_WIDTH           ; 8                                                                            ;
;     -- LPM_DIRECTION       ; LEFT                                                                         ;
+----------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|vga_ref_2C35_reset_sys_clk_domain_synch_module:vga_ref_2C35_reset_sys_clk_domain_synch" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|vga_ref_2C35_reset_clk_in_domain_synch_module:vga_ref_2C35_reset_clk_in_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0"                                    ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|vga_ref_2C35_clock_0_in_arbitrator:the_vga_ref_2C35_clock_0_in"                                          ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; vga_ref_2C35_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|sysid:the_sysid" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                        ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ref_2C35:inst|clocks:the_clocks"                                                                                                         ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 27                  ; 27               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                             ;
+----------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------+---------+
; Name     ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                    ; Details ;
+----------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------+---------+
; CLOCK_50 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                             ; N/A     ;
; VGA_B[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[0]                             ; N/A     ;
; VGA_B[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[0]                             ; N/A     ;
; VGA_B[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[1]                             ; N/A     ;
; VGA_B[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[1]                             ; N/A     ;
; VGA_B[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[2]                             ; N/A     ;
; VGA_B[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[2]                             ; N/A     ;
; VGA_B[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[3]                             ; N/A     ;
; VGA_B[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[3]                             ; N/A     ;
; VGA_B[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[4]                             ; N/A     ;
; VGA_B[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[4]                             ; N/A     ;
; VGA_B[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[5]                             ; N/A     ;
; VGA_B[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[5]                             ; N/A     ;
; VGA_B[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[6]                             ; N/A     ;
; VGA_B[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[6]                             ; N/A     ;
; VGA_B[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[7]                             ; N/A     ;
; VGA_B[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|B[7]                             ; N/A     ;
; VGA_CLK  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk2           ; N/A     ;
; VGA_CLK  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk2           ; N/A     ;
; VGA_G[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[0]                             ; N/A     ;
; VGA_G[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[0]                             ; N/A     ;
; VGA_G[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[1]                             ; N/A     ;
; VGA_G[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[1]                             ; N/A     ;
; VGA_G[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[2]                             ; N/A     ;
; VGA_G[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[2]                             ; N/A     ;
; VGA_G[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[3]                             ; N/A     ;
; VGA_G[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[3]                             ; N/A     ;
; VGA_G[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[4]                             ; N/A     ;
; VGA_G[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[4]                             ; N/A     ;
; VGA_G[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[5]                             ; N/A     ;
; VGA_G[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[5]                             ; N/A     ;
; VGA_G[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[6]                             ; N/A     ;
; VGA_G[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[6]                             ; N/A     ;
; VGA_G[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[7]                             ; N/A     ;
; VGA_G[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|G[7]                             ; N/A     ;
; VGA_HS   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:hsync_delay|dffs[7] ; N/A     ;
; VGA_HS   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:hsync_delay|dffs[7] ; N/A     ;
; VGA_R[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[0]                             ; N/A     ;
; VGA_R[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[0]                             ; N/A     ;
; VGA_R[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[1]                             ; N/A     ;
; VGA_R[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[1]                             ; N/A     ;
; VGA_R[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[2]                             ; N/A     ;
; VGA_R[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[2]                             ; N/A     ;
; VGA_R[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[3]                             ; N/A     ;
; VGA_R[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[3]                             ; N/A     ;
; VGA_R[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[4]                             ; N/A     ;
; VGA_R[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[4]                             ; N/A     ;
; VGA_R[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[5]                             ; N/A     ;
; VGA_R[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[5]                             ; N/A     ;
; VGA_R[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[6]                             ; N/A     ;
; VGA_R[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[6]                             ; N/A     ;
; VGA_R[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[7]                             ; N/A     ;
; VGA_R[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|R[7]                             ; N/A     ;
; VGA_VS   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:vsync_delay|dffs[7] ; N/A     ;
; VGA_VS   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:vsync_delay|dffs[7] ; N/A     ;
+----------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Wed Feb  2 19:50:15 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_ref -c vga_ref
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file vga_ref.bdf
    Info: Found entity 1: vga_ref
Info: Found 1 design units, including 1 entities, in source file sram.v
    Info: Found entity 1: sram
Info: Found 1 design units, including 1 entities, in source file clocks.v
    Info: Found entity 1: clocks
Info: Elaborating entity "vga_ref" for the top level hierarchy
Warning: Using design file vga_ref_2C35.v, which is not specified as a design file for the current project, but contains definitions for 24 design units and 24 entities in project
    Info: Found entity 1: clocks_avalon_clocks_slave_arbitrator
    Info: Found entity 2: cpu_jtag_debug_module_arbitrator
    Info: Found entity 3: cpu_data_master_arbitrator
    Info: Found entity 4: cpu_instruction_master_arbitrator
    Info: Found entity 5: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 6: rdv_fifo_for_cpu_data_master_to_sdram_s1_module
    Info: Found entity 7: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module
    Info: Found entity 8: rdv_fifo_for_vga_controller_m1_to_sdram_s1_module
    Info: Found entity 9: sdram_s1_arbitrator
    Info: Found entity 10: rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module
    Info: Found entity 11: sram_avalon_sram_slave_arbitrator
    Info: Found entity 12: sys_clk_timer_s1_arbitrator
    Info: Found entity 13: sysid_control_slave_arbitrator
    Info: Found entity 14: tri_state_bridge_avalon_slave_arbitrator
    Info: Found entity 15: tri_state_bridge_bridge_arbitrator
    Info: Found entity 16: vga_controller_s1_arbitrator
    Info: Found entity 17: vga_controller_m1_arbitrator
    Info: Found entity 18: vga_ref_2C35_clock_0_in_arbitrator
    Info: Found entity 19: vga_ref_2C35_clock_0_out_arbitrator
    Info: Found entity 20: vga_ref_2C35_reset_clk_in_domain_synch_module
    Info: Found entity 21: vga_ref_2C35_reset_sys_clk_domain_synch_module
    Info: Found entity 22: vga_ref_2C35
    Info: Found entity 23: ext_flash_lane0_module
    Info: Found entity 24: ext_flash
Info: Elaborating entity "vga_ref_2C35" for hierarchy "vga_ref_2C35:inst"
Info: Elaborating entity "clocks_avalon_clocks_slave_arbitrator" for hierarchy "vga_ref_2C35:inst|clocks_avalon_clocks_slave_arbitrator:the_clocks_avalon_clocks_slave"
Info: Elaborating entity "clocks" for hierarchy "vga_ref_2C35:inst|clocks:the_clocks"
Warning (10858): Verilog HDL warning at clocks.v(101): object audio_clk_locked used but never assigned
Warning (10030): Net "audio_clk_locked" at clocks.v(101) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "altpll" for hierarchy "vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System"
Info: Instantiated megafunction "vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "-3000"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "20000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_extclkena0" = "PORT_UNUSED"
    Info: Parameter "port_extclkena1" = "PORT_UNUSED"
    Info: Parameter "port_extclkena2" = "PORT_UNUSED"
    Info: Parameter "port_extclkena3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "vga_ref_2C35:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "vga_ref_2C35:inst|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "vga_ref_2C35:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Found 29 design units, including 29 entities, in source file cpu.v
    Info: Found entity 1: cpu_ic_data_module
    Info: Found entity 2: cpu_ic_tag_module
    Info: Found entity 3: cpu_bht_module
    Info: Found entity 4: cpu_register_bank_a_module
    Info: Found entity 5: cpu_register_bank_b_module
    Info: Found entity 6: cpu_dc_tag_module
    Info: Found entity 7: cpu_dc_data_module
    Info: Found entity 8: cpu_nios2_oci_debug
    Info: Found entity 9: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 10: cpu_nios2_ocimem
    Info: Found entity 11: cpu_nios2_avalon_reg
    Info: Found entity 12: cpu_nios2_oci_break
    Info: Found entity 13: cpu_nios2_oci_xbrk
    Info: Found entity 14: cpu_nios2_oci_match_single
    Info: Found entity 15: cpu_nios2_oci_match_paired
    Info: Found entity 16: cpu_nios2_oci_dbrk
    Info: Found entity 17: cpu_nios2_oci_itrace
    Info: Found entity 18: cpu_nios2_oci_td_mode
    Info: Found entity 19: cpu_nios2_oci_dtrace
    Info: Found entity 20: cpu_nios2_oci_compute_tm_count
    Info: Found entity 21: cpu_nios2_oci_fifowp_inc
    Info: Found entity 22: cpu_nios2_oci_fifocount_inc
    Info: Found entity 23: cpu_nios2_oci_fifo
    Info: Found entity 24: cpu_nios2_oci_pib
    Info: Found entity 25: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 26: cpu_nios2_oci_im
    Info: Found entity 27: cpu_nios2_performance_monitors
    Info: Found entity 28: cpu_nios2_oci
    Info: Found entity 29: cpu
Info: Elaborating entity "cpu" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu"
Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_ic_data_module" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info: Found entity 1: altsyncram_qed1
Info: Elaborating entity "altsyncram_qed1" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info: Elaborating entity "cpu_ic_tag_module" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "21"
    Info: Parameter "width_b" = "21"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u0g1.tdf
    Info: Found entity 1: altsyncram_u0g1
Info: Elaborating entity "altsyncram_u0g1" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u0g1:auto_generated"
Info: Elaborating entity "cpu_bht_module" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht"
Info: Elaborating entity "altsyncram" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_bht_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_b" = "2"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pkf1.tdf
    Info: Found entity 1: altsyncram_pkf1
Info: Elaborating entity "altsyncram_pkf1" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_pkf1:auto_generated"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p2f1.tdf
    Info: Found entity 1: altsyncram_p2f1
Info: Elaborating entity "altsyncram_p2f1" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p2f1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q2f1.tdf
    Info: Found entity 1: altsyncram_q2f1
Info: Elaborating entity "altsyncram_q2f1" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q2f1:auto_generated"
Info: Elaborating entity "cpu_dc_tag_module" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_dc_tag_ram.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ib22.tdf
    Info: Found entity 1: altsyncram_ib22
Info: Elaborating entity "altsyncram_ib22" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ib22:auto_generated"
Info: Elaborating entity "cpu_dc_data_module" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_b" = "4"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a422.tdf
    Info: Found entity 1: altsyncram_a422
Info: Elaborating entity "altsyncram_a422" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_a422:auto_generated"
Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_mult_cell
Info: Elaborating entity "cpu_mult_cell" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "32"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf
    Info: Found entity 1: mult_add_4cr2
Info: Elaborating entity "mult_add_4cr2" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf
    Info: Found entity 1: ded_mult_2o81
Info: Elaborating entity "ded_mult_2o81" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "UNSIGNED"
    Info: Parameter "representation_b" = "UNSIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_result" = "16"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf
    Info: Found entity 1: mult_add_6cr2
Info: Elaborating entity "mult_add_6cr2" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf
    Info: Found entity 1: altsyncram_t072
Info: Elaborating entity "altsyncram_t072" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single"
Info: Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_oci_test_bench
Info: Elaborating entity "cpu_oci_test_bench" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Instantiated megafunction "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "vga_ref_2C35:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Elaborating entity "jtag_uart" for hierarchy "vga_ref_2C35:inst|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "vga_ref_2C35:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "sdram_s1_arbitrator" for hierarchy "vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_sdram_s1_module" for hierarchy "vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module" for hierarchy "vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1"
Info: Elaborating entity "rdv_fifo_for_vga_controller_m1_to_sdram_s1_module" for hierarchy "vga_ref_2C35:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_vga_controller_m1_to_sdram_s1_module:rdv_fifo_for_vga_controller_m1_to_sdram_s1"
Warning: Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info: Found entity 1: sdram_input_efifo_module
    Info: Found entity 2: sdram
Info: Elaborating entity "sdram" for hierarchy "vga_ref_2C35:inst|sdram:the_sdram"
Info: Elaborating entity "sdram_input_efifo_module" for hierarchy "vga_ref_2C35:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Info: Elaborating entity "sram_avalon_sram_slave_arbitrator" for hierarchy "vga_ref_2C35:inst|sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave"
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module" for hierarchy "vga_ref_2C35:inst|sram_avalon_sram_slave_arbitrator:the_sram_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_sram_avalon_sram_slave"
Info: Elaborating entity "sram" for hierarchy "vga_ref_2C35:inst|sram:the_sram"
Info: Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "vga_ref_2C35:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"
Warning: Using design file sys_clk_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sys_clk_timer
Info: Elaborating entity "sys_clk_timer" for hierarchy "vga_ref_2C35:inst|sys_clk_timer:the_sys_clk_timer"
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "vga_ref_2C35:inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "vga_ref_2C35:inst|sysid:the_sysid"
Info: Elaborating entity "tri_state_bridge_avalon_slave_arbitrator" for hierarchy "vga_ref_2C35:inst|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave"
Info: Elaborating entity "vga_controller_s1_arbitrator" for hierarchy "vga_ref_2C35:inst|vga_controller_s1_arbitrator:the_vga_controller_s1"
Info: Elaborating entity "vga_controller_m1_arbitrator" for hierarchy "vga_ref_2C35:inst|vga_controller_m1_arbitrator:the_vga_controller_m1"
Warning: Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: vga_controller
Info: Elaborating entity "vga_controller" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller"
Info: Elaborating entity "dcfifo" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo"
Info: Instantiated megafunction "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo" with the following parameter:
    Info: Parameter "LPM_NUMWORDS" = "4096"
    Info: Parameter "LPM_SHOWAHEAD" = "ON"
    Info: Parameter "LPM_WIDTH" = "32"
Warning: Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_hg31.tdf
    Info: Found entity 1: dcfifo_hg31
Info: Elaborating entity "dcfifo_hg31" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ndb.tdf
    Info: Found entity 1: a_gray2bin_ndb
Info: Elaborating entity "a_gray2bin_ndb" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_gray2bin_ndb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_r96.tdf
    Info: Found entity 1: a_graycounter_r96
Info: Elaborating entity "a_graycounter_r96" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_r96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_igc.tdf
    Info: Found entity 1: a_graycounter_igc
Info: Elaborating entity "a_graycounter_igc" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_igc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_hgc.tdf
    Info: Found entity 1: a_graycounter_hgc
Info: Elaborating entity "a_graycounter_hgc" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|a_graycounter_hgc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vmu.tdf
    Info: Found entity 1: altsyncram_vmu
Info: Elaborating entity "altsyncram_vmu" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|altsyncram_vmu:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bj91.tdf
    Info: Found entity 1: altsyncram_bj91
Info: Elaborating entity "altsyncram_bj91" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_bj91:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info: Found entity 1: dffpipe_ngh
Info: Elaborating entity "dffpipe_ngh" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_ngh:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_udb.tdf
    Info: Found entity 1: alt_synch_pipe_udb
Info: Elaborating entity "alt_synch_pipe_udb" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_udb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info: Found entity 1: dffpipe_se9
Info: Elaborating entity "dffpipe_se9" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_udb:rs_dgwp|dffpipe_se9:dffpipe17"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_re9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf
    Info: Found entity 1: alt_synch_pipe_2e8
Info: Elaborating entity "alt_synch_pipe_2e8" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_2e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info: Found entity 1: dffpipe_te9
Info: Elaborating entity "dffpipe_te9" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe21"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_836.tdf
    Info: Found entity 1: cmpr_836
Info: Elaborating entity "cmpr_836" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|cmpr_836:rdempty_eq_comp"
Info: Elaborating entity "lpm_counter" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:dma_address_counter"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:dma_address_counter"
Info: Instantiated megafunction "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:dma_address_counter" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "30"
Info: Found 1 design units, including 1 entities, in source file db/cntr_u0i.tdf
    Info: Found entity 1: cntr_u0i
Info: Elaborating entity "cntr_u0i" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:dma_address_counter|cntr_u0i:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_column_counter"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_column_counter"
Info: Instantiated megafunction "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_column_counter" with the following parameter:
    Info: Parameter "LPM_MODULUS" = "800"
    Info: Parameter "LPM_WIDTH" = "10"
Info: Found 1 design units, including 1 entities, in source file db/cntr_9ti.tdf
    Info: Found entity 1: cntr_9ti
Info: Elaborating entity "cntr_9ti" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_column_counter|cntr_9ti:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf
    Info: Found entity 1: cmpr_ldc
Info: Elaborating entity "cmpr_ldc" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_column_counter|cntr_9ti:auto_generated|cmpr_ldc:cmpr2"
Info: Elaborating entity "lpm_counter" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_row_counter"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_row_counter"
Info: Instantiated megafunction "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_row_counter" with the following parameter:
    Info: Parameter "LPM_MODULUS" = "524"
    Info: Parameter "LPM_WIDTH" = "10"
Info: Found 1 design units, including 1 entities, in source file db/cntr_cti.tdf
    Info: Found entity 1: cntr_cti
Info: Elaborating entity "cntr_cti" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_row_counter|cntr_cti:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_config_counter"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_config_counter"
Info: Instantiated megafunction "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_config_counter" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "3"
Info: Found 1 design units, including 1 entities, in source file db/cntr_10h.tdf
    Info: Found entity 1: cntr_10h
Info: Elaborating entity "cntr_10h" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_counter:vga_config_counter|cntr_10h:auto_generated"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:vsync_delay"
Info: Elaborated megafunction instantiation "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:vsync_delay"
Info: Instantiated megafunction "vga_ref_2C35:inst|vga_controller:the_vga_controller|lpm_shiftreg:vsync_delay" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
Info: Elaborating entity "vga_ref_2C35_clock_0_in_arbitrator" for hierarchy "vga_ref_2C35:inst|vga_ref_2C35_clock_0_in_arbitrator:the_vga_ref_2C35_clock_0_in"
Info: Elaborating entity "vga_ref_2C35_clock_0_out_arbitrator" for hierarchy "vga_ref_2C35:inst|vga_ref_2C35_clock_0_out_arbitrator:the_vga_ref_2C35_clock_0_out"
Warning: Using design file vga_ref_2C35_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: vga_ref_2C35_clock_0_edge_to_pulse
    Info: Found entity 2: vga_ref_2C35_clock_0_slave_FSM
    Info: Found entity 3: vga_ref_2C35_clock_0_master_FSM
    Info: Found entity 4: vga_ref_2C35_clock_0_bit_pipe
    Info: Found entity 5: vga_ref_2C35_clock_0
Info: Elaborating entity "vga_ref_2C35_clock_0" for hierarchy "vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0"
Info: Elaborating entity "vga_ref_2C35_clock_0_edge_to_pulse" for hierarchy "vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "vga_ref_2C35_clock_0_slave_FSM" for hierarchy "vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "vga_ref_2C35_clock_0_master_FSM" for hierarchy "vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "vga_ref_2C35_clock_0_bit_pipe" for hierarchy "vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "vga_ref_2C35_reset_clk_in_domain_synch_module" for hierarchy "vga_ref_2C35:inst|vga_ref_2C35_reset_clk_in_domain_synch_module:vga_ref_2C35_reset_clk_in_domain_synch"
Info: Elaborating entity "vga_ref_2C35_reset_sys_clk_domain_synch_module" for hierarchy "vga_ref_2C35:inst|vga_ref_2C35_reset_sys_clk_domain_synch_module:vga_ref_2C35_reset_sys_clk_domain_synch"
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_System" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2304.tdf
    Info: Found entity 1: altsyncram_2304
Info: Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info: Found entity 1: mux_aoc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf
    Info: Found entity 1: cntr_0ci
Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info: Found entity 1: cmpr_9cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info: Found entity 1: cntr_02j
Info: Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info: Found entity 1: cntr_sbi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info: Found entity 1: cmpr_8cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
Info: 71 registers lost all their fanouts during netlist optimizations. The first 71 are displayed below.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_re9:ws_bwp|dffe20a[12]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|vga_controller:the_vga_controller|dcfifo:the_dcfifo|dcfifo_hg31:auto_generated|dffpipe_re9:ws_brp|dffe20a[12]" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_write" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|sdram:the_sdram|m_next~9" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|sdram:the_sdram|m_next~10" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|sdram:the_sdram|m_next~13" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|sdram:the_sdram|m_next~14" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|sdram:the_sdram|m_next~16" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|sdram:the_sdram|i_next~4" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|sdram:the_sdram|i_next~5" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|sdram:the_sdram|i_next~6" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|sdram:the_sdram|i_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|sdram:the_sdram|i_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|sdram:the_sdram|i_state~16" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info: Register "vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Generated suppressed messages file /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.map.smsg
Info: Succesfully connected in-system debug instance "auto_signaltap_0" to all 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|pll"
Info: Implemented 6749 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 100 output pins
    Info: Implemented 40 bidirectional pins
    Info: Implemented 6324 logic cells
    Info: Implemented 274 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 346 megabytes
    Info: Processing ended: Wed Feb  2 19:51:21 2011
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.map.smsg.


