v 20091004 2
C 40000 40000 0 0 0 title-B.sym
C 45400 42700 1 0 0 ad9513_14_15.sym
{
T 49800 46500 5 10 1 1 0 6 1
refdes=U1
T 45800 50000 5 10 0 0 0 0 1
device=AD9513_14_15
T 45800 50200 5 10 0 0 0 0 1
footprint=LFCSP-32_VQ
}
C 52300 50000 1 90 0 cap-small.sym
{
T 51700 50720 5 10 1 1 180 6 1
refdes=C5
T 51820 50400 5 10 0 0 90 0 1
device=Cap Small
T 51500 50200 5 10 1 1 0 0 1
value=0.1 UF
T 52300 50000 5 10 0 0 0 0 1
footprint=0402
}
N 51300 50800 53600 50800 4
{
T 50900 50700 5 10 1 1 0 0 1
netname=VS
}
N 52100 50800 52100 50600 4
N 52100 50300 52100 50100 4
N 51300 50100 53600 50100 4
{
T 50800 50100 5 10 1 1 0 0 1
netname=GND
}
N 52800 50800 52800 50600 4
N 52800 50300 52800 50100 4
C 53000 50000 1 90 0 cap-small.sym
{
T 52400 50720 5 10 1 1 180 6 1
refdes=C6
T 52520 50400 5 10 0 0 90 0 1
device=Cap Small
T 52200 50200 5 10 1 1 0 0 1
value=0.1 UF
T 53000 50000 5 10 0 0 0 0 1
footprint=0402
}
N 53600 50800 53600 50600 4
N 53600 50300 53600 50100 4
C 53800 50000 1 90 0 cap-small.sym
{
T 53200 50720 5 10 1 1 180 6 1
refdes=C8
T 53320 50400 5 10 0 0 90 0 1
device=Cap Small
T 53000 50200 5 10 1 1 0 0 1
value=0.1 UF
T 53800 50000 5 10 0 0 0 0 1
footprint=0402
}
C 52300 49000 1 90 0 cap-small.sym
{
T 51700 49720 5 10 1 1 180 6 1
refdes=C7
T 51820 49400 5 10 0 0 90 0 1
device=Cap Small
T 51500 49200 5 10 1 1 0 0 1
value=0.1 UF
T 52300 49000 5 10 0 0 0 0 1
footprint=0402
}
N 51300 49800 55800 49800 4
{
T 50900 49700 5 10 1 1 0 0 1
netname=VS
}
N 52100 49800 52100 49600 4
N 52100 49300 52100 49100 4
N 51300 49100 55800 49100 4
{
T 50800 49100 5 10 1 1 0 0 1
netname=GND
}
N 52800 49800 52800 49600 4
N 52800 49300 52800 49100 4
C 53000 49000 1 90 0 cap-small.sym
{
T 52400 49720 5 10 1 1 180 6 1
refdes=C9
T 52520 49400 5 10 0 0 90 0 1
device=Cap Small
T 52200 49200 5 10 1 1 0 0 1
value=0.1 UF
T 53000 49000 5 10 0 0 0 0 1
footprint=0402
}
N 53600 49800 53600 49600 4
N 53600 49300 53600 49100 4
C 53800 49000 1 90 0 cap-small.sym
{
T 53200 49720 5 10 1 1 180 6 1
refdes=C10
T 53320 49400 5 10 0 0 90 0 1
device=Cap Small
T 53000 49200 5 10 1 1 0 0 1
value=0.1 UF
T 53800 49000 5 10 0 0 0 0 1
footprint=0402
}
N 54300 49800 54300 49600 4
N 54300 49300 54300 49100 4
C 54500 49000 1 90 0 cap-small.sym
{
T 53900 49720 5 10 1 1 180 6 1
refdes=C11
T 54020 49400 5 10 0 0 90 0 1
device=Cap Small
T 53700 49200 5 10 1 1 0 0 1
value=0.1 UF
T 54500 49000 5 10 0 0 0 0 1
footprint=0402
}
N 55100 49800 55100 49600 4
N 55100 49300 55100 49100 4
C 55300 49000 1 90 0 cap-small.sym
{
T 54700 49720 5 10 1 1 180 6 1
refdes=C12
T 54820 49400 5 10 0 0 90 0 1
device=Cap Small
T 54500 49200 5 10 1 1 0 0 1
value=0.1 UF
T 55300 49000 5 10 0 0 0 0 1
footprint=0402
}
N 55800 49800 55800 49600 4
N 55800 49300 55800 49100 4
C 56000 49000 1 90 0 cap-small.sym
{
T 55400 49720 5 10 1 1 180 6 1
refdes=C13
T 55520 49400 5 10 0 0 90 0 1
device=Cap Small
T 55200 49200 5 10 1 1 0 0 1
value=0.1 UF
T 56000 49000 5 10 0 0 0 0 1
footprint=0402
}
N 47200 46700 47200 47400 4
{
T 47300 47500 5 10 1 1 90 0 1
netname=GND
}
N 47500 46700 47500 47400 4
{
T 47600 47500 5 10 1 1 90 0 1
netname=VS
}
N 47800 46700 47800 47400 4
{
T 47900 47500 5 10 1 1 90 0 1
netname=VS
}
N 48700 46700 48700 47400 4
{
T 48800 47500 5 10 1 1 90 0 1
netname=VS
}
N 50500 45700 51500 45700 4
{
T 51600 45600 5 10 1 1 0 0 1
netname=VS
}
N 50500 44800 51500 44800 4
{
T 51600 44700 5 10 1 1 0 0 1
netname=VS
}
N 50500 44500 51500 44500 4
{
T 51600 44400 5 10 1 1 0 0 1
netname=VS
}
N 50500 43600 51500 43600 4
{
T 51600 43500 5 10 1 1 0 0 1
netname=VS
}
N 45500 45700 45200 45700 4
{
T 45100 45800 5 10 1 1 180 0 1
netname=VS
}
N 45500 44800 45200 44800 4
{
T 45100 44900 5 10 1 1 180 0 1
netname=VS
}
N 45200 44200 45500 44200 4
{
T 44600 44100 5 10 1 1 0 0 1
netname=VREF
}
N 45200 43600 45500 43600 4
{
T 44900 43500 5 10 1 1 0 0 1
netname=S9
}
N 45200 43900 45500 43900 4
{
T 44800 43800 5 10 1 1 0 0 1
netname=S10
}
N 46900 42100 46900 42800 4
{
T 47000 41800 5 10 1 1 90 0 1
netname=S8
}
N 47200 42100 47200 42800 4
{
T 47300 41800 5 10 1 1 90 0 1
netname=S7
}
N 47500 42100 47500 42800 4
{
T 47600 41800 5 10 1 1 90 0 1
netname=S6
}
N 47800 42100 47800 42800 4
{
T 47900 41800 5 10 1 1 90 0 1
netname=S5
}
N 48100 42100 48100 42800 4
{
T 48200 41800 5 10 1 1 90 0 1
netname=S4
}
N 48400 42100 48400 42800 4
{
T 48500 41800 5 10 1 1 90 0 1
netname=S3
}
N 48700 42100 48700 42800 4
{
T 48800 41800 5 10 1 1 90 0 1
netname=S2
}
N 49000 42100 49000 42800 4
{
T 49100 41800 5 10 1 1 90 0 1
netname=S1
}
N 46400 47100 46900 47100 4
N 46900 47100 46900 46700 4
C 45500 47000 1 0 0 resistor-1.sym
{
T 45800 47400 5 10 0 0 0 0 1
device=RESISTOR
T 45800 47300 5 10 1 1 0 0 1
refdes=R3
T 45700 46800 5 10 1 1 0 0 1
value=4.12K
T 45500 47000 5 10 0 0 0 0 1
footprint=0402
}
N 45300 47100 45500 47100 4
{
T 44400 47000 5 10 1 1 0 0 1
netname=GND
}
N 49100 50400 49700 50400 4
N 48300 50400 48800 50400 4
{
T 47700 50300 5 10 1 1 0 0 1
netname=VREF
}
C 48500 50200 1 0 0 cap-small.sym
{
T 48800 50820 5 10 1 1 180 6 1
refdes=C3
T 48900 50680 5 10 0 0 0 0 1
device=Cap Small
T 48700 50000 5 10 1 1 0 0 1
value=0.1 UF
T 48500 50200 5 10 0 0 0 0 1
footprint=0402
}
T 50000 40800 9 15 1 0 0 0 1
Clock-Divider Board
T 53900 40100 9 10 1 0 0 0 1
John Williams
T 50600 40100 9 10 1 0 0 0 1
1
T 52000 40100 9 10 1 0 0 0 1
2
T 49900 40400 9 10 1 0 0 0 1
clock-divider.sch
N 49000 47400 49000 46700 4
{
T 49100 47500 5 10 1 1 90 0 1
netname=S0
}
C 45000 47200 1 270 0 gnd-1.sym
N 50500 45400 52100 45400 4
N 50500 45100 52400 45100 4
{
T 52200 47600 5 10 1 1 0 0 1
netname=OUT10B
}
C 45200 50300 1 0 0 3.3V-plus-1.sym
N 45400 50200 46100 50200 4
{
T 46900 50500 5 10 1 1 180 0 1
netname=VS
}
N 49700 50400 49700 49700 4
{
T 49800 50300 5 10 1 1 0 0 1
netname=GND
}
C 45900 50100 1 270 0 capacitor-1.sym
{
T 46600 49900 5 8 0 0 270 0 1
device=CAPACITOR
T 45800 49600 5 8 1 1 180 0 1
refdes=C1
T 46800 49900 5 8 0 0 270 0 1
symversion=0.1
T 45800 49800 5 8 1 1 180 0 1
value=10UF
T 45900 50100 5 10 0 0 0 0 1
footprint=TAJD
}
N 46100 48900 46100 49200 4
{
T 46200 48900 5 10 1 1 0 0 1
netname=GND
}
N 46100 50100 46100 50400 4
C 49600 49400 1 0 0 gnd-1.sym
N 46100 50400 46500 50400 4
C 46000 48600 1 0 0 gnd-1.sym
N 45400 50200 45400 50300 4
C 46300 42600 1 180 0 coax.sym
{
T 45700 42700 5 10 1 1 180 0 1
refdes=M3
T 45900 42600 5 10 1 1 0 0 1
value=SYNCB
T 46300 42600 5 10 0 0 0 0 1
footprint=SMA_VERT
}
N 45500 44500 43900 44500 4
N 43900 44500 43900 43200 4
N 45400 42200 45200 42200 4
N 45800 41400 45800 41700 4
{
T 46000 41300 5 10 1 1 180 0 1
netname=GND
}
N 45200 42200 45200 43400 4
N 45200 43400 43900 43400 4
C 43800 43200 1 270 0 resistor-1.sym
{
T 44200 42900 5 10 0 0 270 0 1
device=RESISTOR
T 43400 42700 5 10 1 1 0 0 1
refdes=R4
T 43400 42900 5 10 1 1 0 0 1
value=200
T 43800 43200 5 10 0 0 0 0 1
footprint=0603
}
C 43800 42000 1 270 0 resistor-1.sym
{
T 44200 41700 5 10 0 0 270 0 1
device=RESISTOR
T 43400 41500 5 10 1 1 0 0 1
refdes=R5
T 43400 41700 5 10 1 1 0 0 1
value=200
T 43800 42000 5 10 0 0 0 0 1
footprint=0603
}
N 43900 41100 43900 40800 4
{
T 43800 40600 5 10 1 1 0 0 1
netname=VS
}
N 43900 42000 43900 42300 4
N 44700 41100 44700 42100 4
{
T 44900 41000 5 10 1 1 180 0 1
netname=GND
}
C 55500 45700 1 180 0 coax.sym
{
T 54700 45600 5 10 1 1 180 0 1
refdes=M4
T 55100 45700 5 10 1 1 0 0 1
value=OUT2/OUT1
T 55500 45700 5 10 0 0 0 0 1
footprint=SMA_EDGE
}
C 55500 44300 1 180 0 coax.sym
{
T 54700 44200 5 10 1 1 180 0 1
refdes=M5
T 55300 44100 5 10 1 1 0 0 1
value=OUT2B/OUT1B
T 55500 44300 5 10 0 0 0 0 1
footprint=SMA_EDGE
}
N 50500 43900 53900 43900 4
C 53800 45100 1 270 0 resistor-1.sym
{
T 53400 44600 5 10 1 1 0 0 1
refdes=R6
T 53400 44800 5 10 1 1 0 0 1
value=200
T 54200 44800 5 10 0 0 270 0 1
device=RESISTOR
T 53800 45100 5 10 0 0 0 0 1
footprint=0402
}
N 53900 45100 53900 45500 4
N 53900 43800 53900 44200 4
N 53900 46700 53900 46400 4
{
T 53700 46800 5 10 1 1 0 0 1
netname=GND
}
C 54100 45500 1 90 0 capacitor-1.sym
{
T 53400 45700 5 8 0 0 90 0 1
device=CAPACITOR
T 53700 46200 5 8 1 1 180 0 1
refdes=C14
T 53200 45700 5 8 0 0 90 0 1
symversion=0.1
T 53700 46000 5 8 1 1 180 0 1
value=0.1uF
T 54100 45500 5 10 0 0 0 0 1
footprint=0402
}
C 53700 43800 1 270 0 capacitor-1.sym
{
T 54400 43600 5 8 0 0 270 0 1
device=CAPACITOR
T 53400 43200 5 8 1 1 0 0 1
refdes=C15
T 54600 43600 5 8 0 0 270 0 1
symversion=0.1
T 53300 43400 5 8 1 1 0 0 1
value=0.1uF
T 53700 43800 5 10 0 0 0 0 1
footprint=0402
}
N 53900 42700 53900 42900 4
{
T 54100 42600 5 10 1 1 180 0 1
netname=GND
}
N 53900 45300 54600 45300 4
N 53900 43900 54600 43900 4
N 55000 44600 55000 44800 4
{
T 55200 44500 5 10 1 1 180 0 1
netname=GND
}
N 55000 43200 55000 43400 4
{
T 55200 43100 5 10 1 1 180 0 1
netname=GND
}
N 52100 45400 52100 47900 4
{
T 52200 47900 5 10 1 1 0 0 1
netname=OUT10
}
N 52400 45100 52400 47600 4
N 52400 47600 52900 47600 4
N 52100 47900 52900 47900 4
N 50500 44200 53000 44200 4
N 53000 44200 53000 45300 4
N 53000 45300 53900 45300 4
C 40000 47800 1 180 1 coax.sym
{
T 40800 47700 5 10 1 1 180 6 1
refdes=M1
T 40600 47800 5 10 1 1 0 6 1
value=CLK
T 40000 47800 5 10 0 0 0 0 1
footprint=SMA_EDGE
}
C 40000 45000 1 180 1 coax.sym
{
T 40200 44300 5 10 1 1 180 6 1
refdes=M2
T 40700 45000 5 10 1 1 0 6 1
value=CLKB
T 40000 45000 5 10 0 0 0 0 1
footprint=SMA_EDGE
}
N 48100 46700 48100 48500 4
N 48100 48500 49000 48500 4
{
T 48500 48500 5 10 1 1 0 0 1
netname=OUT0
}
N 48400 46700 48400 48200 4
N 48400 48200 49000 48200 4
{
T 48400 48200 5 10 1 1 0 0 1
netname=OUT0B
}
N 40500 43800 40500 44100 4
{
T 40700 43700 5 10 1 1 180 0 1
netname=GND
}
N 40500 46600 40500 46900 4
{
T 40700 46500 5 10 1 1 180 0 1
netname=GND
}
C 43400 46200 1 0 0 cap-small.sym
{
T 43700 46820 5 10 1 1 180 6 1
refdes=C2
T 43800 46680 5 10 0 0 0 0 1
device=Cap Small
T 43600 46000 5 10 1 1 0 0 1
value=0.1 UF
T 43400 46200 5 10 0 0 0 0 1
footprint=0402
}
C 43400 45100 1 0 0 cap-small.sym
{
T 43700 45720 5 10 1 1 180 6 1
refdes=C4
T 43800 45580 5 10 0 0 0 0 1
device=Cap Small
T 43600 44900 5 10 1 1 0 0 1
value=0.1 UF
T 43400 45100 5 10 0 0 0 0 1
footprint=0402
}
N 45500 45400 44600 45400 4
N 44000 46400 44600 46400 4
N 44600 45400 44600 46400 4
N 44400 45100 45500 45100 4
N 44400 45100 44400 45300 4
N 44400 45300 44000 45300 4
N 42800 45300 43700 45300 4
C 43000 46300 1 270 0 resistor-1.sym
{
T 43400 46000 5 10 0 0 270 0 1
device=RESISTOR
T 42700 45800 5 10 1 1 0 0 1
refdes=R1
T 42700 46000 5 10 1 1 0 0 1
value=50
T 43000 46300 5 10 0 0 0 0 1
footprint=0402
}
N 42600 46400 43700 46400 4
N 43100 46400 43100 46300 4
N 43100 45400 43100 45300 4
C 41200 45600 1 0 0 maba-007159-000000.sym
{
T 41400 45400 5 10 1 1 0 0 1
value=ETC_1_1_13
T 42000 46300 5 10 1 1 0 0 1
refdes=T1
T 41200 45600 5 10 0 0 0 0 1
footprint=SM-22
}
N 42600 46300 42600 46400 4
N 42600 45600 42800 45600 4
N 42800 45600 42800 45300 4
N 40900 44600 41100 44600 4
N 41100 44400 41100 45600 4
N 41000 46300 41000 47400 4
N 41200 46300 41000 46300 4
N 41200 45600 41100 45600 4
N 40900 47400 41000 47400 4
C 41200 43500 1 90 0 resistor-1.sym
{
T 40800 43800 5 10 0 0 90 0 1
device=RESISTOR
T 41600 44000 5 10 1 1 180 0 1
refdes=R2
T 42000 43800 5 10 1 1 180 0 1
value=0 (OPT)
T 41200 43500 5 10 0 0 0 0 1
footprint=0402
}
N 41100 43300 41100 43500 4
{
T 41300 43200 5 10 1 1 180 0 1
netname=GND
}
C 41100 48600 1 0 0 clock-divider-jumpers.sym
{
T 41100 48600 5 10 0 0 0 0 1
source=clock-divider-jumpers.sch
}
C 52900 47400 1 0 0 clock-divider-port10.sym
{
T 52900 47400 5 10 0 0 0 0 1
source=clock-divider-port10.sch
}
C 35700 31600 1 0 0 clock-divider-port0.sym
{
T 35700 31600 5 10 0 0 0 0 1
source=clock-divider-port0.sch
}
N 48100 44200 48100 44400 4
{
T 48200 44200 5 10 1 1 0 0 1
netname=GND
}
C 43900 42100 1 0 0 switch-spst-1.sym
{
T 44300 42800 5 10 0 0 0 0 1
device=SPST
T 44200 42400 5 10 1 1 0 0 1
refdes=SW1
}
