// Seed: 1118336658
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output tri0 id_2;
  inout wire id_1;
  assign id_2 = -1;
  wire id_5;
  assign id_3 = id_1;
  parameter id_6 = {-1, -1 >> '0 - 1};
  assign id_5 = id_4;
  localparam id_7 = id_6;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri id_4,
    input supply1 id_5,
    input uwire id_6,
    input uwire id_7,
    input supply0 id_8,
    output uwire id_9[-1 : -1],
    input tri0 id_10,
    output supply1 id_11#(1) [-1 : -1],
    input tri0 id_12,
    input supply1 id_13,
    input supply1 id_14,
    input tri id_15,
    input supply1 void id_16,
    input supply1 id_17,
    input supply1 id_18,
    output wor id_19
);
  wire id_21;
  always id_1 = 1;
  assign id_19 = id_10;
  always if (1'b0) id_0 = 1;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21
  );
endmodule
