Running: E:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/TE/Winter/VLSI/finalProj/alu/alu_tb_isim_beh.exe -prj E:/TE/Winter/VLSI/finalProj/alu/alu_tb_beh.prj work.alu_tb work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj/alu/mux2_1.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj/alu/inverter.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj/alu/zeroDetector.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj/alu/orD.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj/alu/mux4_1.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj/alu/Cond_inv_module.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj/alu/andN.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj/alu/Adder.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj/alu/alu.v" into library work
Analyzing Verilog file "E:/TE/Winter/VLSI/finalProj/alu/alu_tb.v" into library work
Analyzing Verilog file "E:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module andN
Compiling module orD
Compiling module inverter
Compiling module mux2_1
Compiling module Cond_inv_module
Compiling module Adder
Compiling module mux4_1
Compiling module zeroDetector
Compiling module alu
Compiling module alu_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable E:/TE/Winter/VLSI/finalProj/alu/alu_tb_isim_beh.exe
Fuse Memory Usage: 26384 KB
Fuse CPU Usage: 531 ms
