Fitter report for sdram_ov7670_vga
Tue Oct 09 09:45:14 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Tue Oct 09 09:45:14 2018           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; sdram_ov7670_vga                                ;
; Top-level Entity Name              ; sdram_ov7670_vga                                ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE15F17C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 1,604 / 15,408 ( 10 % )                         ;
;     Total combinational functions  ; 1,463 / 15,408 ( 9 % )                          ;
;     Dedicated logic registers      ; 749 / 15,408 ( 5 % )                            ;
; Total registers                    ; 749                                             ;
; Total pins                         ; 76 / 166 ( 46 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 29,392 / 516,096 ( 6 % )                        ;
; Embedded Multiplier 9-bit elements ; 30 / 112 ( 27 % )                               ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE15F17C8                          ;                                       ;
; Maximum processors allowed for parallel compilation                        ; 2                                     ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVCMOS                          ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                     ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                         ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_1  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_2  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_3  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_1  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_2  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_3  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_1  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_2  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_3  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_1  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_2  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_3  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe1~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_1  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_2  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_3  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe4~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_1  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_2  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_3  ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe7~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe10~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe13~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe16~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe19~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe22~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe25~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe28~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe31~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe34~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe37~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe40~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe43~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe46~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe49~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_2 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_3 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe52~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe55~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAB            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                            ; DATAA            ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58~_Duplicate_1 ; Q                ;                       ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe58~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                            ; DATAB            ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                          ;
+----------+----------------+--------------+------------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------------+---------------+----------------+
; Location ;                ;              ; DATA0            ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; DCLK             ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; RESET            ; PIN_M1        ; QSF Assignment ;
; Location ;                ;              ; SCE              ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; SDO              ; PIN_C1        ; QSF Assignment ;
; Location ;                ;              ; SD_CLK           ; PIN_K10       ; QSF Assignment ;
; Location ;                ;              ; SD_DI            ; PIN_L10       ; QSF Assignment ;
; Location ;                ;              ; SD_DOUT          ; PIN_K9        ; QSF Assignment ;
; Location ;                ;              ; SD_NCS           ; PIN_J12       ; QSF Assignment ;
; Location ;                ;              ; lcd_lr           ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; lcd_mode         ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; lcd_out_clk      ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_de       ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; lcd_out_hs       ; PIN_C14       ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_b[0] ; PIN_D3        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_b[1] ; PIN_E6        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_b[2] ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_b[3] ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_b[4] ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_b[5] ; PIN_D8        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_g[0] ; PIN_E7        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_g[1] ; PIN_F8        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_g[2] ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_g[3] ; PIN_E9        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_g[4] ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_g[5] ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_r[0] ; PIN_D3        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_r[1] ; PIN_E6        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_r[2] ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_r[3] ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_r[4] ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_rgb_r[5] ; PIN_D8        ; QSF Assignment ;
; Location ;                ;              ; lcd_out_vs       ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; lcd_pwm          ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; lcd_ud           ; PIN_G5        ; QSF Assignment ;
+----------+----------------+--------------+------------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2517 ) ; 0.00 % ( 0 / 2517 )        ; 0.00 % ( 0 / 2517 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2517 ) ; 0.00 % ( 0 / 2517 )        ; 0.00 % ( 0 / 2517 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Post-Fit               ; Placement and Routing        ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2512 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 5 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/sdram_ov7670_vga.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,604 / 15,408 ( 10 % )  ;
;     -- Combinational with no register       ; 855                      ;
;     -- Register only                        ; 141                      ;
;     -- Combinational with a register        ; 608                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 578                      ;
;     -- 3 input functions                    ; 552                      ;
;     -- <=2 input functions                  ; 333                      ;
;     -- Register only                        ; 141                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 916                      ;
;     -- arithmetic mode                      ; 547                      ;
;                                             ;                          ;
; Total registers*                            ; 749 / 16,166 ( 5 % )     ;
;     -- Dedicated logic registers            ; 749 / 15,408 ( 5 % )     ;
;     -- I/O registers                        ; 0 / 758 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 140 / 963 ( 15 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 76 / 166 ( 46 % )        ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; M9Ks                                        ; 5 / 56 ( 9 % )           ;
; Total block memory bits                     ; 29,392 / 516,096 ( 6 % ) ;
; Total block memory implementation bits      ; 46,080 / 516,096 ( 9 % ) ;
; Embedded Multiplier 9-bit elements          ; 30 / 112 ( 27 % )        ;
; PLLs                                        ; 1 / 4 ( 25 % )           ;
; Global signals                              ; 7                        ;
;     -- Global clocks                        ; 7 / 20 ( 35 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 3.6% / 3.5% / 3.7%       ;
; Peak interconnect usage (total/H/V)         ; 7.5% / 8.2% / 8.3%       ;
; Maximum fan-out                             ; 530                      ;
; Highest non-global fan-out                  ; 117                      ;
; Total fan-out                               ; 7764                     ;
; Average fan-out                             ; 3.04                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1604 / 15408 ( 10 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 855                   ; 0                              ;
;     -- Register only                        ; 141                   ; 0                              ;
;     -- Combinational with a register        ; 608                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 578                   ; 0                              ;
;     -- 3 input functions                    ; 552                   ; 0                              ;
;     -- <=2 input functions                  ; 333                   ; 0                              ;
;     -- Register only                        ; 141                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 916                   ; 0                              ;
;     -- arithmetic mode                      ; 547                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 749                   ; 0                              ;
;     -- Dedicated logic registers            ; 749 / 15408 ( 5 % )   ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 140 / 963 ( 15 % )    ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 76                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 30 / 112 ( 27 % )     ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 29392                 ; 0                              ;
; Total RAM block bits                        ; 46080                 ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 5 / 56 ( 8 % )        ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 4 / 24 ( 16 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 709                   ; 1                              ;
;     -- Registered Input Connections         ; 665                   ; 0                              ;
;     -- Output Connections                   ; 18                    ; 692                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 8400                  ; 698                            ;
;     -- Registered Connections               ; 3900                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 34                    ; 693                            ;
;     -- hard_block:auto_generated_inst       ; 693                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 12                    ; 1                              ;
;     -- Output Ports                         ; 47                    ; 5                              ;
;     -- Bidir Ports                          ; 17                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK      ; R9    ; 4        ; 21           ; 0            ; 7            ; 24                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; CMOS_DB[0] ; M7    ; 3        ; 14           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; CMOS_DB[1] ; N6    ; 3        ; 7            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; CMOS_DB[2] ; N8    ; 3        ; 19           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; CMOS_DB[3] ; M6    ; 3        ; 7            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; CMOS_DB[4] ; L7    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; CMOS_DB[5] ; P8    ; 3        ; 21           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; CMOS_DB[6] ; N9    ; 4        ; 23           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; CMOS_DB[7] ; M8    ; 3        ; 19           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; CMOS_HREF  ; M9    ; 4        ; 23           ; 0            ; 14           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; CMOS_PCLK  ; M16   ; 5        ; 41           ; 15           ; 21           ; 86                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; CMOS_VSYNC ; M10   ; 4        ; 35           ; 0            ; 21           ; 14                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; CMOS_SCLK ; N11   ; 4        ; 35           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMOS_XCLK ; P9    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]    ; R13   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[1]    ; R12   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[2]    ; P16   ; 5        ; 41           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[3]    ; T5    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S_A[0]    ; F15   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[10]   ; D16   ; 6        ; 41           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[11]   ; B5    ; 8        ; 5            ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[12]   ; A4    ; 8        ; 3            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[1]    ; F16   ; 6        ; 41           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[2]    ; G15   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[3]    ; G16   ; 6        ; 41           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[4]    ; C8    ; 8        ; 14           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[5]    ; A7    ; 8        ; 11           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[6]    ; B7    ; 8        ; 11           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[7]    ; A6    ; 8        ; 9            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[8]    ; B6    ; 8        ; 9            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[9]    ; A5    ; 8        ; 5            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_BA[0]   ; C16   ; 6        ; 41           ; 27           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_BA[1]   ; D15   ; 6        ; 41           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_CKE     ; B4    ; 8        ; 3            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_CLK     ; A3    ; 8        ; 3            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_DQM[0]  ; A14   ; 7        ; 35           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_DQM[1]  ; B3    ; 8        ; 1            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NCAS    ; A15   ; 7        ; 28           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NCS     ; C15   ; 6        ; 41           ; 27           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NRAS    ; B16   ; 6        ; 41           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NWE     ; B14   ; 7        ; 35           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[0]   ; L6    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[10]  ; P2    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[11]  ; P1    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[12]  ; N2    ; 2        ; 0            ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[13]  ; N1    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[14]  ; L2    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[15]  ; L1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[1]   ; P3    ; 3        ; 3            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[2]   ; N3    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[3]   ; K5    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[4]   ; L4    ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[5]   ; L3    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[6]   ; T3    ; 3        ; 3            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[7]   ; R3    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[8]   ; T2    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGAD[9]   ; R1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HSYNC ; L8    ; 3        ; 19           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VSYNC ; K6    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+
; CMOS_SDAT ; P11   ; 4        ; 37           ; 0            ; 28           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SDO~2 (inverted)                                                     ;
; S_DB[0]   ; A10   ; 7        ; 26           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[10]  ; C2    ; 1        ; 0            ; 25           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[11]  ; D1    ; 1        ; 0            ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[12]  ; F2    ; 1        ; 0            ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[13]  ; F1    ; 1        ; 0            ; 22           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[14]  ; G2    ; 1        ; 0            ; 21           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[15]  ; G1    ; 1        ; 0            ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[1]   ; B10   ; 7        ; 26           ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[2]   ; A11   ; 7        ; 30           ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[3]   ; B11   ; 7        ; 30           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[4]   ; A12   ; 7        ; 32           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[5]   ; B12   ; 7        ; 32           ; 29           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[6]   ; A13   ; 7        ; 28           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[7]   ; B13   ; 7        ; 37           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[8]   ; A2    ; 8        ; 3            ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
; S_DB[9]   ; B1    ; 1        ; 0            ; 26           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                             ;
+----------+------------------------------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+------------------------------------------+------------------------+------------------+---------------------------+
; F4       ; nSTATUS                                  ; -                      ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG                                  ; -                      ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                      ; -                ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                                ; -                      ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                      ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                      ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R17n, INIT_DONE                   ; Use as regular IO      ; S_A[3]           ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R17p, CRC_ERROR                   ; Use as regular IO      ; S_A[2]           ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R16n, nCEO                        ; Use as programming pin ; S_A[1]           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R16p, CLKUSR                      ; Use as regular IO      ; S_A[0]           ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R2n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO      ; S_BA[0]          ; Dual Purpose Pin          ;
; A12      ; DIFFIO_T27p, PADD0                       ; Use as regular IO      ; S_DB[4]          ; Dual Purpose Pin          ;
; A11      ; DIFFIO_T25n, PADD1                       ; Use as regular IO      ; S_DB[2]          ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T25p, PADD2                       ; Use as regular IO      ; S_DB[3]          ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T23n, PADD3                       ; Use as regular IO      ; S_NCAS           ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T20n, PADD5                       ; Use as regular IO      ; S_DB[0]          ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T20p, PADD6                       ; Use as regular IO      ; S_DB[1]          ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO      ; S_A[4]           ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO      ; S_A[5]           ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO      ; S_A[6]           ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO      ; S_A[7]           ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T9p, DATA13                       ; Use as regular IO      ; S_A[8]           ; Dual Purpose Pin          ;
; A5       ; DATA7                                    ; Use as regular IO      ; S_A[9]           ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO      ; S_A[11]          ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO      ; S_A[12]          ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO      ; S_CKE            ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T2p, DATA12, DQS1T/CQ1T#,CDPCLK7  ; Use as regular IO      ; S_DQM[1]         ; Dual Purpose Pin          ;
+----------+------------------------------------------+------------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % )  ; 3.3V          ; --           ;
; 2        ; 12 / 18 ( 67 % ) ; 3.3V          ; --           ;
; 3        ; 14 / 25 ( 56 % ) ; 3.3V          ; --           ;
; 4        ; 9 / 27 ( 33 % )  ; 3.3V          ; --           ;
; 5        ; 2 / 20 ( 10 % )  ; 3.3V          ; --           ;
; 6        ; 9 / 14 ( 64 % )  ; 3.3V          ; --           ;
; 7        ; 11 / 24 ( 46 % ) ; 3.3V          ; --           ;
; 8        ; 12 / 24 ( 50 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; S_DB[8]                         ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 358        ; 8        ; S_CLK                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 354        ; 8        ; S_A[12]                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 349        ; 8        ; S_A[9]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 339        ; 8        ; S_A[7]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 334        ; 8        ; S_A[5]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 321        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 319        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 307        ; 7        ; S_DB[0]                         ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 296        ; 7        ; S_DB[2]                         ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 292        ; 7        ; S_DB[4]                         ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 300        ; 7        ; S_DB[6]                         ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 284        ; 7        ; S_DQM[0]                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 301        ; 7        ; S_NCAS                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; S_DB[9]                         ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; S_DQM[1]                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 355        ; 8        ; S_CKE                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 351        ; 8        ; S_A[11]                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 340        ; 8        ; S_A[8]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 335        ; 8        ; S_A[6]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 322        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 308        ; 7        ; S_DB[1]                         ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 297        ; 7        ; S_DB[3]                         ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 293        ; 7        ; S_DB[5]                         ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 282        ; 7        ; S_DB[7]                         ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 285        ; 7        ; S_NWE                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; S_NRAS                          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 8          ; 1        ; S_DB[10]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; S_A[4]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 271        ; 6        ; S_NCS                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 270        ; 6        ; S_BA[0]                         ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 14         ; 1        ; S_DB[11]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 261        ; 6        ; S_BA[1]                         ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 260        ; 6        ; S_A[10]                         ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 39         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 225        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 23         ; 1        ; S_DB[13]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 22         ; 1        ; S_DB[12]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 19         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F14      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 240        ; 6        ; S_A[0]                          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 239        ; 6        ; S_A[1]                          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 27         ; 1        ; S_DB[15]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 24         ; 1        ; S_DB[14]                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 230        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; S_A[2]                          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 234        ; 6        ; S_A[3]                          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 34         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 33         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 32         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 37         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 35         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; VGAD[3]                         ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 48         ; 2        ; VGA_VSYNC                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 58         ; 2        ; VGAD[15]                        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 57         ; 2        ; VGAD[14]                        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 51         ; 2        ; VGAD[5]                         ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 78         ; 2        ; VGAD[4]                         ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; VGAD[0]                         ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 125        ; 3        ; CMOS_DB[4]                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 128        ; 3        ; VGA_HSYNC                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L16      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 41         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 40         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; CMOS_DB[3]                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 120        ; 3        ; CMOS_DB[0]                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 131        ; 3        ; CMOS_DB[7]                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 140        ; 4        ; CMOS_HREF                       ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 164        ; 4        ; CMOS_VSYNC                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 223        ; 5        ; CMOS_PCLK                       ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 76         ; 2        ; VGAD[13]                        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; VGAD[12]                        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 92         ; 3        ; VGAD[2]                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 105        ; 3        ; CMOS_DB[1]                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; CMOS_DB[2]                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 141        ; 4        ; CMOS_DB[6]                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; CMOS_SCLK                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 83         ; 2        ; VGAD[11]                        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 82         ; 2        ; VGAD[10]                        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 93         ; 3        ; VGAD[1]                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; CMOS_DB[5]                      ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 154        ; 4        ; CMOS_XCLK                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; CMOS_SDAT                       ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 183        ; 5        ; LED[2]                          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 81         ; 2        ; VGAD[9]                         ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; VGAD[7]                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 134        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 136        ; 4        ; CLOCK                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 147        ; 4        ; LED[1]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 156        ; 4        ; LED[0]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; VGAD[8]                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 96         ; 3        ; VGAD[6]                         ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 122        ; 3        ; LED[3]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 135        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 137        ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                  ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1                                               ;
; PLL mode                      ; Normal                                                                                                       ;
; Compensate clock              ; clock0                                                                                                       ;
; Compensated input/output pins ; --                                                                                                           ;
; Switchover type               ; --                                                                                                           ;
; Input frequency 0             ; 50.0 MHz                                                                                                     ;
; Input frequency 1             ; --                                                                                                           ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                     ;
; Nominal VCO frequency         ; 1300.0 MHz                                                                                                   ;
; VCO post scale K counter      ; --                                                                                                           ;
; VCO frequency control         ; Auto                                                                                                         ;
; VCO phase shift step          ; 96 ps                                                                                                        ;
; VCO multiply                  ; --                                                                                                           ;
; VCO divide                    ; --                                                                                                           ;
; Freq min lock                 ; 23.09 MHz                                                                                                    ;
; Freq max lock                 ; 50.02 MHz                                                                                                    ;
; M VCO Tap                     ; 0                                                                                                            ;
; M Initial                     ; 1                                                                                                            ;
; M value                       ; 26                                                                                                           ;
; N value                       ; 1                                                                                                            ;
; Charge pump current           ; setting 1                                                                                                    ;
; Loop filter resistance        ; setting 27                                                                                                   ;
; Loop filter capacitance       ; setting 0                                                                                                    ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                           ;
; Bandwidth type                ; Medium                                                                                                       ;
; Real time reconfigurable      ; Off                                                                                                          ;
; Scan chain MIF file           ; --                                                                                                           ;
; Preserve PLL counter order    ; Off                                                                                                          ;
; PLL location                  ; PLL_4                                                                                                        ;
; Inclk0 signal                 ; CLOCK                                                                                                        ;
; Inclk1 signal                 ; --                                                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                ;
; Inclk1 signal type            ; --                                                                                                           ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; Name                                                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 13   ; 50  ; 13.0 MHz         ; 0 (0 ps)    ; 0.45 (96 ps)     ; 50/50      ; C0      ; 100           ; 50/50 Even ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 0.87 (96 ps)     ; 50/50      ; C1      ; 52            ; 26/26 Even ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 3.46 (96 ps)     ; 50/50      ; C2      ; 13            ; 7/6 Odd    ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 3.46 (96 ps)     ; 50/50      ; C3      ; 13            ; 7/6 Odd    ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+-----------+-----------------------------+
; Pin Name  ; Reason                      ;
+-----------+-----------------------------+
; S_CLK     ; Missing drive strength      ;
; S_CKE     ; Missing drive strength      ;
; S_NCS     ; Missing drive strength      ;
; S_NWE     ; Missing drive strength      ;
; S_NCAS    ; Missing drive strength      ;
; S_NRAS    ; Missing drive strength      ;
; S_DQM[0]  ; Missing drive strength      ;
; S_DQM[1]  ; Missing drive strength      ;
; S_BA[0]   ; Missing drive strength      ;
; S_BA[1]   ; Missing drive strength      ;
; S_A[0]    ; Missing drive strength      ;
; S_A[1]    ; Missing drive strength      ;
; S_A[2]    ; Missing drive strength      ;
; S_A[3]    ; Missing drive strength      ;
; S_A[4]    ; Missing drive strength      ;
; S_A[5]    ; Missing drive strength      ;
; S_A[6]    ; Missing drive strength      ;
; S_A[7]    ; Missing drive strength      ;
; S_A[8]    ; Missing drive strength      ;
; S_A[9]    ; Missing drive strength      ;
; S_A[10]   ; Missing drive strength      ;
; S_A[11]   ; Missing drive strength      ;
; S_A[12]   ; Missing drive strength      ;
; VGA_HSYNC ; Missing drive strength      ;
; VGA_VSYNC ; Missing drive strength      ;
; VGAD[0]   ; Missing drive strength      ;
; VGAD[1]   ; Missing drive strength      ;
; VGAD[2]   ; Missing drive strength      ;
; VGAD[3]   ; Missing drive strength      ;
; VGAD[4]   ; Missing drive strength      ;
; VGAD[5]   ; Missing drive strength      ;
; VGAD[6]   ; Missing drive strength      ;
; VGAD[7]   ; Missing drive strength      ;
; VGAD[8]   ; Missing drive strength      ;
; VGAD[9]   ; Missing drive strength      ;
; VGAD[10]  ; Missing drive strength      ;
; VGAD[11]  ; Missing drive strength      ;
; VGAD[12]  ; Missing drive strength      ;
; VGAD[13]  ; Missing drive strength      ;
; VGAD[14]  ; Missing drive strength      ;
; VGAD[15]  ; Missing drive strength      ;
; CMOS_SCLK ; Missing drive strength      ;
; CMOS_XCLK ; Missing drive strength      ;
; LED[0]    ; Missing drive strength      ;
; LED[1]    ; Missing drive strength      ;
; LED[2]    ; Missing drive strength      ;
; LED[3]    ; Missing drive strength      ;
; S_DB[0]   ; Missing drive strength      ;
; S_DB[1]   ; Missing drive strength      ;
; S_DB[2]   ; Missing drive strength      ;
; S_DB[3]   ; Missing drive strength      ;
; S_DB[4]   ; Missing drive strength      ;
; S_DB[5]   ; Missing drive strength      ;
; S_DB[6]   ; Missing drive strength      ;
; S_DB[7]   ; Missing drive strength      ;
; S_DB[8]   ; Missing drive strength      ;
; S_DB[9]   ; Missing drive strength      ;
; S_DB[10]  ; Missing drive strength      ;
; S_DB[11]  ; Missing drive strength      ;
; S_DB[12]  ; Missing drive strength      ;
; S_DB[13]  ; Missing drive strength      ;
; S_DB[14]  ; Missing drive strength      ;
; S_DB[15]  ; Missing drive strength      ;
; CMOS_SDAT ; Missing drive strength      ;
; LED[0]    ; Missing location assignment ;
; LED[1]    ; Missing location assignment ;
; LED[2]    ; Missing location assignment ;
; LED[3]    ; Missing location assignment ;
+-----------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                             ; Entity Name              ; Library Name ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |sdram_ov7670_vga                                           ; 1604 (1)    ; 749 (0)                   ; 0 (0)         ; 29392       ; 5    ; 30           ; 18      ; 6         ; 76   ; 0            ; 855 (1)      ; 141 (0)           ; 608 (0)          ; |sdram_ov7670_vga                                                                                                                                                                                                               ; sdram_ov7670_vga         ; work         ;
;    |CMOS_Capture:u_CMOS_Capture|                            ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 15 (15)           ; 19 (19)          ; |sdram_ov7670_vga|CMOS_Capture:u_CMOS_Capture                                                                                                                                                                                   ; CMOS_Capture             ; work         ;
;    |I2C_AV_Config:u_I2C_AV_Config|                          ; 401 (47)    ; 48 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 353 (14)     ; 2 (2)             ; 46 (31)          ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config                                                                                                                                                                                 ; I2C_AV_Config            ; work         ;
;       |I2C_Controller:u_I2C_Controller|                     ; 177 (177)   ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 162 (162)    ; 0 (0)             ; 15 (15)          ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller                                                                                                                                                 ; I2C_Controller           ; work         ;
;       |I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config| ; 177 (177)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 177 (177)    ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config                                                                                                                             ; I2C_OV7670_RGB565_Config ; work         ;
;    |sdram_vga_top:u_sdram_vga_top|                          ; 1130 (0)    ; 643 (0)                   ; 0 (0)         ; 29392       ; 5    ; 30           ; 18      ; 6         ; 0    ; 0            ; 487 (0)      ; 123 (0)           ; 520 (0)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top                                                                                                                                                                                 ; sdram_vga_top            ; work         ;
;       |Sobel:Sobel_m0|                                      ; 567 (3)     ; 286 (1)                   ; 0 (0)         ; 19152       ; 3    ; 30           ; 18      ; 6         ; 0    ; 0            ; 281 (2)      ; 46 (0)            ; 240 (1)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0                                                                                                                                                                  ; Sobel                    ; work         ;
;          |LineBuffer_3:b0|                                  ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 19152       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0                                                                                                                                                  ; LineBuffer_3             ; work         ;
;             |altshift_taps:altshift_taps_component|         ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 19152       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component                                                                                                            ; altshift_taps            ; work         ;
;                |shift_taps_7mn:auto_generated|              ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 19152       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated                                                                              ; shift_taps_7mn           ; work         ;
;                   |altsyncram_8o81:altsyncram2|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 19152       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2                                                  ; altsyncram_8o81          ; work         ;
;                   |cntr_auf:cntr1|                          ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1                                                               ; cntr_auf                 ; work         ;
;                      |cmpr_7ic:cmpr4|                       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                                                ; cmpr_7ic                 ; work         ;
;          |MAC_3:x0|                                         ; 43 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 16 (0)       ; 7 (0)             ; 20 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0                                                                                                                                                         ; MAC_3                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|             ; 43 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 16 (0)       ; 7 (0)             ; 20 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component                                                                                                                       ; altmult_add              ; work         ;
;                |mult_add_si74:auto_generated|               ; 43 (36)     ; 26 (18)                   ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 16 (16)      ; 7 (0)             ; 20 (20)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ; mult_add_si74            ; work         ;
;                   |ded_mult_oaa1:ded_mult1|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_oaa1:ded_mult2|                 ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_qe91:ded_mult3|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ; ded_mult_qe91            ; work         ;
;          |MAC_3:x1|                                         ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1                                                                                                                                                         ; MAC_3                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|             ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component                                                                                                                       ; altmult_add              ; work         ;
;                |mult_add_si74:auto_generated|               ; 44 (36)     ; 26 (18)                   ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (18)      ; 8 (0)             ; 18 (18)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ; mult_add_si74            ; work         ;
;                   |ded_mult_oaa1:ded_mult1|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_oaa1:ded_mult2|                 ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_qe91:ded_mult3|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ; ded_mult_qe91            ; work         ;
;          |MAC_3:x2|                                         ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2                                                                                                                                                         ; MAC_3                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|             ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component                                                                                                                       ; altmult_add              ; work         ;
;                |mult_add_si74:auto_generated|               ; 44 (36)     ; 26 (18)                   ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (18)      ; 8 (0)             ; 18 (18)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ; mult_add_si74            ; work         ;
;                   |ded_mult_oaa1:ded_mult1|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_oaa1:ded_mult2|                 ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_qe91:ded_mult3|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ; ded_mult_qe91            ; work         ;
;          |MAC_3:y0|                                         ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 7 (0)             ; 19 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0                                                                                                                                                         ; MAC_3                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|             ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 7 (0)             ; 19 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component                                                                                                                       ; altmult_add              ; work         ;
;                |mult_add_si74:auto_generated|               ; 44 (36)     ; 26 (18)                   ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (18)      ; 7 (0)             ; 19 (18)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ; mult_add_si74            ; work         ;
;                   |ded_mult_oaa1:ded_mult1|                 ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_oaa1:ded_mult2|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_qe91:ded_mult3|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ; ded_mult_qe91            ; work         ;
;          |MAC_3:y1|                                         ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1                                                                                                                                                         ; MAC_3                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|             ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component                                                                                                                       ; altmult_add              ; work         ;
;                |mult_add_si74:auto_generated|               ; 44 (36)     ; 26 (18)                   ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (18)      ; 8 (0)             ; 18 (18)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ; mult_add_si74            ; work         ;
;                   |ded_mult_oaa1:ded_mult1|                 ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_oaa1:ded_mult2|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_qe91:ded_mult3|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ; ded_mult_qe91            ; work         ;
;          |MAC_3:y2|                                         ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2                                                                                                                                                         ; MAC_3                    ; work         ;
;             |altmult_add:ALTMULT_ADD_component|             ; 44 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (0)       ; 8 (0)             ; 18 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component                                                                                                                       ; altmult_add              ; work         ;
;                |mult_add_si74:auto_generated|               ; 44 (36)     ; 26 (18)                   ; 0 (0)         ; 0           ; 0    ; 3            ; 3       ; 0         ; 0    ; 0            ; 18 (18)      ; 8 (0)             ; 18 (18)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                          ; mult_add_si74            ; work         ;
;                   |ded_mult_oaa1:ded_mult1|                 ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_oaa1:ded_mult2|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                                  ; ded_mult_oaa1            ; work         ;
;                   |ded_mult_qe91:ded_mult3|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                                  ; ded_mult_qe91            ; work         ;
;          |PA_3:pa0|                                         ; 40 (0)      ; 38 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 38 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0                                                                                                                                                         ; PA_3                     ; work         ;
;             |parallel_add:parallel_add_component|           ; 40 (0)      ; 38 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 38 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component                                                                                                                     ; parallel_add             ; work         ;
;                |par_add_o9f:auto_generated|                 ; 40 (40)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 38 (38)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated                                                                                          ; par_add_o9f              ; work         ;
;          |PA_3:pa1|                                         ; 41 (0)      ; 39 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 39 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1                                                                                                                                                         ; PA_3                     ; work         ;
;             |parallel_add:parallel_add_component|           ; 41 (0)      ; 39 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 39 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component                                                                                                                     ; parallel_add             ; work         ;
;                |par_add_o9f:auto_generated|                 ; 41 (41)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 39 (39)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated                                                                                          ; par_add_o9f              ; work         ;
;          |SQRT:sqrt0|                                       ; 198 (0)     ; 42 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 156 (0)      ; 0 (0)             ; 42 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0                                                                                                                                                       ; SQRT                     ; work         ;
;             |altsqrt:altsqrt_component|                     ; 198 (54)    ; 42 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 156 (54)     ; 0 (0)             ; 42 (3)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component                                                                                                                             ; altsqrt                  ; work         ;
;                |dffpipe:a_delay|                            ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay                                                                                                             ; dffpipe                  ; work         ;
;                |dffpipe:b_dffe[11]|                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]                                                                                                          ; dffpipe                  ; work         ;
;                |dffpipe:r_dffe[11]|                         ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]                                                                                                          ; dffpipe                  ; work         ;
;                |lpm_add_sub:subtractors[10]|                ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]                                                                                                 ; lpm_add_sub              ; work         ;
;                   |add_sub_qqc:auto_generated|              ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                      ; add_sub_qqc              ; work         ;
;                |lpm_add_sub:subtractors[11]|                ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]                                                                                                 ; lpm_add_sub              ; work         ;
;                   |add_sub_rqc:auto_generated|              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated                                                                      ; add_sub_rqc              ; work         ;
;                |lpm_add_sub:subtractors[12]|                ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 2 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]                                                                                                 ; lpm_add_sub              ; work         ;
;                   |add_sub_sqc:auto_generated|              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 2 (2)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated                                                                      ; add_sub_sqc              ; work         ;
;                |lpm_add_sub:subtractors[13]|                ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 2 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]                                                                                                 ; lpm_add_sub              ; work         ;
;                   |add_sub_tqc:auto_generated|              ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 2 (2)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated                                                                      ; add_sub_tqc              ; work         ;
;                |lpm_add_sub:subtractors[14]|                ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 2 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]                                                                                                 ; lpm_add_sub              ; work         ;
;                   |add_sub_uqc:auto_generated|              ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 2 (2)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated                                                                      ; add_sub_uqc              ; work         ;
;                |lpm_add_sub:subtractors[6]|                 ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]                                                                                                  ; lpm_add_sub              ; work         ;
;                   |add_sub_fpc:auto_generated|              ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                       ; add_sub_fpc              ; work         ;
;                |lpm_add_sub:subtractors[7]|                 ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]                                                                                                  ; lpm_add_sub              ; work         ;
;                   |add_sub_nqc:auto_generated|              ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                       ; add_sub_nqc              ; work         ;
;                |lpm_add_sub:subtractors[8]|                 ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]                                                                                                  ; lpm_add_sub              ; work         ;
;                   |add_sub_oqc:auto_generated|              ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                       ; add_sub_oqc              ; work         ;
;                |lpm_add_sub:subtractors[9]|                 ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 1 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]                                                                                                  ; lpm_add_sub              ; work         ;
;                   |add_sub_pqc:auto_generated|              ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                       ; add_sub_pqc              ; work         ;
;          |lpm_mult:Mult0|                                   ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0                                                                                                                                                   ; lpm_mult                 ; work         ;
;             |mult_rct:auto_generated|                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated                                                                                                                           ; mult_rct                 ; work         ;
;          |lpm_mult:Mult1|                                   ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1                                                                                                                                                   ; lpm_mult                 ; work         ;
;             |mult_rct:auto_generated|                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated                                                                                                                           ; mult_rct                 ; work         ;
;       |lcd_top:u_lcd_top|                                   ; 47 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 23 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top                                                                                                                                                               ; lcd_top                  ; work         ;
;          |lcd_driver:u_lcd_driver|                          ; 47 (47)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 23 (23)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                       ; lcd_driver               ; work         ;
;       |sdbank_switch:u_sdbank_switch|                       ; 21 (21)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 7 (7)             ; 9 (9)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch                                                                                                                                                   ; sdbank_switch            ; work         ;
;       |sdram_2fifo_top:u_sdram_2fifo_top|                   ; 496 (0)     ; 319 (0)                   ; 0 (0)         ; 10240       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 177 (0)      ; 70 (0)            ; 249 (0)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                               ; sdram_2fifo_top          ; work         ;
;          |dcfifo_ctrl:u_dcfifo_ctrl|                        ; 303 (54)    ; 221 (41)                  ; 0 (0)         ; 10240       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (13)      ; 48 (2)            ; 173 (39)         ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                     ; dcfifo_ctrl              ; work         ;
;             |rdfifo:u_rdfifo|                               ; 115 (0)     ; 90 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 15 (0)            ; 75 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                     ; rdfifo                   ; work         ;
;                |dcfifo:dcfifo_component|                    ; 115 (0)     ; 90 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 15 (0)            ; 75 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ; dcfifo                   ; work         ;
;                   |dcfifo_nen1:auto_generated|              ; 115 (47)    ; 90 (34)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (7)       ; 15 (9)            ; 75 (8)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated                                                  ; dcfifo_nen1              ; work         ;
;                      |a_gray2bin_6ib:wrptr_g_gray2bin|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ; a_gray2bin_6ib           ; work         ;
;                      |a_gray2bin_6ib:ws_dgrp_gray2bin|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ; a_gray2bin_6ib           ; work         ;
;                      |a_graycounter_1lc:wrptr_g1p|          ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc        ; work         ;
;                      |a_graycounter_577:rdptr_g1p|          ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 14 (14)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577        ; work         ;
;                      |alt_synch_pipe_vd8:ws_dgrp|           ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 4 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                       ; alt_synch_pipe_vd8       ; work         ;
;                         |dffpipe_qe9:dffpipe4|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 4 (4)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4  ; dffpipe_qe9              ; work         ;
;                      |altsyncram_gr81:fifo_ram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram                         ; altsyncram_gr81          ; work         ;
;                      |dffpipe_oe9:ws_brp|                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp                               ; dffpipe_oe9              ; work         ;
;                      |dffpipe_oe9:ws_bwp|                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp                               ; dffpipe_oe9              ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28                  ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28                  ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28                  ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28                  ; work         ;
;             |wrfifo:u_wrfifo|                               ; 134 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 31 (0)            ; 59 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                     ; wrfifo                   ; work         ;
;                |dcfifo:dcfifo_component|                    ; 134 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 31 (0)            ; 59 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ; dcfifo                   ; work         ;
;                   |dcfifo_4en1:auto_generated|              ; 134 (48)    ; 90 (34)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (11)      ; 31 (20)           ; 59 (5)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated                                                  ; dcfifo_4en1              ; work         ;
;                      |a_gray2bin_6ib:rdptr_g_gray2bin|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; a_gray2bin_6ib           ; work         ;
;                      |a_gray2bin_6ib:rs_dgwp_gray2bin|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; a_gray2bin_6ib           ; work         ;
;                      |a_graycounter_1lc:wrptr_g1p|          ; 22 (22)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 14 (14)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc        ; work         ;
;                      |a_graycounter_577:rdptr_g1p|          ; 21 (21)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577        ; work         ;
;                      |alt_synch_pipe_ud8:rs_dgwp|           ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 2 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp                       ; alt_synch_pipe_ud8       ; work         ;
;                         |dffpipe_pe9:dffpipe11|             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 2 (2)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ; dffpipe_pe9              ; work         ;
;                      |altsyncram_gr81:fifo_ram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram                         ; altsyncram_gr81          ; work         ;
;                      |dffpipe_oe9:rs_brp|                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 7 (7)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9              ; work         ;
;                      |dffpipe_oe9:rs_bwp|                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9              ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28                  ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28                  ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28                  ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28                  ; work         ;
;          |sdram_top:u_sdramtop|                             ; 195 (0)     ; 98 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (0)       ; 22 (0)            ; 78 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                          ; sdram_top                ; work         ;
;             |sdram_cmd:module_002|                          ; 57 (57)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 19 (19)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                     ; sdram_cmd                ; work         ;
;             |sdram_ctrl:module_001|                         ; 114 (114)   ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 1 (1)             ; 59 (59)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                    ; sdram_ctrl               ; work         ;
;             |sdram_wr_data:module_003|                      ; 24 (24)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 21 (21)           ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                 ; sdram_wr_data            ; work         ;
;    |system_ctrl:u_system_ctrl|                              ; 37 (9)      ; 25 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 1 (1)             ; 24 (1)           ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl                                                                                                                                                                                     ; system_ctrl              ; work         ;
;       |sdram_pll:u_sdram_pll|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                                               ; sdram_pll                ; work         ;
;          |altpll:altpll_component|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                                                       ; altpll                   ; work         ;
;             |sdram_pll_altpll:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                       ; sdram_pll_altpll         ; work         ;
;       |system_delay:u_system_delay|                         ; 28 (28)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 23 (23)          ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|system_delay:u_system_delay                                                                                                                                                         ; system_delay             ; work         ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; S_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_CKE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NCS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NWE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NCAS     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NRAS     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_DQM[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_DQM[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_BA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_BA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HSYNC  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VSYNC  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGAD[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS_SCLK  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS_XCLK  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[1]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[4]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[5]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[6]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[7]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[8]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; S_DB[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[10]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[11]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[12]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[13]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[14]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[15]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CMOS_SDAT  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLOCK      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CMOS_PCLK  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CMOS_DB[0] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS_HREF  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS_VSYNC ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[1] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS_DB[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[3] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS_DB[4] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[6] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CMOS_DB[7] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; S_DB[0]                                                                                                                                  ;                   ;         ;
; S_DB[1]                                                                                                                                  ;                   ;         ;
; S_DB[2]                                                                                                                                  ;                   ;         ;
; S_DB[3]                                                                                                                                  ;                   ;         ;
; S_DB[4]                                                                                                                                  ;                   ;         ;
; S_DB[5]                                                                                                                                  ;                   ;         ;
; S_DB[6]                                                                                                                                  ;                   ;         ;
; S_DB[7]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]         ; 0                 ; 6       ;
; S_DB[8]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]         ; 1                 ; 6       ;
; S_DB[9]                                                                                                                                  ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]         ; 0                 ; 6       ;
; S_DB[10]                                                                                                                                 ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]~feeder ; 0                 ; 6       ;
; S_DB[11]                                                                                                                                 ;                   ;         ;
; S_DB[12]                                                                                                                                 ;                   ;         ;
; S_DB[13]                                                                                                                                 ;                   ;         ;
; S_DB[14]                                                                                                                                 ;                   ;         ;
; S_DB[15]                                                                                                                                 ;                   ;         ;
; CMOS_SDAT                                                                                                                                ;                   ;         ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1~0                                                             ; 0                 ; 6       ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2~0                                                             ; 0                 ; 6       ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3~0                                                             ; 0                 ; 6       ;
; CLOCK                                                                                                                                    ;                   ;         ;
; CMOS_PCLK                                                                                                                                ;                   ;         ;
; CMOS_DB[0]                                                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]~feeder                                                                                  ; 1                 ; 6       ;
; CMOS_HREF                                                                                                                                ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]~0                                                                                       ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|byte_state~0                                                                                          ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                      ; 1                 ; 6       ;
; CMOS_VSYNC                                                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]~0                                                                                       ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_VALID~0                                                                                          ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|byte_state~0                                                                                          ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_valid~0                                                                                         ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                      ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]~0                                                                                       ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC~0                                                                                         ; 0                 ; 6       ;
; CMOS_DB[1]                                                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]~feeder                                                                                  ; 1                 ; 6       ;
; CMOS_DB[2]                                                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                         ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                      ; 0                 ; 6       ;
; CMOS_DB[3]                                                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]~feeder                                                                                  ; 1                 ; 6       ;
; CMOS_DB[4]                                                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                         ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                      ; 0                 ; 6       ;
; CMOS_DB[5]                                                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                         ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                      ; 0                 ; 6       ;
; CMOS_DB[6]                                                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                      ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]~feeder                                                                                  ; 1                 ; 6       ;
; CMOS_DB[7]                                                                                                                               ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                         ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                      ; 1                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                       ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK                                                                                                                                                                      ; PIN_R9             ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; CLOCK                                                                                                                                                                      ; PIN_R9             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]~0                                                                                                                                ; LCCOMB_X24_Y18_N30 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMOS_PCLK                                                                                                                                                                  ; PIN_M16            ; 86      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SDO~2                                                                                                        ; LCCOMB_X17_Y8_N16  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]~19                                                                                             ; LCCOMB_X17_Y6_N26  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]~2                                                                                                                               ; LCCOMB_X16_Y10_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|LessThan0~4                                                                                                                                  ; LCCOMB_X16_Y10_N24 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|i2c_negclk                                                                                                                                   ; LCCOMB_X16_Y10_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO~0                                                                                                                                    ; LCCOMB_X20_Y6_N16  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|cout_actual                ; LCCOMB_X24_Y15_N18 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated|op_1~28                           ; LCCOMB_X28_Y6_N28  ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~4                                                                                           ; LCCOMB_X15_Y14_N0  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan0~0                                                                                        ; LCCOMB_X15_Y14_N26 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan2~2                                                                                        ; LCCOMB_X19_Y20_N28 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0                                                                           ; LCCOMB_X19_Y20_N6  ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~1                                                                           ; LCCOMB_X19_Y20_N14 ; 91      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_rdreq~1 ; LCCOMB_X19_Y20_N12 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_wrreq~1 ; LCCOMB_X20_Y20_N18 ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]~44                                                              ; LCCOMB_X23_Y22_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]~46                                                              ; LCCOMB_X21_Y24_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_flag                                                                     ; LCCOMB_X22_Y24_N26 ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|valid_rdreq~1 ; LCCOMB_X22_Y17_N30 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|valid_wrreq~0 ; LCCOMB_X24_Y16_N20 ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]~7                                                ; LCCOMB_X20_Y22_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~4                                                  ; LCCOMB_X20_Y22_N6  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                     ; LCCOMB_X17_Y22_N30 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan1~2                                                     ; LCCOMB_X20_Y18_N2  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~6                                                    ; LCCOMB_X24_Y21_N26 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~2                                                     ; LCCOMB_X20_Y22_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|always0~0                                                    ; LCCOMB_X26_Y22_N2  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                    ; FF_X26_Y22_N27     ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1]                                                   ; PLL_4              ; 430     ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2]                                                   ; PLL_4              ; 259     ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr0                                                                                                                                       ; LCCOMB_X19_Y28_N18 ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                       ; FF_X19_Y28_N25     ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                       ; FF_X19_Y28_N25     ; 530     ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~4                                                                                                          ; LCCOMB_X19_Y26_N26 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                     ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK                                                                                                                    ; PIN_R9         ; 23      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; CMOS_PCLK                                                                                                                ; PIN_M16        ; 86      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4          ; 1       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4          ; 430     ; 26                                   ; Global Clock         ; GCLK19           ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_4          ; 259     ; 23                                   ; Global Clock         ; GCLK15           ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_4          ; 1       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                     ; FF_X19_Y28_N25 ; 530     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; Single Clock ; 798          ; 24           ; 798          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 19152 ; 798                         ; 24                          ; 798                         ; 24                          ; 19152               ; 3    ; None ; M9K_X25_Y16_N0, M9K_X25_Y14_N0, M9K_X25_Y15_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 4                           ; 512                         ; 4                           ; 2048                ; 1    ; None ; M9K_X13_Y20_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X25_Y18_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 18          ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 6           ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 15          ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 30          ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 6           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 18          ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                       ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_out4                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult3                                                           ;                            ; DSPMULT_X34_Y8_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_out6                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult5                                                           ;                            ; DSPMULT_X34_Y9_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|w321w[0]                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult1                                                           ;                            ; DSPMULT_X34_Y5_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_out4                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult3                                                           ;                            ; DSPMULT_X34_Y7_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_out6                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult5                                                           ;                            ; DSPMULT_X34_Y10_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|w321w[0]                                                               ; Simple Multiplier (18-bit) ; DSPOUT_X34_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult1                                                           ;                            ; DSPMULT_X34_Y6_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|mac_mult9  ;                            ; DSPMULT_X34_Y17_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y16_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|mac_mult9  ;                            ; DSPMULT_X34_Y16_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_out12     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y13_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11 ;                            ; DSPMULT_X34_Y13_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|mac_mult9  ;                            ; DSPMULT_X34_Y12_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y14_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|mac_mult9  ;                            ; DSPMULT_X34_Y14_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_out12     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y11_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11 ;                            ; DSPMULT_X34_Y11_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|mac_mult9  ;                            ; DSPMULT_X18_Y15_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|mac_mult9  ;                            ; DSPMULT_X18_Y14_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_out12     ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11 ;                            ; DSPMULT_X18_Y12_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y17_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|mac_mult9  ;                            ; DSPMULT_X34_Y17_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|mac_mult9  ;                            ; DSPMULT_X34_Y16_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_out12     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11 ;                            ; DSPMULT_X34_Y13_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y12_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|mac_mult9  ;                            ; DSPMULT_X34_Y12_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|mac_mult9  ;                            ; DSPMULT_X34_Y14_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_out12     ; Simple Multiplier (9-bit)  ; DSPOUT_X34_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11 ;                            ; DSPMULT_X34_Y11_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y15_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|mac_mult9  ;                            ; DSPMULT_X18_Y15_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|mac_out10     ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y14_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|mac_mult9  ;                            ; DSPMULT_X18_Y14_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_out12     ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y12_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|mac_mult11 ;                            ; DSPMULT_X18_Y12_N1 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 2,178 / 47,787 ( 5 % ) ;
; C16 interconnects     ; 42 / 1,804 ( 2 % )     ;
; C4 interconnects      ; 1,119 / 31,272 ( 4 % ) ;
; Direct links          ; 366 / 47,787 ( < 1 % ) ;
; Global clocks         ; 7 / 20 ( 35 % )        ;
; Local interconnects   ; 810 / 15,408 ( 5 % )   ;
; R24 interconnects     ; 56 / 1,775 ( 3 % )     ;
; R4 interconnects      ; 1,325 / 41,310 ( 3 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.46) ; Number of LABs  (Total = 140) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 6                             ;
; 3                                           ; 4                             ;
; 4                                           ; 4                             ;
; 5                                           ; 3                             ;
; 6                                           ; 1                             ;
; 7                                           ; 2                             ;
; 8                                           ; 1                             ;
; 9                                           ; 24                            ;
; 10                                          ; 7                             ;
; 11                                          ; 5                             ;
; 12                                          ; 3                             ;
; 13                                          ; 8                             ;
; 14                                          ; 5                             ;
; 15                                          ; 12                            ;
; 16                                          ; 49                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.48) ; Number of LABs  (Total = 140) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 76                            ;
; 1 Clock                            ; 87                            ;
; 1 Clock enable                     ; 25                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 4                             ;
; 2 Clocks                           ; 11                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.31) ; Number of LABs  (Total = 140) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 8                             ;
; 3                                            ; 2                             ;
; 4                                            ; 0                             ;
; 5                                            ; 5                             ;
; 6                                            ; 1                             ;
; 7                                            ; 4                             ;
; 8                                            ; 3                             ;
; 9                                            ; 8                             ;
; 10                                           ; 0                             ;
; 11                                           ; 2                             ;
; 12                                           ; 5                             ;
; 13                                           ; 2                             ;
; 14                                           ; 4                             ;
; 15                                           ; 9                             ;
; 16                                           ; 15                            ;
; 17                                           ; 4                             ;
; 18                                           ; 14                            ;
; 19                                           ; 2                             ;
; 20                                           ; 8                             ;
; 21                                           ; 5                             ;
; 22                                           ; 5                             ;
; 23                                           ; 4                             ;
; 24                                           ; 4                             ;
; 25                                           ; 1                             ;
; 26                                           ; 3                             ;
; 27                                           ; 7                             ;
; 28                                           ; 3                             ;
; 29                                           ; 4                             ;
; 30                                           ; 4                             ;
; 31                                           ; 0                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.66) ; Number of LABs  (Total = 140) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 13                            ;
; 2                                               ; 16                            ;
; 3                                               ; 11                            ;
; 4                                               ; 6                             ;
; 5                                               ; 4                             ;
; 6                                               ; 5                             ;
; 7                                               ; 4                             ;
; 8                                               ; 9                             ;
; 9                                               ; 27                            ;
; 10                                              ; 9                             ;
; 11                                              ; 8                             ;
; 12                                              ; 8                             ;
; 13                                              ; 5                             ;
; 14                                              ; 5                             ;
; 15                                              ; 3                             ;
; 16                                              ; 3                             ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.10) ; Number of LABs  (Total = 140) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 11                            ;
; 4                                            ; 9                             ;
; 5                                            ; 2                             ;
; 6                                            ; 3                             ;
; 7                                            ; 8                             ;
; 8                                            ; 8                             ;
; 9                                            ; 9                             ;
; 10                                           ; 11                            ;
; 11                                           ; 6                             ;
; 12                                           ; 1                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 7                             ;
; 16                                           ; 3                             ;
; 17                                           ; 4                             ;
; 18                                           ; 7                             ;
; 19                                           ; 13                            ;
; 20                                           ; 9                             ;
; 21                                           ; 16                            ;
; 22                                           ; 2                             ;
; 23                                           ; 1                             ;
; 24                                           ; 0                             ;
; 25                                           ; 1                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 0                             ;
; 33                                           ; 0                             ;
; 34                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 72           ; 0            ; 72           ; 0            ; 0            ; 76        ; 72           ; 0            ; 76        ; 76        ; 0            ; 0            ; 0            ; 0            ; 29           ; 0            ; 0            ; 29           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 76        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 4            ; 76           ; 4            ; 76           ; 76           ; 0         ; 4            ; 76           ; 0         ; 0         ; 76           ; 76           ; 76           ; 76           ; 47           ; 76           ; 76           ; 47           ; 76           ; 76           ; 76           ; 76           ; 76           ; 76           ; 76           ; 76           ; 76           ; 0         ; 76           ; 76           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; S_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_CKE              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NCS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NWE              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NCAS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NRAS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DQM[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DQM[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_BA[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_BA[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[10]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[11]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[12]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HSYNC          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VSYNC          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGAD[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_SCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_XCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_SDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_PCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_HREF          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_VSYNC         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                           ; Destination Clock(s)                                                                                                                                  ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                     ; CMOS_PCLK                                                                                                                                             ; 50.3              ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2],CMOS_PCLK                                                                           ; CMOS_PCLK                                                                                                                                             ; 26.6              ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1],u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2],CMOS_PCLK,I/O ; CMOS_PCLK                                                                                                                                             ; 18.0              ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]                                                                                     ; CMOS_PCLK                                                                                                                                             ; 7.3               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]                                                                                 ; 6.5               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                 ; 4.7               ;
; CMOS_PCLK                                                                                                                                                 ; CMOS_PCLK                                                                                                                                             ; 4.6               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1],u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2],CMOS_PCLK ; 2.5               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                   ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                 ; 5.977             ;
; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                              ; 5.561             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                 ; 5.410             ;
; CMOS_VSYNC                                                                                                                                                                                               ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                              ; 5.380             ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                              ; 5.380             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                              ; 5.380             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 5.334             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 5.296             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 4.751             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 4.686             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 4.686             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 4.686             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 4.671             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 4.670             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 4.654             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 4.594             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 4.594             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 4.588             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 4.588             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 4.588             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 4.565             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 4.537             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 4.537             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 4.537             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 4.424             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 4.424             ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                             ; 4.195             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 3.482             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 3.482             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 2.920             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 2.920             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 2.870             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 2.870             ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                 ; 2.681             ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                 ; 2.681             ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                              ; 2.413             ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                              ; 2.413             ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                              ; 2.413             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 2.294             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 2.294             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 2.294             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 2.294             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 2.290             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; 2.251             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; 1.382             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a10~porta_address_reg0 ; 0.471             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a10~porta_address_reg0 ; 0.471             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a10~porta_address_reg0 ; 0.470             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a10~porta_address_reg0 ; 0.470             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a10~porta_address_reg0 ; 0.470             ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ram_block3a7~portb_address_reg0                           ; 0.361             ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ram_block3a7~portb_address_reg0                           ; 0.361             ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ram_block3a7~portb_address_reg0                           ; 0.360             ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ram_block3a7~portb_address_reg0                           ; 0.360             ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ram_block3a7~portb_address_reg0                           ; 0.360             ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ram_block3a7~portb_address_reg0                           ; 0.360             ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ram_block3a7~portb_address_reg0                           ; 0.360             ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ram_block3a7~portb_address_reg0                           ; 0.360             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a11~porta_datain_reg0  ; 0.353             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a10~porta_datain_reg0  ; 0.353             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a9~porta_datain_reg0   ; 0.353             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a8~porta_datain_reg0   ; 0.353             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a2~porta_datain_reg0   ; 0.353             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a0~porta_datain_reg0   ; 0.353             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a15~porta_datain_reg0  ; 0.337             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a14~porta_datain_reg0  ; 0.337             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a13~porta_datain_reg0  ; 0.337             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a12~porta_datain_reg0  ; 0.337             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a7~porta_datain_reg0   ; 0.337             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a5~porta_datain_reg0   ; 0.337             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a4~porta_datain_reg0   ; 0.337             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a10~porta_address_reg0 ; 0.142             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a10~porta_address_reg0 ; 0.142             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; 0.141             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; 0.139             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; 0.139             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; 0.138             ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ram_block3a7~portb_address_reg0                           ; 0.128             ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][4]                                                                                            ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0]                                                                                                                                                                  ; 0.112             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_gr81:fifo_ram|ram_block9a10~porta_address_reg0 ; 0.111             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; 0.097             ;
; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                                       ; sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ram_block3a7~portb_address_reg0                           ; 0.049             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                             ; 0.033             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ; 0.033             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; 0.033             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; 0.033             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; 0.033             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                       ; 0.031             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; 0.031             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                           ; 0.030             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ; 0.030             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; 0.030             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; 0.030             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; 0.030             ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                    ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                                      ; 0.030             ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                            ; 0.030             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; 0.029             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; 0.029             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; 0.029             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ; 0.029             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (119006): Selected device EP4CE15F17C8 for design "sdram_ov7670_vga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 13, clock division of 50, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] port File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] port File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] port File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] port File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (176584): Output pin "S_CLK" (external output clock of PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 70
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4en1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_nen1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK~input (placed in PIN R9 (CLK13, DIFFCLK_7p)) File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_4) File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_4) File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C3 of PLL_4) File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node CMOS_PCLK~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 45
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sysrst_nr2  File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/system_ctrl.v Line: 87
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|oDATA[0] File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/Sobel/Sobel.v Line: 144
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v Line: 50
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdbank_switch.v Line: 88
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdbank_switch.v Line: 49
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~1
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdbank_switch.v Line: 88
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdbank_switch.v Line: 88
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdbank_switch.v Line: 49
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdbank_switch.v Line: 49
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_vga_ip/sdram_ip/sdbank_switch.v Line: 88
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 152 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 112 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVCMOS.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  12 pins available
Warning (15058): PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 51
Warning (15064): PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "CMOS_XCLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 51
Warning (15064): PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "S_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/db/sdram_pll_altpll.v Line: 51
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DATA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RESET" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SCE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_NCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_lr" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_mode" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_de" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_hs" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_b[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_b[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_b[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_b[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_b[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_b[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_g[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_g[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_g[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_g[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_g[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_g[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_r[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_r[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_r[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_r[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_r[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_rgb_r[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_out_vs" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_pwm" is assigned to location or region, but does not exist in design
    Warning (15706): Node "lcd_ud" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.97 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 29 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin S_DB[0] uses I/O standard 3.3-V LVCMOS at A10 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[1] uses I/O standard 3.3-V LVCMOS at B10 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[2] uses I/O standard 3.3-V LVCMOS at A11 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[3] uses I/O standard 3.3-V LVCMOS at B11 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[4] uses I/O standard 3.3-V LVCMOS at A12 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[5] uses I/O standard 3.3-V LVCMOS at B12 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[6] uses I/O standard 3.3-V LVCMOS at A13 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[7] uses I/O standard 3.3-V LVCMOS at B13 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[8] uses I/O standard 3.3-V LVCMOS at A2 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[9] uses I/O standard 3.3-V LVCMOS at B1 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[10] uses I/O standard 3.3-V LVCMOS at C2 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[11] uses I/O standard 3.3-V LVCMOS at D1 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[12] uses I/O standard 3.3-V LVCMOS at F2 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[13] uses I/O standard 3.3-V LVCMOS at F1 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[14] uses I/O standard 3.3-V LVCMOS at G2 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin S_DB[15] uses I/O standard 3.3-V LVCMOS at G1 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 33
    Info (169178): Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at P11 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 42
    Info (169178): Pin CLOCK uses I/O standard 3.3-V LVCMOS at R9 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 20
    Info (169178): Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at M16 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 45
    Info (169178): Pin CMOS_DB[0] uses I/O standard 3.3-V LVCMOS at M7 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 47
    Info (169178): Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at M9 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 44
    Info (169178): Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at M10 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 43
    Info (169178): Pin CMOS_DB[1] uses I/O standard 3.3-V LVCMOS at N6 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 47
    Info (169178): Pin CMOS_DB[2] uses I/O standard 3.3-V LVCMOS at N8 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 47
    Info (169178): Pin CMOS_DB[3] uses I/O standard 3.3-V LVCMOS at M6 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 47
    Info (169178): Pin CMOS_DB[4] uses I/O standard 3.3-V LVCMOS at L7 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 47
    Info (169178): Pin CMOS_DB[5] uses I/O standard 3.3-V LVCMOS at P8 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 47
    Info (169178): Pin CMOS_DB[6] uses I/O standard 3.3-V LVCMOS at N9 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 47
    Info (169178): Pin CMOS_DB[7] uses I/O standard 3.3-V LVCMOS at M8 File: G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/src/sdram_ov7670_vga.v Line: 47
Info (144001): Generated suppressed messages file G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/sdram_ov7670_vga.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 5310 megabytes
    Info: Processing ended: Tue Oct 09 09:45:14 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/USE/FILE/FPGA/34_TFT_OV7670_VGA/SOBLE_VGA/dev/sdram_ov7670_vga.fit.smsg.


