

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Wed May  7 16:58:26 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F873
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 05/12/2024 GMT
    11                           ; 
    12                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F873 Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0004                     fsr             equ	4
    45     0004                     fsr0            equ	4
    46     0000                     indf            equ	0
    47     0000                     indf0           equ	0
    48     0002                     pc              equ	2
    49     0002                     pcl             equ	2
    50     000A                     pclath          equ	10
    51     0003                     status          equ	3
    52     0000                     INDF            equ	0	;# 
    53     0001                     TMR0            equ	1	;# 
    54     0002                     PCL             equ	2	;# 
    55     0003                     STATUS          equ	3	;# 
    56     0004                     FSR             equ	4	;# 
    57     0005                     PORTA           equ	5	;# 
    58     0006                     PORTB           equ	6	;# 
    59     0007                     PORTC           equ	7	;# 
    60     000A                     PCLATH          equ	10	;# 
    61     000B                     INTCON          equ	11	;# 
    62     000C                     PIR1            equ	12	;# 
    63     000D                     PIR2            equ	13	;# 
    64     000E                     TMR1            equ	14	;# 
    65     000E                     TMR1L           equ	14	;# 
    66     000F                     TMR1H           equ	15	;# 
    67     0010                     T1CON           equ	16	;# 
    68     0011                     TMR2            equ	17	;# 
    69     0012                     T2CON           equ	18	;# 
    70     0013                     SSPBUF          equ	19	;# 
    71     0014                     SSPCON          equ	20	;# 
    72     0015                     CCPR1           equ	21	;# 
    73     0015                     CCPR1L          equ	21	;# 
    74     0016                     CCPR1H          equ	22	;# 
    75     0017                     CCP1CON         equ	23	;# 
    76     0018                     RCSTA           equ	24	;# 
    77     0019                     TXREG           equ	25	;# 
    78     001A                     RCREG           equ	26	;# 
    79     001B                     CCPR2           equ	27	;# 
    80     001B                     CCPR2L          equ	27	;# 
    81     001C                     CCPR2H          equ	28	;# 
    82     001D                     CCP2CON         equ	29	;# 
    83     001E                     ADRESH          equ	30	;# 
    84     001F                     ADCON0          equ	31	;# 
    85     0081                     OPTION_REG      equ	129	;# 
    86     0085                     TRISA           equ	133	;# 
    87     0086                     TRISB           equ	134	;# 
    88     0087                     TRISC           equ	135	;# 
    89     008C                     PIE1            equ	140	;# 
    90     008D                     PIE2            equ	141	;# 
    91     008E                     PCON            equ	142	;# 
    92     0091                     SSPCON2         equ	145	;# 
    93     0092                     PR2             equ	146	;# 
    94     0093                     SSPADD          equ	147	;# 
    95     0094                     SSPSTAT         equ	148	;# 
    96     0098                     TXSTA           equ	152	;# 
    97     0099                     SPBRG           equ	153	;# 
    98     009E                     ADRESL          equ	158	;# 
    99     009F                     ADCON1          equ	159	;# 
   100     010C                     EEDATA          equ	268	;# 
   101     010D                     EEADR           equ	269	;# 
   102     010E                     EEDATH          equ	270	;# 
   103     010F                     EEADRH          equ	271	;# 
   104     018C                     EECON1          equ	396	;# 
   105     018D                     EECON2          equ	397	;# 
   106     0000                     INDF            equ	0	;# 
   107     0001                     TMR0            equ	1	;# 
   108     0002                     PCL             equ	2	;# 
   109     0003                     STATUS          equ	3	;# 
   110     0004                     FSR             equ	4	;# 
   111     0005                     PORTA           equ	5	;# 
   112     0006                     PORTB           equ	6	;# 
   113     0007                     PORTC           equ	7	;# 
   114     000A                     PCLATH          equ	10	;# 
   115     000B                     INTCON          equ	11	;# 
   116     000C                     PIR1            equ	12	;# 
   117     000D                     PIR2            equ	13	;# 
   118     000E                     TMR1            equ	14	;# 
   119     000E                     TMR1L           equ	14	;# 
   120     000F                     TMR1H           equ	15	;# 
   121     0010                     T1CON           equ	16	;# 
   122     0011                     TMR2            equ	17	;# 
   123     0012                     T2CON           equ	18	;# 
   124     0013                     SSPBUF          equ	19	;# 
   125     0014                     SSPCON          equ	20	;# 
   126     0015                     CCPR1           equ	21	;# 
   127     0015                     CCPR1L          equ	21	;# 
   128     0016                     CCPR1H          equ	22	;# 
   129     0017                     CCP1CON         equ	23	;# 
   130     0018                     RCSTA           equ	24	;# 
   131     0019                     TXREG           equ	25	;# 
   132     001A                     RCREG           equ	26	;# 
   133     001B                     CCPR2           equ	27	;# 
   134     001B                     CCPR2L          equ	27	;# 
   135     001C                     CCPR2H          equ	28	;# 
   136     001D                     CCP2CON         equ	29	;# 
   137     001E                     ADRESH          equ	30	;# 
   138     001F                     ADCON0          equ	31	;# 
   139     0081                     OPTION_REG      equ	129	;# 
   140     0085                     TRISA           equ	133	;# 
   141     0086                     TRISB           equ	134	;# 
   142     0087                     TRISC           equ	135	;# 
   143     008C                     PIE1            equ	140	;# 
   144     008D                     PIE2            equ	141	;# 
   145     008E                     PCON            equ	142	;# 
   146     0091                     SSPCON2         equ	145	;# 
   147     0092                     PR2             equ	146	;# 
   148     0093                     SSPADD          equ	147	;# 
   149     0094                     SSPSTAT         equ	148	;# 
   150     0098                     TXSTA           equ	152	;# 
   151     0099                     SPBRG           equ	153	;# 
   152     009E                     ADRESL          equ	158	;# 
   153     009F                     ADCON1          equ	159	;# 
   154     010C                     EEDATA          equ	268	;# 
   155     010D                     EEADR           equ	269	;# 
   156     010E                     EEDATH          equ	270	;# 
   157     010F                     EEADRH          equ	271	;# 
   158     018C                     EECON1          equ	396	;# 
   159     018D                     EECON2          equ	397	;# 
   160     0019                     _TXREG          set	25
   161     00C7                     _SPEN           set	199
   162     00C4                     _CREN           set	196
   163     00C6                     _RX9            set	198
   164     0099                     _SPBRG          set	153
   165     0085                     _TRISA          set	133
   166     04C1                     _TRMT           set	1217
   167     04C6                     _TX9            set	1222
   168     04C5                     _TXEN           set	1221
   169     04C4                     _SYNC           set	1220
   170     04C2                     _BRGH           set	1218
   171                           
   172                           	psect	cinit
   173     07FD                     start_initialization:	
   174                           ; #config settings
   175                           
   176     07FD                     __initialization:
   177     07FD                     end_of_initialization:	
   178                           ;End of C runtime variable initialization code
   179                           
   180     07FD                     __end_of__initialization:
   181     07FD  0183               	clrf	3
   182     07FE  118A  2FBA         	ljmp	_main	;jump to C main() function
   183                           
   184                           	psect	cstackBANK0
   185     0020                     __pcstackBANK0:
   186     0020                     ?_main:
   187     0020                     ??_main:	
   188                           ; 1 bytes @ 0x0
   189                           
   190                           
   191                           ; 1 bytes @ 0x0
   192     0020                     	ds	3
   193                           
   194                           	psect	maintext
   195     07BA                     __pmaintext:	
   196 ;;
   197 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   198 ;;
   199 ;; *************** function _main *****************
   200 ;; Defined at:
   201 ;;		line 164 in file "main.c"
   202 ;; Parameters:    Size  Location     Type
   203 ;;		None
   204 ;; Auto vars:     Size  Location     Type
   205 ;;  x               2    0        short 
   206 ;; Return value:  Size  Location     Type
   207 ;;                  1    wreg      void 
   208 ;; Registers used:
   209 ;;		wreg, status,2, status,0
   210 ;; Tracked objects:
   211 ;;		On entry : B00/0
   212 ;;		On exit  : 0/0
   213 ;;		Unchanged: 0/0
   214 ;; Data sizes:     COMMON   BANK0   BANK1
   215 ;;      Params:         0       0       0
   216 ;;      Locals:         0       0       0
   217 ;;      Temps:          0       3       0
   218 ;;      Totals:         0       3       0
   219 ;;Total ram usage:        3 bytes
   220 ;; This function calls:
   221 ;;		Nothing
   222 ;; This function is called by:
   223 ;;		Startup code after reset
   224 ;; This function uses a non-reentrant model
   225 ;;
   226                           
   227     07BA                     _main:	
   228                           ;psect for function _main
   229                           
   230     07BA                     l632:	
   231                           ;incstack = 0
   232                           ; Regs used in _main: [wreg+status,2+status,0]
   233                           
   234     07BA                     l636:	
   235                           ;main.c: 165:  if( 0 == 1 ) { *(&TRISA + (22 >> 3)) |= (0x01 << (22 - ((22 >> 3) << 3)))
      +                          ; } else { *(&TRISA + (22 >> 3)) &= ~(0x01 << (22 - ((22 >> 3) << 3))); };;
   236                           
   237     07BA  30BF               	movlw	191
   238     07BB  1683               	bsf	3,5	;RP0=1, select bank1
   239     07BC  1303               	bcf	3,6	;RP1=0, select bank1
   240     07BD  0587               	andwf	7,f	;volatile
   241     07BE                     l638:
   242     07BE                     l640:
   243     07BE                     l32:
   244     07BE  1518               	bsf	24,2	;volatile
   245     07BF                     l656:
   246     07BF  3009               	movlw	9
   247     07C0  0099               	movwf	25	;volatile
   248     07C1                     l658:
   249     07C1  1118               	bcf	24,2	;volatile
   250     07C2                     l660:
   251     07C2  1218               	bcf	24,4	;volatile
   252     07C3                     l662:
   253     07C3  1698               	bsf	24,5	;volatile
   254     07C4                     l664:
   255     07C4  1318               	bcf	24,6	;volatile
   256     07C5                     l666:
   257     07C5  1283               	bcf	3,5	;RP0=0, select bank0
   258     07C6  1303               	bcf	3,6	;RP1=0, select bank0
   259     07C7  1318               	bcf	24,6	;volatile
   260     07C8                     l668:
   261     07C8  1618               	bsf	24,4	;volatile
   262     07C9                     l670:
   263     07C9  1798               	bsf	24,7	;volatile
   264     07CA                     l36:
   265     07CA  1683               	bsf	3,5	;RP0=1, select bank1
   266     07CB  1303               	bcf	3,6	;RP1=0, select bank1
   267     07CC  1C98               	btfss	24,1	;volatile
   268     07CD  2FCF               	goto	u31
   269     07CE  2FD0               	goto	u30
   270     07CF                     u31:
   271     07CF  2FCA               	goto	l36
   272     07D0                     u30:
   273     07D0                     l38:
   274     07D0  3033               	movlw	51
   275     07D1  1283               	bcf	3,5	;RP0=0, select bank0
   276     07D2  1303               	bcf	3,6	;RP1=0, select bank0
   277     07D3  0099               	movwf	25	;volatile
   278     07D4                     l672:
   279                           
   280                           ;main.c: 169:   _delay((unsigned long)((500)*(20000000/4000.0)));
   281     07D4  300D               	movlw	13
   282     07D5  1283               	bcf	3,5	;RP0=0, select bank0
   283     07D6  1303               	bcf	3,6	;RP1=0, select bank0
   284     07D7  00A2               	movwf	??_main+2
   285     07D8  30AF               	movlw	175
   286     07D9  00A1               	movwf	??_main+1
   287     07DA  30B6               	movlw	182
   288     07DB  00A0               	movwf	??_main
   289     07DC                     u57:
   290     07DC  0BA0               	decfsz	??_main,f
   291     07DD  2FDC               	goto	u57
   292     07DE  0BA1               	decfsz	??_main+1,f
   293     07DF  2FDC               	goto	u57
   294     07E0  0BA2               	decfsz	??_main+2,f
   295     07E1  2FDC               	goto	u57
   296     07E2                     l39:	
   297                           ;main.c: 170:   while( TRMT == 0 ) { } TXREG = 0x99;;
   298                           
   299     07E2  1683               	bsf	3,5	;RP0=1, select bank1
   300     07E3  1303               	bcf	3,6	;RP1=0, select bank1
   301     07E4  1C98               	btfss	24,1	;volatile
   302     07E5  2FE7               	goto	u41
   303     07E6  2FE8               	goto	u40
   304     07E7                     u41:
   305     07E7  2FE2               	goto	l39
   306     07E8                     u40:
   307     07E8                     l41:
   308     07E8  3099               	movlw	153
   309     07E9  1283               	bcf	3,5	;RP0=0, select bank0
   310     07EA  1303               	bcf	3,6	;RP1=0, select bank0
   311     07EB  0099               	movwf	25	;volatile
   312     07EC                     l674:
   313                           
   314                           ;main.c: 171:   _delay((unsigned long)((500)*(20000000/4000.0)));
   315     07EC  300D               	movlw	13
   316     07ED  1283               	bcf	3,5	;RP0=0, select bank0
   317     07EE  1303               	bcf	3,6	;RP1=0, select bank0
   318     07EF  00A2               	movwf	??_main+2
   319     07F0  30AF               	movlw	175
   320     07F1  00A1               	movwf	??_main+1
   321     07F2  30B6               	movlw	182
   322     07F3  00A0               	movwf	??_main
   323     07F4                     u67:
   324     07F4  0BA0               	decfsz	??_main,f
   325     07F5  2FF4               	goto	u67
   326     07F6  0BA1               	decfsz	??_main+1,f
   327     07F7  2FF4               	goto	u67
   328     07F8  0BA2               	decfsz	??_main+2,f
   329     07F9  2FF4               	goto	u67
   330     07FA  2FCA               	goto	l36
   331     07FB  118A  2800         	ljmp	start
   332     07FD                     __end_of_main:
   333     0001                     ___latbits      equ	1
   334     007E                     btemp           set	126	;btemp
   335     007E                     wtemp0          set	126
   336                           
   337                           	psect	config
   338                           
   339                           ;Config register CONFIG @ 0x2007
   340                           ;	Oscillator Selection bits
   341                           ;	FOSC = HS, HS oscillator
   342                           ;	Watchdog Timer Enable bit
   343                           ;	WDTE = OFF, WDT disabled
   344                           ;	Power-up Timer Enable bit
   345                           ;	PWRTE = ON, PWRT enabled
   346                           ;	FLASH Program Memory Code Protection bits
   347                           ;	CP = OFF, Code protection off
   348                           ;	Brown-out Reset Enable bit
   349                           ;	BOREN = OFF, BOR disabled
   350                           ;	Low Voltage In-Circuit Serial Programming Enable bit
   351                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   352                           ;	Data EE Memory Code Protection
   353                           ;	CPD = OFF, Code Protection off
   354                           ;	FLASH Program Memory Write Enable
   355                           ;	WRT = OFF, Unprotected program memory may not be written to by EECON control
   356                           ;	In-Circuit Debugger Mode bit
   357                           ;	DEBUG = 0x1, unprogrammed default
   358     2007                     	org	8199
   359     2007  3D32               	dw	15666

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON            0      0       0
    BANK0            94      3       3
    BANK1            94      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 5     5      0      93
                                              0 BANK0      3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON            0      0       0      0.0%
BITBANK0            94      0       0      0.0%
BITBANK1            94      0       0      0.0%
COMMON               0      0       0      0.0%
BANK0               94      3       3      3.2%
BANK1               94      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Wed May  7 16:58:26 2025

                     l32 07BE                       l41 07E8                       l36 07CA  
                     l38 07D0                       l39 07E2                       u30 07D0  
                     u31 07CF                       u40 07E8                       u41 07E7  
                     u57 07DC                       u67 07F4                      l640 07BE  
                    l632 07BA                      l660 07C2                      l636 07BA  
                    l670 07C9                      l662 07C3                      l638 07BE  
                    l672 07D4                      l664 07C4                      l656 07BF  
                    l674 07EC                      l666 07C5                      l658 07C1  
                    l668 07C8                      _RX9 00C6                      _TX9 04C6  
                   _BRGH 04C2                     _CREN 00C4                     _SPEN 00C7  
                   _TRMT 04C1                     _TXEN 04C5                     _SYNC 04C4  
                   _main 07BA                     btemp 007E                     start 0000  
                  ?_main 0020                    _SPBRG 0099                    _TRISA 0085  
                  _TXREG 0019                    status 0003                    wtemp0 007E  
        __initialization 07FD             __end_of_main 07FD                   ??_main 0020  
__end_of__initialization 07FD               __pmaintext 07BA     end_of_initialization 07FD  
    start_initialization 07FD                ___latbits 0001            __pcstackBANK0 0020  
