INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:37:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_1_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.700ns (23.589%)  route 5.507ns (76.411%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3007, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X50Y58         FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[0]/Q
                         net (fo=42, routed)          0.639     1.401    lsq3/handshake_lsq_lsq3_core/ldq_head_q[0]
    SLICE_X44Y61         LUT5 (Prop_lut5_I3_O)        0.043     1.444 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_23__0/O
                         net (fo=1, routed)           0.000     1.444    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_23__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.690 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.690    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.740 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.740    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__0_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.790 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.790    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_5_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.892 f  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_6__0/O[0]
                         net (fo=1, routed)           0.252     2.143    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[12]
    SLICE_X46Y62         LUT4 (Prop_lut4_I0_O)        0.119     2.262 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_4_q_i_3__0/O
                         net (fo=35, routed)          0.454     2.716    lsq3/handshake_lsq_lsq3_core/ldq_alloc_4_q_i_3__0_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.043     2.759 r  lsq3/handshake_lsq_lsq3_core/i___1_i_8/O
                         net (fo=1, routed)           0.244     3.004    lsq3/handshake_lsq_lsq3_core/i___1_i_8_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.043     3.047 r  lsq3/handshake_lsq_lsq3_core/i___1_i_2/O
                         net (fo=5, routed)           0.799     3.845    lsq3/handshake_lsq_lsq3_core/lsq3_ldData_0_valid
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.043     3.888 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18/O
                         net (fo=16, routed)          0.687     4.575    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18_n_0
    SLICE_X13Y54         LUT4 (Prop_lut4_I3_O)        0.043     4.618 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_6/O
                         net (fo=3, routed)           0.385     5.003    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_0_1
    SLICE_X11Y52         LUT4 (Prop_lut4_I0_O)        0.043     5.046 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_13__0/O
                         net (fo=1, routed)           0.000     5.046    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_13__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.297 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     5.297    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_4__0_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.346 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     5.346    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.499 f  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_7/O[1]
                         net (fo=1, routed)           0.311     5.809    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_110_out[9]
    SLICE_X10Y52         LUT6 (Prop_lut6_I3_O)        0.119     5.928 r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_2__0/O
                         net (fo=34, routed)          0.525     6.453    lsq3/handshake_lsq_lsq3_core/stq_data_wen_1
    SLICE_X12Y52         LUT2 (Prop_lut2_I0_O)        0.049     6.502 r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_1__0/O
                         net (fo=32, routed)          1.212     7.715    lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_1__0_n_0
    SLICE_X46Y40         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=3007, unset)         0.483    10.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X46Y40         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q_reg[16]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
    SLICE_X46Y40         FDRE (Setup_fdre_C_R)       -0.355    10.292    lsq3/handshake_lsq_lsq3_core/stq_data_1_q_reg[16]
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  2.578    




