module SDRAM_CONTROL (
  //	HOST Side
  RESET_N,
  CLK,
  //	FIFO Write Side 1
  WR1_DATA,
  WR1,
  WR1_ADDR,
  WR1_MAX_ADDR,
  WR1_LENGTH,
  WR1_LOAD,
  WR1_CLK,
  //	FIFO Read Side 1
  RD1_DATA,
  RD1,
  RD1_ADDR,
  RD1_MAX_ADDR,
  RD1_LENGTH,
  RD1_LOAD,	
  RD1_CLK,
  //	SDRAM Side
  SA,
  BA,
  CS_N,
  CKE,
  RAS_N,
  CAS_N,
  WE_N,
  DQ,
  DQM
);

//=======================================================
//  PARAMETER declarations
//=======================================================
`include "SDRAM_PARAMETERS.h"

//=======================================================
//  PORT declarations
//=======================================================
//	HOST Side
input                   RESET_N;          //System Reset
input 							    CLK;
//	FIFO Write Side 1
input     [`DSIZE-1:0]  WR1_DATA;         //Data Input
input							      WR1;					    //Write Request
input	    [`ASIZE-1:0]	WR1_ADDR;				  //Write Start Address
input	    [`ASIZE-1:0]	WR1_MAX_ADDR;			//Write Max Address
input	          [10:0]	WR1_LENGTH;     	//Write Length
input							      WR1_LOAD;			    //Write FIFO Clear
input							      WR1_CLK;				  //Write FIFO Clock
//	FIFO Read Side 1
output    [`DSIZE-1:0]  RD1_DATA;         //Data Output
input							      RD1;					    //Read Request
input	    [`ASIZE-1:0]	RD1_ADDR;				  //Read Start Address
input	    [`ASIZE-1:0]	RD1_MAX_ADDR;			//Read Max Address
input	          [10:0]	RD1_LENGTH;				//Read Length
input						        RD1_LOAD;				  //Read FIFO Clear
input							      RD1_CLK;				  //Read FIFO Clock
//	SDRAM Side
output          [12:0]  SA;               //SDRAM address output
output           [1:0]  BA;               //SDRAM bank address
output           [1:0]  CS_N;             //SDRAM Chip Selects
output                  CKE;              //SDRAM clock enable
output                  RAS_N;            //SDRAM Row address Strobe
output                  CAS_N;            //SDRAM Column address Strobe
output                  WE_N;             //SDRAM write enable
inout     [`DSIZE-1:0]  DQ;               //SDRAM data bus
output  [`DSIZE/8-1:0]  DQM;              //SDRAM data mask lines

//=======================================================
//  Signal Declarations
//=======================================================
//	Controller
reg		[`ASIZE-1:0]			   mADDR;					          //Internal address
reg		      [10:0]			   mLENGTH;				          //Internal length
reg		[`ASIZE-1:0]			   rWR1_ADDR;			          //Register write address				
reg		[`ASIZE-1:0]			   rWR1_MAX_ADDR;	          //Register max write address				
reg		      [10:0]		 	   rWR1_LENGTH;		          //Register write length
reg		[`ASIZE-1:0]			   rRD1_ADDR;			          //Register read address
reg		[`ASIZE-1:0]			   rRD1_MAX_ADDR;	          //Register max read address
reg		      [10:0]			   rRD1_LENGTH;		          //Register read length
reg		       [1:0]			   WR_MASK;				          //Write port active mask
reg		       [1:0]			   RD_MASK;				          //Read port active mask
reg								         mWR_DONE;				        //Flag write done, 1 pulse SDR_CLK
reg								         mRD_DONE;				        //Flag read done, 1 pulse SDR_CLK
reg								         mWR,Pre_WR;			        //Internal WR edge capture
reg							      	   mRD,Pre_RD;			        //Internal RD edge capture
reg 	       [9:0] 		     ST;						          //Controller status
reg		       [1:0] 			   CMD;					            //Controller command
reg								         PM_STOP;				          //Flag page mode stop
reg								         PM_DONE;				          //Flag page mode done
reg								         Read;					          //Flag read active
reg								         Write;					          //Flag write active
reg	   [`DSIZE-1:0]        mDATAOUT;                //Controller Data output 
wire   [`DSIZE-1:0]        mDATAIN;                 //Controller Data input
wire   [`DSIZE-1:0]        mDATAIN1;                //Controller Data input 1
wire                       CMDACK;                  //Controller command acknowledgement
//	DRAM Control            
reg  [`DSIZE/8-1:0]        DQM;                     //SDRAM data mask lines
reg          [12:0]        SA;                      //SDRAM address output
reg           [1:0]        BA;                      //SDRAM bank address
reg           [1:0]        CS_N;                    //SDRAM Chip Selects
reg                        CKE;                     //SDRAM clock enable
reg                        RAS_N;                   //SDRAM Row address Strobe
reg                        CAS_N;                   //SDRAM Column address Strobe
reg                        WE_N;                    //SDRAM write enable
wire    [`DSIZE-1:0]       DQOUT;					          //SDRAM data out link
wire  [`DSIZE/8-1:0]       IDQM;                    //SDRAM data mask lines
wire          [12:0]       ISA;                     //SDRAM address output
wire           [1:0]       IBA;                     //SDRAM bank address
wire           [1:0]       ICS_N;                   //SDRAM Chip Selects
wire                       ICKE;                    //SDRAM clock enable
wire                       IRAS_N;                  //SDRAM Row address Strobe
wire                       ICAS_N;                  //SDRAM Column address Strobe
wire                       IWE_N;                   //SDRAM write enable
//	FIFO Control                                   
reg						      		   OUT_VALID;			          //Output data request to read side fifo
reg								         IN_REQ;					        //Input	data request to write side fifo
wire          [10:0]		   write_side_fifo_rusedw1;
wire          [10:0]		   read_side_fifo_wusedw1;
//	DRAM Internal Control
wire    [`ASIZE-1:0]       saddr;
wire                       load_mode;
wire                       nop;
wire                       reada;
wire                       writea;
wire                       refresh;
wire                       precharge;
wire                       oe;
wire							         ref_ack;
wire							         ref_req;
wire							         init_req;
wire							         cm_ack;
wire							         active;

//=======================================================
//  Sub-module
//=======================================================
SDRAM_CONTROL_INTERFACE i_SDRAM_CONTROL_INTERFACE (
  .CLK        ( CLK ),
  .RESET_N    ( RESET_N ),
  .CMD        ( CMD ),
  .ADDR       ( mADDR ),
  .REF_ACK    ( ref_ack ),
  .CM_ACK     ( cm_ack ),
  .NOP        ( nop ),
  .READA      ( reada ),
  .WRITEA     ( writea ),
  .REFRESH    ( refresh ),
  .PRECHARGE  ( precharge ),
  .LOAD_MODE  ( load_mode ),
  .SADDR      ( saddr ),
  .REF_REQ    ( ref_req ),
  .INIT_REQ   ( init_req ),
  .CMD_ACK    ( CMDACK )
);

SDRAM_COMMAND i_SDRAM_COMMAND (
  .CLK        ( CLK ),
  .RESET_N    ( RESET_N ),
  .SADDR      ( saddr ),
  .NOP        ( nop ),
  .READA      ( reada ),
  .WRITEA     ( writea ),
  .REFRESH    ( refresh ),
  .LOAD_MODE  ( load_mode ),
  .PRECHARGE  ( precharge ),
  .REF_REQ    ( ref_req ),
  .INIT_REQ   ( init_req ),
  .REF_ACK    ( ref_ack ),
  .CM_ACK     ( cm_ack ),
  .OE         ( oe ),
  .PM_STOP    ( PM_STOP ),
  .PM_DONE    ( PM_DONE ),
  .SA         ( ISA ),
  .BA         ( IBA ),
  .CS_N       ( ICS_N ),
  .CKE        ( ICKE ),
  .RAS_N      ( IRAS_N ),
  .CAS_N      ( ICAS_N ),
  .WE_N       ( IWE_N) 
);

SDRAM_DATA_PATH i_SDRAM_DATA_PATH (
  .CLK      ( CLK ),
  .RESET_N  ( RESET_N ),
  .DATAIN   ( mDATAIN ),
  .DM       ( 2'b00 ), 
  .DQOUT    ( DQOUT ),
  .DQM      ( IDQM ) 
);

SDRAM_WR_FIFO i_SDRAM_WR_FIFO (
  .data     ( WR1_DATA ),
  .wrreq    ( WR1 ),
  .wrclk    ( WR1_CLK ),
  .aclr     ( WR1_LOAD ),
  .rdreq    ( IN_REQ && WR_MASK[0] ),
  .rdclk    ( CLK ),
  .q        ( mDATAIN1 ),
  .rdusedw  ( write_side_fifo_rusedw1 ) 
);

SDRAM_RD_FIFO i_SDRAM_RD_FIFO (
  .data     ( mDATAOUT ),
  .wrreq    ( OUT_VALID && RD_MASK[0] ),
  .wrclk    ( CLK ),
  .aclr     ( RD1_LOAD ),
  .rdreq    ( RD1 ),
  .rdclk    ( RD1_CLK ),
  .q        ( RD1_DATA ),
  .wrusedw  ( read_side_fifo_wusedw1 )
 );
				
//=======================================================
//  Structural coding
//=======================================================
assign mDATAIN = mDATAIN1;
assign DQ = oe ? DQOUT : `DSIZE'hzzzz;
assign active	=	Read | Write;

always @(posedge CLK)
begin
  SA       <= (ST == SC_CL + mLENGTH) ? 13'h200 :	ISA;
  BA       <= IBA;
  CS_N     <= ICS_N;
  CKE      <= ICKE;
  RAS_N    <= (ST == SC_CL + mLENGTH) ? 1'b0 : IRAS_N;
  CAS_N    <= (ST == SC_CL + mLENGTH) ? 1'b1 : ICAS_N;
  WE_N     <= (ST == SC_CL + mLENGTH) ? 1'b0 : IWE_N;
  PM_STOP	 <= (ST == SC_CL + mLENGTH) ? 1'b1 : 1'b0;
  PM_DONE	 <= (ST == SC_CL + SC_RCD + mLENGTH + 2) ? 1'b1 : 1'b0;
  DQM		   <= (active && (ST >= SC_CL)) ? (((ST == SC_CL + mLENGTH) && Write) ? 2'b11 : 2'b0) : 2'b11;
  mDATAOUT <= DQ;
end

always @(posedge CLK or negedge RESET_N)
begin
	if (!RESET_N) begin
		CMD			  <= 0;
		ST			  <= 0;
		Pre_RD	  <= 0;
		Pre_WR	  <= 0;
		Read		  <= 0;
		Write		  <= 0;
		OUT_VALID <= 0;
		IN_REQ	  <= 0;
		mWR_DONE  <= 0;
		mRD_DONE  <= 0;
	end
	else begin
    Pre_RD <= mRD;
		Pre_WR <= mWR;
		case (ST)
		0:  begin
          if (!Pre_WR && mWR) begin
            Read	<= 0;
            Write <= 1;
            CMD		<= 2'b10;
            ST		<= 1;
          end
          else if (!Pre_RD && mRD) begin
            Read	<= 1;
            Write	<= 0;
            CMD		<= 2'b01;
            ST		<= 1;
          end
        end
		1:	begin
          if (CMDACK) begin
            CMD <= 2'b00;
            ST  <= 2;
          end
        end
        default:  begin	
          if (ST != SC_CL + SC_RCD + mLENGTH + 1)
            ST <= ST + 1;
          else
            ST <= 0;
        end
    endcase
		
		if (Write) begin
			if (ST == SC_CL - 1)
			  IN_REQ <= 1;
			else if (ST == SC_CL + mLENGTH - 1)
			  IN_REQ <=	0;
			else if (ST == SC_CL + SC_RCD + mLENGTH) begin
				Write 	 <=	0;
				mWR_DONE <=	1;
			end
		end
		else
		  mWR_DONE <=	0;
		if (Read) begin
			if (ST == SC_CL + SC_RCD + 1)
			  OUT_VALID	<= 1;
			else if (ST == SC_CL + SC_RCD + mLENGTH + 1) begin
				OUT_VALID	<= 0;
				Read		  <= 0;
				mRD_DONE	<= 1;
			end
		end
		else
		  mRD_DONE <= 0;
	end
end

//	Internal Address & Length Control
always@(posedge CLK or negedge RESET_N)
begin
	if (!RESET_N) begin
    rWR1_ADDR		  <= WR1_ADDR;
		rRD1_ADDR		  <= RD1_ADDR;
		rWR1_MAX_ADDR	<= WR1_MAX_ADDR;
		rRD1_MAX_ADDR	<= RD1_MAX_ADDR;
		rWR1_LENGTH		<= WR1_LENGTH;
		rRD1_LENGTH		<= RD1_LENGTH;
	end
	else begin
		//	Write Side 1
    if (mWR_DONE && WR_MASK[0]) begin
			if (rWR1_ADDR < rWR1_MAX_ADDR - rWR1_LENGTH)
				rWR1_ADDR	<= rWR1_ADDR + rWR1_LENGTH;
			else
				rWR1_ADDR	<= WR1_ADDR;
		end

		//	Read Side 1
		if (mRD_DONE && RD_MASK[0]) begin
			if (rRD1_ADDR < rRD1_MAX_ADDR - rRD1_LENGTH)
				rRD1_ADDR	<= rRD1_ADDR + rRD1_LENGTH;
			else
				rRD1_ADDR	<= RD1_ADDR;
		end
	end
end

//	Auto Read/Write Control
always @(posedge CLK or negedge RESET_N)
begin
	if (!RESET_N) begin
		mWR		  <= 0;
		mRD		  <= 0;
		mADDR   <= 0;
		mLENGTH <= 0;
		RD_MASK <= 0;
		WR_MASK <= 0;
	end
	else begin
    if ((mWR == 0) && (mRD == 0) && (ST == 0) && (WR_MASK == 0) && (RD_MASK == 0) && (WR1_LOAD == 0) && (RD1_LOAD == 0)) begin
			//	Write Side 1
			if ((write_side_fifo_rusedw1 >= rWR1_LENGTH) && (rWR1_LENGTH != 0)) begin
        mADDR	  <= rWR1_ADDR;
				mLENGTH	<= rWR1_LENGTH;
				WR_MASK	<= 2'b01;
				RD_MASK	<= 2'b00;
				mWR		  <= 1;
				mRD		  <= 0;
			end

      //	Read Side 1
			else if ((read_side_fifo_wusedw1 < rRD1_LENGTH)) begin
				mADDR	  <= rRD1_ADDR;
				mLENGTH	<= rRD1_LENGTH;
				WR_MASK	<= 2'b00;
				RD_MASK	<= 2'b01;
				mWR		  <= 0;
				mRD		  <= 1;				
			end
		end

		if (mRD_DONE) begin
			RD_MASK	<= 0;
			mRD		  <= 0;
		end		
		else if (mWR_DONE) begin
			WR_MASK	<= 0;
			mWR		  <= 0;
		end
	end
end

endmodule
