{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614535841696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614535841704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 28 21:10:41 2021 " "Processing started: Sun Feb 28 21:10:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614535841704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614535841704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab¹3_bases -c sx_lab_baza_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab¹3_bases -c sx_lab_baza_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614535841704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614535842126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614535842126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3_labb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3_labb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_labb " "Found entity 1: 3_labb" {  } { { "3_labb.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/complect-studenta/labs_quartus/examples/semestr2/lab3-series155/3_labb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614535849910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614535849910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_labb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2_labb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2_labb " "Found entity 1: 2_labb" {  } { { "2_labb.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/complect-studenta/labs_quartus/examples/semestr2/lab3-series155/2_labb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614535849924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614535849924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1_labb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1_labb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1_labb " "Found entity 1: 1_labb" {  } { { "1_labb.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/complect-studenta/labs_quartus/examples/semestr2/lab3-series155/1_labb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614535849926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614535849926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "3_labb " "Elaborating entity \"3_labb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614535849992 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155ll1.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155ll1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155LL1 " "Found entity 1: K155LL1" {  } { { "k155ll1.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155ll1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614535850088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614535850088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155LL1 K155LL1:inst3 " "Elaborating entity \"K155LL1\" for hierarchy \"K155LL1:inst3\"" {  } { { "3_labb.bdf" "inst3" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/complect-studenta/labs_quartus/examples/semestr2/lab3-series155/3_labb.bdf" { { 200 352 464 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614535850088 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 2_lab " "Node instance \"inst1\" instantiates undefined entity \"2_lab\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "3_labb.bdf" "inst1" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/complect-studenta/labs_quartus/examples/semestr2/lab3-series155/3_labb.bdf" { { 80 352 448 176 "inst1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1614535850108 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst 2_lab " "Node instance \"inst\" instantiates undefined entity \"2_lab\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "3_labb.bdf" "inst" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/complect-studenta/labs_quartus/examples/semestr2/lab3-series155/3_labb.bdf" { { 504 352 448 600 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1614535850108 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst2 KP1533LN8 " "Node instance \"inst2\" instantiates undefined entity \"KP1533LN8\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "3_labb.bdf" "inst2" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/complect-studenta/labs_quartus/examples/semestr2/lab3-series155/3_labb.bdf" { { 360 624 752 608 "inst2" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1614535850108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614535850270 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 28 21:10:50 2021 " "Processing ended: Sun Feb 28 21:10:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614535850270 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614535850270 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614535850270 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614535850270 ""}
