Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jul 20 10:09:53 2017
| Host         : win-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file adc_triger_methodology_drc_routed.rpt -rpx adc_triger_methodology_drc_routed.rpx
| Design       : adc_triger
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_adc_triger
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 35
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 35         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on num_hi[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on num_hi[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on num_hi[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on num_hi[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on num_hi[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on num_hi[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on num_hi[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on num_hi[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on num_lo[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on num_lo[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on num_lo[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on num_lo[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on num_lo[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on num_lo[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on num_lo[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on num_lo[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on num_pulse[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on num_pulse[10] relative to clock(s) clk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on num_pulse[11] relative to clock(s) clk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on num_pulse[12] relative to clock(s) clk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on num_pulse[13] relative to clock(s) clk 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on num_pulse[14] relative to clock(s) clk 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on num_pulse[15] relative to clock(s) clk 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on num_pulse[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on num_pulse[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on num_pulse[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on num_pulse[4] relative to clock(s) clk 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on num_pulse[5] relative to clock(s) clk 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on num_pulse[6] relative to clock(s) clk 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on num_pulse[7] relative to clock(s) clk 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on num_pulse[8] relative to clock(s) clk 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on num_pulse[9] relative to clock(s) clk 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clk 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on trig_in relative to clock(s) clk 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on trig_out relative to clock(s) clk 
Related violations: <none>


