var group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g =
[
    [ "I2C_INTR_NMI_EN_1_REG_s", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#struct_i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g__s", [
      [ "dma_done_rx_nmi_en", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#a737e41efc65c93c9d28b57226581fc44", null ],
      [ "dma_done_tx_nmi_en", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#abbe08b2c307e0a237b24c7006f7f7d4a", null ],
      [ "txfifo_almost_empty_intr_nmi_en", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#ab1b89053ab20e1409d4f882917c60ffe", null ],
      [ "rxfifo_almost_full_intr_nmi_en", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#ad5e599eb4499051d5a955bdfdf68d531", null ]
    ] ],
    [ "I2C_INTR_NMI_EN_1_u", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#union_i2_c___i_n_t_r___n_m_i___e_n__1__u", [
      [ "I2C_INTR_NMI_EN_1_REG_s", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#a05223343c388f29297803b59a1a99019", null ],
      [ "packed_byte", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#a32144b8b22202381a690cbba32f5a336", null ],
      [ "packed_hw", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#a7673c9d67446c108174c4908907bf5b3", null ],
      [ "packed_w", "group___i2_c___i_n_t_r___n_m_i___e_n__1___r_e_g.html#aeeb514af148390276c0007e4db595f27", null ]
    ] ]
];