<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->

## How it works

Input 0 and CLK is inputed to the and gate and the and ouput is put at the output1

## How to test

connect the clk and put the 1st input high. Output should toggele according to clock speed.

## External hardware

List external hardware used in your project (e.g. PMOD, LED display, etc), if any
