name: dowhile_loop
description: A module testing do..while loop
should_fail: 0
tags: 12.7.5
files: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-12/12.7.5--dowhile.sv
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line /home/travis/build/SymbiFlow/sv-tests/tests/chapter-12/12.7.5--dowhile.sv:8: syntax error, unexpected '=', expecting '('
