# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 19 2024 22:02:46

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk               | Frequency: 90.50 MHz  | Target: 16.00 MHz  | 
Clock: clk_usb           | Frequency: 72.74 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                   | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            51450       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            7082        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
sdi        clk                 -2737        clk:R                  
usb_n:in   u_pll/PLLOUTGLOBAL  4450         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3912         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
sck        clk                 16860         clk:R                  
sdo        clk                 16798         clk:R                  
ss         clk                 17087         clk:R                  
usb_n:out  u_pll/PLLOUTGLOBAL  12050         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  12546         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
sdi        clk                 3617        clk:R                  
usb_n:in   u_pll/PLLOUTGLOBAL  -3272       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2734       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
sck        clk                 16293                 clk:R                  
sdo        clk                 16221                 clk:R                  
ss         clk                 16520                 clk:R                  
usb_n:out  u_pll/PLLOUTGLOBAL  9005                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  9481                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 90.50 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wr_length_q_2_LC_21_15_3/lcout
Path End         : u_app.wr_length_q_2_LC_21_15_3/ce
Capture Clock    : u_app.wr_length_q_2_LC_21_15_3/clk
Setup Constraint : 62500p
Path slack       : 51450p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         69626

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                     10254
-----------------------------------   ----- 
End-of-path arrival time (ps)         18176
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         bootloader                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1413/I                                   Odrv12                         0              1420  RISE       1
I__1413/O                                   Odrv12                       724              2143  RISE       1
I__1414/I                                   Span12Mux_v                    0              2143  RISE       1
I__1414/O                                   Span12Mux_v                  724              2867  RISE       1
I__1415/I                                   Span12Mux_v                    0              2867  RISE       1
I__1415/O                                   Span12Mux_v                  724              3590  RISE       1
I__1416/I                                   Span12Mux_h                    0              3590  RISE       1
I__1416/O                                   Span12Mux_h                  724              4314  RISE       1
I__1417/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1417/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1418/I                                   LocalMux                       0              4665  RISE       1
I__1418/O                                   LocalMux                     486              5151  RISE       1
I__1419/I                                   IoInMux                        0              5151  RISE       1
I__1419/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE     113
I__11369/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__11369/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__11370/I                                  GlobalMux                      0              6443  RISE       1
I__11370/O                                  GlobalMux                    227              6671  RISE       1
I__11385/I                                  ClkMux                         0              6671  RISE       1
I__11385/O                                  ClkMux                       455              7126  RISE       1
u_app.wr_length_q_2_LC_21_15_3/clk          LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wr_length_q_2_LC_21_15_3/lcout            LogicCell40_SEQ_MODE_1010    796              7922  51450  RISE       3
I__4789/I                                       LocalMux                       0              7922  51450  RISE       1
I__4789/O                                       LocalMux                     486              8407  51450  RISE       1
I__4792/I                                       InMux                          0              8407  51450  RISE       1
I__4792/O                                       InMux                        382              8790  51450  RISE       1
u_app.wr_length_q_RNIQIQ31_0_LC_22_16_6/in0     LogicCell40_SEQ_MODE_0000      0              8790  51450  RISE       1
u_app.wr_length_q_RNIQIQ31_0_LC_22_16_6/lcout   LogicCell40_SEQ_MODE_0000    662              9451  51450  RISE       1
I__4764/I                                       Odrv4                          0              9451  51450  RISE       1
I__4764/O                                       Odrv4                        517              9968  51450  RISE       1
I__4765/I                                       Span4Mux_v                     0              9968  51450  RISE       1
I__4765/O                                       Span4Mux_v                   517             10485  51450  RISE       1
I__4766/I                                       LocalMux                       0             10485  51450  RISE       1
I__4766/O                                       LocalMux                     486             10971  51450  RISE       1
I__4767/I                                       InMux                          0             10971  51450  RISE       1
I__4767/O                                       InMux                        382             11353  51450  RISE       1
u_app.wr_length_q_RNIILS64_10_LC_22_12_5/in1    LogicCell40_SEQ_MODE_0000      0             11353  51450  RISE       1
u_app.wr_length_q_RNIILS64_10_LC_22_12_5/lcout  LogicCell40_SEQ_MODE_0000    589             11943  51450  RISE       3
I__5525/I                                       Odrv4                          0             11943  51450  RISE       1
I__5525/O                                       Odrv4                        517             12459  51450  RISE       1
I__5528/I                                       Span4Mux_v                     0             12459  51450  RISE       1
I__5528/O                                       Span4Mux_v                   517             12976  51450  RISE       1
I__5531/I                                       LocalMux                       0             12976  51450  RISE       1
I__5531/O                                       LocalMux                     486             13462  51450  RISE       1
I__5532/I                                       InMux                          0             13462  51450  RISE       1
I__5532/O                                       InMux                        382             13845  51450  RISE       1
u_app.state_q_RNIJP7K4_0_5_LC_21_15_4/in3       LogicCell40_SEQ_MODE_0000      0             13845  51450  RISE       1
u_app.state_q_RNIJP7K4_0_5_LC_21_15_4/lcout     LogicCell40_SEQ_MODE_0000    465             14310  51450  RISE       1
I__3568/I                                       LocalMux                       0             14310  51450  RISE       1
I__3568/O                                       LocalMux                     486             14796  51450  RISE       1
I__3569/I                                       InMux                          0             14796  51450  RISE       1
I__3569/O                                       InMux                        382             15178  51450  RISE       1
u_app.state_q_RNISV719_1_LC_21_15_6/in1         LogicCell40_SEQ_MODE_0000      0             15178  51450  RISE       1
u_app.state_q_RNISV719_1_LC_21_15_6/lcout       LogicCell40_SEQ_MODE_0000    589             15767  51450  RISE      16
I__4716/I                                       Odrv4                          0             15767  51450  RISE       1
I__4716/O                                       Odrv4                        517             16284  51450  RISE       1
I__4720/I                                       Span4Mux_v                     0             16284  51450  RISE       1
I__4720/O                                       Span4Mux_v                   517             16801  51450  RISE       1
I__4725/I                                       LocalMux                       0             16801  51450  RISE       1
I__4725/O                                       LocalMux                     486             17287  51450  RISE       1
I__4731/I                                       CEMux                          0             17287  51450  RISE       1
I__4731/O                                       CEMux                        889             18176  51450  RISE       1
u_app.wr_length_q_2_LC_21_15_3/ce               LogicCell40_SEQ_MODE_1010      0             18176  51450  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         bootloader                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1413/I                                   Odrv12                         0              1420  RISE       1
I__1413/O                                   Odrv12                       724              2143  RISE       1
I__1414/I                                   Span12Mux_v                    0              2143  RISE       1
I__1414/O                                   Span12Mux_v                  724              2867  RISE       1
I__1415/I                                   Span12Mux_v                    0              2867  RISE       1
I__1415/O                                   Span12Mux_v                  724              3590  RISE       1
I__1416/I                                   Span12Mux_h                    0              3590  RISE       1
I__1416/O                                   Span12Mux_h                  724              4314  RISE       1
I__1417/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1417/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1418/I                                   LocalMux                       0              4665  RISE       1
I__1418/O                                   LocalMux                     486              5151  RISE       1
I__1419/I                                   IoInMux                        0              5151  RISE       1
I__1419/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE     113
I__11369/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__11369/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__11370/I                                  GlobalMux                      0              6443  RISE       1
I__11370/O                                  GlobalMux                    227              6671  RISE       1
I__11385/I                                  ClkMux                         0              6671  RISE       1
I__11385/O                                  ClkMux                       455              7126  RISE       1
u_app.wr_length_q_2_LC_21_15_3/clk          LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 72.74 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_cnt_q_0_LC_22_25_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_29_21_4/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_29_21_4/clk
Setup Constraint : 20830p
Path slack       : 7082p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         12549
---------------------------------------   ----- 
End-of-path arrival time (ps)             14027
 
Launch Clock Path
pin name                              model name                          delay  cumulative delay  edge  Fanout
------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11648/I                            GlobalMux                               0                 0  RISE       1
I__11648/O                            GlobalMux                             227               227  RISE       1
I__11727/I                            ClkMux                                  0               227  RISE       1
I__11727/O                            ClkMux                                455               682  RISE       1
u_usb_cdc.clk_cnt_q_0_LC_22_25_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_cnt_q_0_LC_22_25_1/lcout                                                    LogicCell40_SEQ_MODE_1010    796              1478   7082  RISE       3
I__5100/I                                                                                 LocalMux                       0              1478   7082  RISE       1
I__5100/O                                                                                 LocalMux                     486              1964   7082  RISE       1
I__5102/I                                                                                 InMux                          0              1964   7082  RISE       1
I__5102/O                                                                                 InMux                        382              2346   7082  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_22_24_6/in1                                              LogicCell40_SEQ_MODE_0000      0              2346   7082  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_22_24_6/lcout                                            LogicCell40_SEQ_MODE_0000    589              2936   7082  RISE       1
I__5109/I                                                                                 Odrv4                          0              2936   7082  RISE       1
I__5109/O                                                                                 Odrv4                        517              3453   7082  RISE       1
I__5110/I                                                                                 Span4Mux_h                     0              3453   7082  RISE       1
I__5110/O                                                                                 Span4Mux_h                   444              3897   7082  RISE       1
I__5111/I                                                                                 Span4Mux_v                     0              3897   7082  RISE       1
I__5111/O                                                                                 Span4Mux_v                   517              4414   7082  RISE       1
I__5112/I                                                                                 Span4Mux_v                     0              4414   7082  RISE       1
I__5112/O                                                                                 Span4Mux_v                   517              4931   7082  RISE       1
I__5113/I                                                                                 Span4Mux_s3_h                  0              4931   7082  RISE       1
I__5113/O                                                                                 Span4Mux_s3_h                341              5272   7082  RISE       1
I__5114/I                                                                                 LocalMux                       0              5272   7082  RISE       1
I__5114/O                                                                                 LocalMux                     486              5758   7082  RISE       1
I__5115/I                                                                                 IoInMux                        0              5758   7082  RISE       1
I__5115/O                                                                                 IoInMux                      382              6140   7082  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/USERSIGNALTOGLOBALBUFFER                                  ICE_GB                         0              6140   7082  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/GLOBALBUFFEROUTPUT                                        ICE_GB                       910              7050   7082  RISE     102
I__11008/I                                                                                gio2CtrlBuf                    0              7050   7082  RISE       1
I__11008/O                                                                                gio2CtrlBuf                    0              7050   7082  RISE       1
I__11009/I                                                                                GlobalMux                      0              7050   7082  RISE       1
I__11009/O                                                                                GlobalMux                    227              7277   7082  RISE       1
I__11010/I                                                                                Glb2LocalMux                   0              7277   7082  RISE       1
I__11010/O                                                                                Glb2LocalMux                 662              7939   7082  RISE       1
I__11060/I                                                                                LocalMux                       0              7939   7082  RISE       1
I__11060/O                                                                                LocalMux                     486              8425   7082  RISE       1
I__11087/I                                                                                InMux                          0              8425   7082  RISE       1
I__11087/O                                                                                InMux                        382              8807   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_29_21_6/in1    LogicCell40_SEQ_MODE_0000      0              8807   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_0000    589              9396   7082  RISE       7
I__10956/I                                                                                LocalMux                       0              9396   7082  RISE       1
I__10956/O                                                                                LocalMux                     486              9882   7082  RISE       1
I__10960/I                                                                                InMux                          0              9882   7082  RISE       1
I__10960/O                                                                                InMux                        382             10265   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI2E31E_LC_29_22_3/in3        LogicCell40_SEQ_MODE_0000      0             10265   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI2E31E_LC_29_22_3/lcout      LogicCell40_SEQ_MODE_0000    465             10730   7082  RISE       2
I__10738/I                                                                                LocalMux                       0             10730   7082  RISE       1
I__10738/O                                                                                LocalMux                     486             11216   7082  RISE       1
I__10740/I                                                                                InMux                          0             11216   7082  RISE       1
I__10740/O                                                                                InMux                        382             11598   7082  RISE       1
I__10742/I                                                                                CascadeMux                     0             11598   7082  RISE       1
I__10742/O                                                                                CascadeMux                     0             11598   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_0_LC_30_22_0/in2       LogicCell40_SEQ_MODE_0000      0             11598   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_0_LC_30_22_0/carryout  LogicCell40_SEQ_MODE_0000    341             11939   7082  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_30_22_1/carryin   LogicCell40_SEQ_MODE_0000      0             11939   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_30_22_1/carryout  LogicCell40_SEQ_MODE_0000    186             12125   7082  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_30_22_2/carryin   LogicCell40_SEQ_MODE_0000      0             12125   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_30_22_2/carryout  LogicCell40_SEQ_MODE_0000    186             12311   7082  RISE       1
I__10731/I                                                                                InMux                          0             12311   7082  RISE       1
I__10731/O                                                                                InMux                        382             12694   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_30_22_3/in3       LogicCell40_SEQ_MODE_0000      0             12694   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_30_22_3/lcout     LogicCell40_SEQ_MODE_0000    465             13159   7082  RISE       1
I__10729/I                                                                                LocalMux                       0             13159   7082  RISE       1
I__10729/O                                                                                LocalMux                     486             13645   7082  RISE       1
I__10730/I                                                                                InMux                          0             13645   7082  RISE       1
I__10730/O                                                                                InMux                        382             14027   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_29_21_4/in3             LogicCell40_SEQ_MODE_1010      0             14027   7082  RISE       1

Capture Clock Path
pin name                                                                       model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11648/I                                                                     GlobalMux                               0                 0  RISE       1
I__11648/O                                                                     GlobalMux                             227               227  RISE       1
I__11767/I                                                                     ClkMux                                  0               227  RISE       1
I__11767/O                                                                     ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_29_21_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wr_length_q_2_LC_21_15_3/lcout
Path End         : u_app.wr_length_q_2_LC_21_15_3/ce
Capture Clock    : u_app.wr_length_q_2_LC_21_15_3/clk
Setup Constraint : 62500p
Path slack       : 51450p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         69626

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                     10254
-----------------------------------   ----- 
End-of-path arrival time (ps)         18176
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         bootloader                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1413/I                                   Odrv12                         0              1420  RISE       1
I__1413/O                                   Odrv12                       724              2143  RISE       1
I__1414/I                                   Span12Mux_v                    0              2143  RISE       1
I__1414/O                                   Span12Mux_v                  724              2867  RISE       1
I__1415/I                                   Span12Mux_v                    0              2867  RISE       1
I__1415/O                                   Span12Mux_v                  724              3590  RISE       1
I__1416/I                                   Span12Mux_h                    0              3590  RISE       1
I__1416/O                                   Span12Mux_h                  724              4314  RISE       1
I__1417/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1417/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1418/I                                   LocalMux                       0              4665  RISE       1
I__1418/O                                   LocalMux                     486              5151  RISE       1
I__1419/I                                   IoInMux                        0              5151  RISE       1
I__1419/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE     113
I__11369/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__11369/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__11370/I                                  GlobalMux                      0              6443  RISE       1
I__11370/O                                  GlobalMux                    227              6671  RISE       1
I__11385/I                                  ClkMux                         0              6671  RISE       1
I__11385/O                                  ClkMux                       455              7126  RISE       1
u_app.wr_length_q_2_LC_21_15_3/clk          LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wr_length_q_2_LC_21_15_3/lcout            LogicCell40_SEQ_MODE_1010    796              7922  51450  RISE       3
I__4789/I                                       LocalMux                       0              7922  51450  RISE       1
I__4789/O                                       LocalMux                     486              8407  51450  RISE       1
I__4792/I                                       InMux                          0              8407  51450  RISE       1
I__4792/O                                       InMux                        382              8790  51450  RISE       1
u_app.wr_length_q_RNIQIQ31_0_LC_22_16_6/in0     LogicCell40_SEQ_MODE_0000      0              8790  51450  RISE       1
u_app.wr_length_q_RNIQIQ31_0_LC_22_16_6/lcout   LogicCell40_SEQ_MODE_0000    662              9451  51450  RISE       1
I__4764/I                                       Odrv4                          0              9451  51450  RISE       1
I__4764/O                                       Odrv4                        517              9968  51450  RISE       1
I__4765/I                                       Span4Mux_v                     0              9968  51450  RISE       1
I__4765/O                                       Span4Mux_v                   517             10485  51450  RISE       1
I__4766/I                                       LocalMux                       0             10485  51450  RISE       1
I__4766/O                                       LocalMux                     486             10971  51450  RISE       1
I__4767/I                                       InMux                          0             10971  51450  RISE       1
I__4767/O                                       InMux                        382             11353  51450  RISE       1
u_app.wr_length_q_RNIILS64_10_LC_22_12_5/in1    LogicCell40_SEQ_MODE_0000      0             11353  51450  RISE       1
u_app.wr_length_q_RNIILS64_10_LC_22_12_5/lcout  LogicCell40_SEQ_MODE_0000    589             11943  51450  RISE       3
I__5525/I                                       Odrv4                          0             11943  51450  RISE       1
I__5525/O                                       Odrv4                        517             12459  51450  RISE       1
I__5528/I                                       Span4Mux_v                     0             12459  51450  RISE       1
I__5528/O                                       Span4Mux_v                   517             12976  51450  RISE       1
I__5531/I                                       LocalMux                       0             12976  51450  RISE       1
I__5531/O                                       LocalMux                     486             13462  51450  RISE       1
I__5532/I                                       InMux                          0             13462  51450  RISE       1
I__5532/O                                       InMux                        382             13845  51450  RISE       1
u_app.state_q_RNIJP7K4_0_5_LC_21_15_4/in3       LogicCell40_SEQ_MODE_0000      0             13845  51450  RISE       1
u_app.state_q_RNIJP7K4_0_5_LC_21_15_4/lcout     LogicCell40_SEQ_MODE_0000    465             14310  51450  RISE       1
I__3568/I                                       LocalMux                       0             14310  51450  RISE       1
I__3568/O                                       LocalMux                     486             14796  51450  RISE       1
I__3569/I                                       InMux                          0             14796  51450  RISE       1
I__3569/O                                       InMux                        382             15178  51450  RISE       1
u_app.state_q_RNISV719_1_LC_21_15_6/in1         LogicCell40_SEQ_MODE_0000      0             15178  51450  RISE       1
u_app.state_q_RNISV719_1_LC_21_15_6/lcout       LogicCell40_SEQ_MODE_0000    589             15767  51450  RISE      16
I__4716/I                                       Odrv4                          0             15767  51450  RISE       1
I__4716/O                                       Odrv4                        517             16284  51450  RISE       1
I__4720/I                                       Span4Mux_v                     0             16284  51450  RISE       1
I__4720/O                                       Span4Mux_v                   517             16801  51450  RISE       1
I__4725/I                                       LocalMux                       0             16801  51450  RISE       1
I__4725/O                                       LocalMux                     486             17287  51450  RISE       1
I__4731/I                                       CEMux                          0             17287  51450  RISE       1
I__4731/O                                       CEMux                        889             18176  51450  RISE       1
u_app.wr_length_q_2_LC_21_15_3/ce               LogicCell40_SEQ_MODE_1010      0             18176  51450  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         bootloader                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1413/I                                   Odrv12                         0              1420  RISE       1
I__1413/O                                   Odrv12                       724              2143  RISE       1
I__1414/I                                   Span12Mux_v                    0              2143  RISE       1
I__1414/O                                   Span12Mux_v                  724              2867  RISE       1
I__1415/I                                   Span12Mux_v                    0              2867  RISE       1
I__1415/O                                   Span12Mux_v                  724              3590  RISE       1
I__1416/I                                   Span12Mux_h                    0              3590  RISE       1
I__1416/O                                   Span12Mux_h                  724              4314  RISE       1
I__1417/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1417/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1418/I                                   LocalMux                       0              4665  RISE       1
I__1418/O                                   LocalMux                     486              5151  RISE       1
I__1419/I                                   IoInMux                        0              5151  RISE       1
I__1419/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE     113
I__11369/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__11369/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__11370/I                                  GlobalMux                      0              6443  RISE       1
I__11370/O                                  GlobalMux                    227              6671  RISE       1
I__11385/I                                  ClkMux                         0              6671  RISE       1
I__11385/O                                  ClkMux                       455              7126  RISE       1
u_app.wr_length_q_2_LC_21_15_3/clk          LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_cnt_q_0_LC_22_25_1/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_29_21_4/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_29_21_4/clk
Setup Constraint : 20830p
Path slack       : 7082p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         12549
---------------------------------------   ----- 
End-of-path arrival time (ps)             14027
 
Launch Clock Path
pin name                              model name                          delay  cumulative delay  edge  Fanout
------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11648/I                            GlobalMux                               0                 0  RISE       1
I__11648/O                            GlobalMux                             227               227  RISE       1
I__11727/I                            ClkMux                                  0               227  RISE       1
I__11727/O                            ClkMux                                455               682  RISE       1
u_usb_cdc.clk_cnt_q_0_LC_22_25_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_cnt_q_0_LC_22_25_1/lcout                                                    LogicCell40_SEQ_MODE_1010    796              1478   7082  RISE       3
I__5100/I                                                                                 LocalMux                       0              1478   7082  RISE       1
I__5100/O                                                                                 LocalMux                     486              1964   7082  RISE       1
I__5102/I                                                                                 InMux                          0              1964   7082  RISE       1
I__5102/O                                                                                 InMux                        382              2346   7082  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_22_24_6/in1                                              LogicCell40_SEQ_MODE_0000      0              2346   7082  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_22_24_6/lcout                                            LogicCell40_SEQ_MODE_0000    589              2936   7082  RISE       1
I__5109/I                                                                                 Odrv4                          0              2936   7082  RISE       1
I__5109/O                                                                                 Odrv4                        517              3453   7082  RISE       1
I__5110/I                                                                                 Span4Mux_h                     0              3453   7082  RISE       1
I__5110/O                                                                                 Span4Mux_h                   444              3897   7082  RISE       1
I__5111/I                                                                                 Span4Mux_v                     0              3897   7082  RISE       1
I__5111/O                                                                                 Span4Mux_v                   517              4414   7082  RISE       1
I__5112/I                                                                                 Span4Mux_v                     0              4414   7082  RISE       1
I__5112/O                                                                                 Span4Mux_v                   517              4931   7082  RISE       1
I__5113/I                                                                                 Span4Mux_s3_h                  0              4931   7082  RISE       1
I__5113/O                                                                                 Span4Mux_s3_h                341              5272   7082  RISE       1
I__5114/I                                                                                 LocalMux                       0              5272   7082  RISE       1
I__5114/O                                                                                 LocalMux                     486              5758   7082  RISE       1
I__5115/I                                                                                 IoInMux                        0              5758   7082  RISE       1
I__5115/O                                                                                 IoInMux                      382              6140   7082  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/USERSIGNALTOGLOBALBUFFER                                  ICE_GB                         0              6140   7082  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/GLOBALBUFFEROUTPUT                                        ICE_GB                       910              7050   7082  RISE     102
I__11008/I                                                                                gio2CtrlBuf                    0              7050   7082  RISE       1
I__11008/O                                                                                gio2CtrlBuf                    0              7050   7082  RISE       1
I__11009/I                                                                                GlobalMux                      0              7050   7082  RISE       1
I__11009/O                                                                                GlobalMux                    227              7277   7082  RISE       1
I__11010/I                                                                                Glb2LocalMux                   0              7277   7082  RISE       1
I__11010/O                                                                                Glb2LocalMux                 662              7939   7082  RISE       1
I__11060/I                                                                                LocalMux                       0              7939   7082  RISE       1
I__11060/O                                                                                LocalMux                     486              8425   7082  RISE       1
I__11087/I                                                                                InMux                          0              8425   7082  RISE       1
I__11087/O                                                                                InMux                        382              8807   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_29_21_6/in1    LogicCell40_SEQ_MODE_0000      0              8807   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_29_21_6/lcout  LogicCell40_SEQ_MODE_0000    589              9396   7082  RISE       7
I__10956/I                                                                                LocalMux                       0              9396   7082  RISE       1
I__10956/O                                                                                LocalMux                     486              9882   7082  RISE       1
I__10960/I                                                                                InMux                          0              9882   7082  RISE       1
I__10960/O                                                                                InMux                        382             10265   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI2E31E_LC_29_22_3/in3        LogicCell40_SEQ_MODE_0000      0             10265   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI2E31E_LC_29_22_3/lcout      LogicCell40_SEQ_MODE_0000    465             10730   7082  RISE       2
I__10738/I                                                                                LocalMux                       0             10730   7082  RISE       1
I__10738/O                                                                                LocalMux                     486             11216   7082  RISE       1
I__10740/I                                                                                InMux                          0             11216   7082  RISE       1
I__10740/O                                                                                InMux                        382             11598   7082  RISE       1
I__10742/I                                                                                CascadeMux                     0             11598   7082  RISE       1
I__10742/O                                                                                CascadeMux                     0             11598   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_0_LC_30_22_0/in2       LogicCell40_SEQ_MODE_0000      0             11598   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_0_LC_30_22_0/carryout  LogicCell40_SEQ_MODE_0000    341             11939   7082  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_30_22_1/carryin   LogicCell40_SEQ_MODE_0000      0             11939   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_30_22_1/carryout  LogicCell40_SEQ_MODE_0000    186             12125   7082  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_30_22_2/carryin   LogicCell40_SEQ_MODE_0000      0             12125   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_30_22_2/carryout  LogicCell40_SEQ_MODE_0000    186             12311   7082  RISE       1
I__10731/I                                                                                InMux                          0             12311   7082  RISE       1
I__10731/O                                                                                InMux                        382             12694   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_30_22_3/in3       LogicCell40_SEQ_MODE_0000      0             12694   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_30_22_3/lcout     LogicCell40_SEQ_MODE_0000    465             13159   7082  RISE       1
I__10729/I                                                                                LocalMux                       0             13159   7082  RISE       1
I__10729/O                                                                                LocalMux                     486             13645   7082  RISE       1
I__10730/I                                                                                InMux                          0             13645   7082  RISE       1
I__10730/O                                                                                InMux                        382             14027   7082  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_29_21_4/in3             LogicCell40_SEQ_MODE_1010      0             14027   7082  RISE       1

Capture Clock Path
pin name                                                                       model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__11648/I                                                                     GlobalMux                               0                 0  RISE       1
I__11648/O                                                                     GlobalMux                             227               227  RISE       1
I__11767/I                                                                     ClkMux                                  0               227  RISE       1
I__11767/O                                                                     ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_29_21_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : clk
Clock Reference   : clk:R
Setup Time        : -2737


Data Path Delay                3985
+ Setup Time                    403
- Capture Clock Path Delay    -7126
---------------------------- ------
Setup to Clock                -2737

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                     bootloader                 0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                     IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__6497/I                               Odrv12                     0      1670               RISE  1       
I__6497/O                               Odrv12                     724    2393               RISE  1       
I__6498/I                               Span12Mux_h                0      2393               RISE  1       
I__6498/O                               Span12Mux_h                724    3117               RISE  1       
I__6499/I                               LocalMux                   0      3117               RISE  1       
I__6499/O                               LocalMux                   486    3603               RISE  1       
I__6500/I                               InMux                      0      3603               RISE  1       
I__6500/O                               InMux                      382    3985               RISE  1       
u_app.u_spi.rd_data_q_0_LC_24_11_0/in3  LogicCell40_SEQ_MODE_1010  0      3985               RISE  1       

Capture Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1413/I                                   Odrv12                     0      1420               RISE  1       
I__1413/O                                   Odrv12                     724    2143               RISE  1       
I__1414/I                                   Span12Mux_v                0      2143               RISE  1       
I__1414/O                                   Span12Mux_v                724    2867               RISE  1       
I__1415/I                                   Span12Mux_v                0      2867               RISE  1       
I__1415/O                                   Span12Mux_v                724    3590               RISE  1       
I__1416/I                                   Span12Mux_h                0      3590               RISE  1       
I__1416/O                                   Span12Mux_h                724    4314               RISE  1       
I__1417/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1417/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1418/I                                   LocalMux                   0      4665               RISE  1       
I__1418/O                                   LocalMux                   486    5151               RISE  1       
I__1419/I                                   IoInMux                    0      5151               RISE  1       
I__1419/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  113     
I__11369/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__11369/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__11370/I                                  GlobalMux                  0      6443               RISE  1       
I__11370/O                                  GlobalMux                  227    6671               RISE  1       
I__11384/I                                  ClkMux                     0      6671               RISE  1       
I__11384/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.rd_data_q_0_LC_24_11_0/clk      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4450


Data Path Delay                4440
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4450

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        bootloader                 0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__1460/I                                       Odrv4                      0      1670               RISE  1       
I__1460/O                                       Odrv4                      517    2186               RISE  1       
I__1461/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__1461/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__1462/I                                       Span4Mux_v                 0      2610               RISE  1       
I__1462/O                                       Span4Mux_v                 517    3127               RISE  1       
I__1463/I                                       Span4Mux_h                 0      3127               RISE  1       
I__1463/O                                       Span4Mux_h                 444    3572               RISE  1       
I__1464/I                                       LocalMux                   0      3572               RISE  1       
I__1464/O                                       LocalMux                   486    4057               RISE  1       
I__1465/I                                       InMux                      0      4057               RISE  1       
I__1465/O                                       InMux                      382    4440               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_26_7/in0  LogicCell40_SEQ_MODE_1010  0      4440               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11648/I                                      GlobalMux                           0      0                  RISE  1       
I__11648/O                                      GlobalMux                           227    227                RISE  1       
I__11681/I                                      ClkMux                              0      227                RISE  1       
I__11681/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_26_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3912


Data Path Delay                3902
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3912

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        bootloader                 0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__1466/I                                       Odrv4                      0      1670               RISE  1       
I__1466/O                                       Odrv4                      517    2186               RISE  1       
I__1467/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__1467/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__1468/I                                       IoSpan4Mux                 0      2610               RISE  1       
I__1468/O                                       IoSpan4Mux                 424    3034               RISE  1       
I__1469/I                                       LocalMux                   0      3034               RISE  1       
I__1469/O                                       LocalMux                   486    3520               RISE  1       
I__1470/I                                       InMux                      0      3520               RISE  1       
I__1470/O                                       InMux                      382    3902               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_32_2/in0  LogicCell40_SEQ_MODE_1010  0      3902               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11648/I                                      GlobalMux                           0      0                  RISE  1       
I__11648/O                                      GlobalMux                           227    227                RISE  1       
I__11747/I                                      ClkMux                              0      227                RISE  1       
I__11747/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_32_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16860


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8938
---------------------------- ------
Clock To Out Delay            16860

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1413/I                                   Odrv12                     0      1420               RISE  1       
I__1413/O                                   Odrv12                     724    2143               RISE  1       
I__1414/I                                   Span12Mux_v                0      2143               RISE  1       
I__1414/O                                   Span12Mux_v                724    2867               RISE  1       
I__1415/I                                   Span12Mux_v                0      2867               RISE  1       
I__1415/O                                   Span12Mux_v                724    3590               RISE  1       
I__1416/I                                   Span12Mux_h                0      3590               RISE  1       
I__1416/O                                   Span12Mux_h                724    4314               RISE  1       
I__1417/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1417/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1418/I                                   LocalMux                   0      4665               RISE  1       
I__1418/O                                   LocalMux                   486    5151               RISE  1       
I__1419/I                                   IoInMux                    0      5151               RISE  1       
I__1419/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  113     
I__11369/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__11369/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__11370/I                                  GlobalMux                  0      6443               RISE  1       
I__11370/O                                  GlobalMux                  227    6671               RISE  1       
I__11383/I                                  ClkMux                     0      6671               RISE  1       
I__11383/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.sck_q_LC_23_12_1/clk            LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.sck_q_LC_23_12_1/lcout  LogicCell40_SEQ_MODE_1010  796    7922               FALL  6       
I__7782/I                           Odrv12                     0      7922               FALL  1       
I__7782/O                           Odrv12                     796    8718               FALL  1       
I__7788/I                           Span12Mux_s9_h             0      8718               FALL  1       
I__7788/O                           Span12Mux_s9_h             641    9358               FALL  1       
I__7791/I                           Sp12to4                    0      9358               FALL  1       
I__7791/O                           Sp12to4                    662    10020              FALL  1       
I__7793/I                           Span4Mux_s0_v              0      10020              FALL  1       
I__7793/O                           Span4Mux_s0_v              279    10299              FALL  1       
I__7794/I                           LocalMux                   0      10299              FALL  1       
I__7794/O                           LocalMux                   455    10754              FALL  1       
I__7795/I                           IoInMux                    0      10754              FALL  1       
I__7795/O                           IoInMux                    320    11074              FALL  1       
sck_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      11074              FALL  1       
sck_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     3297   14372              FALL  1       
sck_obuf_iopad/DIN                  IO_PAD                     0      14372              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2488   16860              FALL  1       
sck                                 bootloader                 0      16860              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16798


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8876
---------------------------- ------
Clock To Out Delay            16798

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1413/I                                   Odrv12                     0      1420               RISE  1       
I__1413/O                                   Odrv12                     724    2143               RISE  1       
I__1414/I                                   Span12Mux_v                0      2143               RISE  1       
I__1414/O                                   Span12Mux_v                724    2867               RISE  1       
I__1415/I                                   Span12Mux_v                0      2867               RISE  1       
I__1415/O                                   Span12Mux_v                724    3590               RISE  1       
I__1416/I                                   Span12Mux_h                0      3590               RISE  1       
I__1416/O                                   Span12Mux_h                724    4314               RISE  1       
I__1417/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1417/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1418/I                                   LocalMux                   0      4665               RISE  1       
I__1418/O                                   LocalMux                   486    5151               RISE  1       
I__1419/I                                   IoInMux                    0      5151               RISE  1       
I__1419/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  113     
I__11369/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__11369/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__11370/I                                  GlobalMux                  0      6443               RISE  1       
I__11370/O                                  GlobalMux                  227    6671               RISE  1       
I__11392/I                                  ClkMux                     0      6671               RISE  1       
I__11392/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.wr_data_q_7_LC_24_13_1/clk      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.wr_data_q_7_LC_24_13_1/lcout  LogicCell40_SEQ_MODE_1010  796    7922               FALL  1       
I__6709/I                                 Odrv12                     0      7922               FALL  1       
I__6709/O                                 Odrv12                     796    8718               FALL  1       
I__6710/I                                 Span12Mux_s8_h             0      8718               FALL  1       
I__6710/O                                 Span12Mux_s8_h             569    9286               FALL  1       
I__6711/I                                 Sp12to4                    0      9286               FALL  1       
I__6711/O                                 Sp12to4                    662    9948               FALL  1       
I__6712/I                                 Span4Mux_s1_v              0      9948               FALL  1       
I__6712/O                                 Span4Mux_s1_v              289    10237              FALL  1       
I__6713/I                                 LocalMux                   0      10237              FALL  1       
I__6713/O                                 LocalMux                   455    10692              FALL  1       
I__6714/I                                 IoInMux                    0      10692              FALL  1       
I__6714/O                                 IoInMux                    320    11012              FALL  1       
sdo_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      11012              FALL  1       
sdo_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     3297   14310              FALL  1       
sdo_obuf_iopad/DIN                        IO_PAD                     0      14310              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2488   16798              FALL  1       
sdo                                       bootloader                 0      16798              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 17087


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9165
---------------------------- ------
Clock To Out Delay            17087

Launch Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                          bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                    IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                    PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1413/I                                    Odrv12                     0      1420               RISE  1       
I__1413/O                                    Odrv12                     724    2143               RISE  1       
I__1414/I                                    Span12Mux_v                0      2143               RISE  1       
I__1414/O                                    Span12Mux_v                724    2867               RISE  1       
I__1415/I                                    Span12Mux_v                0      2867               RISE  1       
I__1415/O                                    Span12Mux_v                724    3590               RISE  1       
I__1416/I                                    Span12Mux_h                0      3590               RISE  1       
I__1416/O                                    Span12Mux_h                724    4314               RISE  1       
I__1417/I                                    Span12Mux_s5_v             0      4314               RISE  1       
I__1417/O                                    Span12Mux_s5_v             351    4665               RISE  1       
I__1418/I                                    LocalMux                   0      4665               RISE  1       
I__1418/O                                    LocalMux                   486    5151               RISE  1       
I__1419/I                                    IoInMux                    0      5151               RISE  1       
I__1419/O                                    IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT         ICE_GB                     910    6443               RISE  113     
I__11369/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__11369/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__11370/I                                   GlobalMux                  0      6443               RISE  1       
I__11370/O                                   GlobalMux                  227    6671               RISE  1       
I__11383/I                                   ClkMux                     0      6671               RISE  1       
I__11383/O                                   ClkMux                     455    7126               RISE  1       
u_app.u_spi.state_q_rep0_i_1_LC_23_12_5/clk  LogicCell40_SEQ_MODE_1011  0      7126               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.state_q_rep0_i_1_LC_23_12_5/lcout  LogicCell40_SEQ_MODE_1011  796    7922               FALL  1       
I__5607/I                                      Odrv4                      0      7922               FALL  1       
I__5607/O                                      Odrv4                      548    8469               FALL  1       
I__5608/I                                      Span4Mux_h                 0      8469               FALL  1       
I__5608/O                                      Span4Mux_h                 465    8935               FALL  1       
I__5609/I                                      Span4Mux_v                 0      8935               FALL  1       
I__5609/O                                      Span4Mux_v                 548    9482               FALL  1       
I__5610/I                                      Span4Mux_v                 0      9482               FALL  1       
I__5610/O                                      Span4Mux_v                 548    10030              FALL  1       
I__5611/I                                      Span4Mux_s3_v              0      10030              FALL  1       
I__5611/O                                      Span4Mux_s3_v              496    10526              FALL  1       
I__5612/I                                      LocalMux                   0      10526              FALL  1       
I__5612/O                                      LocalMux                   455    10981              FALL  1       
I__5613/I                                      IoInMux                    0      10981              FALL  1       
I__5613/O                                      IoInMux                    320    11302              FALL  1       
ss_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      11302              FALL  1       
ss_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     3297   14599              FALL  1       
ss_obuf_iopad/DIN                              IO_PAD                     0      14599              FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2488   17087              FALL  1       
ss                                             bootloader                 0      17087              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12050


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10572
---------------------------- ------
Clock To Out Delay            12050

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11648/I                                           GlobalMux                           0      0                  RISE  1       
I__11648/O                                           GlobalMux                           227    227                RISE  1       
I__11712/I                                           ClkMux                              0      227                RISE  1       
I__11712/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_18_28_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_18_28_7/lcout        LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__1976/I                                                    Odrv4                      0      1478               RISE  1       
I__1976/O                                                    Odrv4                      517    1995               RISE  1       
I__1978/I                                                    Span4Mux_v                 0      1995               RISE  1       
I__1978/O                                                    Span4Mux_v                 517    2512               RISE  1       
I__1981/I                                                    LocalMux                   0      2512               RISE  1       
I__1981/O                                                    LocalMux                   486    2998               RISE  1       
I__1985/I                                                    InMux                      0      2998               RISE  1       
I__1985/O                                                    InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_17_29_6/in1    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_17_29_6/lcout  LogicCell40_SEQ_MODE_0000  589    3969               RISE  1       
I__1703/I                                                    Odrv4                      0      3969               RISE  1       
I__1703/O                                                    Odrv4                      517    4486               RISE  1       
I__1704/I                                                    Span4Mux_h                 0      4486               RISE  1       
I__1704/O                                                    Span4Mux_h                 444    4931               RISE  1       
I__1705/I                                                    Span4Mux_s3_v              0      4931               RISE  1       
I__1705/O                                                    Span4Mux_s3_v              465    5396               RISE  1       
I__1706/I                                                    LocalMux                   0      5396               RISE  1       
I__1706/O                                                    LocalMux                   486    5882               RISE  1       
I__1707/I                                                    IoInMux                    0      5882               RISE  1       
I__1707/O                                                    IoInMux                    382    6264               RISE  1       
u_usb_n_preio/DOUT0                                          PRE_IO_PIN_TYPE_101001     0      6264               RISE  1       
u_usb_n_preio/PADOUT                                         PRE_IO_PIN_TYPE_101001     3297   9562               FALL  1       
u_usb_n_iopad/DIN                                            IO_PAD                     0      9562               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                 IO_PAD                     2488   12050              FALL  1       
usb_n:out                                                    bootloader                 0      12050              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12546


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             11068
---------------------------- ------
Clock To Out Delay            12546

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11648/I                                           GlobalMux                           0      0                  RISE  1       
I__11648/O                                           GlobalMux                           227    227                RISE  1       
I__11712/I                                           ClkMux                              0      227                RISE  1       
I__11712/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_18_28_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_18_28_7/lcout      LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__1976/I                                                  Odrv4                      0      1478               RISE  1       
I__1976/O                                                  Odrv4                      517    1995               RISE  1       
I__1978/I                                                  Span4Mux_v                 0      1995               RISE  1       
I__1978/O                                                  Span4Mux_v                 517    2512               RISE  1       
I__1980/I                                                  LocalMux                   0      2512               RISE  1       
I__1980/O                                                  LocalMux                   486    2998               RISE  1       
I__1984/I                                                  InMux                      0      2998               RISE  1       
I__1984/O                                                  InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_16_29_0/in0    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_16_29_0/lcout  LogicCell40_SEQ_MODE_0000  662    4042               RISE  1       
I__1566/I                                                  Odrv4                      0      4042               RISE  1       
I__1566/O                                                  Odrv4                      517    4559               RISE  1       
I__1567/I                                                  Span4Mux_h                 0      4559               RISE  1       
I__1567/O                                                  Span4Mux_h                 444    5003               RISE  1       
I__1568/I                                                  Span4Mux_s3_v              0      5003               RISE  1       
I__1568/O                                                  Span4Mux_s3_v              465    5468               RISE  1       
I__1569/I                                                  IoSpan4Mux                 0      5468               RISE  1       
I__1569/O                                                  IoSpan4Mux                 424    5892               RISE  1       
I__1570/I                                                  LocalMux                   0      5892               RISE  1       
I__1570/O                                                  LocalMux                   486    6378               RISE  1       
I__1571/I                                                  IoInMux                    0      6378               RISE  1       
I__1571/O                                                  IoInMux                    382    6760               RISE  1       
u_usb_p_preio/DOUT0                                        PRE_IO_PIN_TYPE_101001     0      6760               RISE  1       
u_usb_p_preio/PADOUT                                       PRE_IO_PIN_TYPE_101001     3297   10058              FALL  1       
u_usb_p_iopad/DIN                                          IO_PAD                     0      10058              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                               IO_PAD                     2488   12546              FALL  1       
usb_p:out                                                  bootloader                 0      12546              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : clk
Clock Reference   : clk:R
Hold Time         : 3617


Capture Clock Path Delay       7126
+ Hold  Time                      0
- Data Path Delay             -3509
---------------------------- ------
Hold Time                      3617

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                     bootloader                 0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in            IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                     IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                    PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                     PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__6497/I                               Odrv12                     0      1142               FALL  1       
I__6497/O                               Odrv12                     796    1938               FALL  1       
I__6498/I                               Span12Mux_h                0      1938               FALL  1       
I__6498/O                               Span12Mux_h                796    2734               FALL  1       
I__6499/I                               LocalMux                   0      2734               FALL  1       
I__6499/O                               LocalMux                   455    3189               FALL  1       
I__6500/I                               InMux                      0      3189               FALL  1       
I__6500/O                               InMux                      320    3509               FALL  1       
u_app.u_spi.rd_data_q_0_LC_24_11_0/in3  LogicCell40_SEQ_MODE_1010  0      3509               FALL  1       

Capture Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1413/I                                   Odrv12                     0      1420               RISE  1       
I__1413/O                                   Odrv12                     724    2143               RISE  1       
I__1414/I                                   Span12Mux_v                0      2143               RISE  1       
I__1414/O                                   Span12Mux_v                724    2867               RISE  1       
I__1415/I                                   Span12Mux_v                0      2867               RISE  1       
I__1415/O                                   Span12Mux_v                724    3590               RISE  1       
I__1416/I                                   Span12Mux_h                0      3590               RISE  1       
I__1416/O                                   Span12Mux_h                724    4314               RISE  1       
I__1417/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1417/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1418/I                                   LocalMux                   0      4665               RISE  1       
I__1418/O                                   LocalMux                   486    5151               RISE  1       
I__1419/I                                   IoInMux                    0      5151               RISE  1       
I__1419/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  113     
I__11369/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__11369/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__11370/I                                  GlobalMux                  0      6443               RISE  1       
I__11370/O                                  GlobalMux                  227    6671               RISE  1       
I__11384/I                                  ClkMux                     0      6671               RISE  1       
I__11384/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.rd_data_q_0_LC_24_11_0/clk      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3272


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3954
---------------------------- ------
Hold Time                     -3272

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        bootloader                 0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__1460/I                                       Odrv4                      0      1142               FALL  1       
I__1460/O                                       Odrv4                      548    1690               FALL  1       
I__1461/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__1461/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__1462/I                                       Span4Mux_v                 0      2166               FALL  1       
I__1462/O                                       Span4Mux_v                 548    2713               FALL  1       
I__1463/I                                       Span4Mux_h                 0      2713               FALL  1       
I__1463/O                                       Span4Mux_h                 465    3179               FALL  1       
I__1464/I                                       LocalMux                   0      3179               FALL  1       
I__1464/O                                       LocalMux                   455    3633               FALL  1       
I__1465/I                                       InMux                      0      3633               FALL  1       
I__1465/O                                       InMux                      320    3954               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_26_7/in0  LogicCell40_SEQ_MODE_1010  0      3954               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11648/I                                      GlobalMux                           0      0                  RISE  1       
I__11648/O                                      GlobalMux                           227    227                RISE  1       
I__11681/I                                      ClkMux                              0      227                RISE  1       
I__11681/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_15_26_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2734


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3416
---------------------------- ------
Hold Time                     -2734

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        bootloader                 0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__1466/I                                       Odrv4                      0      1142               FALL  1       
I__1466/O                                       Odrv4                      548    1690               FALL  1       
I__1467/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__1467/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__1468/I                                       IoSpan4Mux                 0      2166               FALL  1       
I__1468/O                                       IoSpan4Mux                 475    2641               FALL  1       
I__1469/I                                       LocalMux                   0      2641               FALL  1       
I__1469/O                                       LocalMux                   455    3096               FALL  1       
I__1470/I                                       InMux                      0      3096               FALL  1       
I__1470/O                                       InMux                      320    3416               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_32_2/in0  LogicCell40_SEQ_MODE_1010  0      3416               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11648/I                                      GlobalMux                           0      0                  RISE  1       
I__11648/O                                      GlobalMux                           227    227                RISE  1       
I__11747/I                                      ClkMux                              0      227                RISE  1       
I__11747/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_32_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16293


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8371
---------------------------- ------
Clock To Out Delay            16293

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1413/I                                   Odrv12                     0      1420               RISE  1       
I__1413/O                                   Odrv12                     724    2143               RISE  1       
I__1414/I                                   Span12Mux_v                0      2143               RISE  1       
I__1414/O                                   Span12Mux_v                724    2867               RISE  1       
I__1415/I                                   Span12Mux_v                0      2867               RISE  1       
I__1415/O                                   Span12Mux_v                724    3590               RISE  1       
I__1416/I                                   Span12Mux_h                0      3590               RISE  1       
I__1416/O                                   Span12Mux_h                724    4314               RISE  1       
I__1417/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1417/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1418/I                                   LocalMux                   0      4665               RISE  1       
I__1418/O                                   LocalMux                   486    5151               RISE  1       
I__1419/I                                   IoInMux                    0      5151               RISE  1       
I__1419/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  113     
I__11369/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__11369/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__11370/I                                  GlobalMux                  0      6443               RISE  1       
I__11370/O                                  GlobalMux                  227    6671               RISE  1       
I__11383/I                                  ClkMux                     0      6671               RISE  1       
I__11383/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.sck_q_LC_23_12_1/clk            LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.sck_q_LC_23_12_1/lcout  LogicCell40_SEQ_MODE_1010  796    7922               RISE  6       
I__7782/I                           Odrv12                     0      7922               RISE  1       
I__7782/O                           Odrv12                     724    8645               RISE  1       
I__7788/I                           Span12Mux_s9_h             0      8645               RISE  1       
I__7788/O                           Span12Mux_s9_h             579    9224               RISE  1       
I__7791/I                           Sp12to4                    0      9224               RISE  1       
I__7791/O                           Sp12to4                    631    9855               RISE  1       
I__7793/I                           Span4Mux_s0_v              0      9855               RISE  1       
I__7793/O                           Span4Mux_s0_v              300    10154              RISE  1       
I__7794/I                           LocalMux                   0      10154              RISE  1       
I__7794/O                           LocalMux                   486    10640              RISE  1       
I__7795/I                           IoInMux                    0      10640              RISE  1       
I__7795/O                           IoInMux                    382    11023              RISE  1       
sck_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      11023              RISE  1       
sck_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2956   13979              RISE  1       
sck_obuf_iopad/DIN                  IO_PAD                     0      13979              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2314   16293              RISE  1       
sck                                 bootloader                 0      16293              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16221


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8299
---------------------------- ------
Clock To Out Delay            16221

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1413/I                                   Odrv12                     0      1420               RISE  1       
I__1413/O                                   Odrv12                     724    2143               RISE  1       
I__1414/I                                   Span12Mux_v                0      2143               RISE  1       
I__1414/O                                   Span12Mux_v                724    2867               RISE  1       
I__1415/I                                   Span12Mux_v                0      2867               RISE  1       
I__1415/O                                   Span12Mux_v                724    3590               RISE  1       
I__1416/I                                   Span12Mux_h                0      3590               RISE  1       
I__1416/O                                   Span12Mux_h                724    4314               RISE  1       
I__1417/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__1417/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__1418/I                                   LocalMux                   0      4665               RISE  1       
I__1418/O                                   LocalMux                   486    5151               RISE  1       
I__1419/I                                   IoInMux                    0      5151               RISE  1       
I__1419/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  113     
I__11369/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__11369/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__11370/I                                  GlobalMux                  0      6443               RISE  1       
I__11370/O                                  GlobalMux                  227    6671               RISE  1       
I__11392/I                                  ClkMux                     0      6671               RISE  1       
I__11392/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.wr_data_q_7_LC_24_13_1/clk      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.wr_data_q_7_LC_24_13_1/lcout  LogicCell40_SEQ_MODE_1010  796    7922               RISE  1       
I__6709/I                                 Odrv12                     0      7922               RISE  1       
I__6709/O                                 Odrv12                     724    8645               RISE  1       
I__6710/I                                 Span12Mux_s8_h             0      8645               RISE  1       
I__6710/O                                 Span12Mux_s8_h             507    9152               RISE  1       
I__6711/I                                 Sp12to4                    0      9152               RISE  1       
I__6711/O                                 Sp12to4                    631    9782               RISE  1       
I__6712/I                                 Span4Mux_s1_v              0      9782               RISE  1       
I__6712/O                                 Span4Mux_s1_v              300    10082              RISE  1       
I__6713/I                                 LocalMux                   0      10082              RISE  1       
I__6713/O                                 LocalMux                   486    10568              RISE  1       
I__6714/I                                 IoInMux                    0      10568              RISE  1       
I__6714/O                                 IoInMux                    382    10950              RISE  1       
sdo_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      10950              RISE  1       
sdo_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2956   13907              RISE  1       
sdo_obuf_iopad/DIN                        IO_PAD                     0      13907              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2314   16221              RISE  1       
sdo                                       bootloader                 0      16221              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16520


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8598
---------------------------- ------
Clock To Out Delay            16520

Launch Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                          bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                    IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                    PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1413/I                                    Odrv12                     0      1420               RISE  1       
I__1413/O                                    Odrv12                     724    2143               RISE  1       
I__1414/I                                    Span12Mux_v                0      2143               RISE  1       
I__1414/O                                    Span12Mux_v                724    2867               RISE  1       
I__1415/I                                    Span12Mux_v                0      2867               RISE  1       
I__1415/O                                    Span12Mux_v                724    3590               RISE  1       
I__1416/I                                    Span12Mux_h                0      3590               RISE  1       
I__1416/O                                    Span12Mux_h                724    4314               RISE  1       
I__1417/I                                    Span12Mux_s5_v             0      4314               RISE  1       
I__1417/O                                    Span12Mux_s5_v             351    4665               RISE  1       
I__1418/I                                    LocalMux                   0      4665               RISE  1       
I__1418/O                                    LocalMux                   486    5151               RISE  1       
I__1419/I                                    IoInMux                    0      5151               RISE  1       
I__1419/O                                    IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER   ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT         ICE_GB                     910    6443               RISE  113     
I__11369/I                                   gio2CtrlBuf                0      6443               RISE  1       
I__11369/O                                   gio2CtrlBuf                0      6443               RISE  1       
I__11370/I                                   GlobalMux                  0      6443               RISE  1       
I__11370/O                                   GlobalMux                  227    6671               RISE  1       
I__11383/I                                   ClkMux                     0      6671               RISE  1       
I__11383/O                                   ClkMux                     455    7126               RISE  1       
u_app.u_spi.state_q_rep0_i_1_LC_23_12_5/clk  LogicCell40_SEQ_MODE_1011  0      7126               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.state_q_rep0_i_1_LC_23_12_5/lcout  LogicCell40_SEQ_MODE_1011  796    7922               RISE  1       
I__5607/I                                      Odrv4                      0      7922               RISE  1       
I__5607/O                                      Odrv4                      517    8438               RISE  1       
I__5608/I                                      Span4Mux_h                 0      8438               RISE  1       
I__5608/O                                      Span4Mux_h                 444    8883               RISE  1       
I__5609/I                                      Span4Mux_v                 0      8883               RISE  1       
I__5609/O                                      Span4Mux_v                 517    9400               RISE  1       
I__5610/I                                      Span4Mux_v                 0      9400               RISE  1       
I__5610/O                                      Span4Mux_v                 517    9917               RISE  1       
I__5611/I                                      Span4Mux_s3_v              0      9917               RISE  1       
I__5611/O                                      Span4Mux_s3_v              465    10382              RISE  1       
I__5612/I                                      LocalMux                   0      10382              RISE  1       
I__5612/O                                      LocalMux                   486    10868              RISE  1       
I__5613/I                                      IoInMux                    0      10868              RISE  1       
I__5613/O                                      IoInMux                    382    11250              RISE  1       
ss_obuf_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      11250              RISE  1       
ss_obuf_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2956   14206              RISE  1       
ss_obuf_iopad/DIN                              IO_PAD                     0      14206              RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                   IO_PAD                     2314   16520              RISE  1       
ss                                             bootloader                 0      16520              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9005


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7527
---------------------------- ------
Clock To Out Delay             9005

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11648/I                                            GlobalMux                           0      0                  RISE  1       
I__11648/O                                            GlobalMux                           227    227                RISE  1       
I__11698/I                                            ClkMux                              0      227                RISE  1       
I__11698/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_29_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_29_5/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__2391/I                                                         LocalMux                   0      1478               FALL  1       
I__2391/O                                                         LocalMux                   455    1933               FALL  1       
I__2396/I                                                         InMux                      0      1933               FALL  1       
I__2396/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_16_29_6/in3      LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_16_29_6/lcout    LogicCell40_SEQ_MODE_0000  424    2677               FALL  3       
I__2037/I                                                         Odrv4                      0      2677               FALL  1       
I__2037/O                                                         Odrv4                      548    3225               FALL  1       
I__2040/I                                                         Span4Mux_h                 0      3225               FALL  1       
I__2040/O                                                         Span4Mux_h                 465    3690               FALL  1       
I__2043/I                                                         LocalMux                   0      3690               FALL  1       
I__2043/O                                                         LocalMux                   455    4145               FALL  1       
I__2046/I                                                         InMux                      0      4145               FALL  1       
I__2046/O                                                         InMux                      320    4466               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_14_32_5/in0    LogicCell40_SEQ_MODE_0000  0      4466               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_14_32_5/lcout  LogicCell40_SEQ_MODE_0000  569    5034               FALL  2       
I__1447/I                                                         Odrv4                      0      5034               FALL  1       
I__1447/O                                                         Odrv4                      548    5582               FALL  1       
I__1448/I                                                         IoSpan4Mux                 0      5582               FALL  1       
I__1448/O                                                         IoSpan4Mux                 475    6057               FALL  1       
I__1449/I                                                         LocalMux                   0      6057               FALL  1       
I__1449/O                                                         LocalMux                   455    6512               FALL  1       
I__1451/I                                                         IoInMux                    0      6512               FALL  1       
I__1451/O                                                         IoInMux                    320    6833               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      6833               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7091               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      7091               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9005               RISE  1       
usb_n:out                                                         bootloader                 0      9005               RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9481


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8003
---------------------------- ------
Clock To Out Delay             9481

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__11648/I                                            GlobalMux                           0      0                  RISE  1       
I__11648/O                                            GlobalMux                           227    227                RISE  1       
I__11698/I                                            ClkMux                              0      227                RISE  1       
I__11698/O                                            ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_29_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_16_29_5/lcout            LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__2391/I                                                         LocalMux                   0      1478               FALL  1       
I__2391/O                                                         LocalMux                   455    1933               FALL  1       
I__2396/I                                                         InMux                      0      1933               FALL  1       
I__2396/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_16_29_6/in3      LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_LC_16_29_6/lcout    LogicCell40_SEQ_MODE_0000  424    2677               FALL  3       
I__2037/I                                                         Odrv4                      0      2677               FALL  1       
I__2037/O                                                         Odrv4                      548    3225               FALL  1       
I__2040/I                                                         Span4Mux_h                 0      3225               FALL  1       
I__2040/O                                                         Span4Mux_h                 465    3690               FALL  1       
I__2043/I                                                         LocalMux                   0      3690               FALL  1       
I__2043/O                                                         LocalMux                   455    4145               FALL  1       
I__2046/I                                                         InMux                      0      4145               FALL  1       
I__2046/O                                                         InMux                      320    4466               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_14_32_5/in0    LogicCell40_SEQ_MODE_0000  0      4466               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_14_32_5/lcout  LogicCell40_SEQ_MODE_0000  569    5034               FALL  2       
I__1447/I                                                         Odrv4                      0      5034               FALL  1       
I__1447/O                                                         Odrv4                      548    5582               FALL  1       
I__1448/I                                                         IoSpan4Mux                 0      5582               FALL  1       
I__1448/O                                                         IoSpan4Mux                 475    6057               FALL  1       
I__1450/I                                                         IoSpan4Mux                 0      6057               FALL  1       
I__1450/O                                                         IoSpan4Mux                 475    6533               FALL  1       
I__1452/I                                                         LocalMux                   0      6533               FALL  1       
I__1452/O                                                         LocalMux                   455    6988               FALL  1       
I__1453/I                                                         IoInMux                    0      6988               FALL  1       
I__1453/O                                                         IoInMux                    320    7308               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7308               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7567               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      7567               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9481               RISE  1       
usb_p:out                                                         bootloader                 0      9481               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

