
# ğŸ“˜ Single Port RAM/ROM â€“ Synchronous & Asynchronous (Design & verification using Verilog HDL)

## ğŸ”¹ Project Overview

This project implements a **Single Port Memory System** in Verilog HDL with support for both **RAM and ROM**, and with **Synchronous** (clock-based) as well as **Asynchronous** (immediate response) operation modes.

The project is designed as part of my **self-learning journey in VLSI Design & Verification**, focusing on memory subsystem design, FSM-based control, and testbench-driven verification.

---

## ğŸ¯ Motivation

Memory is the backbone of any digital system. The aim of this project is to **gain a deep understanding of memory operations at RTL level** by implementing:

* How **data is stored and retrieved** in digital systems
* The **difference between synchronous and asynchronous memory access**
* FSM-based **memory control logic**
* Practical verification methodology using **Icarus Verilog + GTKWave**

---

## âš¡ Features

âœ” 16 Ã— 8-bit memory depth (RAM and ROM)
âœ” Single port for **read/write operations**
âœ” Supports both **synchronous and asynchronous RAM**
âœ” Includes a **preloaded ROM** with demo data pattern
âœ” FSM-based control with **IDLE, ACTIVE, READ, WRITE states**
âœ” **Reset** and **Enable** functionality for robust design
âœ” Fully verified with **comprehensive testbench** (100% pass rate)

---

## ğŸ› ï¸ Applications

* **Single Port RAM**

  * Cache memory in processors
  * Buffers in communication systems
  * Temporary storage in DSP/embedded systems
* **Single Port ROM**

  * Boot code storage in microcontrollers
  * Lookup tables (e.g., sin/cos functions)
  * Firmware/config data storage

---

## ğŸ“‚ Project Structure

```
ğŸ“ RTL_Design/          # RTL code in Verilog (FSM-based controller)
ğŸ“ Test_Bench/          # Testbench code (stimulus, monitors, assertions)
ğŸ“ Simulation_Results/  # VCD waveforms, logs, coverage reports
ğŸ“ Reports_Final_docs/  # Project documentation, design report, synthesis results

```

---

## ğŸ§© FSM Overview

The memory controller uses a **4-state FSM**:

* **IDLE** â†’ Waiting for enable signal
* **ACTIVE** â†’ Memory enabled, checking operation
* **WRITE** â†’ Writing data to memory
* **READ** â†’ Reading data from memory

---

## â–¶ï¸ Simulation & Run Commands

This project uses **Icarus Verilog** for simulation and **GTKWave** for waveform analysis.

### 1ï¸âƒ£ Compile the design + testbench

```bash
iverilog -o memory_sim.out sync_single_port_ram.v async_single_port_ram.v single_port_rom.v tb_memory_system.v
```

### 2ï¸âƒ£ Run the simulation

```bash
vvp memory_sim.out
```

### 3ï¸âƒ£ Open waveform in GTKWave

```bash
gtkwave memory_simulation.vcd
```

---

## ğŸ“Š Example Waveforms

Below are example waveforms captured during simulation:
* https://github.com/TEJAR-EDDY/VLSI_MINI_PROJECTS_FE/tree/main/single_port_ram_rom_a_s/Simulation_Results *
---

## âœ… Verification Summary

The testbench verifies:

* ROM read operations (0x00 â†’ 0xFF sequence)
* Sync RAM write/read with random data
* Async RAM write/read with incremental pattern
* Reset functionality
* Enable/disable functionality

| Test Case | Module | Operation   | Status |
| --------- | ------ | ----------- | ------ |
| ROM Read  | ROM    | Addr 0 â†’ F  | âœ… PASS |
| Sync RAM  | RAM    | Write/Read  | âœ… PASS |
| Async RAM | RAM    | Write/Read  | âœ… PASS |
| Reset     | All    | Reset Ops   | âœ… PASS |
| Enable    | All    | Disable Ops | âœ… PASS |

---

## ğŸ“– References

* [IEEE Std 1800-2023: SystemVerilog LRM](https://ieeexplore.ieee.org/document/10115428)
* [Icarus Verilog](http://iverilog.icarus.com/)
* [GTKWave](http://gtkwave.sourceforge.net/)

---

## ğŸš€ Future Enhancements

* Extend memory depth and width for FPGA prototyping
* Implement **Dual-Port RAM**
* Apply **SystemVerilog Assertions (SVA)** for formal verification
* Expand verification using **UVM testbench** with functional coverage

---

âœ¨ *This project was implemented as part of my self-learning journey in Digital Design & Verification using Verilog HDL.*

---


