// Seed: 3974672465
module module_0 (
    id_1,
    id_2,
    access,
    id_3
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  assign module_0[1'b0] = (1) ? 1 >= id_2++ : id_1;
  always @(*) begin : LABEL_0
    #1 id_4 = 1;
    $display(1 - 1'b0, id_1);
  end
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  initial begin : LABEL_0
    #1 $display;
    $display(id_1);
  end
  assign id_6 = 1;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_7,
      id_1
  );
  wire id_8;
endmodule
