0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.sim/real_testbench/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/real_testbench/imports/sim/testbench.v,1575730589,verilog,,,,testbench,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1575993175,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/config.v,,clk_wiz_0,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1575993175,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/bp.v,1576304948,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/real_testbench/imports/sim/testbench.v,,bp,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/cache.v,1575951614,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/bp.v,,cache,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/config.v;C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/config.v,1576304910;1576304910,verilog;verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v;C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/block_ram/block_ram.v;C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v;C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/block_ram/block_ram.v,,,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0;../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ctrl.v,1575896367,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ex.v,,ctrl,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ex.v,1576326157,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ex_mem.v,,ex,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ex_mem.v,1575896314,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/fifo/fifo.v,,ex_mem,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/id.v,1575892525,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/id_ex.v,,id,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/id_ex.v,1575896322,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/if.v,,id_ex,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/if.v,1576296724,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/if_id.v,,if_stage,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/if_id.v,1576296072,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/mem.v,,if_id,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/mem.v,1575864288,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/mem_ctrl.v,,mem,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/mem_ctrl.v,1575995163,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/mem_wb.v,,mem_ctrl,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/mem_wb.v,1575896304,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/pc_reg.v,,mem_wb,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/pc_reg.v,1576297271,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/ram.v,,pc_reg,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/register.v,1575900030,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/riscv_top.v,,register,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/block_ram/block_ram.v,1575884459,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/cpu.v,,dual_port_ram_sync;single_port_ram_sync,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/fifo/fifo.v,1571824133,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/id.v,,fifo,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/uart/uart.v,1571824133,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/uart/uart_baud_clk.v,,uart,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/uart/uart_baud_clk.v,1571824133,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/uart/uart_rx.v,,uart_baud_clk,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/uart/uart_rx.v,1571824133,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/uart/uart_tx.v,,uart_rx,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/uart/uart_tx.v,1571824133,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/cache.v,,uart_tx,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/cpu.v,1576257089,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ctrl.v,,cpu,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/hci.v,1574670493,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/common/uart/uart.v,,hci,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/ram.v,1571824133,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/register.v,,ram,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/riscv_top.v,1576303214,verilog,,C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/hci.v,,riscv_top,,,../../../../RISCV_CPU.srcs/sources_1/ip/clk_wiz_0,,,,,
