library ieee;
use ieee.std_logic_1164.all;

entity Adder_7Segment is
port(

);
end;

architecture one of Adder_7Sement is
begin



end;