// Seed: 1460624698
module module_0 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4
);
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output wor id_2,
    input supply1 id_3,
    input wire id_4,
    input wand id_5,
    input wor id_6,
    output logic id_7
);
  initial id_7 = -1;
  logic id_9, id_10, id_11;
  genvar id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_5
  );
  assign modCall_1.id_4 = 0;
  wire id_13;
  assign id_12[-1] = 1;
endmodule
