# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=5
XILINX_DSP=
SHELL=/bin/bash
TERM=xterm-256color
MAKEFLAGS=
SSH_CLIENT=100.34.231.189 50558 22
MYVIVADO=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2020.1/tps/lnx64
HDK_SHELL_DIR=/home/centos/aws-fpga/hdk/common/shell_v04261818
HDI_PROCESSOR=x86_64
HDK_SHELL_DESIGN_DIR=/home/centos/aws-fpga/hdk/common/shell_v04261818/design
SYNTH_COMMON=/opt/Xilinx/Vitis/2020.1/scripts/rt/data
SSH_TTY=/dev/pts/0
RDI_JAVA_VERSION=9.0.4
LC_ALL=C
RT_TCL_PATH=/opt/Xilinx/Vitis/2020.1/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2020.1/bin
RDI_OPT_EXT=.o
USER=centos
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/lib/:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/lib//server:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/bin/../lnx64/tools/dot/lib
XILINX_ENABLE_AWS_WHITELIST=095707098027
RDI_PATCHROOT=
TCL_LIBRARY=/opt/Xilinx/Vitis/2020.1/tps/tcl/tcl8.5
RDI_PLATFORM=lnx64
AWS_PLATFORM=/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
RT_LIBPATH=/opt/Xilinx/Vitis/2020.1/scripts/rt/data
RDI_LIBDIR=/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o
RELEASE_VER=2020.1
PATH=/opt/Xilinx/Vivado/2020.1/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2020.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2020.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2020.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2020.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2020.1/bin:/opt/Xilinx/Vitis/2020.1/tps/lnx64/jre9.0.4/bin:/home/centos/aws-fpga/shared/bin/scripts:/opt/Xilinx/Vivado/2020.1/bin:/usr/local/bin:/usr/bin:/srv/git/centos-git-common:/opt/xilinx/xrt/bin
MAIL=/var/mail/centos
XILINX_VITIS=/opt/Xilinx/Vitis/2020.1
HDK_DIR=/home/centos/aws-fpga/hdk
SDK_DIR=/home/centos/aws-fpga/sdk
PWD=/home/centos/FPGA_accelerated_CNN
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
_LMFILES_=/usr/share/Modules/modulefiles/vitis
SDACCEL_DIR=/home/centos/aws-fpga/SDAccel
LANG=C.UTF-8
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
HDK_COMMON_DIR=/home/centos/aws-fpga/hdk/common
HDI_APPROOT=/opt/Xilinx/Vitis/2020.1
LOADEDMODULES=vitis
AWS_PLATFORM_201920_2=/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
VITIS_DIR=/home/centos/aws-fpga/Vitis
XILINX_VIVADO=/opt/Xilinx/Vivado/2020.1
XILINX_SDK=/opt/Xilinx/Vitis/2020.1
CXX=g++
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2020.1/tps/isl
HOME=/home/centos
SHLVL=3
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_APPROOT=/opt/Xilinx/Vitis/2020.1
TARGET=sw_emu
LOGNAME=centos
PYTHONPATH=/home/centos/aws-fpga/shared/lib:/home/centos/aws-fpga/shared/bin/scripts:/opt/Xilinx/Vitis/2020.1/bin:/opt/Xilinx/Vivado/2020.1/bin:/usr/local/bin:/usr/bin:/srv/git/centos-git-common
RDI_JAVA_PLATFORM=
SSH_CONNECTION=100.34.231.189 50558 172.31.79.183 22
RDI_BINROOT=/opt/Xilinx/Vitis/2020.1/bin
VIVADO_TOOL_VER=2020.1
MODULESHOME=/usr/share/Modules
LESSOPEN=||/usr/bin/lesspipe.sh %s
RDI_PROG=/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1000
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2020.1
AWS_FPGA_REPO_DIR=/home/centos/aws-fpga
HDIPRELDPATH=/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2020.1/lib/lnx64.o:/opt/Xilinx/Vitis/2020.1/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2020.1
RDI_DATADIR=/opt/Xilinx/Vitis/2020.1/data
RDI_INSTALLROOT=/opt/Xilinx
BASH_FUNC_allow_non_root()=() {  [ ! -z ${AWS_FPGA_ALLOW_NON_ROOT} ]
}
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
_=/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=39973
XILINX_CD_SESSION=7d56222d-082c-43ca-91d8-62fcc5a9d77a
XILINX_RS_PORT=38022
XILINX_RS_SESSION=89070519-a24b-4811-9208-d0149b78d674


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++ -t sw_emu --config ./configs/design.cfg --log_dir ./logs --report_dir ./reports --platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --compile --kernel vdot -I ./src -o build/vdot.sw_emu.xo src/vdot.cpp 

FINAL PROGRAM OPTIONS
--compile
--config ./configs/design.cfg
--connectivity.nk vdot:1:vdot_1
--connectivity.sp vdot_1.input1:DDR[0]
--connectivity.sp vdot_1.input2:DDR[1]
--connectivity.sp vdot_1.output:DDR[2]
--debug
--include ./src
--input_files src/vdot.cpp
--kernel vdot
--log_dir ./logs
--optimize 0
--output build/vdot.sw_emu.xo
--platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
--profile_kernel data:all:all:all
--report_dir ./reports
--report_level 0
--target sw_emu

PARSED COMMAND LINE OPTIONS
-t sw_emu 
--config ./configs/design.cfg 
--log_dir ./logs 
--report_dir ./reports 
--platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm 
--compile 
--kernel vdot 
-I ./src 
-o build/vdot.sw_emu.xo 
src/vdot.cpp 

PARSED CONFIG FILE (1) OPTIONS
file: ./configs/design.cfg
debug 1 
profile_kernel data:all:all:all 
connectivity.nk vdot:1:vdot_1 
connectivity.sp vdot_1.input1:DDR[0] 
connectivity.sp vdot_1.input2:DDR[1] 
connectivity.sp vdot_1.output:DDR[2] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 07 May 2021 03:51:13
------------------------------------------
step: performing high-level synthesis for kernel:vdot
timestamp: 07 May 2021 03:51:22
launch dir: /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot
cmd: vitis_hls -f /home/centos/FPGA_accelerated_CNN/_x/vdot.sw_emu/vdot/vdot.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 07 May 2021 03:51:22
output: /home/centos/FPGA_accelerated_CNN/reports/vdot.sw_emu/system_estimate_vdot.sw_emu.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 07 May 2021 03:51:22
