/*
 * drivers/amlogic/amports/arch/m8_m8m2/h264_enc/h264_enc_mc.c
 *
 * Copyright (C) 2015 Amlogic, Inc. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
*/

#include "../../firmware.h"

#define MicroCode mix_dump_mc
#include "h264_enc_mix_dump.h"

#undef MicroCode
#define MicroCode mix_sw_mc
#include "h264_enc_mix_sw.h"

#undef MicroCode
#define MicroCode mix_sw_mc_vdec2_dblk
#include "h264_enc_mix_sw_vdec2_dblk.h"

#undef MicroCode
#define MicroCode mix_sw_mc_hdec_dblk
#include "h264_enc_mix_sw_hdec_dblk.h"

#undef MicroCode
#define MicroCode mix_dump_mc_dblk
#include "h264_enc_mix_dump_dblk.h"

#undef MicroCode
#define MicroCode vdec2_encoder_mc
#include "vdec2_encoder.h"

#undef MicroCode
#define MicroCode mix_sw_mc_hdec_m2_dblk
#include "h264_enc_mix_sw_hdec_m2_dblk.h"

#undef MicroCode
#define MicroCode mix_dump_mc_m2_dblk
#include "h264_enc_mix_dump_m2_dblk.h"

#undef MicroCode
#define MicroCode h264_enc_mc_gx
#include "h264_enc_gx.h"

#undef MicroCode
#define MicroCode mix_sw_mc_hdec_gx_dblk
#include "h264_enc_mix_sw_hdec_gx_dblk.h"

#undef MicroCode
#define MicroCode mix_dump_mc_gx_dblk
#include "h264_enc_mix_dump_gx_dblk.h"


#define CODEC_VERSION "0.0.0.1"
#define FOR_VFORMAT VFORMAT_H264_ENC

#define DEF_FIRMEARE_FOR_M8(n) \
	REGISTER_FIRMARE_PER_CPU_VER(MESON_CPU_MAJOR_ID_M8, \
				FOR_VFORMAT, n, CODEC_VERSION)

#define DEF_FIRMEARE_FOR_M8B(n) \
	REGISTER_FIRMARE_PER_CPU_VER(MESON_CPU_MAJOR_ID_M8B, \
				FOR_VFORMAT, n, CODEC_VERSION)

#define DEF_FIRMEARE_FOR_G9TV(n) \
	REGISTER_FIRMARE_PER_CPU_VER(MESON_CPU_MAJOR_ID_MG9TV, \
				FOR_VFORMAT, n, CODEC_VERSION)

#define DEF_FIRMEARE_FOR_M8M2(n) \
	REGISTER_FIRMARE_PER_CPU_VER(MESON_CPU_MAJOR_ID_M8M2, \
				FOR_VFORMAT, n, CODEC_VERSION)

#define DEF_FIRMEARE_FOR_GXBB(n) \
	REGISTER_FIRMARE_PER_CPU_VER(MESON_CPU_MAJOR_ID_GXBB, \
				FOR_VFORMAT, n, CODEC_VERSION)


#define REG_FIRMWARE_ALL()\
	do {\
		DEF_FIRMEARE_FOR_M8(mix_dump_mc);\
		DEF_FIRMEARE_FOR_M8B(mix_dump_mc);\
		DEF_FIRMEARE_FOR_M8(mix_sw_mc);\
		DEF_FIRMEARE_FOR_M8B(mix_sw_mc);\
		DEF_FIRMEARE_FOR_M8(mix_sw_mc_vdec2_dblk);\
		DEF_FIRMEARE_FOR_M8(mix_sw_mc_hdec_dblk);\
		DEF_FIRMEARE_FOR_M8B(mix_sw_mc_hdec_dblk);\
		DEF_FIRMEARE_FOR_M8(mix_dump_mc_dblk);\
		DEF_FIRMEARE_FOR_M8B(mix_dump_mc_dblk);\
		DEF_FIRMEARE_FOR_M8(vdec2_encoder_mc);\
		DEF_FIRMEARE_FOR_G9TV(mix_sw_mc_hdec_m2_dblk);\
		DEF_FIRMEARE_FOR_G9TV(mix_dump_mc_m2_dblk);\
		DEF_FIRMEARE_FOR_M8M2(mix_sw_mc_hdec_m2_dblk);\
		DEF_FIRMEARE_FOR_M8M2(mix_dump_mc_m2_dblk);\
		DEF_FIRMEARE_FOR_GXBB(mix_sw_mc_hdec_gx_dblk);\
		DEF_FIRMEARE_FOR_GXBB(mix_dump_mc_gx_dblk);\
		DEF_FIRMEARE_FOR_GXBB(h264_enc_mc_gx);\
	} while (0)

INIT_DEF_FIRMWARE();
