// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_ipv4_checksu_HH_
#define _compute_ipv4_checksu_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct compute_ipv4_checksu : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<512> > ip2checksum_V_data_V_dout;
    sc_in< sc_logic > ip2checksum_V_data_V_empty_n;
    sc_out< sc_logic > ip2checksum_V_data_V_read;
    sc_in< sc_lv<64> > ip2checksum_V_keep_V_dout;
    sc_in< sc_logic > ip2checksum_V_keep_V_empty_n;
    sc_out< sc_logic > ip2checksum_V_keep_V_read;
    sc_in< sc_lv<1> > ip2checksum_V_last_V_dout;
    sc_in< sc_logic > ip2checksum_V_last_V_empty_n;
    sc_out< sc_logic > ip2checksum_V_last_V_read;
    sc_out< sc_lv<512> > tx_ip2crcFifo_V_data_din;
    sc_in< sc_logic > tx_ip2crcFifo_V_data_full_n;
    sc_out< sc_logic > tx_ip2crcFifo_V_data_write;
    sc_out< sc_lv<64> > tx_ip2crcFifo_V_keep_din;
    sc_in< sc_logic > tx_ip2crcFifo_V_keep_full_n;
    sc_out< sc_logic > tx_ip2crcFifo_V_keep_write;
    sc_out< sc_lv<1> > tx_ip2crcFifo_V_last_din;
    sc_in< sc_logic > tx_ip2crcFifo_V_last_full_n;
    sc_out< sc_logic > tx_ip2crcFifo_V_last_write;


    // Module declarations
    compute_ipv4_checksu(sc_module_name name);
    SC_HAS_PROCESS(compute_ipv4_checksu);

    ~compute_ipv4_checksu();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > io_acc_block_signal_op5;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_126_p5;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op91;
    sc_signal< sc_lv<1> > tmp_reg_703;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > cics_firstWord;
    sc_signal< sc_logic > ip2checksum_V_data_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ip2checksum_V_keep_V_blk_n;
    sc_signal< sc_logic > ip2checksum_V_last_V_blk_n;
    sc_signal< sc_logic > tx_ip2crcFifo_V_data_blk_n;
    sc_signal< sc_logic > tx_ip2crcFifo_V_keep_blk_n;
    sc_signal< sc_logic > tx_ip2crcFifo_V_last_blk_n;
    sc_signal< sc_lv<512> > tmp_data_V_66_reg_707;
    sc_signal< sc_lv<64> > tmp_keep_V_reg_713;
    sc_signal< sc_lv<1> > tmp_last_V_reg_718;
    sc_signal< sc_lv<16> > add_ln214_1_fu_637_p2;
    sc_signal< sc_lv<16> > add_ln214_1_reg_725;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<1> > or_ln99_fu_693_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > trunc_ln647_fu_183_p1;
    sc_signal< sc_lv<8> > p_Result_128_i_i_fu_173_p4;
    sc_signal< sc_lv<16> > agg_result_V_0_1_i_i_fu_187_p3;
    sc_signal< sc_lv<8> > p_Result_128_1_i_fu_209_p4;
    sc_signal< sc_lv<8> > p_Result_128_i43_i_fu_199_p4;
    sc_signal< sc_lv<16> > agg_result_V_0_1_i_fu_219_p3;
    sc_signal< sc_lv<17> > zext_ln700_fu_227_p1;
    sc_signal< sc_lv<17> > zext_ln647_fu_195_p1;
    sc_signal< sc_lv<17> > add_ln700_fu_231_p2;
    sc_signal< sc_lv<8> > p_Result_128_1_i1_fu_251_p4;
    sc_signal< sc_lv<8> > p_Result_128_i46_i_fu_241_p4;
    sc_signal< sc_lv<16> > agg_result_V_0_1_i1_fu_261_p3;
    sc_signal< sc_lv<8> > p_Result_128_1_i2_fu_283_p4;
    sc_signal< sc_lv<8> > p_Result_128_i49_i_fu_273_p4;
    sc_signal< sc_lv<16> > agg_result_V_0_1_i2_fu_293_p3;
    sc_signal< sc_lv<17> > zext_ln700_2_fu_301_p1;
    sc_signal< sc_lv<17> > zext_ln647_1_fu_269_p1;
    sc_signal< sc_lv<17> > add_ln700_12_fu_305_p2;
    sc_signal< sc_lv<18> > zext_ln700_1_fu_237_p1;
    sc_signal< sc_lv<18> > zext_ln700_3_fu_311_p1;
    sc_signal< sc_lv<18> > add_ln700_13_fu_315_p2;
    sc_signal< sc_lv<8> > p_Result_128_1_i3_fu_335_p4;
    sc_signal< sc_lv<8> > p_Result_128_i52_i_fu_325_p4;
    sc_signal< sc_lv<16> > agg_result_V_0_1_i3_fu_345_p3;
    sc_signal< sc_lv<8> > p_Result_128_1_i4_fu_367_p4;
    sc_signal< sc_lv<8> > p_Result_128_i55_i_fu_357_p4;
    sc_signal< sc_lv<16> > agg_result_V_0_1_i4_fu_377_p3;
    sc_signal< sc_lv<8> > p_Result_128_1_i5_fu_399_p4;
    sc_signal< sc_lv<8> > p_Result_128_i58_i_fu_389_p4;
    sc_signal< sc_lv<16> > agg_result_V_0_1_i5_fu_409_p3;
    sc_signal< sc_lv<8> > p_Result_128_1_i6_fu_431_p4;
    sc_signal< sc_lv<8> > p_Result_128_i61_i_fu_421_p4;
    sc_signal< sc_lv<16> > agg_result_V_0_1_i6_fu_441_p3;
    sc_signal< sc_lv<19> > zext_ln700_5_fu_353_p1;
    sc_signal< sc_lv<19> > zext_ln700_4_fu_321_p1;
    sc_signal< sc_lv<17> > zext_ln700_6_fu_449_p1;
    sc_signal< sc_lv<17> > zext_ln647_3_fu_417_p1;
    sc_signal< sc_lv<17> > add_ln700_15_fu_459_p2;
    sc_signal< sc_lv<18> > zext_ln647_2_fu_385_p1;
    sc_signal< sc_lv<18> > zext_ln700_7_fu_465_p1;
    sc_signal< sc_lv<18> > add_ln700_16_fu_469_p2;
    sc_signal< sc_lv<19> > add_ln700_14_fu_453_p2;
    sc_signal< sc_lv<19> > zext_ln700_8_fu_475_p1;
    sc_signal< sc_lv<19> > add_ln700_17_fu_479_p2;
    sc_signal< sc_lv<8> > p_Result_128_1_i7_fu_499_p4;
    sc_signal< sc_lv<8> > p_Result_128_i64_i_fu_489_p4;
    sc_signal< sc_lv<16> > agg_result_V_0_1_i7_fu_509_p3;
    sc_signal< sc_lv<8> > p_Result_128_1_i8_fu_531_p4;
    sc_signal< sc_lv<8> > p_Result_128_i67_i_fu_521_p4;
    sc_signal< sc_lv<16> > agg_result_V_0_1_i8_fu_541_p3;
    sc_signal< sc_lv<17> > zext_ln700_10_fu_549_p1;
    sc_signal< sc_lv<17> > zext_ln647_4_fu_517_p1;
    sc_signal< sc_lv<17> > add_ln700_18_fu_553_p2;
    sc_signal< sc_lv<20> > zext_ln700_9_fu_485_p1;
    sc_signal< sc_lv<20> > zext_ln700_11_fu_559_p1;
    sc_signal< sc_lv<20> > add_ln700_19_fu_563_p2;
    sc_signal< sc_lv<4> > tmp_s_fu_569_p4;
    sc_signal< sc_lv<16> > add_ln214_4_fu_589_p2;
    sc_signal< sc_lv<16> > add_ln214_fu_583_p2;
    sc_signal< sc_lv<16> > add_ln214_5_fu_595_p2;
    sc_signal< sc_lv<16> > add_ln214_7_fu_607_p2;
    sc_signal< sc_lv<16> > zext_ln1503_fu_579_p1;
    sc_signal< sc_lv<16> > add_ln214_9_fu_619_p2;
    sc_signal< sc_lv<16> > add_ln214_8_fu_613_p2;
    sc_signal< sc_lv<16> > add_ln214_10_fu_625_p2;
    sc_signal< sc_lv<16> > add_ln214_6_fu_601_p2;
    sc_signal< sc_lv<16> > add_ln214_11_fu_631_p2;
    sc_signal< sc_lv<16> > r_V_fu_647_p2;
    sc_signal< sc_lv<8> > trunc_ln647_29_fu_662_p1;
    sc_signal< sc_lv<8> > p_Result_128_i70_i_fu_652_p4;
    sc_signal< sc_lv<16> > checksum_V_fu_666_p3;
    sc_signal< sc_lv<512> > p_Result_s_fu_674_p5;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_67;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_77;
    static const sc_lv<32> ap_const_lv32_88;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_87;
    static const sc_lv<32> ap_const_lv32_98;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_90;
    static const sc_lv<32> ap_const_lv32_97;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<16> ap_const_lv16_FFFF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln214_10_fu_625_p2();
    void thread_add_ln214_11_fu_631_p2();
    void thread_add_ln214_1_fu_637_p2();
    void thread_add_ln214_4_fu_589_p2();
    void thread_add_ln214_5_fu_595_p2();
    void thread_add_ln214_6_fu_601_p2();
    void thread_add_ln214_7_fu_607_p2();
    void thread_add_ln214_8_fu_613_p2();
    void thread_add_ln214_9_fu_619_p2();
    void thread_add_ln214_fu_583_p2();
    void thread_add_ln700_12_fu_305_p2();
    void thread_add_ln700_13_fu_315_p2();
    void thread_add_ln700_14_fu_453_p2();
    void thread_add_ln700_15_fu_459_p2();
    void thread_add_ln700_16_fu_469_p2();
    void thread_add_ln700_17_fu_479_p2();
    void thread_add_ln700_18_fu_553_p2();
    void thread_add_ln700_19_fu_563_p2();
    void thread_add_ln700_fu_231_p2();
    void thread_agg_result_V_0_1_i1_fu_261_p3();
    void thread_agg_result_V_0_1_i2_fu_293_p3();
    void thread_agg_result_V_0_1_i3_fu_345_p3();
    void thread_agg_result_V_0_1_i4_fu_377_p3();
    void thread_agg_result_V_0_1_i5_fu_409_p3();
    void thread_agg_result_V_0_1_i6_fu_441_p3();
    void thread_agg_result_V_0_1_i7_fu_509_p3();
    void thread_agg_result_V_0_1_i8_fu_541_p3();
    void thread_agg_result_V_0_1_i_fu_219_p3();
    void thread_agg_result_V_0_1_i_i_fu_187_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_checksum_V_fu_666_p3();
    void thread_io_acc_block_signal_op5();
    void thread_io_acc_block_signal_op91();
    void thread_ip2checksum_V_data_V_blk_n();
    void thread_ip2checksum_V_data_V_read();
    void thread_ip2checksum_V_keep_V_blk_n();
    void thread_ip2checksum_V_keep_V_read();
    void thread_ip2checksum_V_last_V_blk_n();
    void thread_ip2checksum_V_last_V_read();
    void thread_or_ln99_fu_693_p2();
    void thread_p_Result_128_1_i1_fu_251_p4();
    void thread_p_Result_128_1_i2_fu_283_p4();
    void thread_p_Result_128_1_i3_fu_335_p4();
    void thread_p_Result_128_1_i4_fu_367_p4();
    void thread_p_Result_128_1_i5_fu_399_p4();
    void thread_p_Result_128_1_i6_fu_431_p4();
    void thread_p_Result_128_1_i7_fu_499_p4();
    void thread_p_Result_128_1_i8_fu_531_p4();
    void thread_p_Result_128_1_i_fu_209_p4();
    void thread_p_Result_128_i43_i_fu_199_p4();
    void thread_p_Result_128_i46_i_fu_241_p4();
    void thread_p_Result_128_i49_i_fu_273_p4();
    void thread_p_Result_128_i52_i_fu_325_p4();
    void thread_p_Result_128_i55_i_fu_357_p4();
    void thread_p_Result_128_i58_i_fu_389_p4();
    void thread_p_Result_128_i61_i_fu_421_p4();
    void thread_p_Result_128_i64_i_fu_489_p4();
    void thread_p_Result_128_i67_i_fu_521_p4();
    void thread_p_Result_128_i70_i_fu_652_p4();
    void thread_p_Result_128_i_i_fu_173_p4();
    void thread_p_Result_s_fu_674_p5();
    void thread_r_V_fu_647_p2();
    void thread_tmp_nbreadreq_fu_126_p5();
    void thread_tmp_s_fu_569_p4();
    void thread_trunc_ln647_29_fu_662_p1();
    void thread_trunc_ln647_fu_183_p1();
    void thread_tx_ip2crcFifo_V_data_blk_n();
    void thread_tx_ip2crcFifo_V_data_din();
    void thread_tx_ip2crcFifo_V_data_write();
    void thread_tx_ip2crcFifo_V_keep_blk_n();
    void thread_tx_ip2crcFifo_V_keep_din();
    void thread_tx_ip2crcFifo_V_keep_write();
    void thread_tx_ip2crcFifo_V_last_blk_n();
    void thread_tx_ip2crcFifo_V_last_din();
    void thread_tx_ip2crcFifo_V_last_write();
    void thread_zext_ln1503_fu_579_p1();
    void thread_zext_ln647_1_fu_269_p1();
    void thread_zext_ln647_2_fu_385_p1();
    void thread_zext_ln647_3_fu_417_p1();
    void thread_zext_ln647_4_fu_517_p1();
    void thread_zext_ln647_fu_195_p1();
    void thread_zext_ln700_10_fu_549_p1();
    void thread_zext_ln700_11_fu_559_p1();
    void thread_zext_ln700_1_fu_237_p1();
    void thread_zext_ln700_2_fu_301_p1();
    void thread_zext_ln700_3_fu_311_p1();
    void thread_zext_ln700_4_fu_321_p1();
    void thread_zext_ln700_5_fu_353_p1();
    void thread_zext_ln700_6_fu_449_p1();
    void thread_zext_ln700_7_fu_465_p1();
    void thread_zext_ln700_8_fu_475_p1();
    void thread_zext_ln700_9_fu_485_p1();
    void thread_zext_ln700_fu_227_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
