#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000098cff0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000000011340d0_0 .var "clk", 0 0;
v0000000001134170_0 .net "clk_16", 0 0, L_000000000117c440;  1 drivers
v0000000001134210_0 .net "clk_2", 0 0, L_000000000117c8a0;  1 drivers
v00000000011342b0_0 .net "clk_4", 0 0, L_000000000117c800;  1 drivers
v0000000001134350_0 .net "clk_8", 0 0, L_000000000117c260;  1 drivers
v000000000117c3a0_0 .var "rst", 0 0;
S_000000000098d180 .scope module, "DUT" "clkd" 2 7, 3 1 0, S_000000000098cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk_2";
    .port_info 3 /OUTPUT 1 "clk_4";
    .port_info 4 /OUTPUT 1 "clk_8";
    .port_info 5 /OUTPUT 1 "clk_16";
v0000000001124ea0_0 .net "clk", 0 0, v00000000011340d0_0;  1 drivers
v0000000000986fe0_0 .net "clk_16", 0 0, L_000000000117c440;  alias, 1 drivers
v000000000098bec0_0 .net "clk_2", 0 0, L_000000000117c8a0;  alias, 1 drivers
v000000000098bc60_0 .net "clk_4", 0 0, L_000000000117c800;  alias, 1 drivers
v000000000098d310_0 .net "clk_8", 0 0, L_000000000117c260;  alias, 1 drivers
v000000000098d3b0_0 .var "count", 3 0;
v0000000001134030_0 .net "rst", 0 0, v000000000117c3a0_0;  1 drivers
E_000000000098b0b0 .event posedge, v0000000001124ea0_0;
L_000000000117c8a0 .part v000000000098d3b0_0, 0, 1;
L_000000000117c800 .part v000000000098d3b0_0, 1, 1;
L_000000000117c260 .part v000000000098d3b0_0, 2, 1;
L_000000000117c440 .part v000000000098d3b0_0, 3, 1;
    .scope S_000000000098d180;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000098d3b0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000000000098d180;
T_1 ;
    %wait E_000000000098b0b0;
    %load/vec4 v0000000001134030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000098d3b0_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000098d3b0_0;
    %addi 1, 0, 4;
    %store/vec4 v000000000098d3b0_0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000098cff0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011340d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000000000098cff0;
T_3 ;
    %delay 10, 0;
    %load/vec4 v00000000011340d0_0;
    %inv;
    %assign/vec4 v00000000011340d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000098cff0;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "clkd.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000098cff0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117c3a0_0, 0, 1;
    %delay 480, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000117c3a0_0, 0, 1;
    %delay 60, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "design-test.v";
    "design.v";
