<Project ModBy="Inserter" Name="D:/fpga-projects/lattice/MachXO2_TestpatternGen/patterngen.rvl" Date="2024-10-16">
    <Core Name="top_LA0">
        <Setting>
            <Capture SamplesPerTrig="1" NumTrigsCap=""/>
            <Event EventCnt="" CntEnableRun=""/>
            <TrigSetting PreTrgSamples="" AND_ALL="" PostTrgSamples="" TURadix="0"/>
        </Setting>
        <Dataset Name="Base">
            <Trigger>
                <TU Operator="0" Name="TU1" ID="1" Value="0" Radix="0"/>
                <TE Enable="1" Expression="" Name="TE1" ID="1"/>
            </Trigger>
        </Dataset>
    </Core>
</Project>
