
GardenStation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094e0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08009670  08009670  00019670  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009afc  08009afc  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  08009afc  08009afc  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009afc  08009afc  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009afc  08009afc  00019afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b00  08009b00  00019b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009b04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          000002a4  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000488  20000488  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017d1b  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000036df  00000000  00000000  00037f2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013e0  00000000  00000000  0003b610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001230  00000000  00000000  0003c9f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023c5f  00000000  00000000  0003dc20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b769  00000000  00000000  0006187f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd125  00000000  00000000  0007cfe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014a10d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006328  00000000  00000000  0014a160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009658 	.word	0x08009658

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08009658 	.word	0x08009658

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b08a      	sub	sp, #40	; 0x28
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000bae:	f107 031c 	add.w	r3, r7, #28
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
 8000bb6:	605a      	str	r2, [r3, #4]
 8000bb8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
 8000bc6:	611a      	str	r2, [r3, #16]
 8000bc8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bca:	4b58      	ldr	r3, [pc, #352]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000bcc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000bd0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bd2:	4b56      	ldr	r3, [pc, #344]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000bd8:	4b54      	ldr	r3, [pc, #336]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bde:	4b53      	ldr	r3, [pc, #332]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000be0:	2201      	movs	r2, #1
 8000be2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000be4:	4b51      	ldr	r3, [pc, #324]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bea:	4b50      	ldr	r3, [pc, #320]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bf2:	4b4e      	ldr	r3, [pc, #312]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bf8:	4b4c      	ldr	r3, [pc, #304]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bfe:	4b4b      	ldr	r3, [pc, #300]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 7;
 8000c04:	4b49      	ldr	r3, [pc, #292]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000c06:	2207      	movs	r2, #7
 8000c08:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c0a:	4b48      	ldr	r3, [pc, #288]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c12:	4b46      	ldr	r3, [pc, #280]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000c14:	2204      	movs	r2, #4
 8000c16:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c18:	4b44      	ldr	r3, [pc, #272]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c1e:	4b43      	ldr	r3, [pc, #268]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c24:	4841      	ldr	r0, [pc, #260]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000c26:	f001 f9f9 	bl	800201c <HAL_ADC_Init>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000c30:	f000 fc5a 	bl	80014e8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c34:	2300      	movs	r3, #0
 8000c36:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c38:	f107 031c 	add.w	r3, r7, #28
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	483b      	ldr	r0, [pc, #236]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000c40:	f001 ff7a 	bl	8002b38 <HAL_ADCEx_MultiModeConfigChannel>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000c4a:	f000 fc4d 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c52:	2301      	movs	r3, #1
 8000c54:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c56:	2300      	movs	r3, #0
 8000c58:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000c5a:	2304      	movs	r3, #4
 8000c5c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c62:	2300      	movs	r3, #0
 8000c64:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4830      	ldr	r0, [pc, #192]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000c6c:	f001 fca4 	bl	80025b8 <HAL_ADC_ConfigChannel>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000c76:	f000 fc37 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	4619      	mov	r1, r3
 8000c86:	4829      	ldr	r0, [pc, #164]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000c88:	f001 fc96 	bl	80025b8 <HAL_ADC_ConfigChannel>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8000c92:	f000 fc29 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000c96:	2306      	movs	r3, #6
 8000c98:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4822      	ldr	r0, [pc, #136]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000ca4:	f001 fc88 	bl	80025b8 <HAL_ADC_ConfigChannel>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 8000cae:	f000 fc1b 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000cb2:	2307      	movs	r3, #7
 8000cb4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000cb6:	2304      	movs	r3, #4
 8000cb8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	481b      	ldr	r0, [pc, #108]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000cc0:	f001 fc7a 	bl	80025b8 <HAL_ADC_ConfigChannel>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8000cca:	f000 fc0d 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000cce:	2308      	movs	r3, #8
 8000cd0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000cd2:	2305      	movs	r3, #5
 8000cd4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cd6:	1d3b      	adds	r3, r7, #4
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4814      	ldr	r0, [pc, #80]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000cdc:	f001 fc6c 	bl	80025b8 <HAL_ADC_ConfigChannel>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 8000ce6:	f000 fbff 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000cea:	2309      	movs	r3, #9
 8000cec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000cee:	2306      	movs	r3, #6
 8000cf0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cf2:	1d3b      	adds	r3, r7, #4
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	480d      	ldr	r0, [pc, #52]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000cf8:	f001 fc5e 	bl	80025b8 <HAL_ADC_ConfigChannel>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_ADC1_Init+0x15e>
  {
    Error_Handler();
 8000d02:	f000 fbf1 	bl	80014e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000d06:	230b      	movs	r3, #11
 8000d08:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000d0a:	2307      	movs	r3, #7
 8000d0c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d0e:	1d3b      	adds	r3, r7, #4
 8000d10:	4619      	mov	r1, r3
 8000d12:	4806      	ldr	r0, [pc, #24]	; (8000d2c <MX_ADC1_Init+0x184>)
 8000d14:	f001 fc50 	bl	80025b8 <HAL_ADC_ConfigChannel>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 8000d1e:	f000 fbe3 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d22:	bf00      	nop
 8000d24:	3728      	adds	r7, #40	; 0x28
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	20000200 	.word	0x20000200

08000d30 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08c      	sub	sp, #48	; 0x30
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	f107 031c 	add.w	r3, r7, #28
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d50:	d17c      	bne.n	8000e4c <HAL_ADC_MspInit+0x11c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000d52:	4b40      	ldr	r3, [pc, #256]	; (8000e54 <HAL_ADC_MspInit+0x124>)
 8000d54:	695b      	ldr	r3, [r3, #20]
 8000d56:	4a3f      	ldr	r2, [pc, #252]	; (8000e54 <HAL_ADC_MspInit+0x124>)
 8000d58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d5c:	6153      	str	r3, [r2, #20]
 8000d5e:	4b3d      	ldr	r3, [pc, #244]	; (8000e54 <HAL_ADC_MspInit+0x124>)
 8000d60:	695b      	ldr	r3, [r3, #20]
 8000d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d66:	61bb      	str	r3, [r7, #24]
 8000d68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d6a:	4b3a      	ldr	r3, [pc, #232]	; (8000e54 <HAL_ADC_MspInit+0x124>)
 8000d6c:	695b      	ldr	r3, [r3, #20]
 8000d6e:	4a39      	ldr	r2, [pc, #228]	; (8000e54 <HAL_ADC_MspInit+0x124>)
 8000d70:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000d74:	6153      	str	r3, [r2, #20]
 8000d76:	4b37      	ldr	r3, [pc, #220]	; (8000e54 <HAL_ADC_MspInit+0x124>)
 8000d78:	695b      	ldr	r3, [r3, #20]
 8000d7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d7e:	617b      	str	r3, [r7, #20]
 8000d80:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d82:	4b34      	ldr	r3, [pc, #208]	; (8000e54 <HAL_ADC_MspInit+0x124>)
 8000d84:	695b      	ldr	r3, [r3, #20]
 8000d86:	4a33      	ldr	r2, [pc, #204]	; (8000e54 <HAL_ADC_MspInit+0x124>)
 8000d88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d8c:	6153      	str	r3, [r2, #20]
 8000d8e:	4b31      	ldr	r3, [pc, #196]	; (8000e54 <HAL_ADC_MspInit+0x124>)
 8000d90:	695b      	ldr	r3, [r3, #20]
 8000d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d96:	613b      	str	r3, [r7, #16]
 8000d98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d9a:	4b2e      	ldr	r3, [pc, #184]	; (8000e54 <HAL_ADC_MspInit+0x124>)
 8000d9c:	695b      	ldr	r3, [r3, #20]
 8000d9e:	4a2d      	ldr	r2, [pc, #180]	; (8000e54 <HAL_ADC_MspInit+0x124>)
 8000da0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000da4:	6153      	str	r3, [r2, #20]
 8000da6:	4b2b      	ldr	r3, [pc, #172]	; (8000e54 <HAL_ADC_MspInit+0x124>)
 8000da8:	695b      	ldr	r3, [r3, #20]
 8000daa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000db2:	230f      	movs	r3, #15
 8000db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000db6:	2303      	movs	r3, #3
 8000db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dbe:	f107 031c 	add.w	r3, r7, #28
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4824      	ldr	r0, [pc, #144]	; (8000e58 <HAL_ADC_MspInit+0x128>)
 8000dc6:	f002 fc45 	bl	8003654 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd6:	f107 031c 	add.w	r3, r7, #28
 8000dda:	4619      	mov	r1, r3
 8000ddc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000de0:	f002 fc38 	bl	8003654 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000de4:	2301      	movs	r3, #1
 8000de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000de8:	2303      	movs	r3, #3
 8000dea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df0:	f107 031c 	add.w	r3, r7, #28
 8000df4:	4619      	mov	r1, r3
 8000df6:	4819      	ldr	r0, [pc, #100]	; (8000e5c <HAL_ADC_MspInit+0x12c>)
 8000df8:	f002 fc2c 	bl	8003654 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000dfc:	4b18      	ldr	r3, [pc, #96]	; (8000e60 <HAL_ADC_MspInit+0x130>)
 8000dfe:	4a19      	ldr	r2, [pc, #100]	; (8000e64 <HAL_ADC_MspInit+0x134>)
 8000e00:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e02:	4b17      	ldr	r3, [pc, #92]	; (8000e60 <HAL_ADC_MspInit+0x130>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e08:	4b15      	ldr	r3, [pc, #84]	; (8000e60 <HAL_ADC_MspInit+0x130>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e0e:	4b14      	ldr	r3, [pc, #80]	; (8000e60 <HAL_ADC_MspInit+0x130>)
 8000e10:	2280      	movs	r2, #128	; 0x80
 8000e12:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e14:	4b12      	ldr	r3, [pc, #72]	; (8000e60 <HAL_ADC_MspInit+0x130>)
 8000e16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e1a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e1c:	4b10      	ldr	r3, [pc, #64]	; (8000e60 <HAL_ADC_MspInit+0x130>)
 8000e1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e22:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000e24:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <HAL_ADC_MspInit+0x130>)
 8000e26:	2220      	movs	r2, #32
 8000e28:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000e2a:	4b0d      	ldr	r3, [pc, #52]	; (8000e60 <HAL_ADC_MspInit+0x130>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000e30:	480b      	ldr	r0, [pc, #44]	; (8000e60 <HAL_ADC_MspInit+0x130>)
 8000e32:	f002 fa3e 	bl	80032b2 <HAL_DMA_Init>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <HAL_ADC_MspInit+0x110>
    {
      Error_Handler();
 8000e3c:	f000 fb54 	bl	80014e8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4a07      	ldr	r2, [pc, #28]	; (8000e60 <HAL_ADC_MspInit+0x130>)
 8000e44:	639a      	str	r2, [r3, #56]	; 0x38
 8000e46:	4a06      	ldr	r2, [pc, #24]	; (8000e60 <HAL_ADC_MspInit+0x130>)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e4c:	bf00      	nop
 8000e4e:	3730      	adds	r7, #48	; 0x30
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40021000 	.word	0x40021000
 8000e58:	48000800 	.word	0x48000800
 8000e5c:	48000400 	.word	0x48000400
 8000e60:	20000250 	.word	0x20000250
 8000e64:	40020008 	.word	0x40020008

08000e68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <MX_DMA_Init+0x38>)
 8000e70:	695b      	ldr	r3, [r3, #20]
 8000e72:	4a0b      	ldr	r2, [pc, #44]	; (8000ea0 <MX_DMA_Init+0x38>)
 8000e74:	f043 0301 	orr.w	r3, r3, #1
 8000e78:	6153      	str	r3, [r2, #20]
 8000e7a:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <MX_DMA_Init+0x38>)
 8000e7c:	695b      	ldr	r3, [r3, #20]
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	607b      	str	r3, [r7, #4]
 8000e84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2100      	movs	r1, #0
 8000e8a:	200b      	movs	r0, #11
 8000e8c:	f002 f9db 	bl	8003246 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e90:	200b      	movs	r0, #11
 8000e92:	f002 f9f4 	bl	800327e <HAL_NVIC_EnableIRQ>

}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08a      	sub	sp, #40	; 0x28
 8000ea8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eaa:	f107 0314 	add.w	r3, r7, #20
 8000eae:	2200      	movs	r2, #0
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	605a      	str	r2, [r3, #4]
 8000eb4:	609a      	str	r2, [r3, #8]
 8000eb6:	60da      	str	r2, [r3, #12]
 8000eb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eba:	4b2f      	ldr	r3, [pc, #188]	; (8000f78 <MX_GPIO_Init+0xd4>)
 8000ebc:	695b      	ldr	r3, [r3, #20]
 8000ebe:	4a2e      	ldr	r2, [pc, #184]	; (8000f78 <MX_GPIO_Init+0xd4>)
 8000ec0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000ec4:	6153      	str	r3, [r2, #20]
 8000ec6:	4b2c      	ldr	r3, [pc, #176]	; (8000f78 <MX_GPIO_Init+0xd4>)
 8000ec8:	695b      	ldr	r3, [r3, #20]
 8000eca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000ece:	613b      	str	r3, [r7, #16]
 8000ed0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ed2:	4b29      	ldr	r3, [pc, #164]	; (8000f78 <MX_GPIO_Init+0xd4>)
 8000ed4:	695b      	ldr	r3, [r3, #20]
 8000ed6:	4a28      	ldr	r2, [pc, #160]	; (8000f78 <MX_GPIO_Init+0xd4>)
 8000ed8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000edc:	6153      	str	r3, [r2, #20]
 8000ede:	4b26      	ldr	r3, [pc, #152]	; (8000f78 <MX_GPIO_Init+0xd4>)
 8000ee0:	695b      	ldr	r3, [r3, #20]
 8000ee2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eea:	4b23      	ldr	r3, [pc, #140]	; (8000f78 <MX_GPIO_Init+0xd4>)
 8000eec:	695b      	ldr	r3, [r3, #20]
 8000eee:	4a22      	ldr	r2, [pc, #136]	; (8000f78 <MX_GPIO_Init+0xd4>)
 8000ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef4:	6153      	str	r3, [r2, #20]
 8000ef6:	4b20      	ldr	r3, [pc, #128]	; (8000f78 <MX_GPIO_Init+0xd4>)
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000efe:	60bb      	str	r3, [r7, #8]
 8000f00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f02:	4b1d      	ldr	r3, [pc, #116]	; (8000f78 <MX_GPIO_Init+0xd4>)
 8000f04:	695b      	ldr	r3, [r3, #20]
 8000f06:	4a1c      	ldr	r2, [pc, #112]	; (8000f78 <MX_GPIO_Init+0xd4>)
 8000f08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f0c:	6153      	str	r3, [r2, #20]
 8000f0e:	4b1a      	ldr	r3, [pc, #104]	; (8000f78 <MX_GPIO_Init+0xd4>)
 8000f10:	695b      	ldr	r3, [r3, #20]
 8000f12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f16:	607b      	str	r3, [r7, #4]
 8000f18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2120      	movs	r1, #32
 8000f1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f22:	f002 fd21 	bl	8003968 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f2c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f36:	f107 0314 	add.w	r3, r7, #20
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	480f      	ldr	r0, [pc, #60]	; (8000f7c <MX_GPIO_Init+0xd8>)
 8000f3e:	f002 fb89 	bl	8003654 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f42:	2320      	movs	r3, #32
 8000f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f46:	2301      	movs	r3, #1
 8000f48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	4619      	mov	r1, r3
 8000f58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f5c:	f002 fb7a 	bl	8003654 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2100      	movs	r1, #0
 8000f64:	2028      	movs	r0, #40	; 0x28
 8000f66:	f002 f96e 	bl	8003246 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f6a:	2028      	movs	r0, #40	; 0x28
 8000f6c:	f002 f987 	bl	800327e <HAL_NVIC_EnableIRQ>

}
 8000f70:	bf00      	nop
 8000f72:	3728      	adds	r7, #40	; 0x28
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	48000800 	.word	0x48000800

08000f80 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f84:	4b1b      	ldr	r3, [pc, #108]	; (8000ff4 <MX_I2C1_Init+0x74>)
 8000f86:	4a1c      	ldr	r2, [pc, #112]	; (8000ff8 <MX_I2C1_Init+0x78>)
 8000f88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000f8a:	4b1a      	ldr	r3, [pc, #104]	; (8000ff4 <MX_I2C1_Init+0x74>)
 8000f8c:	4a1b      	ldr	r2, [pc, #108]	; (8000ffc <MX_I2C1_Init+0x7c>)
 8000f8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f90:	4b18      	ldr	r3, [pc, #96]	; (8000ff4 <MX_I2C1_Init+0x74>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f96:	4b17      	ldr	r3, [pc, #92]	; (8000ff4 <MX_I2C1_Init+0x74>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f9c:	4b15      	ldr	r3, [pc, #84]	; (8000ff4 <MX_I2C1_Init+0x74>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fa2:	4b14      	ldr	r3, [pc, #80]	; (8000ff4 <MX_I2C1_Init+0x74>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fa8:	4b12      	ldr	r3, [pc, #72]	; (8000ff4 <MX_I2C1_Init+0x74>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fae:	4b11      	ldr	r3, [pc, #68]	; (8000ff4 <MX_I2C1_Init+0x74>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fb4:	4b0f      	ldr	r3, [pc, #60]	; (8000ff4 <MX_I2C1_Init+0x74>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fba:	480e      	ldr	r0, [pc, #56]	; (8000ff4 <MX_I2C1_Init+0x74>)
 8000fbc:	f002 fd04 	bl	80039c8 <HAL_I2C_Init>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000fc6:	f000 fa8f 	bl	80014e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4809      	ldr	r0, [pc, #36]	; (8000ff4 <MX_I2C1_Init+0x74>)
 8000fce:	f003 f803 	bl	8003fd8 <HAL_I2CEx_ConfigAnalogFilter>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000fd8:	f000 fa86 	bl	80014e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4805      	ldr	r0, [pc, #20]	; (8000ff4 <MX_I2C1_Init+0x74>)
 8000fe0:	f003 f845 	bl	800406e <HAL_I2CEx_ConfigDigitalFilter>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000fea:	f000 fa7d 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20000308 	.word	0x20000308
 8000ff8:	40005400 	.word	0x40005400
 8000ffc:	2000090e 	.word	0x2000090e

08001000 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	; 0x28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a26      	ldr	r2, [pc, #152]	; (80010b8 <HAL_I2C_MspInit+0xb8>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d145      	bne.n	80010ae <HAL_I2C_MspInit+0xae>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001022:	4b26      	ldr	r3, [pc, #152]	; (80010bc <HAL_I2C_MspInit+0xbc>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	4a25      	ldr	r2, [pc, #148]	; (80010bc <HAL_I2C_MspInit+0xbc>)
 8001028:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800102c:	6153      	str	r3, [r2, #20]
 800102e:	4b23      	ldr	r3, [pc, #140]	; (80010bc <HAL_I2C_MspInit+0xbc>)
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800103a:	4b20      	ldr	r3, [pc, #128]	; (80010bc <HAL_I2C_MspInit+0xbc>)
 800103c:	695b      	ldr	r3, [r3, #20]
 800103e:	4a1f      	ldr	r2, [pc, #124]	; (80010bc <HAL_I2C_MspInit+0xbc>)
 8001040:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001044:	6153      	str	r3, [r2, #20]
 8001046:	4b1d      	ldr	r3, [pc, #116]	; (80010bc <HAL_I2C_MspInit+0xbc>)
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001052:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001056:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001058:	2312      	movs	r3, #18
 800105a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001060:	2303      	movs	r3, #3
 8001062:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001064:	2304      	movs	r3, #4
 8001066:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	4619      	mov	r1, r3
 800106e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001072:	f002 faef 	bl	8003654 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001076:	2380      	movs	r3, #128	; 0x80
 8001078:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800107a:	2312      	movs	r3, #18
 800107c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107e:	2300      	movs	r3, #0
 8001080:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001082:	2303      	movs	r3, #3
 8001084:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001086:	2304      	movs	r3, #4
 8001088:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800108a:	f107 0314 	add.w	r3, r7, #20
 800108e:	4619      	mov	r1, r3
 8001090:	480b      	ldr	r0, [pc, #44]	; (80010c0 <HAL_I2C_MspInit+0xc0>)
 8001092:	f002 fadf 	bl	8003654 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001096:	4b09      	ldr	r3, [pc, #36]	; (80010bc <HAL_I2C_MspInit+0xbc>)
 8001098:	69db      	ldr	r3, [r3, #28]
 800109a:	4a08      	ldr	r2, [pc, #32]	; (80010bc <HAL_I2C_MspInit+0xbc>)
 800109c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010a0:	61d3      	str	r3, [r2, #28]
 80010a2:	4b06      	ldr	r3, [pc, #24]	; (80010bc <HAL_I2C_MspInit+0xbc>)
 80010a4:	69db      	ldr	r3, [r3, #28]
 80010a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80010ae:	bf00      	nop
 80010b0:	3728      	adds	r7, #40	; 0x28
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40005400 	.word	0x40005400
 80010bc:	40021000 	.word	0x40021000
 80010c0:	48000400 	.word	0x48000400

080010c4 <lcd_init>:

#include "globalVars.h"
#include "stdio.h"
#include "string.h"

void lcd_init(struct lcd_disp * lcd){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	73fb      	strb	r3, [r7, #15]
	/* set backlight */
	if(lcd->bl){
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <lcd_init+0x1a>
		xpin = BL_PIN;
 80010da:	2308      	movs	r3, #8
 80010dc:	73fb      	strb	r3, [r7, #15]
	}

	/* init sequence */
	delay_us(40000);
 80010de:	f649 4040 	movw	r0, #40000	; 0x9c40
 80010e2:	f000 fe8f 	bl	8001e04 <delay_us>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	7bfa      	ldrb	r2, [r7, #15]
 80010ec:	2130      	movs	r1, #48	; 0x30
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f82c 	bl	800114c <lcd_write>
	 delay_us(5000);
 80010f4:	f241 3088 	movw	r0, #5000	; 0x1388
 80010f8:	f000 fe84 	bl	8001e04 <delay_us>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	7bfa      	ldrb	r2, [r7, #15]
 8001102:	2130      	movs	r1, #48	; 0x30
 8001104:	4618      	mov	r0, r3
 8001106:	f000 f821 	bl	800114c <lcd_write>
	delay_us(10000);
 800110a:	f242 7010 	movw	r0, #10000	; 0x2710
 800110e:	f000 fe79 	bl	8001e04 <delay_us>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	7bfa      	ldrb	r2, [r7, #15]
 8001118:	2130      	movs	r1, #48	; 0x30
 800111a:	4618      	mov	r0, r3
 800111c:	f000 f816 	bl	800114c <lcd_write>

	/* set 4-bit mode */
	lcd_write(lcd->addr, INIT_4_BIT_MODE, xpin);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	7bfa      	ldrb	r2, [r7, #15]
 8001126:	2102      	movs	r1, #2
 8001128:	4618      	mov	r0, r3
 800112a:	f000 f80f 	bl	800114c <lcd_write>

	/* set cursor mode */
	lcd_write(lcd->addr, UNDERLINE_OFF_BLINK_OFF, xpin);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	7bfa      	ldrb	r2, [r7, #15]
 8001134:	210c      	movs	r1, #12
 8001136:	4618      	mov	r0, r3
 8001138:	f000 f808 	bl	800114c <lcd_write>

	/* clear */
	lcd_clear(lcd);
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f000 f8a0 	bl	8001282 <lcd_clear>

}
 8001142:	bf00      	nop
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <lcd_write>:

void lcd_write(uint8_t addr, uint8_t data, uint8_t xpin){
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af02      	add	r7, sp, #8
 8001152:	4603      	mov	r3, r0
 8001154:	71fb      	strb	r3, [r7, #7]
 8001156:	460b      	mov	r3, r1
 8001158:	71bb      	strb	r3, [r7, #6]
 800115a:	4613      	mov	r3, r2
 800115c:	717b      	strb	r3, [r7, #5]
	uint8_t tx_data[4];

	/* split data */
	tx_data[0] = (data & 0xF0) | EN_PIN | xpin;
 800115e:	79bb      	ldrb	r3, [r7, #6]
 8001160:	f023 030f 	bic.w	r3, r3, #15
 8001164:	b2da      	uxtb	r2, r3
 8001166:	797b      	ldrb	r3, [r7, #5]
 8001168:	4313      	orrs	r3, r2
 800116a:	b2db      	uxtb	r3, r3
 800116c:	f043 0304 	orr.w	r3, r3, #4
 8001170:	b2db      	uxtb	r3, r3
 8001172:	733b      	strb	r3, [r7, #12]
	tx_data[1] = (data & 0xF0) | xpin;
 8001174:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001178:	f023 030f 	bic.w	r3, r3, #15
 800117c:	b25a      	sxtb	r2, r3
 800117e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001182:	4313      	orrs	r3, r2
 8001184:	b25b      	sxtb	r3, r3
 8001186:	b2db      	uxtb	r3, r3
 8001188:	737b      	strb	r3, [r7, #13]
	tx_data[2] = (data << 4) | EN_PIN | xpin;
 800118a:	79bb      	ldrb	r3, [r7, #6]
 800118c:	011b      	lsls	r3, r3, #4
 800118e:	b2da      	uxtb	r2, r3
 8001190:	797b      	ldrb	r3, [r7, #5]
 8001192:	4313      	orrs	r3, r2
 8001194:	b2db      	uxtb	r3, r3
 8001196:	f043 0304 	orr.w	r3, r3, #4
 800119a:	b2db      	uxtb	r3, r3
 800119c:	73bb      	strb	r3, [r7, #14]
	tx_data[3] = (data << 4) | xpin;
 800119e:	79bb      	ldrb	r3, [r7, #6]
 80011a0:	011b      	lsls	r3, r3, #4
 80011a2:	b25a      	sxtb	r2, r3
 80011a4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	b25b      	sxtb	r3, r3
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	73fb      	strb	r3, [r7, #15]

	/* send data via i2c */
	HAL_I2C_Master_Transmit(&HI2C_DEF, addr, tx_data, 4, 100);
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	b299      	uxth	r1, r3
 80011b4:	f107 020c 	add.w	r2, r7, #12
 80011b8:	2364      	movs	r3, #100	; 0x64
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	2304      	movs	r3, #4
 80011be:	4805      	ldr	r0, [pc, #20]	; (80011d4 <lcd_write+0x88>)
 80011c0:	f002 fc92 	bl	8003ae8 <HAL_I2C_Master_Transmit>

	 delay_us(750);
 80011c4:	f240 20ee 	movw	r0, #750	; 0x2ee
 80011c8:	f000 fe1c 	bl	8001e04 <delay_us>
}
 80011cc:	bf00      	nop
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000308 	.word	0x20000308

080011d8 <lcd_display>:

void lcd_display(struct lcd_disp * lcd){
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0, i = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	73fb      	strb	r3, [r7, #15]
 80011e4:	2300      	movs	r3, #0
 80011e6:	73bb      	strb	r3, [r7, #14]

	/* set backlight */
	if(lcd->bl){
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <lcd_display+0x1e>
		xpin = BL_PIN;
 80011f2:	2308      	movs	r3, #8
 80011f4:	73fb      	strb	r3, [r7, #15]
	}

	lcd_clear(lcd);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f000 f843 	bl	8001282 <lcd_clear>

	/* send first line data */
	lcd_write(lcd->addr, FIRST_CHAR_LINE_1, xpin);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	7bfa      	ldrb	r2, [r7, #15]
 8001202:	2180      	movs	r1, #128	; 0x80
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ffa1 	bl	800114c <lcd_write>

	while(lcd->f_line[i]){
 800120a:	e00f      	b.n	800122c <lcd_display+0x54>
		lcd_write(lcd->addr, lcd->f_line[i], (xpin | RS_PIN));
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	7818      	ldrb	r0, [r3, #0]
 8001210:	7bbb      	ldrb	r3, [r7, #14]
 8001212:	687a      	ldr	r2, [r7, #4]
 8001214:	4413      	add	r3, r2
 8001216:	7859      	ldrb	r1, [r3, #1]
 8001218:	7bfb      	ldrb	r3, [r7, #15]
 800121a:	f043 0301 	orr.w	r3, r3, #1
 800121e:	b2db      	uxtb	r3, r3
 8001220:	461a      	mov	r2, r3
 8001222:	f7ff ff93 	bl	800114c <lcd_write>
		i++;
 8001226:	7bbb      	ldrb	r3, [r7, #14]
 8001228:	3301      	adds	r3, #1
 800122a:	73bb      	strb	r3, [r7, #14]
	while(lcd->f_line[i]){
 800122c:	7bbb      	ldrb	r3, [r7, #14]
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	4413      	add	r3, r2
 8001232:	785b      	ldrb	r3, [r3, #1]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d1e9      	bne.n	800120c <lcd_display+0x34>
	}

	/* send second line data */
	i = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	73bb      	strb	r3, [r7, #14]
	lcd_write(lcd->addr, FIRST_CHAR_LINE_2, xpin);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	7bfa      	ldrb	r2, [r7, #15]
 8001242:	21c0      	movs	r1, #192	; 0xc0
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff ff81 	bl	800114c <lcd_write>

	while(lcd->s_line[i]){
 800124a:	e00f      	b.n	800126c <lcd_display+0x94>
		lcd_write(lcd->addr, lcd->s_line[i], (xpin | RS_PIN));
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	7818      	ldrb	r0, [r3, #0]
 8001250:	7bbb      	ldrb	r3, [r7, #14]
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	4413      	add	r3, r2
 8001256:	7c99      	ldrb	r1, [r3, #18]
 8001258:	7bfb      	ldrb	r3, [r7, #15]
 800125a:	f043 0301 	orr.w	r3, r3, #1
 800125e:	b2db      	uxtb	r3, r3
 8001260:	461a      	mov	r2, r3
 8001262:	f7ff ff73 	bl	800114c <lcd_write>
		i++;
 8001266:	7bbb      	ldrb	r3, [r7, #14]
 8001268:	3301      	adds	r3, #1
 800126a:	73bb      	strb	r3, [r7, #14]
	while(lcd->s_line[i]){
 800126c:	7bbb      	ldrb	r3, [r7, #14]
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	4413      	add	r3, r2
 8001272:	7c9b      	ldrb	r3, [r3, #18]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d1e9      	bne.n	800124c <lcd_display+0x74>
	}
}
 8001278:	bf00      	nop
 800127a:	bf00      	nop
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <lcd_clear>:

void lcd_clear(struct lcd_disp * lcd)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b084      	sub	sp, #16
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0;
 800128a:	2300      	movs	r3, #0
 800128c:	73fb      	strb	r3, [r7, #15]

	/* set backlight */
	if(lcd->bl){
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <lcd_clear+0x1a>
		xpin = BL_PIN;
 8001298:	2308      	movs	r3, #8
 800129a:	73fb      	strb	r3, [r7, #15]
	}

	/* clear display */
	lcd_write(lcd->addr, CLEAR_LCD, xpin);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	7bfa      	ldrb	r2, [r7, #15]
 80012a2:	2101      	movs	r1, #1
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff ff51 	bl	800114c <lcd_write>
}
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
	...

080012b4 <displayReadings>:
//		break;
//	}
//	lcd_display(&disp);
//}
/*Funkcja dajca na wywietlacz surowe wartoci ADC*/
void displayReadings(int disp_No){
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	switch(disp_No){
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	3b01      	subs	r3, #1
 80012c0:	2b04      	cmp	r3, #4
 80012c2:	d85d      	bhi.n	8001380 <displayReadings+0xcc>
 80012c4:	a201      	add	r2, pc, #4	; (adr r2, 80012cc <displayReadings+0x18>)
 80012c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ca:	bf00      	nop
 80012cc:	080012e1 	.word	0x080012e1
 80012d0:	080012ff 	.word	0x080012ff
 80012d4:	0800131d 	.word	0x0800131d
 80012d8:	0800133b 	.word	0x0800133b
 80012dc:	08001369 	.word	0x08001369
	case 1:
	  sprintf((char *)disp.f_line, "HSens1: %lu", (unsigned long)ADC_VAL[0]);
 80012e0:	4b2b      	ldr	r3, [pc, #172]	; (8001390 <displayReadings+0xdc>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	461a      	mov	r2, r3
 80012e6:	492b      	ldr	r1, [pc, #172]	; (8001394 <displayReadings+0xe0>)
 80012e8:	482b      	ldr	r0, [pc, #172]	; (8001398 <displayReadings+0xe4>)
 80012ea:	f005 ff3d 	bl	8007168 <siprintf>
	  sprintf((char *)disp.s_line, "HSens2: %lu", (unsigned long)ADC_VAL[1]);
 80012ee:	4b28      	ldr	r3, [pc, #160]	; (8001390 <displayReadings+0xdc>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	461a      	mov	r2, r3
 80012f4:	4929      	ldr	r1, [pc, #164]	; (800139c <displayReadings+0xe8>)
 80012f6:	482a      	ldr	r0, [pc, #168]	; (80013a0 <displayReadings+0xec>)
 80012f8:	f005 ff36 	bl	8007168 <siprintf>
		break;
 80012fc:	e041      	b.n	8001382 <displayReadings+0xce>
	case 2:
	  sprintf((char *)disp.f_line, "HSens3: %lu", (unsigned long)ADC_VAL[2]);
 80012fe:	4b24      	ldr	r3, [pc, #144]	; (8001390 <displayReadings+0xdc>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	461a      	mov	r2, r3
 8001304:	4927      	ldr	r1, [pc, #156]	; (80013a4 <displayReadings+0xf0>)
 8001306:	4824      	ldr	r0, [pc, #144]	; (8001398 <displayReadings+0xe4>)
 8001308:	f005 ff2e 	bl	8007168 <siprintf>
	  sprintf((char *)disp.s_line, "HSens4: %lu", (unsigned long)ADC_VAL[3]);
 800130c:	4b20      	ldr	r3, [pc, #128]	; (8001390 <displayReadings+0xdc>)
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	461a      	mov	r2, r3
 8001312:	4925      	ldr	r1, [pc, #148]	; (80013a8 <displayReadings+0xf4>)
 8001314:	4822      	ldr	r0, [pc, #136]	; (80013a0 <displayReadings+0xec>)
 8001316:	f005 ff27 	bl	8007168 <siprintf>
		break;
 800131a:	e032      	b.n	8001382 <displayReadings+0xce>
	case 3:
	  sprintf((char *)disp.f_line, "HSens5: %lu", (unsigned long)ADC_VAL[4]);
 800131c:	4b1c      	ldr	r3, [pc, #112]	; (8001390 <displayReadings+0xdc>)
 800131e:	691b      	ldr	r3, [r3, #16]
 8001320:	461a      	mov	r2, r3
 8001322:	4922      	ldr	r1, [pc, #136]	; (80013ac <displayReadings+0xf8>)
 8001324:	481c      	ldr	r0, [pc, #112]	; (8001398 <displayReadings+0xe4>)
 8001326:	f005 ff1f 	bl	8007168 <siprintf>
	  sprintf((char *)disp.s_line, "HSens6: %lu", (unsigned long)ADC_VAL[5]);
 800132a:	4b19      	ldr	r3, [pc, #100]	; (8001390 <displayReadings+0xdc>)
 800132c:	695b      	ldr	r3, [r3, #20]
 800132e:	461a      	mov	r2, r3
 8001330:	491f      	ldr	r1, [pc, #124]	; (80013b0 <displayReadings+0xfc>)
 8001332:	481b      	ldr	r0, [pc, #108]	; (80013a0 <displayReadings+0xec>)
 8001334:	f005 ff18 	bl	8007168 <siprintf>
		break;
 8001338:	e023      	b.n	8001382 <displayReadings+0xce>
	case 4:
	  sprintf((char *)disp.f_line, "AirT: %2.f degC", Temperature);
 800133a:	4b1e      	ldr	r3, [pc, #120]	; (80013b4 <displayReadings+0x100>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff f902 	bl	8000548 <__aeabi_f2d>
 8001344:	4602      	mov	r2, r0
 8001346:	460b      	mov	r3, r1
 8001348:	491b      	ldr	r1, [pc, #108]	; (80013b8 <displayReadings+0x104>)
 800134a:	4813      	ldr	r0, [pc, #76]	; (8001398 <displayReadings+0xe4>)
 800134c:	f005 ff0c 	bl	8007168 <siprintf>
	  sprintf((char *)disp.s_line, "AirH: %2.f%% ", Humidity);
 8001350:	4b1a      	ldr	r3, [pc, #104]	; (80013bc <displayReadings+0x108>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff f8f7 	bl	8000548 <__aeabi_f2d>
 800135a:	4602      	mov	r2, r0
 800135c:	460b      	mov	r3, r1
 800135e:	4918      	ldr	r1, [pc, #96]	; (80013c0 <displayReadings+0x10c>)
 8001360:	480f      	ldr	r0, [pc, #60]	; (80013a0 <displayReadings+0xec>)
 8001362:	f005 ff01 	bl	8007168 <siprintf>
		break;
 8001366:	e00c      	b.n	8001382 <displayReadings+0xce>
	case 5:
	  sprintf((char *)disp.f_line, "LightInt: %lu", (unsigned long)ADC_VAL[6]);
 8001368:	4b09      	ldr	r3, [pc, #36]	; (8001390 <displayReadings+0xdc>)
 800136a:	699b      	ldr	r3, [r3, #24]
 800136c:	461a      	mov	r2, r3
 800136e:	4915      	ldr	r1, [pc, #84]	; (80013c4 <displayReadings+0x110>)
 8001370:	4809      	ldr	r0, [pc, #36]	; (8001398 <displayReadings+0xe4>)
 8001372:	f005 fef9 	bl	8007168 <siprintf>
	  sprintf((char *)disp.s_line, " ");
 8001376:	4914      	ldr	r1, [pc, #80]	; (80013c8 <displayReadings+0x114>)
 8001378:	4809      	ldr	r0, [pc, #36]	; (80013a0 <displayReadings+0xec>)
 800137a:	f005 fef5 	bl	8007168 <siprintf>
		break;
 800137e:	e000      	b.n	8001382 <displayReadings+0xce>
	default:
		break;
 8001380:	bf00      	nop
	}
	lcd_display(&disp);
 8001382:	4812      	ldr	r0, [pc, #72]	; (80013cc <displayReadings+0x118>)
 8001384:	f7ff ff28 	bl	80011d8 <lcd_display>
}
 8001388:	bf00      	nop
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000294 	.word	0x20000294
 8001394:	08009670 	.word	0x08009670
 8001398:	200002e1 	.word	0x200002e1
 800139c:	0800967c 	.word	0x0800967c
 80013a0:	200002f2 	.word	0x200002f2
 80013a4:	08009688 	.word	0x08009688
 80013a8:	08009694 	.word	0x08009694
 80013ac:	080096a0 	.word	0x080096a0
 80013b0:	080096ac 	.word	0x080096ac
 80013b4:	200002d8 	.word	0x200002d8
 80013b8:	080096b8 	.word	0x080096b8
 80013bc:	200002dc 	.word	0x200002dc
 80013c0:	080096c8 	.word	0x080096c8
 80013c4:	080096d8 	.word	0x080096d8
 80013c8:	080096e8 	.word	0x080096e8
 80013cc:	200002e0 	.word	0x200002e0

080013d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013d4:	f000 fd7a 	bl	8001ecc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013d8:	f000 f82a 	bl	8001430 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013dc:	f7ff fd62 	bl	8000ea4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013e0:	f000 fc44 	bl	8001c6c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80013e4:	f7ff fdcc 	bl	8000f80 <MX_I2C1_Init>
  MX_TIM6_Init();
 80013e8:	f000 fbc8 	bl	8001b7c <MX_TIM6_Init>
  MX_DMA_Init();
 80013ec:	f7ff fd3c 	bl	8000e68 <MX_DMA_Init>
  MX_ADC1_Init();
 80013f0:	f7ff fbda 	bl	8000ba8 <MX_ADC1_Init>
  MX_TIM2_Init();
 80013f4:	f000 fb74 	bl	8001ae0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  	  HAL_TIM_Base_Start(&htim2); 	 // Start timer2 w trybie normalnym
 80013f8:	480a      	ldr	r0, [pc, #40]	; (8001424 <main+0x54>)
 80013fa:	f004 fa87 	bl	800590c <HAL_TIM_Base_Start>

	  disp.addr = (0x27 << 1);		 // Adres LCD'ka po I2C
 80013fe:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <main+0x58>)
 8001400:	224e      	movs	r2, #78	; 0x4e
 8001402:	701a      	strb	r2, [r3, #0]
	  disp.bl = true;				 // Wcz podwietlenie
 8001404:	4b08      	ldr	r3, [pc, #32]	; (8001428 <main+0x58>)
 8001406:	2201      	movs	r2, #1
 8001408:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	  lcd_init(&disp);				 // Inicjalizuj LCD
 800140c:	4806      	ldr	r0, [pc, #24]	; (8001428 <main+0x58>)
 800140e:	f7ff fe59 	bl	80010c4 <lcd_init>
	  HAL_Delay(1000);				 // musi to tu by inaczej z jakiego powodu bdzie trzeba klika reset na STMce po utracie zasilania
 8001412:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001416:	f000 fdbf 	bl	8001f98 <HAL_Delay>

	  HAL_TIM_Base_Start_IT(&htim6); // Start timera6 w trybie przerwania
 800141a:	4804      	ldr	r0, [pc, #16]	; (800142c <main+0x5c>)
 800141c:	f004 faca 	bl	80059b4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001420:	e7fe      	b.n	8001420 <main+0x50>
 8001422:	bf00      	nop
 8001424:	20000358 	.word	0x20000358
 8001428:	200002e0 	.word	0x200002e0
 800142c:	200003a4 	.word	0x200003a4

08001430 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b096      	sub	sp, #88	; 0x58
 8001434:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001436:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800143a:	2228      	movs	r2, #40	; 0x28
 800143c:	2100      	movs	r1, #0
 800143e:	4618      	mov	r0, r3
 8001440:	f005 fa20 	bl	8006884 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001444:	f107 031c 	add.w	r3, r7, #28
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	60da      	str	r2, [r3, #12]
 8001452:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001454:	463b      	mov	r3, r7
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	605a      	str	r2, [r3, #4]
 800145c:	609a      	str	r2, [r3, #8]
 800145e:	60da      	str	r2, [r3, #12]
 8001460:	611a      	str	r2, [r3, #16]
 8001462:	615a      	str	r2, [r3, #20]
 8001464:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001466:	2302      	movs	r3, #2
 8001468:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800146a:	2301      	movs	r3, #1
 800146c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800146e:	2310      	movs	r3, #16
 8001470:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001472:	2302      	movs	r3, #2
 8001474:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001476:	2300      	movs	r3, #0
 8001478:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800147a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800147e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001480:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001484:	4618      	mov	r0, r3
 8001486:	f002 fe3f 	bl	8004108 <HAL_RCC_OscConfig>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001490:	f000 f82a 	bl	80014e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001494:	230f      	movs	r3, #15
 8001496:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001498:	2302      	movs	r3, #2
 800149a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800149c:	2300      	movs	r3, #0
 800149e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014a4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014a6:	2300      	movs	r3, #0
 80014a8:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014aa:	f107 031c 	add.w	r3, r7, #28
 80014ae:	2102      	movs	r1, #2
 80014b0:	4618      	mov	r0, r3
 80014b2:	f003 fe67 	bl	8005184 <HAL_RCC_ClockConfig>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80014bc:	f000 f814 	bl	80014e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
 80014c0:	23a0      	movs	r3, #160	; 0xa0
 80014c2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80014c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014c8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ce:	463b      	mov	r3, r7
 80014d0:	4618      	mov	r0, r3
 80014d2:	f004 f88d 	bl	80055f0 <HAL_RCCEx_PeriphCLKConfig>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80014dc:	f000 f804 	bl	80014e8 <Error_Handler>
  }
}
 80014e0:	bf00      	nop
 80014e2:	3758      	adds	r7, #88	; 0x58
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ec:	b672      	cpsid	i
}
 80014ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <Error_Handler+0x8>

080014f2 <Set_Pin_Output>:

/*Zmienne do obsugi czujnika DTH11 */


	/*=============================Ustaw PA6 jako wyjcie=============================*/
	void Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b088      	sub	sp, #32
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
 80014fa:	460b      	mov	r3, r1
 80014fc:	807b      	strh	r3, [r7, #2]
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fe:	f107 030c 	add.w	r3, r7, #12
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]
 800150c:	611a      	str	r2, [r3, #16]
		GPIO_InitStruct.Pin = GPIO_Pin;
 800150e:	887b      	ldrh	r3, [r7, #2]
 8001510:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001512:	2301      	movs	r3, #1
 8001514:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001516:	2300      	movs	r3, #0
 8001518:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800151a:	f107 030c 	add.w	r3, r7, #12
 800151e:	4619      	mov	r1, r3
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f002 f897 	bl	8003654 <HAL_GPIO_Init>
	}
 8001526:	bf00      	nop
 8001528:	3720      	adds	r7, #32
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <Set_Pin_Input>:
	/*=============================Ustaw PA6 jako wejcie=============================*/
	void Set_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 800152e:	b580      	push	{r7, lr}
 8001530:	b088      	sub	sp, #32
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
 8001536:	460b      	mov	r3, r1
 8001538:	807b      	strh	r3, [r7, #2]
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153a:	f107 030c 	add.w	r3, r7, #12
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
 8001546:	60da      	str	r2, [r3, #12]
 8001548:	611a      	str	r2, [r3, #16]
		GPIO_InitStruct.Pin = GPIO_Pin;
 800154a:	887b      	ldrh	r3, [r7, #2]
 800154c:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800154e:	2300      	movs	r3, #0
 8001550:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001552:	2301      	movs	r3, #1
 8001554:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001556:	f107 030c 	add.w	r3, r7, #12
 800155a:	4619      	mov	r1, r3
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f002 f879 	bl	8003654 <HAL_GPIO_Init>
	}
 8001562:	bf00      	nop
 8001564:	3720      	adds	r7, #32
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <DHT11sensorInit>:


	/*=============================Inicjalizuj czujnik=============================*/
	void DHT11sensorInit(void){
 800156a:	b580      	push	{r7, lr}
 800156c:	af00      	add	r7, sp, #0
		Set_Pin_Output (PORT_A, DHT11_PIN); 		// Ustaw PIN jako wyjcie
 800156e:	2140      	movs	r1, #64	; 0x40
 8001570:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001574:	f7ff ffbd 	bl	80014f2 <Set_Pin_Output>
		HAL_GPIO_WritePin (PORT_A, DHT11_PIN, 0);   // Stan niski na pinie
 8001578:	2200      	movs	r2, #0
 800157a:	2140      	movs	r1, #64	; 0x40
 800157c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001580:	f002 f9f2 	bl	8003968 <HAL_GPIO_WritePin>
		delay_us (18000);   						// Poczekaj 18ms
 8001584:	f244 6050 	movw	r0, #18000	; 0x4650
 8001588:	f000 fc3c 	bl	8001e04 <delay_us>
	    HAL_GPIO_WritePin (PORT_A, DHT11_PIN, 1);   // Stan wysoki na pinie
 800158c:	2201      	movs	r2, #1
 800158e:	2140      	movs	r1, #64	; 0x40
 8001590:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001594:	f002 f9e8 	bl	8003968 <HAL_GPIO_WritePin>
		delay_us (20);   							// Poczekaj 20us
 8001598:	2014      	movs	r0, #20
 800159a:	f000 fc33 	bl	8001e04 <delay_us>
		Set_Pin_Input(PORT_A, DHT11_PIN);   		// Ustaw jako wejcie
 800159e:	2140      	movs	r1, #64	; 0x40
 80015a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015a4:	f7ff ffc3 	bl	800152e <Set_Pin_Input>
	}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}

080015ac <sensorResponse>:


	/*=============================Odpowied czujnika=============================*/
	uint8_t sensorResponse(void){
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
		uint8_t Response = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	71fb      	strb	r3, [r7, #7]
		delay_us (40);												// Poczekaj 40us
 80015b6:	2028      	movs	r0, #40	; 0x28
 80015b8:	f000 fc24 	bl	8001e04 <delay_us>
		/*Sprawd czy czujnik ma odpowied, w przeciwnym razie daj bd*/
		if (!(HAL_GPIO_ReadPin (PORT_A, DHT11_PIN))){
 80015bc:	2140      	movs	r1, #64	; 0x40
 80015be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015c2:	f002 f9b9 	bl	8003938 <HAL_GPIO_ReadPin>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d10f      	bne.n	80015ec <sensorResponse+0x40>
			delay_us (80); 											//Zaczekaj 80us
 80015cc:	2050      	movs	r0, #80	; 0x50
 80015ce:	f000 fc19 	bl	8001e04 <delay_us>
			if ((HAL_GPIO_ReadPin (PORT_A, DHT11_PIN))) Response = 0;
 80015d2:	2140      	movs	r1, #64	; 0x40
 80015d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015d8:	f002 f9ae 	bl	8003938 <HAL_GPIO_ReadPin>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d002      	beq.n	80015e8 <sensorResponse+0x3c>
 80015e2:	2300      	movs	r3, #0
 80015e4:	71fb      	strb	r3, [r7, #7]
 80015e6:	e001      	b.n	80015ec <sensorResponse+0x40>
			else Response = -1; 									// 255
 80015e8:	23ff      	movs	r3, #255	; 0xff
 80015ea:	71fb      	strb	r3, [r7, #7]
		}
		while ((HAL_GPIO_ReadPin (PORT_A, DHT11_PIN)));     		// Poczekaj na pin a przejdzie w stan niski
 80015ec:	bf00      	nop
 80015ee:	2140      	movs	r1, #64	; 0x40
 80015f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015f4:	f002 f9a0 	bl	8003938 <HAL_GPIO_ReadPin>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1f7      	bne.n	80015ee <sensorResponse+0x42>

		return Response;
 80015fe:	79fb      	ldrb	r3, [r7, #7]
	}
 8001600:	4618      	mov	r0, r3
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}

08001608 <sensorRead>:

	/*=============================Odczyt=============================*/
	uint8_t sensorRead(void){
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
		uint8_t i,j;
		for (j=0;j<8;j++)
 800160e:	2300      	movs	r3, #0
 8001610:	71bb      	strb	r3, [r7, #6]
 8001612:	e03a      	b.n	800168a <sensorRead+0x82>
		{
			while (!(HAL_GPIO_ReadPin (PORT_A, DHT11_PIN)));   // Poczekaj na stan wysoki pinu
 8001614:	bf00      	nop
 8001616:	2140      	movs	r1, #64	; 0x40
 8001618:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800161c:	f002 f98c 	bl	8003938 <HAL_GPIO_ReadPin>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d0f7      	beq.n	8001616 <sensorRead+0xe>
			delay_us (40);   								   // Poczekaj 40us
 8001626:	2028      	movs	r0, #40	; 0x28
 8001628:	f000 fbec 	bl	8001e04 <delay_us>
			if (!(HAL_GPIO_ReadPin (PORT_A, DHT11_PIN)))  	   // Jeli pin jest wysoki
 800162c:	2140      	movs	r1, #64	; 0x40
 800162e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001632:	f002 f981 	bl	8003938 <HAL_GPIO_ReadPin>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d10e      	bne.n	800165a <sensorRead+0x52>
			{
				i&= ~(1<<(7-j));   							   // Zapisz 0 bitowo w rejestrze
 800163c:	79bb      	ldrb	r3, [r7, #6]
 800163e:	f1c3 0307 	rsb	r3, r3, #7
 8001642:	2201      	movs	r2, #1
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	b25b      	sxtb	r3, r3
 800164a:	43db      	mvns	r3, r3
 800164c:	b25a      	sxtb	r2, r3
 800164e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001652:	4013      	ands	r3, r2
 8001654:	b25b      	sxtb	r3, r3
 8001656:	71fb      	strb	r3, [r7, #7]
 8001658:	e00b      	b.n	8001672 <sensorRead+0x6a>
			}
			else i|= (1<<(7-j));  							   // Jeli pin jest w stanie wysokim, zapisz 1
 800165a:	79bb      	ldrb	r3, [r7, #6]
 800165c:	f1c3 0307 	rsb	r3, r3, #7
 8001660:	2201      	movs	r2, #1
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	b25a      	sxtb	r2, r3
 8001668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166c:	4313      	orrs	r3, r2
 800166e:	b25b      	sxtb	r3, r3
 8001670:	71fb      	strb	r3, [r7, #7]
			while ((HAL_GPIO_ReadPin (PORT_A, DHT11_PIN)));    // Poczekaj na stan niski pinu
 8001672:	bf00      	nop
 8001674:	2140      	movs	r1, #64	; 0x40
 8001676:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800167a:	f002 f95d 	bl	8003938 <HAL_GPIO_ReadPin>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d1f7      	bne.n	8001674 <sensorRead+0x6c>
		for (j=0;j<8;j++)
 8001684:	79bb      	ldrb	r3, [r7, #6]
 8001686:	3301      	adds	r3, #1
 8001688:	71bb      	strb	r3, [r7, #6]
 800168a:	79bb      	ldrb	r3, [r7, #6]
 800168c:	2b07      	cmp	r3, #7
 800168e:	d9c1      	bls.n	8001614 <sensorRead+0xc>
		}
		return i;
 8001690:	79fb      	ldrb	r3, [r7, #7]
	}
 8001692:	4618      	mov	r0, r3
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
	...

0800169c <DHT11_allData>:
	/*Odczyt z DHT11, inicjalizacja, odpowied*/
	void DHT11_allData(){
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
		  DHT11sensorInit();
 80016a0:	f7ff ff63 	bl	800156a <DHT11sensorInit>
		  Presence = sensorResponse();
 80016a4:	f7ff ff82 	bl	80015ac <sensorResponse>
 80016a8:	4603      	mov	r3, r0
 80016aa:	461a      	mov	r2, r3
 80016ac:	4b20      	ldr	r3, [pc, #128]	; (8001730 <DHT11_allData+0x94>)
 80016ae:	701a      	strb	r2, [r3, #0]
		  if(Presence == 0){
 80016b0:	4b1f      	ldr	r3, [pc, #124]	; (8001730 <DHT11_allData+0x94>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d139      	bne.n	800172c <DHT11_allData+0x90>
			  Rh_byte1 = sensorRead ();
 80016b8:	f7ff ffa6 	bl	8001608 <sensorRead>
 80016bc:	4603      	mov	r3, r0
 80016be:	461a      	mov	r2, r3
 80016c0:	4b1c      	ldr	r3, [pc, #112]	; (8001734 <DHT11_allData+0x98>)
 80016c2:	701a      	strb	r2, [r3, #0]
			  Rh_byte2 = sensorRead ();
 80016c4:	f7ff ffa0 	bl	8001608 <sensorRead>
 80016c8:	4603      	mov	r3, r0
 80016ca:	461a      	mov	r2, r3
 80016cc:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <DHT11_allData+0x9c>)
 80016ce:	701a      	strb	r2, [r3, #0]
			  Temp_byte1 = sensorRead ();
 80016d0:	f7ff ff9a 	bl	8001608 <sensorRead>
 80016d4:	4603      	mov	r3, r0
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b18      	ldr	r3, [pc, #96]	; (800173c <DHT11_allData+0xa0>)
 80016da:	701a      	strb	r2, [r3, #0]
			  Temp_byte2 = sensorRead ();
 80016dc:	f7ff ff94 	bl	8001608 <sensorRead>
 80016e0:	4603      	mov	r3, r0
 80016e2:	461a      	mov	r2, r3
 80016e4:	4b16      	ldr	r3, [pc, #88]	; (8001740 <DHT11_allData+0xa4>)
 80016e6:	701a      	strb	r2, [r3, #0]
			  SUM = sensorRead();
 80016e8:	f7ff ff8e 	bl	8001608 <sensorRead>
 80016ec:	4603      	mov	r3, r0
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	4b14      	ldr	r3, [pc, #80]	; (8001744 <DHT11_allData+0xa8>)
 80016f2:	801a      	strh	r2, [r3, #0]
			  TEMP = Temp_byte1;
 80016f4:	4b11      	ldr	r3, [pc, #68]	; (800173c <DHT11_allData+0xa0>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	4b13      	ldr	r3, [pc, #76]	; (8001748 <DHT11_allData+0xac>)
 80016fc:	801a      	strh	r2, [r3, #0]
			  RH = Rh_byte1;
 80016fe:	4b0d      	ldr	r3, [pc, #52]	; (8001734 <DHT11_allData+0x98>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	b29a      	uxth	r2, r3
 8001704:	4b11      	ldr	r3, [pc, #68]	; (800174c <DHT11_allData+0xb0>)
 8001706:	801a      	strh	r2, [r3, #0]
			  Temperature = (float) TEMP;
 8001708:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <DHT11_allData+0xac>)
 800170a:	881b      	ldrh	r3, [r3, #0]
 800170c:	ee07 3a90 	vmov	s15, r3
 8001710:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001714:	4b0e      	ldr	r3, [pc, #56]	; (8001750 <DHT11_allData+0xb4>)
 8001716:	edc3 7a00 	vstr	s15, [r3]
			  Humidity = (float) RH;
 800171a:	4b0c      	ldr	r3, [pc, #48]	; (800174c <DHT11_allData+0xb0>)
 800171c:	881b      	ldrh	r3, [r3, #0]
 800171e:	ee07 3a90 	vmov	s15, r3
 8001722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001726:	4b0b      	ldr	r3, [pc, #44]	; (8001754 <DHT11_allData+0xb8>)
 8001728:	edc3 7a00 	vstr	s15, [r3]
		  }
	}
 800172c:	bf00      	nop
 800172e:	bd80      	pop	{r7, pc}
 8001730:	200002d6 	.word	0x200002d6
 8001734:	200002cc 	.word	0x200002cc
 8001738:	200002cd 	.word	0x200002cd
 800173c:	200002ce 	.word	0x200002ce
 8001740:	200002cf 	.word	0x200002cf
 8001744:	200002d0 	.word	0x200002d0
 8001748:	200002d4 	.word	0x200002d4
 800174c:	200002d2 	.word	0x200002d2
 8001750:	200002d8 	.word	0x200002d8
 8001754:	200002dc 	.word	0x200002dc

08001758 <analogDeviceReadDMA>:


	/*Odczyt wszystkich kanaw analogowych ADC1, ADC_VAL[0-5] to wilgo gleby, ADC_VAL[6] to czujnik ADC_VAL[6] */
	void analogDeviceReadDMA(){
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af02      	add	r7, sp, #8

			/*Warto analogowa jest odwrotnie proporcjonalna do procentowego wskanika wilgotnoci, im wiksze napicie tym mniejsza wilgo*/

			HAL_ADC_Start_DMA(&hadc1, ADC_VAL, 7); //Odczyt poprzez DMA ze wszystkich kanaw ADC
 800175e:	2207      	movs	r2, #7
 8001760:	4933      	ldr	r1, [pc, #204]	; (8001830 <analogDeviceReadDMA+0xd8>)
 8001762:	4834      	ldr	r0, [pc, #208]	; (8001834 <analogDeviceReadDMA+0xdc>)
 8001764:	f000 fdec 	bl	8002340 <HAL_ADC_Start_DMA>
			delay_us(3000);						   //Bez tego delaya si rozlatuje odczyt przez zbyt ma ilo czasu na prbkowanie sygnau analogowego
 8001768:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800176c:	f000 fb4a 	bl	8001e04 <delay_us>
			HAL_ADC_Stop_DMA(&hadc1); 			   //Zatrzymaj odczyt ADC przez DMA
 8001770:	4830      	ldr	r0, [pc, #192]	; (8001834 <analogDeviceReadDMA+0xdc>)
 8001772:	f000 febf 	bl	80024f4 <HAL_ADC_Stop_DMA>

			for(int i = 0; i<sizeof(moisture_percentage)/sizeof(moisture_percentage[0]); i++){ 			   //Przeskalowanie na procenty (wczeniej test czujnika jak nisko moe zej analogowa warto w przypadku maksymalnie wilgotnej gleby)
 8001776:	2300      	movs	r3, #0
 8001778:	607b      	str	r3, [r7, #4]
 800177a:	e041      	b.n	8001800 <analogDeviceReadDMA+0xa8>

				moisture_percentage[i] = 100-( map(ADC_VAL[i], 1000, 3970, 0, 100));
 800177c:	4a2c      	ldr	r2, [pc, #176]	; (8001830 <analogDeviceReadDMA+0xd8>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001784:	2364      	movs	r3, #100	; 0x64
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	2300      	movs	r3, #0
 800178a:	f640 7282 	movw	r2, #3970	; 0xf82
 800178e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001792:	f000 fb4f 	bl	8001e34 <map>
 8001796:	4603      	mov	r3, r0
 8001798:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 800179c:	ee07 3a90 	vmov	s15, r3
 80017a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017a4:	4a24      	ldr	r2, [pc, #144]	; (8001838 <analogDeviceReadDMA+0xe0>)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4413      	add	r3, r2
 80017ac:	edc3 7a00 	vstr	s15, [r3]

				if (moisture_percentage[i]>100){moisture_percentage[i] = 100;} //Przy zwarciu czujnika daje warto
 80017b0:	4a21      	ldr	r2, [pc, #132]	; (8001838 <analogDeviceReadDMA+0xe0>)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	4413      	add	r3, r2
 80017b8:	edd3 7a00 	vldr	s15, [r3]
 80017bc:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800183c <analogDeviceReadDMA+0xe4>
 80017c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c8:	dd05      	ble.n	80017d6 <analogDeviceReadDMA+0x7e>
 80017ca:	4a1b      	ldr	r2, [pc, #108]	; (8001838 <analogDeviceReadDMA+0xe0>)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	4413      	add	r3, r2
 80017d2:	4a1b      	ldr	r2, [pc, #108]	; (8001840 <analogDeviceReadDMA+0xe8>)
 80017d4:	601a      	str	r2, [r3, #0]
				if (moisture_percentage[i]<0){moisture_percentage[i] = 0;}
 80017d6:	4a18      	ldr	r2, [pc, #96]	; (8001838 <analogDeviceReadDMA+0xe0>)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	4413      	add	r3, r2
 80017de:	edd3 7a00 	vldr	s15, [r3]
 80017e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ea:	d506      	bpl.n	80017fa <analogDeviceReadDMA+0xa2>
 80017ec:	4a12      	ldr	r2, [pc, #72]	; (8001838 <analogDeviceReadDMA+0xe0>)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	4413      	add	r3, r2
 80017f4:	f04f 0200 	mov.w	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
			for(int i = 0; i<sizeof(moisture_percentage)/sizeof(moisture_percentage[0]); i++){ 			   //Przeskalowanie na procenty (wczeniej test czujnika jak nisko moe zej analogowa warto w przypadku maksymalnie wilgotnej gleby)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	3301      	adds	r3, #1
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b05      	cmp	r3, #5
 8001804:	d9ba      	bls.n	800177c <analogDeviceReadDMA+0x24>
			}

			/*Warto analogowa jest wprost proporcjonalna do procentowego wskanika nasonecznienia*/

			lightIntensity = map(ADC_VAL[6], 150, 4095, 0, 100); // Minimalna warto jak si dao uzyska to 150
 8001806:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <analogDeviceReadDMA+0xd8>)
 8001808:	6998      	ldr	r0, [r3, #24]
 800180a:	2364      	movs	r3, #100	; 0x64
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	2300      	movs	r3, #0
 8001810:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001814:	2196      	movs	r1, #150	; 0x96
 8001816:	f000 fb0d 	bl	8001e34 <map>
 800181a:	ee07 0a90 	vmov	s15, r0
 800181e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001822:	4b08      	ldr	r3, [pc, #32]	; (8001844 <analogDeviceReadDMA+0xec>)
 8001824:	edc3 7a00 	vstr	s15, [r3]

			//sendAllReadingsUART(); 								 //Wylij wszystko po UART'cie

		}
 8001828:	bf00      	nop
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20000294 	.word	0x20000294
 8001834:	20000200 	.word	0x20000200
 8001838:	200002b0 	.word	0x200002b0
 800183c:	42c80000 	.word	0x42c80000
 8001840:	42c80000 	.word	0x42c80000
 8001844:	200002c8 	.word	0x200002c8

08001848 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800184e:	4b0f      	ldr	r3, [pc, #60]	; (800188c <HAL_MspInit+0x44>)
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	4a0e      	ldr	r2, [pc, #56]	; (800188c <HAL_MspInit+0x44>)
 8001854:	f043 0301 	orr.w	r3, r3, #1
 8001858:	6193      	str	r3, [r2, #24]
 800185a:	4b0c      	ldr	r3, [pc, #48]	; (800188c <HAL_MspInit+0x44>)
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	607b      	str	r3, [r7, #4]
 8001864:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001866:	4b09      	ldr	r3, [pc, #36]	; (800188c <HAL_MspInit+0x44>)
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	4a08      	ldr	r2, [pc, #32]	; (800188c <HAL_MspInit+0x44>)
 800186c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001870:	61d3      	str	r3, [r2, #28]
 8001872:	4b06      	ldr	r3, [pc, #24]	; (800188c <HAL_MspInit+0x44>)
 8001874:	69db      	ldr	r3, [r3, #28]
 8001876:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800187a:	603b      	str	r3, [r7, #0]
 800187c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800187e:	2007      	movs	r0, #7
 8001880:	f001 fcd6 	bl	8003230 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001884:	bf00      	nop
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40021000 	.word	0x40021000

08001890 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001894:	e7fe      	b.n	8001894 <NMI_Handler+0x4>

08001896 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001896:	b480      	push	{r7}
 8001898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800189a:	e7fe      	b.n	800189a <HardFault_Handler+0x4>

0800189c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a0:	e7fe      	b.n	80018a0 <MemManage_Handler+0x4>

080018a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018a2:	b480      	push	{r7}
 80018a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018a6:	e7fe      	b.n	80018a6 <BusFault_Handler+0x4>

080018a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018ac:	e7fe      	b.n	80018ac <UsageFault_Handler+0x4>

080018ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018ae:	b480      	push	{r7}
 80018b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr

080018ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ca:	b480      	push	{r7}
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018dc:	f000 fb3c 	bl	8001f58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018e0:	bf00      	nop
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018e8:	4802      	ldr	r0, [pc, #8]	; (80018f4 <DMA1_Channel1_IRQHandler+0x10>)
 80018ea:	f001 fdc1 	bl	8003470 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000250 	.word	0x20000250

080018f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018fc:	4802      	ldr	r0, [pc, #8]	; (8001908 <TIM2_IRQHandler+0x10>)
 80018fe:	f004 f8b5 	bl	8005a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000358 	.word	0x20000358

0800190c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001910:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001914:	f002 f840 	bl	8003998 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}

0800191c <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001920:	4802      	ldr	r0, [pc, #8]	; (800192c <TIM6_DAC1_IRQHandler+0x10>)
 8001922:	f004 f8a3 	bl	8005a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	200003a4 	.word	0x200003a4

08001930 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
	return 1;
 8001934:	2301      	movs	r3, #1
}
 8001936:	4618      	mov	r0, r3
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <_kill>:

int _kill(int pid, int sig)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800194a:	f004 ff71 	bl	8006830 <__errno>
 800194e:	4603      	mov	r3, r0
 8001950:	2216      	movs	r2, #22
 8001952:	601a      	str	r2, [r3, #0]
	return -1;
 8001954:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001958:	4618      	mov	r0, r3
 800195a:	3708      	adds	r7, #8
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <_exit>:

void _exit (int status)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001968:	f04f 31ff 	mov.w	r1, #4294967295
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7ff ffe7 	bl	8001940 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001972:	e7fe      	b.n	8001972 <_exit+0x12>

08001974 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001980:	2300      	movs	r3, #0
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	e00a      	b.n	800199c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001986:	f3af 8000 	nop.w
 800198a:	4601      	mov	r1, r0
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	1c5a      	adds	r2, r3, #1
 8001990:	60ba      	str	r2, [r7, #8]
 8001992:	b2ca      	uxtb	r2, r1
 8001994:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	3301      	adds	r3, #1
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	697a      	ldr	r2, [r7, #20]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	dbf0      	blt.n	8001986 <_read+0x12>
	}

return len;
 80019a4:	687b      	ldr	r3, [r7, #4]
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3718      	adds	r7, #24
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b086      	sub	sp, #24
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	60f8      	str	r0, [r7, #12]
 80019b6:	60b9      	str	r1, [r7, #8]
 80019b8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ba:	2300      	movs	r3, #0
 80019bc:	617b      	str	r3, [r7, #20]
 80019be:	e009      	b.n	80019d4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	1c5a      	adds	r2, r3, #1
 80019c4:	60ba      	str	r2, [r7, #8]
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	3301      	adds	r3, #1
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	429a      	cmp	r2, r3
 80019da:	dbf1      	blt.n	80019c0 <_write+0x12>
	}
	return len;
 80019dc:	687b      	ldr	r3, [r7, #4]
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3718      	adds	r7, #24
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <_close>:

int _close(int file)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b083      	sub	sp, #12
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
	return -1;
 80019ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019fe:	b480      	push	{r7}
 8001a00:	b083      	sub	sp, #12
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
 8001a06:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a0e:	605a      	str	r2, [r3, #4]
	return 0;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <_isatty>:

int _isatty(int file)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b083      	sub	sp, #12
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
	return 1;
 8001a26:	2301      	movs	r3, #1
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
	return 0;
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3714      	adds	r7, #20
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
	...

08001a50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a58:	4a14      	ldr	r2, [pc, #80]	; (8001aac <_sbrk+0x5c>)
 8001a5a:	4b15      	ldr	r3, [pc, #84]	; (8001ab0 <_sbrk+0x60>)
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a64:	4b13      	ldr	r3, [pc, #76]	; (8001ab4 <_sbrk+0x64>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d102      	bne.n	8001a72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a6c:	4b11      	ldr	r3, [pc, #68]	; (8001ab4 <_sbrk+0x64>)
 8001a6e:	4a12      	ldr	r2, [pc, #72]	; (8001ab8 <_sbrk+0x68>)
 8001a70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a72:	4b10      	ldr	r3, [pc, #64]	; (8001ab4 <_sbrk+0x64>)
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4413      	add	r3, r2
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d207      	bcs.n	8001a90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a80:	f004 fed6 	bl	8006830 <__errno>
 8001a84:	4603      	mov	r3, r0
 8001a86:	220c      	movs	r2, #12
 8001a88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8e:	e009      	b.n	8001aa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a90:	4b08      	ldr	r3, [pc, #32]	; (8001ab4 <_sbrk+0x64>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a96:	4b07      	ldr	r3, [pc, #28]	; (8001ab4 <_sbrk+0x64>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	4a05      	ldr	r2, [pc, #20]	; (8001ab4 <_sbrk+0x64>)
 8001aa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3718      	adds	r7, #24
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	20003000 	.word	0x20003000
 8001ab0:	00000400 	.word	0x00000400
 8001ab4:	20000354 	.word	0x20000354
 8001ab8:	20000488 	.word	0x20000488

08001abc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ac0:	4b06      	ldr	r3, [pc, #24]	; (8001adc <SystemInit+0x20>)
 8001ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ac6:	4a05      	ldr	r2, [pc, #20]	; (8001adc <SystemInit+0x20>)
 8001ac8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001acc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ad0:	bf00      	nop
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	e000ed00 	.word	0xe000ed00

08001ae0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b088      	sub	sp, #32
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ae6:	f107 0310 	add.w	r3, r7, #16
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	605a      	str	r2, [r3, #4]
 8001af0:	609a      	str	r2, [r3, #8]
 8001af2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001af4:	1d3b      	adds	r3, r7, #4
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	605a      	str	r2, [r3, #4]
 8001afc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001afe:	4b1e      	ldr	r3, [pc, #120]	; (8001b78 <MX_TIM2_Init+0x98>)
 8001b00:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b04:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001b06:	4b1c      	ldr	r3, [pc, #112]	; (8001b78 <MX_TIM2_Init+0x98>)
 8001b08:	2247      	movs	r2, #71	; 0x47
 8001b0a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b0c:	4b1a      	ldr	r3, [pc, #104]	; (8001b78 <MX_TIM2_Init+0x98>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967294;
 8001b12:	4b19      	ldr	r3, [pc, #100]	; (8001b78 <MX_TIM2_Init+0x98>)
 8001b14:	f06f 0201 	mvn.w	r2, #1
 8001b18:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b1a:	4b17      	ldr	r3, [pc, #92]	; (8001b78 <MX_TIM2_Init+0x98>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b20:	4b15      	ldr	r3, [pc, #84]	; (8001b78 <MX_TIM2_Init+0x98>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b26:	4814      	ldr	r0, [pc, #80]	; (8001b78 <MX_TIM2_Init+0x98>)
 8001b28:	f003 fe98 	bl	800585c <HAL_TIM_Base_Init>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001b32:	f7ff fcd9 	bl	80014e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b3a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b3c:	f107 0310 	add.w	r3, r7, #16
 8001b40:	4619      	mov	r1, r3
 8001b42:	480d      	ldr	r0, [pc, #52]	; (8001b78 <MX_TIM2_Init+0x98>)
 8001b44:	f004 f8b1 	bl	8005caa <HAL_TIM_ConfigClockSource>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001b4e:	f7ff fccb 	bl	80014e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b52:	2300      	movs	r3, #0
 8001b54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b5a:	1d3b      	adds	r3, r7, #4
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4806      	ldr	r0, [pc, #24]	; (8001b78 <MX_TIM2_Init+0x98>)
 8001b60:	f004 faa6 	bl	80060b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001b6a:	f7ff fcbd 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b6e:	bf00      	nop
 8001b70:	3720      	adds	r7, #32
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20000358 	.word	0x20000358

08001b7c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001b8c:	4b15      	ldr	r3, [pc, #84]	; (8001be4 <MX_TIM6_Init+0x68>)
 8001b8e:	4a16      	ldr	r2, [pc, #88]	; (8001be8 <MX_TIM6_Init+0x6c>)
 8001b90:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200-1;
 8001b92:	4b14      	ldr	r3, [pc, #80]	; (8001be4 <MX_TIM6_Init+0x68>)
 8001b94:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001b98:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b9a:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <MX_TIM6_Init+0x68>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000;
 8001ba0:	4b10      	ldr	r3, [pc, #64]	; (8001be4 <MX_TIM6_Init+0x68>)
 8001ba2:	f242 7210 	movw	r2, #10000	; 0x2710
 8001ba6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba8:	4b0e      	ldr	r3, [pc, #56]	; (8001be4 <MX_TIM6_Init+0x68>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001bae:	480d      	ldr	r0, [pc, #52]	; (8001be4 <MX_TIM6_Init+0x68>)
 8001bb0:	f003 fe54 	bl	800585c <HAL_TIM_Base_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001bba:	f7ff fc95 	bl	80014e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4806      	ldr	r0, [pc, #24]	; (8001be4 <MX_TIM6_Init+0x68>)
 8001bcc:	f004 fa70 	bl	80060b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001bd6:	f7ff fc87 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001bda:	bf00      	nop
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	200003a4 	.word	0x200003a4
 8001be8:	40001000 	.word	0x40001000

08001bec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bfc:	d114      	bne.n	8001c28 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bfe:	4b19      	ldr	r3, [pc, #100]	; (8001c64 <HAL_TIM_Base_MspInit+0x78>)
 8001c00:	69db      	ldr	r3, [r3, #28]
 8001c02:	4a18      	ldr	r2, [pc, #96]	; (8001c64 <HAL_TIM_Base_MspInit+0x78>)
 8001c04:	f043 0301 	orr.w	r3, r3, #1
 8001c08:	61d3      	str	r3, [r2, #28]
 8001c0a:	4b16      	ldr	r3, [pc, #88]	; (8001c64 <HAL_TIM_Base_MspInit+0x78>)
 8001c0c:	69db      	ldr	r3, [r3, #28]
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2100      	movs	r1, #0
 8001c1a:	201c      	movs	r0, #28
 8001c1c:	f001 fb13 	bl	8003246 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c20:	201c      	movs	r0, #28
 8001c22:	f001 fb2c 	bl	800327e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001c26:	e018      	b.n	8001c5a <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM6)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a0e      	ldr	r2, [pc, #56]	; (8001c68 <HAL_TIM_Base_MspInit+0x7c>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d113      	bne.n	8001c5a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001c32:	4b0c      	ldr	r3, [pc, #48]	; (8001c64 <HAL_TIM_Base_MspInit+0x78>)
 8001c34:	69db      	ldr	r3, [r3, #28]
 8001c36:	4a0b      	ldr	r2, [pc, #44]	; (8001c64 <HAL_TIM_Base_MspInit+0x78>)
 8001c38:	f043 0310 	orr.w	r3, r3, #16
 8001c3c:	61d3      	str	r3, [r2, #28]
 8001c3e:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <HAL_TIM_Base_MspInit+0x78>)
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	f003 0310 	and.w	r3, r3, #16
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	2036      	movs	r0, #54	; 0x36
 8001c50:	f001 faf9 	bl	8003246 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8001c54:	2036      	movs	r0, #54	; 0x36
 8001c56:	f001 fb12 	bl	800327e <HAL_NVIC_EnableIRQ>
}
 8001c5a:	bf00      	nop
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40021000 	.word	0x40021000
 8001c68:	40001000 	.word	0x40001000

08001c6c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c70:	4b14      	ldr	r3, [pc, #80]	; (8001cc4 <MX_USART2_UART_Init+0x58>)
 8001c72:	4a15      	ldr	r2, [pc, #84]	; (8001cc8 <MX_USART2_UART_Init+0x5c>)
 8001c74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001c76:	4b13      	ldr	r3, [pc, #76]	; (8001cc4 <MX_USART2_UART_Init+0x58>)
 8001c78:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001c7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c7e:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <MX_USART2_UART_Init+0x58>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c84:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <MX_USART2_UART_Init+0x58>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c8a:	4b0e      	ldr	r3, [pc, #56]	; (8001cc4 <MX_USART2_UART_Init+0x58>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c90:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <MX_USART2_UART_Init+0x58>)
 8001c92:	220c      	movs	r2, #12
 8001c94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c96:	4b0b      	ldr	r3, [pc, #44]	; (8001cc4 <MX_USART2_UART_Init+0x58>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c9c:	4b09      	ldr	r3, [pc, #36]	; (8001cc4 <MX_USART2_UART_Init+0x58>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ca2:	4b08      	ldr	r3, [pc, #32]	; (8001cc4 <MX_USART2_UART_Init+0x58>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ca8:	4b06      	ldr	r3, [pc, #24]	; (8001cc4 <MX_USART2_UART_Init+0x58>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cae:	4805      	ldr	r0, [pc, #20]	; (8001cc4 <MX_USART2_UART_Init+0x58>)
 8001cb0:	f004 fa8a 	bl	80061c8 <HAL_UART_Init>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001cba:	f7ff fc15 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	200003f0 	.word	0x200003f0
 8001cc8:	40004400 	.word	0x40004400

08001ccc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b08a      	sub	sp, #40	; 0x28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a17      	ldr	r2, [pc, #92]	; (8001d48 <HAL_UART_MspInit+0x7c>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d128      	bne.n	8001d40 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cee:	4b17      	ldr	r3, [pc, #92]	; (8001d4c <HAL_UART_MspInit+0x80>)
 8001cf0:	69db      	ldr	r3, [r3, #28]
 8001cf2:	4a16      	ldr	r2, [pc, #88]	; (8001d4c <HAL_UART_MspInit+0x80>)
 8001cf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cf8:	61d3      	str	r3, [r2, #28]
 8001cfa:	4b14      	ldr	r3, [pc, #80]	; (8001d4c <HAL_UART_MspInit+0x80>)
 8001cfc:	69db      	ldr	r3, [r3, #28]
 8001cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d02:	613b      	str	r3, [r7, #16]
 8001d04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d06:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <HAL_UART_MspInit+0x80>)
 8001d08:	695b      	ldr	r3, [r3, #20]
 8001d0a:	4a10      	ldr	r2, [pc, #64]	; (8001d4c <HAL_UART_MspInit+0x80>)
 8001d0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d10:	6153      	str	r3, [r2, #20]
 8001d12:	4b0e      	ldr	r3, [pc, #56]	; (8001d4c <HAL_UART_MspInit+0x80>)
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d1e:	230c      	movs	r3, #12
 8001d20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d22:	2302      	movs	r3, #2
 8001d24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d2e:	2307      	movs	r3, #7
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d32:	f107 0314 	add.w	r3, r7, #20
 8001d36:	4619      	mov	r1, r3
 8001d38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d3c:	f001 fc8a 	bl	8003654 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001d40:	bf00      	nop
 8001d42:	3728      	adds	r7, #40	; 0x28
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40004400 	.word	0x40004400
 8001d4c:	40021000 	.word	0x40021000

08001d50 <HAL_TIM_PeriodElapsedCallback>:
	#include "lcd_i2c.h"


/*==========================================================================================*/

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
	if ((count == sensorRead_freq) || (count == 0)){
 8001d58:	4b14      	ldr	r3, [pc, #80]	; (8001dac <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001d5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	4b13      	ldr	r3, [pc, #76]	; (8001db0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d003      	beq.n	8001d70 <HAL_TIM_PeriodElapsedCallback+0x20>
 8001d68:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d108      	bne.n	8001d82 <HAL_TIM_PeriodElapsedCallback+0x32>
			analogDeviceReadDMA();
 8001d70:	f7ff fcf2 	bl	8001758 <analogDeviceReadDMA>
			DHT11_allData();
 8001d74:	f7ff fc92 	bl	800169c <DHT11_allData>
			displayReadings(disp_No);
 8001d78:	4b0e      	ldr	r3, [pc, #56]	; (8001db4 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff fa99 	bl	80012b4 <displayReadings>
			}
			count++; //Dodawaj jeden co sekund do tego countera
 8001d82:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	3301      	adds	r3, #1
 8001d88:	4a09      	ldr	r2, [pc, #36]	; (8001db0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001d8a:	6013      	str	r3, [r2, #0]
			if (count >= sensorRead_freq) count = 1; // Jeli ilo sekund count jest wiksza od sensor_read_freq to zresetuj count do 1
 8001d8c:	4b07      	ldr	r3, [pc, #28]	; (8001dac <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001d8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d92:	461a      	mov	r2, r3
 8001d94:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	dc02      	bgt.n	8001da2 <HAL_TIM_PeriodElapsedCallback+0x52>
 8001d9c:	4b04      	ldr	r3, [pc, #16]	; (8001db0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001d9e:	2201      	movs	r2, #1
 8001da0:	601a      	str	r2, [r3, #0]
	}
 8001da2:	bf00      	nop
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000004 	.word	0x20000004
 8001db0:	20000304 	.word	0x20000304
 8001db4:	20000000 	.word	0x20000000

08001db8 <HAL_GPIO_EXTI_Callback>:

/*Przerwanie na liniach 10-15, w tym przypadku to jest button na pytce Nucleo*/
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	80fb      	strh	r3, [r7, #6]
	if(!(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))){
 8001dc2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001dc6:	480d      	ldr	r0, [pc, #52]	; (8001dfc <HAL_GPIO_EXTI_Callback+0x44>)
 8001dc8:	f001 fdb6 	bl	8003938 <HAL_GPIO_ReadPin>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d110      	bne.n	8001df4 <HAL_GPIO_EXTI_Callback+0x3c>
				disp_No++;
 8001dd2:	4b0b      	ldr	r3, [pc, #44]	; (8001e00 <HAL_GPIO_EXTI_Callback+0x48>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	4a09      	ldr	r2, [pc, #36]	; (8001e00 <HAL_GPIO_EXTI_Callback+0x48>)
 8001dda:	6013      	str	r3, [r2, #0]
				if (disp_No == 6) disp_No = 1;
 8001ddc:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <HAL_GPIO_EXTI_Callback+0x48>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2b06      	cmp	r3, #6
 8001de2:	d102      	bne.n	8001dea <HAL_GPIO_EXTI_Callback+0x32>
 8001de4:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <HAL_GPIO_EXTI_Callback+0x48>)
 8001de6:	2201      	movs	r2, #1
 8001de8:	601a      	str	r2, [r3, #0]
				displayReadings(disp_No);
 8001dea:	4b05      	ldr	r3, [pc, #20]	; (8001e00 <HAL_GPIO_EXTI_Callback+0x48>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff fa60 	bl	80012b4 <displayReadings>
//			lcd_display(&disp);
//			// delay_us(500000);
//			// displayReadings(disp_No);
//
//		}
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	48000800 	.word	0x48000800
 8001e00:	20000000 	.word	0x20000000

08001e04 <delay_us>:


/*==========================================================================================*/

/*Milisekundowy delay na timerze, tim2 prescaler 72-1, brak przerwa przez tim2*/
void delay_us(uint32_t time){
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001e0c:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <delay_us+0x2c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2200      	movs	r2, #0
 8001e12:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim2))<time);
 8001e14:	bf00      	nop
 8001e16:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <delay_us+0x2c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d8f9      	bhi.n	8001e16 <delay_us+0x12>
}
 8001e22:	bf00      	nop
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	20000358 	.word	0x20000358

08001e34 <map>:
void sendString_UART(char*text){
	HAL_UART_Transmit(&huart2,  (uint8_t*)text, strlen(text), 1000);
}

/*Przeskaluj warto analogow z ADCka na procenty*/
float map(uint16_t val, int in_min, int in_max, int out_min, int out_max) {
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60b9      	str	r1, [r7, #8]
 8001e3c:	607a      	str	r2, [r7, #4]
 8001e3e:	603b      	str	r3, [r7, #0]
 8001e40:	4603      	mov	r3, r0
 8001e42:	81fb      	strh	r3, [r7, #14]
  return (val - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001e44:	89fa      	ldrh	r2, [r7, #14]
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	69b9      	ldr	r1, [r7, #24]
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	1a8a      	subs	r2, r1, r2
 8001e50:	fb03 f202 	mul.w	r2, r3, r2
 8001e54:	6879      	ldr	r1, [r7, #4]
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	1acb      	subs	r3, r1, r3
 8001e5a:	fb92 f2f3 	sdiv	r2, r2, r3
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	4413      	add	r3, r2
 8001e62:	ee07 3a90 	vmov	s15, r3
 8001e66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8001e6a:	eeb0 0a67 	vmov.f32	s0, s15
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001e78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001eb0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e7c:	480d      	ldr	r0, [pc, #52]	; (8001eb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e7e:	490e      	ldr	r1, [pc, #56]	; (8001eb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e80:	4a0e      	ldr	r2, [pc, #56]	; (8001ebc <LoopForever+0xe>)
  movs r3, #0
 8001e82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e84:	e002      	b.n	8001e8c <LoopCopyDataInit>

08001e86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e8a:	3304      	adds	r3, #4

08001e8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e90:	d3f9      	bcc.n	8001e86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e92:	4a0b      	ldr	r2, [pc, #44]	; (8001ec0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e94:	4c0b      	ldr	r4, [pc, #44]	; (8001ec4 <LoopForever+0x16>)
  movs r3, #0
 8001e96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e98:	e001      	b.n	8001e9e <LoopFillZerobss>

08001e9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e9c:	3204      	adds	r2, #4

08001e9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ea0:	d3fb      	bcc.n	8001e9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ea2:	f7ff fe0b 	bl	8001abc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ea6:	f004 fcc9 	bl	800683c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001eaa:	f7ff fa91 	bl	80013d0 <main>

08001eae <LoopForever>:

LoopForever:
    b LoopForever
 8001eae:	e7fe      	b.n	8001eae <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001eb0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001eb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001eb8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001ebc:	08009b04 	.word	0x08009b04
  ldr r2, =_sbss
 8001ec0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001ec4:	20000488 	.word	0x20000488

08001ec8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ec8:	e7fe      	b.n	8001ec8 <ADC1_2_IRQHandler>
	...

08001ecc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ed0:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <HAL_Init+0x28>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a07      	ldr	r2, [pc, #28]	; (8001ef4 <HAL_Init+0x28>)
 8001ed6:	f043 0310 	orr.w	r3, r3, #16
 8001eda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001edc:	2003      	movs	r0, #3
 8001ede:	f001 f9a7 	bl	8003230 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ee2:	2000      	movs	r0, #0
 8001ee4:	f000 f808 	bl	8001ef8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ee8:	f7ff fcae 	bl	8001848 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001eec:	2300      	movs	r3, #0
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40022000 	.word	0x40022000

08001ef8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f00:	4b12      	ldr	r3, [pc, #72]	; (8001f4c <HAL_InitTick+0x54>)
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	4b12      	ldr	r3, [pc, #72]	; (8001f50 <HAL_InitTick+0x58>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f16:	4618      	mov	r0, r3
 8001f18:	f001 f9bf 	bl	800329a <HAL_SYSTICK_Config>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e00e      	b.n	8001f44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b0f      	cmp	r3, #15
 8001f2a:	d80a      	bhi.n	8001f42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	6879      	ldr	r1, [r7, #4]
 8001f30:	f04f 30ff 	mov.w	r0, #4294967295
 8001f34:	f001 f987 	bl	8003246 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f38:	4a06      	ldr	r2, [pc, #24]	; (8001f54 <HAL_InitTick+0x5c>)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	e000      	b.n	8001f44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3708      	adds	r7, #8
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	20000008 	.word	0x20000008
 8001f50:	20000010 	.word	0x20000010
 8001f54:	2000000c 	.word	0x2000000c

08001f58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f5c:	4b06      	ldr	r3, [pc, #24]	; (8001f78 <HAL_IncTick+0x20>)
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	461a      	mov	r2, r3
 8001f62:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <HAL_IncTick+0x24>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4413      	add	r3, r2
 8001f68:	4a04      	ldr	r2, [pc, #16]	; (8001f7c <HAL_IncTick+0x24>)
 8001f6a:	6013      	str	r3, [r2, #0]
}
 8001f6c:	bf00      	nop
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	20000010 	.word	0x20000010
 8001f7c:	20000474 	.word	0x20000474

08001f80 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  return uwTick;  
 8001f84:	4b03      	ldr	r3, [pc, #12]	; (8001f94 <HAL_GetTick+0x14>)
 8001f86:	681b      	ldr	r3, [r3, #0]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	20000474 	.word	0x20000474

08001f98 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fa0:	f7ff ffee 	bl	8001f80 <HAL_GetTick>
 8001fa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fb0:	d005      	beq.n	8001fbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fb2:	4b0a      	ldr	r3, [pc, #40]	; (8001fdc <HAL_Delay+0x44>)
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	4413      	add	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001fbe:	bf00      	nop
 8001fc0:	f7ff ffde 	bl	8001f80 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d8f7      	bhi.n	8001fc0 <HAL_Delay+0x28>
  {
  }
}
 8001fd0:	bf00      	nop
 8001fd2:	bf00      	nop
 8001fd4:	3710      	adds	r7, #16
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20000010 	.word	0x20000010

08001fe0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b09a      	sub	sp, #104	; 0x68
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800202a:	2300      	movs	r3, #0
 800202c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800202e:	2300      	movs	r3, #0
 8002030:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d101      	bne.n	800203c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e172      	b.n	8002322 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	691b      	ldr	r3, [r3, #16]
 8002040:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002046:	f003 0310 	and.w	r3, r3, #16
 800204a:	2b00      	cmp	r3, #0
 800204c:	d176      	bne.n	800213c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	2b00      	cmp	r3, #0
 8002054:	d152      	bne.n	80020fc <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2200      	movs	r2, #0
 8002060:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f7fe fe5d 	bl	8000d30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d13b      	bne.n	80020fc <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 fee7 	bl	8002e58 <ADC_Disable>
 800208a:	4603      	mov	r3, r0
 800208c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002094:	f003 0310 	and.w	r3, r3, #16
 8002098:	2b00      	cmp	r3, #0
 800209a:	d12f      	bne.n	80020fc <HAL_ADC_Init+0xe0>
 800209c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d12b      	bne.n	80020fc <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80020ac:	f023 0302 	bic.w	r3, r3, #2
 80020b0:	f043 0202 	orr.w	r2, r3, #2
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020c6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80020d6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020d8:	4b94      	ldr	r3, [pc, #592]	; (800232c <HAL_ADC_Init+0x310>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a94      	ldr	r2, [pc, #592]	; (8002330 <HAL_ADC_Init+0x314>)
 80020de:	fba2 2303 	umull	r2, r3, r2, r3
 80020e2:	0c9a      	lsrs	r2, r3, #18
 80020e4:	4613      	mov	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	4413      	add	r3, r2
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020ee:	e002      	b.n	80020f6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	3b01      	subs	r3, #1
 80020f4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d1f9      	bne.n	80020f0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d007      	beq.n	800211a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002114:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002118:	d110      	bne.n	800213c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211e:	f023 0312 	bic.w	r3, r3, #18
 8002122:	f043 0210 	orr.w	r2, r3, #16
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800212e:	f043 0201 	orr.w	r2, r3, #1
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002140:	f003 0310 	and.w	r3, r3, #16
 8002144:	2b00      	cmp	r3, #0
 8002146:	f040 80df 	bne.w	8002308 <HAL_ADC_Init+0x2ec>
 800214a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800214e:	2b00      	cmp	r3, #0
 8002150:	f040 80da 	bne.w	8002308 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800215e:	2b00      	cmp	r3, #0
 8002160:	f040 80d2 	bne.w	8002308 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002168:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800216c:	f043 0202 	orr.w	r2, r3, #2
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002174:	4b6f      	ldr	r3, [pc, #444]	; (8002334 <HAL_ADC_Init+0x318>)
 8002176:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002180:	d102      	bne.n	8002188 <HAL_ADC_Init+0x16c>
 8002182:	4b6d      	ldr	r3, [pc, #436]	; (8002338 <HAL_ADC_Init+0x31c>)
 8002184:	60fb      	str	r3, [r7, #12]
 8002186:	e002      	b.n	800218e <HAL_ADC_Init+0x172>
 8002188:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800218c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f003 0303 	and.w	r3, r3, #3
 8002198:	2b01      	cmp	r3, #1
 800219a:	d108      	bne.n	80021ae <HAL_ADC_Init+0x192>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d101      	bne.n	80021ae <HAL_ADC_Init+0x192>
 80021aa:	2301      	movs	r3, #1
 80021ac:	e000      	b.n	80021b0 <HAL_ADC_Init+0x194>
 80021ae:	2300      	movs	r3, #0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d11c      	bne.n	80021ee <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80021b4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d010      	beq.n	80021dc <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f003 0303 	and.w	r3, r3, #3
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d107      	bne.n	80021d6 <HAL_ADC_Init+0x1ba>
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d101      	bne.n	80021d6 <HAL_ADC_Init+0x1ba>
 80021d2:	2301      	movs	r3, #1
 80021d4:	e000      	b.n	80021d8 <HAL_ADC_Init+0x1bc>
 80021d6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d108      	bne.n	80021ee <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80021dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	431a      	orrs	r2, r3
 80021ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021ec:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	7e5b      	ldrb	r3, [r3, #25]
 80021f2:	035b      	lsls	r3, r3, #13
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80021f8:	2a01      	cmp	r2, #1
 80021fa:	d002      	beq.n	8002202 <HAL_ADC_Init+0x1e6>
 80021fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002200:	e000      	b.n	8002204 <HAL_ADC_Init+0x1e8>
 8002202:	2200      	movs	r2, #0
 8002204:	431a      	orrs	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	431a      	orrs	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	4313      	orrs	r3, r2
 8002212:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002214:	4313      	orrs	r3, r2
 8002216:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d11b      	bne.n	800225a <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	7e5b      	ldrb	r3, [r3, #25]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d109      	bne.n	800223e <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222e:	3b01      	subs	r3, #1
 8002230:	045a      	lsls	r2, r3, #17
 8002232:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002234:	4313      	orrs	r3, r2
 8002236:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800223a:	663b      	str	r3, [r7, #96]	; 0x60
 800223c:	e00d      	b.n	800225a <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002242:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002246:	f043 0220 	orr.w	r2, r3, #32
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002252:	f043 0201 	orr.w	r2, r3, #1
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225e:	2b01      	cmp	r3, #1
 8002260:	d007      	beq.n	8002272 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800226a:	4313      	orrs	r3, r2
 800226c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800226e:	4313      	orrs	r3, r2
 8002270:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f003 030c 	and.w	r3, r3, #12
 800227c:	2b00      	cmp	r3, #0
 800227e:	d114      	bne.n	80022aa <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	6812      	ldr	r2, [r2, #0]
 800228a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800228e:	f023 0302 	bic.w	r3, r3, #2
 8002292:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	7e1b      	ldrb	r3, [r3, #24]
 8002298:	039a      	lsls	r2, r3, #14
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	4313      	orrs	r3, r2
 80022a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022a6:	4313      	orrs	r3, r2
 80022a8:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	68da      	ldr	r2, [r3, #12]
 80022b0:	4b22      	ldr	r3, [pc, #136]	; (800233c <HAL_ADC_Init+0x320>)
 80022b2:	4013      	ands	r3, r2
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	6812      	ldr	r2, [r2, #0]
 80022b8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80022ba:	430b      	orrs	r3, r1
 80022bc:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d10c      	bne.n	80022e0 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022cc:	f023 010f 	bic.w	r1, r3, #15
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	69db      	ldr	r3, [r3, #28]
 80022d4:	1e5a      	subs	r2, r3, #1
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	430a      	orrs	r2, r1
 80022dc:	631a      	str	r2, [r3, #48]	; 0x30
 80022de:	e007      	b.n	80022f0 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f022 020f 	bic.w	r2, r2, #15
 80022ee:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fa:	f023 0303 	bic.w	r3, r3, #3
 80022fe:	f043 0201 	orr.w	r2, r3, #1
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	641a      	str	r2, [r3, #64]	; 0x40
 8002306:	e00a      	b.n	800231e <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230c:	f023 0312 	bic.w	r3, r3, #18
 8002310:	f043 0210 	orr.w	r2, r3, #16
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002318:	2301      	movs	r3, #1
 800231a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800231e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002322:	4618      	mov	r0, r3
 8002324:	3768      	adds	r7, #104	; 0x68
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000008 	.word	0x20000008
 8002330:	431bde83 	.word	0x431bde83
 8002334:	50000300 	.word	0x50000300
 8002338:	50000100 	.word	0x50000100
 800233c:	fff0c007 	.word	0xfff0c007

08002340 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800234c:	2300      	movs	r3, #0
 800234e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f003 0304 	and.w	r3, r3, #4
 800235a:	2b00      	cmp	r3, #0
 800235c:	f040 80b9 	bne.w	80024d2 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002366:	2b01      	cmp	r3, #1
 8002368:	d101      	bne.n	800236e <HAL_ADC_Start_DMA+0x2e>
 800236a:	2302      	movs	r3, #2
 800236c:	e0b4      	b.n	80024d8 <HAL_ADC_Start_DMA+0x198>
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2201      	movs	r2, #1
 8002372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002376:	4b5a      	ldr	r3, [pc, #360]	; (80024e0 <HAL_ADC_Start_DMA+0x1a0>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 031f 	and.w	r3, r3, #31
 800237e:	2b00      	cmp	r3, #0
 8002380:	f040 80a0 	bne.w	80024c4 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002384:	68f8      	ldr	r0, [r7, #12]
 8002386:	f000 fd03 	bl	8002d90 <ADC_Enable>
 800238a:	4603      	mov	r3, r0
 800238c:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800238e:	7dfb      	ldrb	r3, [r7, #23]
 8002390:	2b00      	cmp	r3, #0
 8002392:	f040 8092 	bne.w	80024ba <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800239e:	f023 0301 	bic.w	r3, r3, #1
 80023a2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80023aa:	4b4d      	ldr	r3, [pc, #308]	; (80024e0 <HAL_ADC_Start_DMA+0x1a0>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 031f 	and.w	r3, r3, #31
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d004      	beq.n	80023c0 <HAL_ADC_Start_DMA+0x80>
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023be:	d115      	bne.n	80023ec <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d027      	beq.n	800242a <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023de:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023e2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80023ea:	e01e      	b.n	800242a <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002400:	d004      	beq.n	800240c <HAL_ADC_Start_DMA+0xcc>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a37      	ldr	r2, [pc, #220]	; (80024e4 <HAL_ADC_Start_DMA+0x1a4>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d10e      	bne.n	800242a <HAL_ADC_Start_DMA+0xea>
 800240c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d007      	beq.n	800242a <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002422:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002432:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002436:	d106      	bne.n	8002446 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243c:	f023 0206 	bic.w	r2, r3, #6
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	645a      	str	r2, [r3, #68]	; 0x44
 8002444:	e002      	b.n	800244c <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2200      	movs	r2, #0
 800244a:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002458:	4a23      	ldr	r2, [pc, #140]	; (80024e8 <HAL_ADC_Start_DMA+0x1a8>)
 800245a:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002460:	4a22      	ldr	r2, [pc, #136]	; (80024ec <HAL_ADC_Start_DMA+0x1ac>)
 8002462:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002468:	4a21      	ldr	r2, [pc, #132]	; (80024f0 <HAL_ADC_Start_DMA+0x1b0>)
 800246a:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	221c      	movs	r2, #28
 8002472:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	685a      	ldr	r2, [r3, #4]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f042 0210 	orr.w	r2, r2, #16
 8002482:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68da      	ldr	r2, [r3, #12]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f042 0201 	orr.w	r2, r2, #1
 8002492:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	3340      	adds	r3, #64	; 0x40
 800249e:	4619      	mov	r1, r3
 80024a0:	68ba      	ldr	r2, [r7, #8]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f000 ff4c 	bl	8003340 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	689a      	ldr	r2, [r3, #8]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f042 0204 	orr.w	r2, r2, #4
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	e00d      	b.n	80024d6 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80024c2:	e008      	b.n	80024d6 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2200      	movs	r2, #0
 80024cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80024d0:	e001      	b.n	80024d6 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80024d2:	2302      	movs	r3, #2
 80024d4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80024d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	50000300 	.word	0x50000300
 80024e4:	50000100 	.word	0x50000100
 80024e8:	08002cc5 	.word	0x08002cc5
 80024ec:	08002d3f 	.word	0x08002d3f
 80024f0:	08002d5b 	.word	0x08002d5b

080024f4 <HAL_ADC_Stop_DMA>:
  *         dedicated MultimodeStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024fc:	2300      	movs	r3, #0
 80024fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002506:	2b01      	cmp	r3, #1
 8002508:	d101      	bne.n	800250e <HAL_ADC_Stop_DMA+0x1a>
 800250a:	2302      	movs	r3, #2
 800250c:	e050      	b.n	80025b0 <HAL_ADC_Stop_DMA+0xbc>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2201      	movs	r2, #1
 8002512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002516:	216c      	movs	r1, #108	; 0x6c
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f000 fd03 	bl	8002f24 <ADC_ConversionStop>
 800251e:	4603      	mov	r3, r0
 8002520:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002522:	7bfb      	ldrb	r3, [r7, #15]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d13e      	bne.n	80025a6 <HAL_ADC_Stop_DMA+0xb2>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68da      	ldr	r2, [r3, #12]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f022 0201 	bic.w	r2, r2, #1
 8002536:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800253c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002540:	2b02      	cmp	r3, #2
 8002542:	d10f      	bne.n	8002564 <HAL_ADC_Stop_DMA+0x70>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002548:	4618      	mov	r0, r3
 800254a:	f000 ff58 	bl	80033fe <HAL_DMA_Abort>
 800254e:	4603      	mov	r3, r0
 8002550:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002552:	7bfb      	ldrb	r3, [r7, #15]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d005      	beq.n	8002564 <HAL_ADC_Stop_DMA+0x70>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f022 0210 	bic.w	r2, r2, #16
 8002572:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to retain a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 8002574:	7bfb      	ldrb	r3, [r7, #15]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d105      	bne.n	8002586 <HAL_ADC_Stop_DMA+0x92>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 fc6c 	bl	8002e58 <ADC_Disable>
 8002580:	4603      	mov	r3, r0
 8002582:	73fb      	strb	r3, [r7, #15]
 8002584:	e002      	b.n	800258c <HAL_ADC_Stop_DMA+0x98>
    }
    else
    {
      ADC_Disable(hadc);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 fc66 	bl	8002e58 <ADC_Disable>
    }
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800258c:	7bfb      	ldrb	r3, [r7, #15]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d109      	bne.n	80025a6 <HAL_ADC_Stop_DMA+0xb2>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002596:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800259a:	f023 0301 	bic.w	r3, r3, #1
 800259e:	f043 0201 	orr.w	r2, r3, #1
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b09b      	sub	sp, #108	; 0x6c
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025c2:	2300      	movs	r3, #0
 80025c4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d101      	bne.n	80025da <HAL_ADC_ConfigChannel+0x22>
 80025d6:	2302      	movs	r3, #2
 80025d8:	e2a4      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x56c>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2201      	movs	r2, #1
 80025de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f003 0304 	and.w	r3, r3, #4
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	f040 8288 	bne.w	8002b02 <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	2b04      	cmp	r3, #4
 80025f8:	d81c      	bhi.n	8002634 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685a      	ldr	r2, [r3, #4]
 8002604:	4613      	mov	r3, r2
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	4413      	add	r3, r2
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	461a      	mov	r2, r3
 800260e:	231f      	movs	r3, #31
 8002610:	4093      	lsls	r3, r2
 8002612:	43db      	mvns	r3, r3
 8002614:	4019      	ands	r1, r3
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	6818      	ldr	r0, [r3, #0]
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685a      	ldr	r2, [r3, #4]
 800261e:	4613      	mov	r3, r2
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	4413      	add	r3, r2
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	fa00 f203 	lsl.w	r2, r0, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	430a      	orrs	r2, r1
 8002630:	631a      	str	r2, [r3, #48]	; 0x30
 8002632:	e063      	b.n	80026fc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	2b09      	cmp	r3, #9
 800263a:	d81e      	bhi.n	800267a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685a      	ldr	r2, [r3, #4]
 8002646:	4613      	mov	r3, r2
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	4413      	add	r3, r2
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	3b1e      	subs	r3, #30
 8002650:	221f      	movs	r2, #31
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	43db      	mvns	r3, r3
 8002658:	4019      	ands	r1, r3
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	6818      	ldr	r0, [r3, #0]
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	4613      	mov	r3, r2
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	4413      	add	r3, r2
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	3b1e      	subs	r3, #30
 800266c:	fa00 f203 	lsl.w	r2, r0, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	430a      	orrs	r2, r1
 8002676:	635a      	str	r2, [r3, #52]	; 0x34
 8002678:	e040      	b.n	80026fc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b0e      	cmp	r3, #14
 8002680:	d81e      	bhi.n	80026c0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685a      	ldr	r2, [r3, #4]
 800268c:	4613      	mov	r3, r2
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	4413      	add	r3, r2
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	3b3c      	subs	r3, #60	; 0x3c
 8002696:	221f      	movs	r2, #31
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	43db      	mvns	r3, r3
 800269e:	4019      	ands	r1, r3
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	6818      	ldr	r0, [r3, #0]
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	4413      	add	r3, r2
 80026ae:	005b      	lsls	r3, r3, #1
 80026b0:	3b3c      	subs	r3, #60	; 0x3c
 80026b2:	fa00 f203 	lsl.w	r2, r0, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	430a      	orrs	r2, r1
 80026bc:	639a      	str	r2, [r3, #56]	; 0x38
 80026be:	e01d      	b.n	80026fc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685a      	ldr	r2, [r3, #4]
 80026ca:	4613      	mov	r3, r2
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	4413      	add	r3, r2
 80026d0:	005b      	lsls	r3, r3, #1
 80026d2:	3b5a      	subs	r3, #90	; 0x5a
 80026d4:	221f      	movs	r2, #31
 80026d6:	fa02 f303 	lsl.w	r3, r2, r3
 80026da:	43db      	mvns	r3, r3
 80026dc:	4019      	ands	r1, r3
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	6818      	ldr	r0, [r3, #0]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685a      	ldr	r2, [r3, #4]
 80026e6:	4613      	mov	r3, r2
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	4413      	add	r3, r2
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	3b5a      	subs	r3, #90	; 0x5a
 80026f0:	fa00 f203 	lsl.w	r2, r0, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	430a      	orrs	r2, r1
 80026fa:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 030c 	and.w	r3, r3, #12
 8002706:	2b00      	cmp	r3, #0
 8002708:	f040 80e5 	bne.w	80028d6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2b09      	cmp	r3, #9
 8002712:	d91c      	bls.n	800274e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6999      	ldr	r1, [r3, #24]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	4613      	mov	r3, r2
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	4413      	add	r3, r2
 8002724:	3b1e      	subs	r3, #30
 8002726:	2207      	movs	r2, #7
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	43db      	mvns	r3, r3
 800272e:	4019      	ands	r1, r3
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	6898      	ldr	r0, [r3, #8]
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	4613      	mov	r3, r2
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	4413      	add	r3, r2
 800273e:	3b1e      	subs	r3, #30
 8002740:	fa00 f203 	lsl.w	r2, r0, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	430a      	orrs	r2, r1
 800274a:	619a      	str	r2, [r3, #24]
 800274c:	e019      	b.n	8002782 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	6959      	ldr	r1, [r3, #20]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	4613      	mov	r3, r2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	4413      	add	r3, r2
 800275e:	2207      	movs	r2, #7
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	43db      	mvns	r3, r3
 8002766:	4019      	ands	r1, r3
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	6898      	ldr	r0, [r3, #8]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	4613      	mov	r3, r2
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	4413      	add	r3, r2
 8002776:	fa00 f203 	lsl.w	r2, r0, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	695a      	ldr	r2, [r3, #20]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	08db      	lsrs	r3, r3, #3
 800278e:	f003 0303 	and.w	r3, r3, #3
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	3b01      	subs	r3, #1
 80027a0:	2b03      	cmp	r3, #3
 80027a2:	d84f      	bhi.n	8002844 <HAL_ADC_ConfigChannel+0x28c>
 80027a4:	a201      	add	r2, pc, #4	; (adr r2, 80027ac <HAL_ADC_ConfigChannel+0x1f4>)
 80027a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027aa:	bf00      	nop
 80027ac:	080027bd 	.word	0x080027bd
 80027b0:	080027df 	.word	0x080027df
 80027b4:	08002801 	.word	0x08002801
 80027b8:	08002823 	.word	0x08002823
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80027c2:	4b94      	ldr	r3, [pc, #592]	; (8002a14 <HAL_ADC_ConfigChannel+0x45c>)
 80027c4:	4013      	ands	r3, r2
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	6812      	ldr	r2, [r2, #0]
 80027ca:	0691      	lsls	r1, r2, #26
 80027cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80027ce:	430a      	orrs	r2, r1
 80027d0:	431a      	orrs	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80027da:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80027dc:	e07e      	b.n	80028dc <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80027e4:	4b8b      	ldr	r3, [pc, #556]	; (8002a14 <HAL_ADC_ConfigChannel+0x45c>)
 80027e6:	4013      	ands	r3, r2
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	6812      	ldr	r2, [r2, #0]
 80027ec:	0691      	lsls	r1, r2, #26
 80027ee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80027f0:	430a      	orrs	r2, r1
 80027f2:	431a      	orrs	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80027fc:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80027fe:	e06d      	b.n	80028dc <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002806:	4b83      	ldr	r3, [pc, #524]	; (8002a14 <HAL_ADC_ConfigChannel+0x45c>)
 8002808:	4013      	ands	r3, r2
 800280a:	683a      	ldr	r2, [r7, #0]
 800280c:	6812      	ldr	r2, [r2, #0]
 800280e:	0691      	lsls	r1, r2, #26
 8002810:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002812:	430a      	orrs	r2, r1
 8002814:	431a      	orrs	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800281e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002820:	e05c      	b.n	80028dc <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002828:	4b7a      	ldr	r3, [pc, #488]	; (8002a14 <HAL_ADC_ConfigChannel+0x45c>)
 800282a:	4013      	ands	r3, r2
 800282c:	683a      	ldr	r2, [r7, #0]
 800282e:	6812      	ldr	r2, [r2, #0]
 8002830:	0691      	lsls	r1, r2, #26
 8002832:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002834:	430a      	orrs	r2, r1
 8002836:	431a      	orrs	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002840:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002842:	e04b      	b.n	80028dc <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800284a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	069b      	lsls	r3, r3, #26
 8002854:	429a      	cmp	r2, r3
 8002856:	d107      	bne.n	8002868 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002866:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800286e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	069b      	lsls	r3, r3, #26
 8002878:	429a      	cmp	r2, r3
 800287a:	d107      	bne.n	800288c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800288a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002892:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	069b      	lsls	r3, r3, #26
 800289c:	429a      	cmp	r2, r3
 800289e:	d107      	bne.n	80028b0 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80028ae:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028b6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	069b      	lsls	r3, r3, #26
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d10a      	bne.n	80028da <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80028d2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80028d4:	e001      	b.n	80028da <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80028d6:	bf00      	nop
 80028d8:	e000      	b.n	80028dc <HAL_ADC_ConfigChannel+0x324>
      break;
 80028da:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d108      	bne.n	80028fc <HAL_ADC_ConfigChannel+0x344>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d101      	bne.n	80028fc <HAL_ADC_ConfigChannel+0x344>
 80028f8:	2301      	movs	r3, #1
 80028fa:	e000      	b.n	80028fe <HAL_ADC_ConfigChannel+0x346>
 80028fc:	2300      	movs	r3, #0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	f040 810a 	bne.w	8002b18 <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d00f      	beq.n	800292c <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2201      	movs	r2, #1
 800291a:	fa02 f303 	lsl.w	r3, r2, r3
 800291e:	43da      	mvns	r2, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	400a      	ands	r2, r1
 8002926:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800292a:	e049      	b.n	80029c0 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2201      	movs	r2, #1
 800293a:	409a      	lsls	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2b09      	cmp	r3, #9
 800294c:	d91c      	bls.n	8002988 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6999      	ldr	r1, [r3, #24]
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4613      	mov	r3, r2
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	4413      	add	r3, r2
 800295e:	3b1b      	subs	r3, #27
 8002960:	2207      	movs	r2, #7
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	43db      	mvns	r3, r3
 8002968:	4019      	ands	r1, r3
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	6898      	ldr	r0, [r3, #8]
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	4613      	mov	r3, r2
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	4413      	add	r3, r2
 8002978:	3b1b      	subs	r3, #27
 800297a:	fa00 f203 	lsl.w	r2, r0, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	619a      	str	r2, [r3, #24]
 8002986:	e01b      	b.n	80029c0 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	6959      	ldr	r1, [r3, #20]
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	1c5a      	adds	r2, r3, #1
 8002994:	4613      	mov	r3, r2
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	4413      	add	r3, r2
 800299a:	2207      	movs	r2, #7
 800299c:	fa02 f303 	lsl.w	r3, r2, r3
 80029a0:	43db      	mvns	r3, r3
 80029a2:	4019      	ands	r1, r3
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	6898      	ldr	r0, [r3, #8]
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	1c5a      	adds	r2, r3, #1
 80029ae:	4613      	mov	r3, r2
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	4413      	add	r3, r2
 80029b4:	fa00 f203 	lsl.w	r2, r0, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	430a      	orrs	r2, r1
 80029be:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029c0:	4b15      	ldr	r3, [pc, #84]	; (8002a18 <HAL_ADC_ConfigChannel+0x460>)
 80029c2:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2b10      	cmp	r3, #16
 80029ca:	d105      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80029cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d015      	beq.n	8002a04 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80029dc:	2b11      	cmp	r3, #17
 80029de:	d105      	bne.n	80029ec <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80029e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d00b      	beq.n	8002a04 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80029f0:	2b12      	cmp	r3, #18
 80029f2:	f040 8091 	bne.w	8002b18 <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80029f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f040 808a 	bne.w	8002b18 <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a0c:	d108      	bne.n	8002a20 <HAL_ADC_ConfigChannel+0x468>
 8002a0e:	4b03      	ldr	r3, [pc, #12]	; (8002a1c <HAL_ADC_ConfigChannel+0x464>)
 8002a10:	60fb      	str	r3, [r7, #12]
 8002a12:	e008      	b.n	8002a26 <HAL_ADC_ConfigChannel+0x46e>
 8002a14:	83fff000 	.word	0x83fff000
 8002a18:	50000300 	.word	0x50000300
 8002a1c:	50000100 	.word	0x50000100
 8002a20:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002a24:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f003 0303 	and.w	r3, r3, #3
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d108      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x48e>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d101      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x48e>
 8002a42:	2301      	movs	r3, #1
 8002a44:	e000      	b.n	8002a48 <HAL_ADC_ConfigChannel+0x490>
 8002a46:	2300      	movs	r3, #0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d150      	bne.n	8002aee <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002a4c:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d010      	beq.n	8002a74 <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f003 0303 	and.w	r3, r3, #3
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d107      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x4b6>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d101      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x4b6>
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e000      	b.n	8002a70 <HAL_ADC_ConfigChannel+0x4b8>
 8002a6e:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d13c      	bne.n	8002aee <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2b10      	cmp	r3, #16
 8002a7a:	d11d      	bne.n	8002ab8 <HAL_ADC_ConfigChannel+0x500>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a84:	d118      	bne.n	8002ab8 <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002a86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002a8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a90:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a92:	4b27      	ldr	r3, [pc, #156]	; (8002b30 <HAL_ADC_ConfigChannel+0x578>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a27      	ldr	r2, [pc, #156]	; (8002b34 <HAL_ADC_ConfigChannel+0x57c>)
 8002a98:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9c:	0c9a      	lsrs	r2, r3, #18
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	4413      	add	r3, r2
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002aa8:	e002      	b.n	8002ab0 <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	3b01      	subs	r3, #1
 8002aae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f9      	bne.n	8002aaa <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ab6:	e02e      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2b11      	cmp	r3, #17
 8002abe:	d10b      	bne.n	8002ad8 <HAL_ADC_ConfigChannel+0x520>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ac8:	d106      	bne.n	8002ad8 <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002aca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002ad2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ad4:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ad6:	e01e      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2b12      	cmp	r3, #18
 8002ade:	d11a      	bne.n	8002b16 <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002ae0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002ae8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002aea:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002aec:	e013      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	f043 0220 	orr.w	r2, r3, #32
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002b00:	e00a      	b.n	8002b18 <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b06:	f043 0220 	orr.w	r2, r3, #32
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002b14:	e000      	b.n	8002b18 <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b16:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002b20:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	376c      	adds	r7, #108	; 0x6c
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr
 8002b30:	20000008 	.word	0x20000008
 8002b34:	431bde83 	.word	0x431bde83

08002b38 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b099      	sub	sp, #100	; 0x64
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b42:	2300      	movs	r3, #0
 8002b44:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b50:	d102      	bne.n	8002b58 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002b52:	4b5a      	ldr	r3, [pc, #360]	; (8002cbc <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002b54:	60bb      	str	r3, [r7, #8]
 8002b56:	e002      	b.n	8002b5e <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002b58:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b5c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d101      	bne.n	8002b68 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e0a2      	b.n	8002cae <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d101      	bne.n	8002b76 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002b72:	2302      	movs	r3, #2
 8002b74:	e09b      	b.n	8002cae <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f003 0304 	and.w	r3, r3, #4
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d17f      	bne.n	8002c8c <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f003 0304 	and.w	r3, r3, #4
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d179      	bne.n	8002c8c <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b98:	4b49      	ldr	r3, [pc, #292]	; (8002cc0 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8002b9a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d040      	beq.n	8002c26 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002ba4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	6859      	ldr	r1, [r3, #4]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002bb6:	035b      	lsls	r3, r3, #13
 8002bb8:	430b      	orrs	r3, r1
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bbe:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 0303 	and.w	r3, r3, #3
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d108      	bne.n	8002be0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0301 	and.w	r3, r3, #1
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d101      	bne.n	8002be0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e000      	b.n	8002be2 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002be0:	2300      	movs	r3, #0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d15c      	bne.n	8002ca0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d107      	bne.n	8002c02 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d101      	bne.n	8002c02 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e000      	b.n	8002c04 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8002c02:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d14b      	bne.n	8002ca0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002c08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002c10:	f023 030f 	bic.w	r3, r3, #15
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	6811      	ldr	r1, [r2, #0]
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	6892      	ldr	r2, [r2, #8]
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	431a      	orrs	r2, r3
 8002c20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c22:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c24:	e03c      	b.n	8002ca0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002c26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c30:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f003 0303 	and.w	r3, r3, #3
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d108      	bne.n	8002c52 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d101      	bne.n	8002c52 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e000      	b.n	8002c54 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002c52:	2300      	movs	r3, #0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d123      	bne.n	8002ca0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f003 0303 	and.w	r3, r3, #3
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d107      	bne.n	8002c74 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0301 	and.w	r3, r3, #1
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d101      	bne.n	8002c74 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002c70:	2301      	movs	r3, #1
 8002c72:	e000      	b.n	8002c76 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002c74:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d112      	bne.n	8002ca0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002c7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002c82:	f023 030f 	bic.w	r3, r3, #15
 8002c86:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c88:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c8a:	e009      	b.n	8002ca0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c90:	f043 0220 	orr.w	r2, r3, #32
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002c9e:	e000      	b.n	8002ca2 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ca0:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002caa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3764      	adds	r7, #100	; 0x64
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	50000100 	.word	0x50000100
 8002cc0:	50000300 	.word	0x50000300

08002cc4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d126      	bne.n	8002d2c <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d115      	bne.n	8002d24 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d111      	bne.n	8002d24 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d04:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d105      	bne.n	8002d24 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1c:	f043 0201 	orr.w	r2, r3, #1
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002d24:	68f8      	ldr	r0, [r7, #12]
 8002d26:	f7ff f95b 	bl	8001fe0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002d2a:	e004      	b.n	8002d36 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	4798      	blx	r3
}
 8002d36:	bf00      	nop
 8002d38:	3710      	adds	r7, #16
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b084      	sub	sp, #16
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	f7ff f951 	bl	8001ff4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002d52:	bf00      	nop
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b084      	sub	sp, #16
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d66:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d78:	f043 0204 	orr.w	r2, r3, #4
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002d80:	68f8      	ldr	r0, [r7, #12]
 8002d82:	f7ff f941 	bl	8002008 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d86:	bf00      	nop
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
	...

08002d90 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 0303 	and.w	r3, r3, #3
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d108      	bne.n	8002dbc <ADC_Enable+0x2c>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d101      	bne.n	8002dbc <ADC_Enable+0x2c>
 8002db8:	2301      	movs	r3, #1
 8002dba:	e000      	b.n	8002dbe <ADC_Enable+0x2e>
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d143      	bne.n	8002e4a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	4b22      	ldr	r3, [pc, #136]	; (8002e54 <ADC_Enable+0xc4>)
 8002dca:	4013      	ands	r3, r2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00d      	beq.n	8002dec <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd4:	f043 0210 	orr.w	r2, r3, #16
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de0:	f043 0201 	orr.w	r2, r3, #1
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e02f      	b.n	8002e4c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f042 0201 	orr.w	r2, r2, #1
 8002dfa:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002dfc:	f7ff f8c0 	bl	8001f80 <HAL_GetTick>
 8002e00:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002e02:	e01b      	b.n	8002e3c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e04:	f7ff f8bc 	bl	8001f80 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d914      	bls.n	8002e3c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0301 	and.w	r3, r3, #1
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d00d      	beq.n	8002e3c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	f043 0210 	orr.w	r2, r3, #16
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e30:	f043 0201 	orr.w	r2, r3, #1
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e007      	b.n	8002e4c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d1dc      	bne.n	8002e04 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e4a:	2300      	movs	r3, #0
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3710      	adds	r7, #16
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	8000003f 	.word	0x8000003f

08002e58 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e60:	2300      	movs	r3, #0
 8002e62:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 0303 	and.w	r3, r3, #3
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d108      	bne.n	8002e84 <ADC_Disable+0x2c>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0301 	and.w	r3, r3, #1
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d101      	bne.n	8002e84 <ADC_Disable+0x2c>
 8002e80:	2301      	movs	r3, #1
 8002e82:	e000      	b.n	8002e86 <ADC_Disable+0x2e>
 8002e84:	2300      	movs	r3, #0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d047      	beq.n	8002f1a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f003 030d 	and.w	r3, r3, #13
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d10f      	bne.n	8002eb8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	689a      	ldr	r2, [r3, #8]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 0202 	orr.w	r2, r2, #2
 8002ea6:	609a      	str	r2, [r3, #8]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2203      	movs	r2, #3
 8002eae:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002eb0:	f7ff f866 	bl	8001f80 <HAL_GetTick>
 8002eb4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002eb6:	e029      	b.n	8002f0c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebc:	f043 0210 	orr.w	r2, r3, #16
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec8:	f043 0201 	orr.w	r2, r3, #1
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e023      	b.n	8002f1c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ed4:	f7ff f854 	bl	8001f80 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d914      	bls.n	8002f0c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d10d      	bne.n	8002f0c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef4:	f043 0210 	orr.w	r2, r3, #16
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f00:	f043 0201 	orr.w	r2, r3, #1
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e007      	b.n	8002f1c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d0dc      	beq.n	8002ed4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3710      	adds	r7, #16
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b086      	sub	sp, #24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002f32:	2300      	movs	r3, #0
 8002f34:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002f36:	2300      	movs	r3, #0
 8002f38:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f003 030c 	and.w	r3, r3, #12
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f000 809b 	beq.w	8003080 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002f58:	d12a      	bne.n	8002fb0 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d126      	bne.n	8002fb0 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d122      	bne.n	8002fb0 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8002f6a:	230c      	movs	r3, #12
 8002f6c:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002f6e:	e014      	b.n	8002f9a <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	4a46      	ldr	r2, [pc, #280]	; (800308c <ADC_ConversionStop+0x168>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d90d      	bls.n	8002f94 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7c:	f043 0210 	orr.w	r2, r3, #16
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f88:	f043 0201 	orr.w	r2, r3, #1
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e076      	b.n	8003082 <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	3301      	adds	r3, #1
 8002f98:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fa4:	2b40      	cmp	r3, #64	; 0x40
 8002fa6:	d1e3      	bne.n	8002f70 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2240      	movs	r2, #64	; 0x40
 8002fae:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	2b60      	cmp	r3, #96	; 0x60
 8002fb4:	d015      	beq.n	8002fe2 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f003 0304 	and.w	r3, r3, #4
 8002fc0:	2b04      	cmp	r3, #4
 8002fc2:	d10e      	bne.n	8002fe2 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d107      	bne.n	8002fe2 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f042 0210 	orr.w	r2, r2, #16
 8002fe0:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	2b0c      	cmp	r3, #12
 8002fe6:	d015      	beq.n	8003014 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b08      	cmp	r3, #8
 8002ff4:	d10e      	bne.n	8003014 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8003000:	2b00      	cmp	r3, #0
 8003002:	d107      	bne.n	8003014 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689a      	ldr	r2, [r3, #8]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f042 0220 	orr.w	r2, r2, #32
 8003012:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	2b60      	cmp	r3, #96	; 0x60
 8003018:	d005      	beq.n	8003026 <ADC_ConversionStop+0x102>
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	2b6c      	cmp	r3, #108	; 0x6c
 800301e:	d105      	bne.n	800302c <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003020:	230c      	movs	r3, #12
 8003022:	617b      	str	r3, [r7, #20]
        break;
 8003024:	e005      	b.n	8003032 <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003026:	2308      	movs	r3, #8
 8003028:	617b      	str	r3, [r7, #20]
        break;
 800302a:	e002      	b.n	8003032 <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800302c:	2304      	movs	r3, #4
 800302e:	617b      	str	r3, [r7, #20]
        break;
 8003030:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003032:	f7fe ffa5 	bl	8001f80 <HAL_GetTick>
 8003036:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003038:	e01b      	b.n	8003072 <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800303a:	f7fe ffa1 	bl	8001f80 <HAL_GetTick>
 800303e:	4602      	mov	r2, r0
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	2b0b      	cmp	r3, #11
 8003046:	d914      	bls.n	8003072 <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	689a      	ldr	r2, [r3, #8]
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	4013      	ands	r3, r2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d00d      	beq.n	8003072 <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305a:	f043 0210 	orr.w	r2, r3, #16
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003066:	f043 0201 	orr.w	r2, r3, #1
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e007      	b.n	8003082 <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689a      	ldr	r2, [r3, #8]
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	4013      	ands	r3, r2
 800307c:	2b00      	cmp	r3, #0
 800307e:	d1dc      	bne.n	800303a <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3718      	adds	r7, #24
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	000993ff 	.word	0x000993ff

08003090 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003090:	b480      	push	{r7}
 8003092:	b085      	sub	sp, #20
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f003 0307 	and.w	r3, r3, #7
 800309e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030a0:	4b0c      	ldr	r3, [pc, #48]	; (80030d4 <__NVIC_SetPriorityGrouping+0x44>)
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030ac:	4013      	ands	r3, r2
 80030ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030c2:	4a04      	ldr	r2, [pc, #16]	; (80030d4 <__NVIC_SetPriorityGrouping+0x44>)
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	60d3      	str	r3, [r2, #12]
}
 80030c8:	bf00      	nop
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	e000ed00 	.word	0xe000ed00

080030d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030dc:	4b04      	ldr	r3, [pc, #16]	; (80030f0 <__NVIC_GetPriorityGrouping+0x18>)
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	0a1b      	lsrs	r3, r3, #8
 80030e2:	f003 0307 	and.w	r3, r3, #7
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	e000ed00 	.word	0xe000ed00

080030f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003102:	2b00      	cmp	r3, #0
 8003104:	db0b      	blt.n	800311e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003106:	79fb      	ldrb	r3, [r7, #7]
 8003108:	f003 021f 	and.w	r2, r3, #31
 800310c:	4907      	ldr	r1, [pc, #28]	; (800312c <__NVIC_EnableIRQ+0x38>)
 800310e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003112:	095b      	lsrs	r3, r3, #5
 8003114:	2001      	movs	r0, #1
 8003116:	fa00 f202 	lsl.w	r2, r0, r2
 800311a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	e000e100 	.word	0xe000e100

08003130 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	4603      	mov	r3, r0
 8003138:	6039      	str	r1, [r7, #0]
 800313a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800313c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003140:	2b00      	cmp	r3, #0
 8003142:	db0a      	blt.n	800315a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	b2da      	uxtb	r2, r3
 8003148:	490c      	ldr	r1, [pc, #48]	; (800317c <__NVIC_SetPriority+0x4c>)
 800314a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800314e:	0112      	lsls	r2, r2, #4
 8003150:	b2d2      	uxtb	r2, r2
 8003152:	440b      	add	r3, r1
 8003154:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003158:	e00a      	b.n	8003170 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	b2da      	uxtb	r2, r3
 800315e:	4908      	ldr	r1, [pc, #32]	; (8003180 <__NVIC_SetPriority+0x50>)
 8003160:	79fb      	ldrb	r3, [r7, #7]
 8003162:	f003 030f 	and.w	r3, r3, #15
 8003166:	3b04      	subs	r3, #4
 8003168:	0112      	lsls	r2, r2, #4
 800316a:	b2d2      	uxtb	r2, r2
 800316c:	440b      	add	r3, r1
 800316e:	761a      	strb	r2, [r3, #24]
}
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr
 800317c:	e000e100 	.word	0xe000e100
 8003180:	e000ed00 	.word	0xe000ed00

08003184 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003184:	b480      	push	{r7}
 8003186:	b089      	sub	sp, #36	; 0x24
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	f1c3 0307 	rsb	r3, r3, #7
 800319e:	2b04      	cmp	r3, #4
 80031a0:	bf28      	it	cs
 80031a2:	2304      	movcs	r3, #4
 80031a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	3304      	adds	r3, #4
 80031aa:	2b06      	cmp	r3, #6
 80031ac:	d902      	bls.n	80031b4 <NVIC_EncodePriority+0x30>
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	3b03      	subs	r3, #3
 80031b2:	e000      	b.n	80031b6 <NVIC_EncodePriority+0x32>
 80031b4:	2300      	movs	r3, #0
 80031b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b8:	f04f 32ff 	mov.w	r2, #4294967295
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	43da      	mvns	r2, r3
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	401a      	ands	r2, r3
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031cc:	f04f 31ff 	mov.w	r1, #4294967295
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	fa01 f303 	lsl.w	r3, r1, r3
 80031d6:	43d9      	mvns	r1, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031dc:	4313      	orrs	r3, r2
         );
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3724      	adds	r7, #36	; 0x24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
	...

080031ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3b01      	subs	r3, #1
 80031f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031fc:	d301      	bcc.n	8003202 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031fe:	2301      	movs	r3, #1
 8003200:	e00f      	b.n	8003222 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003202:	4a0a      	ldr	r2, [pc, #40]	; (800322c <SysTick_Config+0x40>)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	3b01      	subs	r3, #1
 8003208:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800320a:	210f      	movs	r1, #15
 800320c:	f04f 30ff 	mov.w	r0, #4294967295
 8003210:	f7ff ff8e 	bl	8003130 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003214:	4b05      	ldr	r3, [pc, #20]	; (800322c <SysTick_Config+0x40>)
 8003216:	2200      	movs	r2, #0
 8003218:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800321a:	4b04      	ldr	r3, [pc, #16]	; (800322c <SysTick_Config+0x40>)
 800321c:	2207      	movs	r2, #7
 800321e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	e000e010 	.word	0xe000e010

08003230 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f7ff ff29 	bl	8003090 <__NVIC_SetPriorityGrouping>
}
 800323e:	bf00      	nop
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}

08003246 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003246:	b580      	push	{r7, lr}
 8003248:	b086      	sub	sp, #24
 800324a:	af00      	add	r7, sp, #0
 800324c:	4603      	mov	r3, r0
 800324e:	60b9      	str	r1, [r7, #8]
 8003250:	607a      	str	r2, [r7, #4]
 8003252:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003254:	2300      	movs	r3, #0
 8003256:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003258:	f7ff ff3e 	bl	80030d8 <__NVIC_GetPriorityGrouping>
 800325c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	68b9      	ldr	r1, [r7, #8]
 8003262:	6978      	ldr	r0, [r7, #20]
 8003264:	f7ff ff8e 	bl	8003184 <NVIC_EncodePriority>
 8003268:	4602      	mov	r2, r0
 800326a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800326e:	4611      	mov	r1, r2
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff ff5d 	bl	8003130 <__NVIC_SetPriority>
}
 8003276:	bf00      	nop
 8003278:	3718      	adds	r7, #24
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b082      	sub	sp, #8
 8003282:	af00      	add	r7, sp, #0
 8003284:	4603      	mov	r3, r0
 8003286:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328c:	4618      	mov	r0, r3
 800328e:	f7ff ff31 	bl	80030f4 <__NVIC_EnableIRQ>
}
 8003292:	bf00      	nop
 8003294:	3708      	adds	r7, #8
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}

0800329a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800329a:	b580      	push	{r7, lr}
 800329c:	b082      	sub	sp, #8
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f7ff ffa2 	bl	80031ec <SysTick_Config>
 80032a8:	4603      	mov	r3, r0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3708      	adds	r7, #8
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80032b2:	b580      	push	{r7, lr}
 80032b4:	b084      	sub	sp, #16
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032ba:	2300      	movs	r3, #0
 80032bc:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d101      	bne.n	80032c8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e037      	b.n	8003338 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2202      	movs	r2, #2
 80032cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80032de:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80032e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80032ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003304:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800330c:	68fa      	ldr	r2, [r7, #12]
 800330e:	4313      	orrs	r3, r2
 8003310:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68fa      	ldr	r2, [r7, #12]
 8003318:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 f97a 	bl	8003614 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003336:	2300      	movs	r3, #0
}  
 8003338:	4618      	mov	r0, r3
 800333a:	3710      	adds	r7, #16
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
 800334c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800334e:	2300      	movs	r3, #0
 8003350:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003358:	2b01      	cmp	r3, #1
 800335a:	d101      	bne.n	8003360 <HAL_DMA_Start_IT+0x20>
 800335c:	2302      	movs	r3, #2
 800335e:	e04a      	b.n	80033f6 <HAL_DMA_Start_IT+0xb6>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800336e:	2b01      	cmp	r3, #1
 8003370:	d13a      	bne.n	80033e8 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2202      	movs	r2, #2
 8003376:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2200      	movs	r2, #0
 800337e:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f022 0201 	bic.w	r2, r2, #1
 800338e:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	68b9      	ldr	r1, [r7, #8]
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	f000 f90d 	bl	80035b6 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d008      	beq.n	80033b6 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 020e 	orr.w	r2, r2, #14
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	e00f      	b.n	80033d6 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f042 020a 	orr.w	r2, r2, #10
 80033c4:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0204 	bic.w	r2, r2, #4
 80033d4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f042 0201 	orr.w	r2, r2, #1
 80033e4:	601a      	str	r2, [r3, #0]
 80033e6:	e005      	b.n	80033f4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80033f0:	2302      	movs	r3, #2
 80033f2:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80033f4:	7dfb      	ldrb	r3, [r7, #23]
} 
 80033f6:	4618      	mov	r0, r3
 80033f8:	3718      	adds	r7, #24
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033fe:	b480      	push	{r7}
 8003400:	b083      	sub	sp, #12
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800340c:	2b02      	cmp	r3, #2
 800340e:	d008      	beq.n	8003422 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2204      	movs	r2, #4
 8003414:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e020      	b.n	8003464 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f022 020e 	bic.w	r2, r2, #14
 8003430:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 0201 	bic.w	r2, r2, #1
 8003440:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800344a:	2101      	movs	r1, #1
 800344c:	fa01 f202 	lsl.w	r2, r1, r2
 8003450:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2201      	movs	r2, #1
 8003456:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348c:	2204      	movs	r2, #4
 800348e:	409a      	lsls	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	4013      	ands	r3, r2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d024      	beq.n	80034e2 <HAL_DMA_IRQHandler+0x72>
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	f003 0304 	and.w	r3, r3, #4
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d01f      	beq.n	80034e2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0320 	and.w	r3, r3, #32
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d107      	bne.n	80034c0 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0204 	bic.w	r2, r2, #4
 80034be:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034c8:	2104      	movs	r1, #4
 80034ca:	fa01 f202 	lsl.w	r2, r1, r2
 80034ce:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d06a      	beq.n	80035ae <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80034e0:	e065      	b.n	80035ae <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	2202      	movs	r2, #2
 80034e8:	409a      	lsls	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	4013      	ands	r3, r2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d02c      	beq.n	800354c <HAL_DMA_IRQHandler+0xdc>
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d027      	beq.n	800354c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0320 	and.w	r3, r3, #32
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10b      	bne.n	8003522 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f022 020a 	bic.w	r2, r2, #10
 8003518:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2201      	movs	r2, #1
 800351e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800352a:	2102      	movs	r1, #2
 800352c:	fa01 f202 	lsl.w	r2, r1, r2
 8003530:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800353e:	2b00      	cmp	r3, #0
 8003540:	d035      	beq.n	80035ae <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800354a:	e030      	b.n	80035ae <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003550:	2208      	movs	r2, #8
 8003552:	409a      	lsls	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	4013      	ands	r3, r2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d028      	beq.n	80035ae <HAL_DMA_IRQHandler+0x13e>
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	f003 0308 	and.w	r3, r3, #8
 8003562:	2b00      	cmp	r3, #0
 8003564:	d023      	beq.n	80035ae <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 020e 	bic.w	r2, r2, #14
 8003574:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800357e:	2101      	movs	r1, #1
 8003580:	fa01 f202 	lsl.w	r2, r1, r2
 8003584:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2201      	movs	r2, #1
 800358a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d004      	beq.n	80035ae <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	4798      	blx	r3
    }
  }
}  
 80035ac:	e7ff      	b.n	80035ae <HAL_DMA_IRQHandler+0x13e>
 80035ae:	bf00      	nop
 80035b0:	3710      	adds	r7, #16
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035b6:	b480      	push	{r7}
 80035b8:	b085      	sub	sp, #20
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	60f8      	str	r0, [r7, #12]
 80035be:	60b9      	str	r1, [r7, #8]
 80035c0:	607a      	str	r2, [r7, #4]
 80035c2:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035cc:	2101      	movs	r1, #1
 80035ce:	fa01 f202 	lsl.w	r2, r1, r2
 80035d2:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	2b10      	cmp	r3, #16
 80035e2:	d108      	bne.n	80035f6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	68ba      	ldr	r2, [r7, #8]
 80035f2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80035f4:	e007      	b.n	8003606 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68ba      	ldr	r2, [r7, #8]
 80035fc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	60da      	str	r2, [r3, #12]
}
 8003606:	bf00      	nop
 8003608:	3714      	adds	r7, #20
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
	...

08003614 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	461a      	mov	r2, r3
 8003622:	4b09      	ldr	r3, [pc, #36]	; (8003648 <DMA_CalcBaseAndBitshift+0x34>)
 8003624:	4413      	add	r3, r2
 8003626:	4a09      	ldr	r2, [pc, #36]	; (800364c <DMA_CalcBaseAndBitshift+0x38>)
 8003628:	fba2 2303 	umull	r2, r3, r2, r3
 800362c:	091b      	lsrs	r3, r3, #4
 800362e:	009a      	lsls	r2, r3, #2
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a06      	ldr	r2, [pc, #24]	; (8003650 <DMA_CalcBaseAndBitshift+0x3c>)
 8003638:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800363a:	bf00      	nop
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	bffdfff8 	.word	0xbffdfff8
 800364c:	cccccccd 	.word	0xcccccccd
 8003650:	40020000 	.word	0x40020000

08003654 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003654:	b480      	push	{r7}
 8003656:	b087      	sub	sp, #28
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800365e:	2300      	movs	r3, #0
 8003660:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003662:	e14e      	b.n	8003902 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	2101      	movs	r1, #1
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	fa01 f303 	lsl.w	r3, r1, r3
 8003670:	4013      	ands	r3, r2
 8003672:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2b00      	cmp	r3, #0
 8003678:	f000 8140 	beq.w	80038fc <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f003 0303 	and.w	r3, r3, #3
 8003684:	2b01      	cmp	r3, #1
 8003686:	d005      	beq.n	8003694 <HAL_GPIO_Init+0x40>
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f003 0303 	and.w	r3, r3, #3
 8003690:	2b02      	cmp	r3, #2
 8003692:	d130      	bne.n	80036f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	2203      	movs	r2, #3
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	43db      	mvns	r3, r3
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	4013      	ands	r3, r2
 80036aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	68da      	ldr	r2, [r3, #12]
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	fa02 f303 	lsl.w	r3, r2, r3
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036ca:	2201      	movs	r2, #1
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	43db      	mvns	r3, r3
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	4013      	ands	r3, r2
 80036d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	091b      	lsrs	r3, r3, #4
 80036e0:	f003 0201 	and.w	r2, r3, #1
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f003 0303 	and.w	r3, r3, #3
 80036fe:	2b03      	cmp	r3, #3
 8003700:	d017      	beq.n	8003732 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	2203      	movs	r2, #3
 800370e:	fa02 f303 	lsl.w	r3, r2, r3
 8003712:	43db      	mvns	r3, r3
 8003714:	693a      	ldr	r2, [r7, #16]
 8003716:	4013      	ands	r3, r2
 8003718:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	689a      	ldr	r2, [r3, #8]
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	fa02 f303 	lsl.w	r3, r2, r3
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	4313      	orrs	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f003 0303 	and.w	r3, r3, #3
 800373a:	2b02      	cmp	r3, #2
 800373c:	d123      	bne.n	8003786 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	08da      	lsrs	r2, r3, #3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	3208      	adds	r2, #8
 8003746:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800374a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	f003 0307 	and.w	r3, r3, #7
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	220f      	movs	r2, #15
 8003756:	fa02 f303 	lsl.w	r3, r2, r3
 800375a:	43db      	mvns	r3, r3
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	4013      	ands	r3, r2
 8003760:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	691a      	ldr	r2, [r3, #16]
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	f003 0307 	and.w	r3, r3, #7
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	4313      	orrs	r3, r2
 8003776:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	08da      	lsrs	r2, r3, #3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	3208      	adds	r2, #8
 8003780:	6939      	ldr	r1, [r7, #16]
 8003782:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	005b      	lsls	r3, r3, #1
 8003790:	2203      	movs	r2, #3
 8003792:	fa02 f303 	lsl.w	r3, r2, r3
 8003796:	43db      	mvns	r3, r3
 8003798:	693a      	ldr	r2, [r7, #16]
 800379a:	4013      	ands	r3, r2
 800379c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f003 0203 	and.w	r2, r3, #3
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	fa02 f303 	lsl.w	r3, r2, r3
 80037ae:	693a      	ldr	r2, [r7, #16]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f000 809a 	beq.w	80038fc <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037c8:	4b55      	ldr	r3, [pc, #340]	; (8003920 <HAL_GPIO_Init+0x2cc>)
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	4a54      	ldr	r2, [pc, #336]	; (8003920 <HAL_GPIO_Init+0x2cc>)
 80037ce:	f043 0301 	orr.w	r3, r3, #1
 80037d2:	6193      	str	r3, [r2, #24]
 80037d4:	4b52      	ldr	r3, [pc, #328]	; (8003920 <HAL_GPIO_Init+0x2cc>)
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	60bb      	str	r3, [r7, #8]
 80037de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80037e0:	4a50      	ldr	r2, [pc, #320]	; (8003924 <HAL_GPIO_Init+0x2d0>)
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	089b      	lsrs	r3, r3, #2
 80037e6:	3302      	adds	r3, #2
 80037e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	f003 0303 	and.w	r3, r3, #3
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	220f      	movs	r2, #15
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	43db      	mvns	r3, r3
 80037fe:	693a      	ldr	r2, [r7, #16]
 8003800:	4013      	ands	r3, r2
 8003802:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800380a:	d013      	beq.n	8003834 <HAL_GPIO_Init+0x1e0>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a46      	ldr	r2, [pc, #280]	; (8003928 <HAL_GPIO_Init+0x2d4>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d00d      	beq.n	8003830 <HAL_GPIO_Init+0x1dc>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a45      	ldr	r2, [pc, #276]	; (800392c <HAL_GPIO_Init+0x2d8>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d007      	beq.n	800382c <HAL_GPIO_Init+0x1d8>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	4a44      	ldr	r2, [pc, #272]	; (8003930 <HAL_GPIO_Init+0x2dc>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d101      	bne.n	8003828 <HAL_GPIO_Init+0x1d4>
 8003824:	2303      	movs	r3, #3
 8003826:	e006      	b.n	8003836 <HAL_GPIO_Init+0x1e2>
 8003828:	2305      	movs	r3, #5
 800382a:	e004      	b.n	8003836 <HAL_GPIO_Init+0x1e2>
 800382c:	2302      	movs	r3, #2
 800382e:	e002      	b.n	8003836 <HAL_GPIO_Init+0x1e2>
 8003830:	2301      	movs	r3, #1
 8003832:	e000      	b.n	8003836 <HAL_GPIO_Init+0x1e2>
 8003834:	2300      	movs	r3, #0
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	f002 0203 	and.w	r2, r2, #3
 800383c:	0092      	lsls	r2, r2, #2
 800383e:	4093      	lsls	r3, r2
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	4313      	orrs	r3, r2
 8003844:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003846:	4937      	ldr	r1, [pc, #220]	; (8003924 <HAL_GPIO_Init+0x2d0>)
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	089b      	lsrs	r3, r3, #2
 800384c:	3302      	adds	r3, #2
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003854:	4b37      	ldr	r3, [pc, #220]	; (8003934 <HAL_GPIO_Init+0x2e0>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	43db      	mvns	r3, r3
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	4013      	ands	r3, r2
 8003862:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d003      	beq.n	8003878 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	4313      	orrs	r3, r2
 8003876:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003878:	4a2e      	ldr	r2, [pc, #184]	; (8003934 <HAL_GPIO_Init+0x2e0>)
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800387e:	4b2d      	ldr	r3, [pc, #180]	; (8003934 <HAL_GPIO_Init+0x2e0>)
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	43db      	mvns	r3, r3
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	4013      	ands	r3, r2
 800388c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d003      	beq.n	80038a2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800389a:	693a      	ldr	r2, [r7, #16]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	4313      	orrs	r3, r2
 80038a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80038a2:	4a24      	ldr	r2, [pc, #144]	; (8003934 <HAL_GPIO_Init+0x2e0>)
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038a8:	4b22      	ldr	r3, [pc, #136]	; (8003934 <HAL_GPIO_Init+0x2e0>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	43db      	mvns	r3, r3
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	4013      	ands	r3, r2
 80038b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d003      	beq.n	80038cc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80038c4:	693a      	ldr	r2, [r7, #16]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80038cc:	4a19      	ldr	r2, [pc, #100]	; (8003934 <HAL_GPIO_Init+0x2e0>)
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038d2:	4b18      	ldr	r3, [pc, #96]	; (8003934 <HAL_GPIO_Init+0x2e0>)
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	43db      	mvns	r3, r3
 80038dc:	693a      	ldr	r2, [r7, #16]
 80038de:	4013      	ands	r3, r2
 80038e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d003      	beq.n	80038f6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80038f6:	4a0f      	ldr	r2, [pc, #60]	; (8003934 <HAL_GPIO_Init+0x2e0>)
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	3301      	adds	r3, #1
 8003900:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	fa22 f303 	lsr.w	r3, r2, r3
 800390c:	2b00      	cmp	r3, #0
 800390e:	f47f aea9 	bne.w	8003664 <HAL_GPIO_Init+0x10>
  }
}
 8003912:	bf00      	nop
 8003914:	bf00      	nop
 8003916:	371c      	adds	r7, #28
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr
 8003920:	40021000 	.word	0x40021000
 8003924:	40010000 	.word	0x40010000
 8003928:	48000400 	.word	0x48000400
 800392c:	48000800 	.word	0x48000800
 8003930:	48000c00 	.word	0x48000c00
 8003934:	40010400 	.word	0x40010400

08003938 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003938:	b480      	push	{r7}
 800393a:	b085      	sub	sp, #20
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	460b      	mov	r3, r1
 8003942:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	691a      	ldr	r2, [r3, #16]
 8003948:	887b      	ldrh	r3, [r7, #2]
 800394a:	4013      	ands	r3, r2
 800394c:	2b00      	cmp	r3, #0
 800394e:	d002      	beq.n	8003956 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003950:	2301      	movs	r3, #1
 8003952:	73fb      	strb	r3, [r7, #15]
 8003954:	e001      	b.n	800395a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003956:	2300      	movs	r3, #0
 8003958:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800395a:	7bfb      	ldrb	r3, [r7, #15]
}
 800395c:	4618      	mov	r0, r3
 800395e:	3714      	adds	r7, #20
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	460b      	mov	r3, r1
 8003972:	807b      	strh	r3, [r7, #2]
 8003974:	4613      	mov	r3, r2
 8003976:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003978:	787b      	ldrb	r3, [r7, #1]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d003      	beq.n	8003986 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800397e:	887a      	ldrh	r2, [r7, #2]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003984:	e002      	b.n	800398c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003986:	887a      	ldrh	r2, [r7, #2]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	4603      	mov	r3, r0
 80039a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80039a2:	4b08      	ldr	r3, [pc, #32]	; (80039c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039a4:	695a      	ldr	r2, [r3, #20]
 80039a6:	88fb      	ldrh	r3, [r7, #6]
 80039a8:	4013      	ands	r3, r2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d006      	beq.n	80039bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80039ae:	4a05      	ldr	r2, [pc, #20]	; (80039c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039b0:	88fb      	ldrh	r3, [r7, #6]
 80039b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80039b4:	88fb      	ldrh	r3, [r7, #6]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7fe f9fe 	bl	8001db8 <HAL_GPIO_EXTI_Callback>
  }
}
 80039bc:	bf00      	nop
 80039be:	3708      	adds	r7, #8
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40010400 	.word	0x40010400

080039c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d101      	bne.n	80039da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e081      	b.n	8003ade <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d106      	bne.n	80039f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f7fd fb06 	bl	8001000 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2224      	movs	r2, #36	; 0x24
 80039f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f022 0201 	bic.w	r2, r2, #1
 8003a0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685a      	ldr	r2, [r3, #4]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a18:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	689a      	ldr	r2, [r3, #8]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a28:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d107      	bne.n	8003a42 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	689a      	ldr	r2, [r3, #8]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a3e:	609a      	str	r2, [r3, #8]
 8003a40:	e006      	b.n	8003a50 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689a      	ldr	r2, [r3, #8]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003a4e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d104      	bne.n	8003a62 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a60:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6812      	ldr	r2, [r2, #0]
 8003a6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003a70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68da      	ldr	r2, [r3, #12]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	691a      	ldr	r2, [r3, #16]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	69d9      	ldr	r1, [r3, #28]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a1a      	ldr	r2, [r3, #32]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f042 0201 	orr.w	r2, r2, #1
 8003abe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2220      	movs	r2, #32
 8003aca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
	...

08003ae8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	af02      	add	r7, sp, #8
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	607a      	str	r2, [r7, #4]
 8003af2:	461a      	mov	r2, r3
 8003af4:	460b      	mov	r3, r1
 8003af6:	817b      	strh	r3, [r7, #10]
 8003af8:	4613      	mov	r3, r2
 8003afa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	2b20      	cmp	r3, #32
 8003b06:	f040 80da 	bne.w	8003cbe <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d101      	bne.n	8003b18 <HAL_I2C_Master_Transmit+0x30>
 8003b14:	2302      	movs	r3, #2
 8003b16:	e0d3      	b.n	8003cc0 <HAL_I2C_Master_Transmit+0x1d8>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003b20:	f7fe fa2e 	bl	8001f80 <HAL_GetTick>
 8003b24:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	2319      	movs	r3, #25
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f000 f8f0 	bl	8003d18 <I2C_WaitOnFlagUntilTimeout>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d001      	beq.n	8003b42 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e0be      	b.n	8003cc0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2221      	movs	r2, #33	; 0x21
 8003b46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2210      	movs	r2, #16
 8003b4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	893a      	ldrh	r2, [r7, #8]
 8003b62:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	2bff      	cmp	r3, #255	; 0xff
 8003b72:	d90e      	bls.n	8003b92 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	22ff      	movs	r2, #255	; 0xff
 8003b78:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b7e:	b2da      	uxtb	r2, r3
 8003b80:	8979      	ldrh	r1, [r7, #10]
 8003b82:	4b51      	ldr	r3, [pc, #324]	; (8003cc8 <HAL_I2C_Master_Transmit+0x1e0>)
 8003b84:	9300      	str	r3, [sp, #0]
 8003b86:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f000 f9f6 	bl	8003f7c <I2C_TransferConfig>
 8003b90:	e06c      	b.n	8003c6c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b96:	b29a      	uxth	r2, r3
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ba0:	b2da      	uxtb	r2, r3
 8003ba2:	8979      	ldrh	r1, [r7, #10]
 8003ba4:	4b48      	ldr	r3, [pc, #288]	; (8003cc8 <HAL_I2C_Master_Transmit+0x1e0>)
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003bac:	68f8      	ldr	r0, [r7, #12]
 8003bae:	f000 f9e5 	bl	8003f7c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003bb2:	e05b      	b.n	8003c6c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	6a39      	ldr	r1, [r7, #32]
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	f000 f8ed 	bl	8003d98 <I2C_WaitOnTXISFlagUntilTimeout>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d001      	beq.n	8003bc8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e07b      	b.n	8003cc0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bcc:	781a      	ldrb	r2, [r3, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	3b01      	subs	r3, #1
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d034      	beq.n	8003c6c <HAL_I2C_Master_Transmit+0x184>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d130      	bne.n	8003c6c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	9300      	str	r3, [sp, #0]
 8003c0e:	6a3b      	ldr	r3, [r7, #32]
 8003c10:	2200      	movs	r2, #0
 8003c12:	2180      	movs	r1, #128	; 0x80
 8003c14:	68f8      	ldr	r0, [r7, #12]
 8003c16:	f000 f87f 	bl	8003d18 <I2C_WaitOnFlagUntilTimeout>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d001      	beq.n	8003c24 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e04d      	b.n	8003cc0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	2bff      	cmp	r3, #255	; 0xff
 8003c2c:	d90e      	bls.n	8003c4c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	22ff      	movs	r2, #255	; 0xff
 8003c32:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c38:	b2da      	uxtb	r2, r3
 8003c3a:	8979      	ldrh	r1, [r7, #10]
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f000 f999 	bl	8003f7c <I2C_TransferConfig>
 8003c4a:	e00f      	b.n	8003c6c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c50:	b29a      	uxth	r2, r3
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c5a:	b2da      	uxtb	r2, r3
 8003c5c:	8979      	ldrh	r1, [r7, #10]
 8003c5e:	2300      	movs	r3, #0
 8003c60:	9300      	str	r3, [sp, #0]
 8003c62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f000 f988 	bl	8003f7c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d19e      	bne.n	8003bb4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c76:	697a      	ldr	r2, [r7, #20]
 8003c78:	6a39      	ldr	r1, [r7, #32]
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f000 f8cc 	bl	8003e18 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e01a      	b.n	8003cc0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2220      	movs	r2, #32
 8003c90:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	6859      	ldr	r1, [r3, #4]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	4b0b      	ldr	r3, [pc, #44]	; (8003ccc <HAL_I2C_Master_Transmit+0x1e4>)
 8003c9e:	400b      	ands	r3, r1
 8003ca0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	e000      	b.n	8003cc0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003cbe:	2302      	movs	r3, #2
  }
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3718      	adds	r7, #24
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	80002000 	.word	0x80002000
 8003ccc:	fe00e800 	.word	0xfe00e800

08003cd0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d103      	bne.n	8003cee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2200      	movs	r2, #0
 8003cec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d007      	beq.n	8003d0c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	699a      	ldr	r2, [r3, #24]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f042 0201 	orr.w	r2, r2, #1
 8003d0a:	619a      	str	r2, [r3, #24]
  }
}
 8003d0c:	bf00      	nop
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	603b      	str	r3, [r7, #0]
 8003d24:	4613      	mov	r3, r2
 8003d26:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d28:	e022      	b.n	8003d70 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d30:	d01e      	beq.n	8003d70 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d32:	f7fe f925 	bl	8001f80 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d302      	bcc.n	8003d48 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d113      	bne.n	8003d70 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d4c:	f043 0220 	orr.w	r2, r3, #32
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e00f      	b.n	8003d90 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	699a      	ldr	r2, [r3, #24]
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	4013      	ands	r3, r2
 8003d7a:	68ba      	ldr	r2, [r7, #8]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	bf0c      	ite	eq
 8003d80:	2301      	moveq	r3, #1
 8003d82:	2300      	movne	r3, #0
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	461a      	mov	r2, r3
 8003d88:	79fb      	ldrb	r3, [r7, #7]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d0cd      	beq.n	8003d2a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3710      	adds	r7, #16
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003da4:	e02c      	b.n	8003e00 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	68b9      	ldr	r1, [r7, #8]
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f000 f870 	bl	8003e90 <I2C_IsAcknowledgeFailed>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d001      	beq.n	8003dba <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e02a      	b.n	8003e10 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc0:	d01e      	beq.n	8003e00 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dc2:	f7fe f8dd 	bl	8001f80 <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	68ba      	ldr	r2, [r7, #8]
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d302      	bcc.n	8003dd8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d113      	bne.n	8003e00 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ddc:	f043 0220 	orr.w	r2, r3, #32
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e007      	b.n	8003e10 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d1cb      	bne.n	8003da6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3710      	adds	r7, #16
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e24:	e028      	b.n	8003e78 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	68b9      	ldr	r1, [r7, #8]
 8003e2a:	68f8      	ldr	r0, [r7, #12]
 8003e2c:	f000 f830 	bl	8003e90 <I2C_IsAcknowledgeFailed>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d001      	beq.n	8003e3a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e026      	b.n	8003e88 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e3a:	f7fe f8a1 	bl	8001f80 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	68ba      	ldr	r2, [r7, #8]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d302      	bcc.n	8003e50 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d113      	bne.n	8003e78 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e54:	f043 0220 	orr.w	r2, r3, #32
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2220      	movs	r2, #32
 8003e60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e007      	b.n	8003e88 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	699b      	ldr	r3, [r3, #24]
 8003e7e:	f003 0320 	and.w	r3, r3, #32
 8003e82:	2b20      	cmp	r3, #32
 8003e84:	d1cf      	bne.n	8003e26 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003e86:	2300      	movs	r3, #0
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3710      	adds	r7, #16
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	f003 0310 	and.w	r3, r3, #16
 8003ea6:	2b10      	cmp	r3, #16
 8003ea8:	d161      	bne.n	8003f6e <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eb4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003eb8:	d02b      	beq.n	8003f12 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ec8:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003eca:	e022      	b.n	8003f12 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed2:	d01e      	beq.n	8003f12 <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ed4:	f7fe f854 	bl	8001f80 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	68ba      	ldr	r2, [r7, #8]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d302      	bcc.n	8003eea <I2C_IsAcknowledgeFailed+0x5a>
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d113      	bne.n	8003f12 <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eee:	f043 0220 	orr.w	r2, r3, #32
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2220      	movs	r2, #32
 8003efa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e02e      	b.n	8003f70 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	f003 0320 	and.w	r3, r3, #32
 8003f1c:	2b20      	cmp	r3, #32
 8003f1e:	d1d5      	bne.n	8003ecc <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2210      	movs	r2, #16
 8003f26:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003f30:	68f8      	ldr	r0, [r7, #12]
 8003f32:	f7ff fecd 	bl	8003cd0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6859      	ldr	r1, [r3, #4]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	4b0d      	ldr	r3, [pc, #52]	; (8003f78 <I2C_IsAcknowledgeFailed+0xe8>)
 8003f42:	400b      	ands	r3, r1
 8003f44:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f4a:	f043 0204 	orr.w	r2, r3, #4
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2220      	movs	r2, #32
 8003f56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e000      	b.n	8003f70 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3710      	adds	r7, #16
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	fe00e800 	.word	0xfe00e800

08003f7c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	607b      	str	r3, [r7, #4]
 8003f86:	460b      	mov	r3, r1
 8003f88:	817b      	strh	r3, [r7, #10]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	69bb      	ldr	r3, [r7, #24]
 8003f96:	0d5b      	lsrs	r3, r3, #21
 8003f98:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003f9c:	4b0d      	ldr	r3, [pc, #52]	; (8003fd4 <I2C_TransferConfig+0x58>)
 8003f9e:	430b      	orrs	r3, r1
 8003fa0:	43db      	mvns	r3, r3
 8003fa2:	ea02 0103 	and.w	r1, r2, r3
 8003fa6:	897b      	ldrh	r3, [r7, #10]
 8003fa8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003fac:	7a7b      	ldrb	r3, [r7, #9]
 8003fae:	041b      	lsls	r3, r3, #16
 8003fb0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003fb4:	431a      	orrs	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	431a      	orrs	r2, r3
 8003fba:	69bb      	ldr	r3, [r7, #24]
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8003fc6:	bf00      	nop
 8003fc8:	3714      	adds	r7, #20
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	03ff63ff 	.word	0x03ff63ff

08003fd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b20      	cmp	r3, #32
 8003fec:	d138      	bne.n	8004060 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d101      	bne.n	8003ffc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ff8:	2302      	movs	r3, #2
 8003ffa:	e032      	b.n	8004062 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2224      	movs	r2, #36	; 0x24
 8004008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0201 	bic.w	r2, r2, #1
 800401a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800402a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	6819      	ldr	r1, [r3, #0]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	683a      	ldr	r2, [r7, #0]
 8004038:	430a      	orrs	r2, r1
 800403a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0201 	orr.w	r2, r2, #1
 800404a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2220      	movs	r2, #32
 8004050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800405c:	2300      	movs	r3, #0
 800405e:	e000      	b.n	8004062 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004060:	2302      	movs	r3, #2
  }
}
 8004062:	4618      	mov	r0, r3
 8004064:	370c      	adds	r7, #12
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr

0800406e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800406e:	b480      	push	{r7}
 8004070:	b085      	sub	sp, #20
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
 8004076:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800407e:	b2db      	uxtb	r3, r3
 8004080:	2b20      	cmp	r3, #32
 8004082:	d139      	bne.n	80040f8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800408a:	2b01      	cmp	r3, #1
 800408c:	d101      	bne.n	8004092 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800408e:	2302      	movs	r3, #2
 8004090:	e033      	b.n	80040fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2224      	movs	r2, #36	; 0x24
 800409e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f022 0201 	bic.w	r2, r2, #1
 80040b0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80040c0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	021b      	lsls	r3, r3, #8
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	68fa      	ldr	r2, [r7, #12]
 80040d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f042 0201 	orr.w	r2, r2, #1
 80040e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2220      	movs	r2, #32
 80040e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80040f4:	2300      	movs	r3, #0
 80040f6:	e000      	b.n	80040fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80040f8:	2302      	movs	r3, #2
  }
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3714      	adds	r7, #20
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
	...

08004108 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800410e:	af00      	add	r7, sp, #0
 8004110:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004114:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004118:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800411a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800411e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d102      	bne.n	800412e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	f001 b823 	b.w	8005174 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800412e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004132:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	f000 817d 	beq.w	800443e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004144:	4bbc      	ldr	r3, [pc, #752]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f003 030c 	and.w	r3, r3, #12
 800414c:	2b04      	cmp	r3, #4
 800414e:	d00c      	beq.n	800416a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004150:	4bb9      	ldr	r3, [pc, #740]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f003 030c 	and.w	r3, r3, #12
 8004158:	2b08      	cmp	r3, #8
 800415a:	d15c      	bne.n	8004216 <HAL_RCC_OscConfig+0x10e>
 800415c:	4bb6      	ldr	r3, [pc, #728]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004164:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004168:	d155      	bne.n	8004216 <HAL_RCC_OscConfig+0x10e>
 800416a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800416e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004172:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004176:	fa93 f3a3 	rbit	r3, r3
 800417a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800417e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004182:	fab3 f383 	clz	r3, r3
 8004186:	b2db      	uxtb	r3, r3
 8004188:	095b      	lsrs	r3, r3, #5
 800418a:	b2db      	uxtb	r3, r3
 800418c:	f043 0301 	orr.w	r3, r3, #1
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b01      	cmp	r3, #1
 8004194:	d102      	bne.n	800419c <HAL_RCC_OscConfig+0x94>
 8004196:	4ba8      	ldr	r3, [pc, #672]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	e015      	b.n	80041c8 <HAL_RCC_OscConfig+0xc0>
 800419c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041a0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80041a8:	fa93 f3a3 	rbit	r3, r3
 80041ac:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80041b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80041b4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80041b8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80041bc:	fa93 f3a3 	rbit	r3, r3
 80041c0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80041c4:	4b9c      	ldr	r3, [pc, #624]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 80041c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80041cc:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80041d0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80041d4:	fa92 f2a2 	rbit	r2, r2
 80041d8:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80041dc:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80041e0:	fab2 f282 	clz	r2, r2
 80041e4:	b2d2      	uxtb	r2, r2
 80041e6:	f042 0220 	orr.w	r2, r2, #32
 80041ea:	b2d2      	uxtb	r2, r2
 80041ec:	f002 021f 	and.w	r2, r2, #31
 80041f0:	2101      	movs	r1, #1
 80041f2:	fa01 f202 	lsl.w	r2, r1, r2
 80041f6:	4013      	ands	r3, r2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	f000 811f 	beq.w	800443c <HAL_RCC_OscConfig+0x334>
 80041fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004202:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	f040 8116 	bne.w	800443c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	f000 bfaf 	b.w	8005174 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004216:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800421a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004226:	d106      	bne.n	8004236 <HAL_RCC_OscConfig+0x12e>
 8004228:	4b83      	ldr	r3, [pc, #524]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a82      	ldr	r2, [pc, #520]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 800422e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004232:	6013      	str	r3, [r2, #0]
 8004234:	e036      	b.n	80042a4 <HAL_RCC_OscConfig+0x19c>
 8004236:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800423a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d10c      	bne.n	8004260 <HAL_RCC_OscConfig+0x158>
 8004246:	4b7c      	ldr	r3, [pc, #496]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a7b      	ldr	r2, [pc, #492]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 800424c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004250:	6013      	str	r3, [r2, #0]
 8004252:	4b79      	ldr	r3, [pc, #484]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a78      	ldr	r2, [pc, #480]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 8004258:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800425c:	6013      	str	r3, [r2, #0]
 800425e:	e021      	b.n	80042a4 <HAL_RCC_OscConfig+0x19c>
 8004260:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004264:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004270:	d10c      	bne.n	800428c <HAL_RCC_OscConfig+0x184>
 8004272:	4b71      	ldr	r3, [pc, #452]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a70      	ldr	r2, [pc, #448]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 8004278:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800427c:	6013      	str	r3, [r2, #0]
 800427e:	4b6e      	ldr	r3, [pc, #440]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a6d      	ldr	r2, [pc, #436]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 8004284:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004288:	6013      	str	r3, [r2, #0]
 800428a:	e00b      	b.n	80042a4 <HAL_RCC_OscConfig+0x19c>
 800428c:	4b6a      	ldr	r3, [pc, #424]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a69      	ldr	r2, [pc, #420]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 8004292:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004296:	6013      	str	r3, [r2, #0]
 8004298:	4b67      	ldr	r3, [pc, #412]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a66      	ldr	r2, [pc, #408]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 800429e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042a2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80042a4:	4b64      	ldr	r3, [pc, #400]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 80042a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a8:	f023 020f 	bic.w	r2, r3, #15
 80042ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042b0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	495f      	ldr	r1, [pc, #380]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d059      	beq.n	8004382 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ce:	f7fd fe57 	bl	8001f80 <HAL_GetTick>
 80042d2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042d6:	e00a      	b.n	80042ee <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80042d8:	f7fd fe52 	bl	8001f80 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b64      	cmp	r3, #100	; 0x64
 80042e6:	d902      	bls.n	80042ee <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	f000 bf43 	b.w	8005174 <HAL_RCC_OscConfig+0x106c>
 80042ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042f2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80042fa:	fa93 f3a3 	rbit	r3, r3
 80042fe:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004302:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004306:	fab3 f383 	clz	r3, r3
 800430a:	b2db      	uxtb	r3, r3
 800430c:	095b      	lsrs	r3, r3, #5
 800430e:	b2db      	uxtb	r3, r3
 8004310:	f043 0301 	orr.w	r3, r3, #1
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b01      	cmp	r3, #1
 8004318:	d102      	bne.n	8004320 <HAL_RCC_OscConfig+0x218>
 800431a:	4b47      	ldr	r3, [pc, #284]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	e015      	b.n	800434c <HAL_RCC_OscConfig+0x244>
 8004320:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004324:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004328:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800432c:	fa93 f3a3 	rbit	r3, r3
 8004330:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004334:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004338:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800433c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004340:	fa93 f3a3 	rbit	r3, r3
 8004344:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004348:	4b3b      	ldr	r3, [pc, #236]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 800434a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004350:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004354:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004358:	fa92 f2a2 	rbit	r2, r2
 800435c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004360:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004364:	fab2 f282 	clz	r2, r2
 8004368:	b2d2      	uxtb	r2, r2
 800436a:	f042 0220 	orr.w	r2, r2, #32
 800436e:	b2d2      	uxtb	r2, r2
 8004370:	f002 021f 	and.w	r2, r2, #31
 8004374:	2101      	movs	r1, #1
 8004376:	fa01 f202 	lsl.w	r2, r1, r2
 800437a:	4013      	ands	r3, r2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d0ab      	beq.n	80042d8 <HAL_RCC_OscConfig+0x1d0>
 8004380:	e05d      	b.n	800443e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004382:	f7fd fdfd 	bl	8001f80 <HAL_GetTick>
 8004386:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800438a:	e00a      	b.n	80043a2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800438c:	f7fd fdf8 	bl	8001f80 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	2b64      	cmp	r3, #100	; 0x64
 800439a:	d902      	bls.n	80043a2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	f000 bee9 	b.w	8005174 <HAL_RCC_OscConfig+0x106c>
 80043a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80043a6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043aa:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80043ae:	fa93 f3a3 	rbit	r3, r3
 80043b2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80043b6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ba:	fab3 f383 	clz	r3, r3
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	095b      	lsrs	r3, r3, #5
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	f043 0301 	orr.w	r3, r3, #1
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d102      	bne.n	80043d4 <HAL_RCC_OscConfig+0x2cc>
 80043ce:	4b1a      	ldr	r3, [pc, #104]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	e015      	b.n	8004400 <HAL_RCC_OscConfig+0x2f8>
 80043d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80043d8:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043dc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80043e0:	fa93 f3a3 	rbit	r3, r3
 80043e4:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80043e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80043ec:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80043f0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80043f4:	fa93 f3a3 	rbit	r3, r3
 80043f8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80043fc:	4b0e      	ldr	r3, [pc, #56]	; (8004438 <HAL_RCC_OscConfig+0x330>)
 80043fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004400:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004404:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004408:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800440c:	fa92 f2a2 	rbit	r2, r2
 8004410:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004414:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004418:	fab2 f282 	clz	r2, r2
 800441c:	b2d2      	uxtb	r2, r2
 800441e:	f042 0220 	orr.w	r2, r2, #32
 8004422:	b2d2      	uxtb	r2, r2
 8004424:	f002 021f 	and.w	r2, r2, #31
 8004428:	2101      	movs	r1, #1
 800442a:	fa01 f202 	lsl.w	r2, r1, r2
 800442e:	4013      	ands	r3, r2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d1ab      	bne.n	800438c <HAL_RCC_OscConfig+0x284>
 8004434:	e003      	b.n	800443e <HAL_RCC_OscConfig+0x336>
 8004436:	bf00      	nop
 8004438:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800443c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800443e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004442:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	f000 817d 	beq.w	800474e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004454:	4ba6      	ldr	r3, [pc, #664]	; (80046f0 <HAL_RCC_OscConfig+0x5e8>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f003 030c 	and.w	r3, r3, #12
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00b      	beq.n	8004478 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004460:	4ba3      	ldr	r3, [pc, #652]	; (80046f0 <HAL_RCC_OscConfig+0x5e8>)
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f003 030c 	and.w	r3, r3, #12
 8004468:	2b08      	cmp	r3, #8
 800446a:	d172      	bne.n	8004552 <HAL_RCC_OscConfig+0x44a>
 800446c:	4ba0      	ldr	r3, [pc, #640]	; (80046f0 <HAL_RCC_OscConfig+0x5e8>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d16c      	bne.n	8004552 <HAL_RCC_OscConfig+0x44a>
 8004478:	2302      	movs	r3, #2
 800447a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004482:	fa93 f3a3 	rbit	r3, r3
 8004486:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800448a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800448e:	fab3 f383 	clz	r3, r3
 8004492:	b2db      	uxtb	r3, r3
 8004494:	095b      	lsrs	r3, r3, #5
 8004496:	b2db      	uxtb	r3, r3
 8004498:	f043 0301 	orr.w	r3, r3, #1
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d102      	bne.n	80044a8 <HAL_RCC_OscConfig+0x3a0>
 80044a2:	4b93      	ldr	r3, [pc, #588]	; (80046f0 <HAL_RCC_OscConfig+0x5e8>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	e013      	b.n	80044d0 <HAL_RCC_OscConfig+0x3c8>
 80044a8:	2302      	movs	r3, #2
 80044aa:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ae:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80044b2:	fa93 f3a3 	rbit	r3, r3
 80044b6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80044ba:	2302      	movs	r3, #2
 80044bc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80044c0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80044c4:	fa93 f3a3 	rbit	r3, r3
 80044c8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80044cc:	4b88      	ldr	r3, [pc, #544]	; (80046f0 <HAL_RCC_OscConfig+0x5e8>)
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	2202      	movs	r2, #2
 80044d2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80044d6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80044da:	fa92 f2a2 	rbit	r2, r2
 80044de:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80044e2:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80044e6:	fab2 f282 	clz	r2, r2
 80044ea:	b2d2      	uxtb	r2, r2
 80044ec:	f042 0220 	orr.w	r2, r2, #32
 80044f0:	b2d2      	uxtb	r2, r2
 80044f2:	f002 021f 	and.w	r2, r2, #31
 80044f6:	2101      	movs	r1, #1
 80044f8:	fa01 f202 	lsl.w	r2, r1, r2
 80044fc:	4013      	ands	r3, r2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d00a      	beq.n	8004518 <HAL_RCC_OscConfig+0x410>
 8004502:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004506:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	2b01      	cmp	r3, #1
 8004510:	d002      	beq.n	8004518 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	f000 be2e 	b.w	8005174 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004518:	4b75      	ldr	r3, [pc, #468]	; (80046f0 <HAL_RCC_OscConfig+0x5e8>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004520:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004524:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	21f8      	movs	r1, #248	; 0xf8
 800452e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004532:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004536:	fa91 f1a1 	rbit	r1, r1
 800453a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800453e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004542:	fab1 f181 	clz	r1, r1
 8004546:	b2c9      	uxtb	r1, r1
 8004548:	408b      	lsls	r3, r1
 800454a:	4969      	ldr	r1, [pc, #420]	; (80046f0 <HAL_RCC_OscConfig+0x5e8>)
 800454c:	4313      	orrs	r3, r2
 800454e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004550:	e0fd      	b.n	800474e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004552:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004556:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	2b00      	cmp	r3, #0
 8004560:	f000 8088 	beq.w	8004674 <HAL_RCC_OscConfig+0x56c>
 8004564:	2301      	movs	r3, #1
 8004566:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800456a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800456e:	fa93 f3a3 	rbit	r3, r3
 8004572:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004576:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800457a:	fab3 f383 	clz	r3, r3
 800457e:	b2db      	uxtb	r3, r3
 8004580:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004584:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	461a      	mov	r2, r3
 800458c:	2301      	movs	r3, #1
 800458e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004590:	f7fd fcf6 	bl	8001f80 <HAL_GetTick>
 8004594:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004598:	e00a      	b.n	80045b0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800459a:	f7fd fcf1 	bl	8001f80 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d902      	bls.n	80045b0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	f000 bde2 	b.w	8005174 <HAL_RCC_OscConfig+0x106c>
 80045b0:	2302      	movs	r3, #2
 80045b2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80045ba:	fa93 f3a3 	rbit	r3, r3
 80045be:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80045c2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045c6:	fab3 f383 	clz	r3, r3
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	095b      	lsrs	r3, r3, #5
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	f043 0301 	orr.w	r3, r3, #1
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d102      	bne.n	80045e0 <HAL_RCC_OscConfig+0x4d8>
 80045da:	4b45      	ldr	r3, [pc, #276]	; (80046f0 <HAL_RCC_OscConfig+0x5e8>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	e013      	b.n	8004608 <HAL_RCC_OscConfig+0x500>
 80045e0:	2302      	movs	r3, #2
 80045e2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045e6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80045ea:	fa93 f3a3 	rbit	r3, r3
 80045ee:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80045f2:	2302      	movs	r3, #2
 80045f4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80045f8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80045fc:	fa93 f3a3 	rbit	r3, r3
 8004600:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004604:	4b3a      	ldr	r3, [pc, #232]	; (80046f0 <HAL_RCC_OscConfig+0x5e8>)
 8004606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004608:	2202      	movs	r2, #2
 800460a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800460e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004612:	fa92 f2a2 	rbit	r2, r2
 8004616:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800461a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800461e:	fab2 f282 	clz	r2, r2
 8004622:	b2d2      	uxtb	r2, r2
 8004624:	f042 0220 	orr.w	r2, r2, #32
 8004628:	b2d2      	uxtb	r2, r2
 800462a:	f002 021f 	and.w	r2, r2, #31
 800462e:	2101      	movs	r1, #1
 8004630:	fa01 f202 	lsl.w	r2, r1, r2
 8004634:	4013      	ands	r3, r2
 8004636:	2b00      	cmp	r3, #0
 8004638:	d0af      	beq.n	800459a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800463a:	4b2d      	ldr	r3, [pc, #180]	; (80046f0 <HAL_RCC_OscConfig+0x5e8>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004642:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004646:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	695b      	ldr	r3, [r3, #20]
 800464e:	21f8      	movs	r1, #248	; 0xf8
 8004650:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004654:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004658:	fa91 f1a1 	rbit	r1, r1
 800465c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004660:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004664:	fab1 f181 	clz	r1, r1
 8004668:	b2c9      	uxtb	r1, r1
 800466a:	408b      	lsls	r3, r1
 800466c:	4920      	ldr	r1, [pc, #128]	; (80046f0 <HAL_RCC_OscConfig+0x5e8>)
 800466e:	4313      	orrs	r3, r2
 8004670:	600b      	str	r3, [r1, #0]
 8004672:	e06c      	b.n	800474e <HAL_RCC_OscConfig+0x646>
 8004674:	2301      	movs	r3, #1
 8004676:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800467a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800467e:	fa93 f3a3 	rbit	r3, r3
 8004682:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004686:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800468a:	fab3 f383 	clz	r3, r3
 800468e:	b2db      	uxtb	r3, r3
 8004690:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004694:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	461a      	mov	r2, r3
 800469c:	2300      	movs	r3, #0
 800469e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046a0:	f7fd fc6e 	bl	8001f80 <HAL_GetTick>
 80046a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046a8:	e00a      	b.n	80046c0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046aa:	f7fd fc69 	bl	8001f80 <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d902      	bls.n	80046c0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	f000 bd5a 	b.w	8005174 <HAL_RCC_OscConfig+0x106c>
 80046c0:	2302      	movs	r3, #2
 80046c2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80046ca:	fa93 f3a3 	rbit	r3, r3
 80046ce:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80046d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046d6:	fab3 f383 	clz	r3, r3
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	095b      	lsrs	r3, r3, #5
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	f043 0301 	orr.w	r3, r3, #1
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d104      	bne.n	80046f4 <HAL_RCC_OscConfig+0x5ec>
 80046ea:	4b01      	ldr	r3, [pc, #4]	; (80046f0 <HAL_RCC_OscConfig+0x5e8>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	e015      	b.n	800471c <HAL_RCC_OscConfig+0x614>
 80046f0:	40021000 	.word	0x40021000
 80046f4:	2302      	movs	r3, #2
 80046f6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80046fe:	fa93 f3a3 	rbit	r3, r3
 8004702:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004706:	2302      	movs	r3, #2
 8004708:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800470c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004710:	fa93 f3a3 	rbit	r3, r3
 8004714:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004718:	4bc8      	ldr	r3, [pc, #800]	; (8004a3c <HAL_RCC_OscConfig+0x934>)
 800471a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471c:	2202      	movs	r2, #2
 800471e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004722:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004726:	fa92 f2a2 	rbit	r2, r2
 800472a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800472e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004732:	fab2 f282 	clz	r2, r2
 8004736:	b2d2      	uxtb	r2, r2
 8004738:	f042 0220 	orr.w	r2, r2, #32
 800473c:	b2d2      	uxtb	r2, r2
 800473e:	f002 021f 	and.w	r2, r2, #31
 8004742:	2101      	movs	r1, #1
 8004744:	fa01 f202 	lsl.w	r2, r1, r2
 8004748:	4013      	ands	r3, r2
 800474a:	2b00      	cmp	r3, #0
 800474c:	d1ad      	bne.n	80046aa <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800474e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004752:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0308 	and.w	r3, r3, #8
 800475e:	2b00      	cmp	r3, #0
 8004760:	f000 8110 	beq.w	8004984 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004764:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004768:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d079      	beq.n	8004868 <HAL_RCC_OscConfig+0x760>
 8004774:	2301      	movs	r3, #1
 8004776:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800477a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800477e:	fa93 f3a3 	rbit	r3, r3
 8004782:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004786:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800478a:	fab3 f383 	clz	r3, r3
 800478e:	b2db      	uxtb	r3, r3
 8004790:	461a      	mov	r2, r3
 8004792:	4bab      	ldr	r3, [pc, #684]	; (8004a40 <HAL_RCC_OscConfig+0x938>)
 8004794:	4413      	add	r3, r2
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	461a      	mov	r2, r3
 800479a:	2301      	movs	r3, #1
 800479c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800479e:	f7fd fbef 	bl	8001f80 <HAL_GetTick>
 80047a2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047a6:	e00a      	b.n	80047be <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047a8:	f7fd fbea 	bl	8001f80 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d902      	bls.n	80047be <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	f000 bcdb 	b.w	8005174 <HAL_RCC_OscConfig+0x106c>
 80047be:	2302      	movs	r3, #2
 80047c0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047c4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80047c8:	fa93 f3a3 	rbit	r3, r3
 80047cc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80047d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047d4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80047d8:	2202      	movs	r2, #2
 80047da:	601a      	str	r2, [r3, #0]
 80047dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047e0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	fa93 f2a3 	rbit	r2, r3
 80047ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80047f2:	601a      	str	r2, [r3, #0]
 80047f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80047fc:	2202      	movs	r2, #2
 80047fe:	601a      	str	r2, [r3, #0]
 8004800:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004804:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	fa93 f2a3 	rbit	r2, r3
 800480e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004812:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004816:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004818:	4b88      	ldr	r3, [pc, #544]	; (8004a3c <HAL_RCC_OscConfig+0x934>)
 800481a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800481c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004820:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004824:	2102      	movs	r1, #2
 8004826:	6019      	str	r1, [r3, #0]
 8004828:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800482c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	fa93 f1a3 	rbit	r1, r3
 8004836:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800483a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800483e:	6019      	str	r1, [r3, #0]
  return result;
 8004840:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004844:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	fab3 f383 	clz	r3, r3
 800484e:	b2db      	uxtb	r3, r3
 8004850:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004854:	b2db      	uxtb	r3, r3
 8004856:	f003 031f 	and.w	r3, r3, #31
 800485a:	2101      	movs	r1, #1
 800485c:	fa01 f303 	lsl.w	r3, r1, r3
 8004860:	4013      	ands	r3, r2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0a0      	beq.n	80047a8 <HAL_RCC_OscConfig+0x6a0>
 8004866:	e08d      	b.n	8004984 <HAL_RCC_OscConfig+0x87c>
 8004868:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800486c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004870:	2201      	movs	r2, #1
 8004872:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004874:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004878:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	fa93 f2a3 	rbit	r2, r3
 8004882:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004886:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800488a:	601a      	str	r2, [r3, #0]
  return result;
 800488c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004890:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004894:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004896:	fab3 f383 	clz	r3, r3
 800489a:	b2db      	uxtb	r3, r3
 800489c:	461a      	mov	r2, r3
 800489e:	4b68      	ldr	r3, [pc, #416]	; (8004a40 <HAL_RCC_OscConfig+0x938>)
 80048a0:	4413      	add	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	461a      	mov	r2, r3
 80048a6:	2300      	movs	r3, #0
 80048a8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048aa:	f7fd fb69 	bl	8001f80 <HAL_GetTick>
 80048ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048b2:	e00a      	b.n	80048ca <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048b4:	f7fd fb64 	bl	8001f80 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d902      	bls.n	80048ca <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	f000 bc55 	b.w	8005174 <HAL_RCC_OscConfig+0x106c>
 80048ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048ce:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80048d2:	2202      	movs	r2, #2
 80048d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048da:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	fa93 f2a3 	rbit	r2, r3
 80048e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048e8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80048ec:	601a      	str	r2, [r3, #0]
 80048ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048f2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80048f6:	2202      	movs	r2, #2
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048fe:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	fa93 f2a3 	rbit	r2, r3
 8004908:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800490c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004916:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800491a:	2202      	movs	r2, #2
 800491c:	601a      	str	r2, [r3, #0]
 800491e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004922:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	fa93 f2a3 	rbit	r2, r3
 800492c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004930:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004934:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004936:	4b41      	ldr	r3, [pc, #260]	; (8004a3c <HAL_RCC_OscConfig+0x934>)
 8004938:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800493a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800493e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004942:	2102      	movs	r1, #2
 8004944:	6019      	str	r1, [r3, #0]
 8004946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800494a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	fa93 f1a3 	rbit	r1, r3
 8004954:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004958:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800495c:	6019      	str	r1, [r3, #0]
  return result;
 800495e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004962:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	fab3 f383 	clz	r3, r3
 800496c:	b2db      	uxtb	r3, r3
 800496e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004972:	b2db      	uxtb	r3, r3
 8004974:	f003 031f 	and.w	r3, r3, #31
 8004978:	2101      	movs	r1, #1
 800497a:	fa01 f303 	lsl.w	r3, r1, r3
 800497e:	4013      	ands	r3, r2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d197      	bne.n	80048b4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004984:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004988:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0304 	and.w	r3, r3, #4
 8004994:	2b00      	cmp	r3, #0
 8004996:	f000 81a1 	beq.w	8004cdc <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800499a:	2300      	movs	r3, #0
 800499c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049a0:	4b26      	ldr	r3, [pc, #152]	; (8004a3c <HAL_RCC_OscConfig+0x934>)
 80049a2:	69db      	ldr	r3, [r3, #28]
 80049a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d116      	bne.n	80049da <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049ac:	4b23      	ldr	r3, [pc, #140]	; (8004a3c <HAL_RCC_OscConfig+0x934>)
 80049ae:	69db      	ldr	r3, [r3, #28]
 80049b0:	4a22      	ldr	r2, [pc, #136]	; (8004a3c <HAL_RCC_OscConfig+0x934>)
 80049b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049b6:	61d3      	str	r3, [r2, #28]
 80049b8:	4b20      	ldr	r3, [pc, #128]	; (8004a3c <HAL_RCC_OscConfig+0x934>)
 80049ba:	69db      	ldr	r3, [r3, #28]
 80049bc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80049c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049c4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80049c8:	601a      	str	r2, [r3, #0]
 80049ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049ce:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80049d2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80049d4:	2301      	movs	r3, #1
 80049d6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049da:	4b1a      	ldr	r3, [pc, #104]	; (8004a44 <HAL_RCC_OscConfig+0x93c>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d11a      	bne.n	8004a1c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049e6:	4b17      	ldr	r3, [pc, #92]	; (8004a44 <HAL_RCC_OscConfig+0x93c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a16      	ldr	r2, [pc, #88]	; (8004a44 <HAL_RCC_OscConfig+0x93c>)
 80049ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049f0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049f2:	f7fd fac5 	bl	8001f80 <HAL_GetTick>
 80049f6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049fa:	e009      	b.n	8004a10 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049fc:	f7fd fac0 	bl	8001f80 <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	2b64      	cmp	r3, #100	; 0x64
 8004a0a:	d901      	bls.n	8004a10 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	e3b1      	b.n	8005174 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a10:	4b0c      	ldr	r3, [pc, #48]	; (8004a44 <HAL_RCC_OscConfig+0x93c>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d0ef      	beq.n	80049fc <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a20:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d10d      	bne.n	8004a48 <HAL_RCC_OscConfig+0x940>
 8004a2c:	4b03      	ldr	r3, [pc, #12]	; (8004a3c <HAL_RCC_OscConfig+0x934>)
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	4a02      	ldr	r2, [pc, #8]	; (8004a3c <HAL_RCC_OscConfig+0x934>)
 8004a32:	f043 0301 	orr.w	r3, r3, #1
 8004a36:	6213      	str	r3, [r2, #32]
 8004a38:	e03c      	b.n	8004ab4 <HAL_RCC_OscConfig+0x9ac>
 8004a3a:	bf00      	nop
 8004a3c:	40021000 	.word	0x40021000
 8004a40:	10908120 	.word	0x10908120
 8004a44:	40007000 	.word	0x40007000
 8004a48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a4c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10c      	bne.n	8004a72 <HAL_RCC_OscConfig+0x96a>
 8004a58:	4bc1      	ldr	r3, [pc, #772]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004a5a:	6a1b      	ldr	r3, [r3, #32]
 8004a5c:	4ac0      	ldr	r2, [pc, #768]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004a5e:	f023 0301 	bic.w	r3, r3, #1
 8004a62:	6213      	str	r3, [r2, #32]
 8004a64:	4bbe      	ldr	r3, [pc, #760]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004a66:	6a1b      	ldr	r3, [r3, #32]
 8004a68:	4abd      	ldr	r2, [pc, #756]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004a6a:	f023 0304 	bic.w	r3, r3, #4
 8004a6e:	6213      	str	r3, [r2, #32]
 8004a70:	e020      	b.n	8004ab4 <HAL_RCC_OscConfig+0x9ac>
 8004a72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	2b05      	cmp	r3, #5
 8004a80:	d10c      	bne.n	8004a9c <HAL_RCC_OscConfig+0x994>
 8004a82:	4bb7      	ldr	r3, [pc, #732]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	4ab6      	ldr	r2, [pc, #728]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004a88:	f043 0304 	orr.w	r3, r3, #4
 8004a8c:	6213      	str	r3, [r2, #32]
 8004a8e:	4bb4      	ldr	r3, [pc, #720]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004a90:	6a1b      	ldr	r3, [r3, #32]
 8004a92:	4ab3      	ldr	r2, [pc, #716]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004a94:	f043 0301 	orr.w	r3, r3, #1
 8004a98:	6213      	str	r3, [r2, #32]
 8004a9a:	e00b      	b.n	8004ab4 <HAL_RCC_OscConfig+0x9ac>
 8004a9c:	4bb0      	ldr	r3, [pc, #704]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	4aaf      	ldr	r2, [pc, #700]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004aa2:	f023 0301 	bic.w	r3, r3, #1
 8004aa6:	6213      	str	r3, [r2, #32]
 8004aa8:	4bad      	ldr	r3, [pc, #692]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004aaa:	6a1b      	ldr	r3, [r3, #32]
 8004aac:	4aac      	ldr	r2, [pc, #688]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004aae:	f023 0304 	bic.w	r3, r3, #4
 8004ab2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ab4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ab8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 8081 	beq.w	8004bc8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ac6:	f7fd fa5b 	bl	8001f80 <HAL_GetTick>
 8004aca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ace:	e00b      	b.n	8004ae8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ad0:	f7fd fa56 	bl	8001f80 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d901      	bls.n	8004ae8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e345      	b.n	8005174 <HAL_RCC_OscConfig+0x106c>
 8004ae8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004aec:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004af0:	2202      	movs	r2, #2
 8004af2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004af4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004af8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	fa93 f2a3 	rbit	r2, r3
 8004b02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b06:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004b0a:	601a      	str	r2, [r3, #0]
 8004b0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b10:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004b14:	2202      	movs	r2, #2
 8004b16:	601a      	str	r2, [r3, #0]
 8004b18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b1c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	fa93 f2a3 	rbit	r2, r3
 8004b26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b2a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004b2e:	601a      	str	r2, [r3, #0]
  return result;
 8004b30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b34:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004b38:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b3a:	fab3 f383 	clz	r3, r3
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	095b      	lsrs	r3, r3, #5
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	f043 0302 	orr.w	r3, r3, #2
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d102      	bne.n	8004b54 <HAL_RCC_OscConfig+0xa4c>
 8004b4e:	4b84      	ldr	r3, [pc, #528]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004b50:	6a1b      	ldr	r3, [r3, #32]
 8004b52:	e013      	b.n	8004b7c <HAL_RCC_OscConfig+0xa74>
 8004b54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b58:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004b5c:	2202      	movs	r2, #2
 8004b5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b64:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	fa93 f2a3 	rbit	r2, r3
 8004b6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b72:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004b76:	601a      	str	r2, [r3, #0]
 8004b78:	4b79      	ldr	r3, [pc, #484]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b80:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004b84:	2102      	movs	r1, #2
 8004b86:	6011      	str	r1, [r2, #0]
 8004b88:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b8c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004b90:	6812      	ldr	r2, [r2, #0]
 8004b92:	fa92 f1a2 	rbit	r1, r2
 8004b96:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b9a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004b9e:	6011      	str	r1, [r2, #0]
  return result;
 8004ba0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004ba4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004ba8:	6812      	ldr	r2, [r2, #0]
 8004baa:	fab2 f282 	clz	r2, r2
 8004bae:	b2d2      	uxtb	r2, r2
 8004bb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bb4:	b2d2      	uxtb	r2, r2
 8004bb6:	f002 021f 	and.w	r2, r2, #31
 8004bba:	2101      	movs	r1, #1
 8004bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d084      	beq.n	8004ad0 <HAL_RCC_OscConfig+0x9c8>
 8004bc6:	e07f      	b.n	8004cc8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bc8:	f7fd f9da 	bl	8001f80 <HAL_GetTick>
 8004bcc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bd0:	e00b      	b.n	8004bea <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bd2:	f7fd f9d5 	bl	8001f80 <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	f241 3288 	movw	r2, #5000	; 0x1388
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d901      	bls.n	8004bea <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e2c4      	b.n	8005174 <HAL_RCC_OscConfig+0x106c>
 8004bea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bee:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bf6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bfa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	fa93 f2a3 	rbit	r2, r3
 8004c04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c08:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004c0c:	601a      	str	r2, [r3, #0]
 8004c0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c12:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004c16:	2202      	movs	r2, #2
 8004c18:	601a      	str	r2, [r3, #0]
 8004c1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c1e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	fa93 f2a3 	rbit	r2, r3
 8004c28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c2c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004c30:	601a      	str	r2, [r3, #0]
  return result;
 8004c32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c36:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004c3a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c3c:	fab3 f383 	clz	r3, r3
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	095b      	lsrs	r3, r3, #5
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	f043 0302 	orr.w	r3, r3, #2
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d102      	bne.n	8004c56 <HAL_RCC_OscConfig+0xb4e>
 8004c50:	4b43      	ldr	r3, [pc, #268]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004c52:	6a1b      	ldr	r3, [r3, #32]
 8004c54:	e013      	b.n	8004c7e <HAL_RCC_OscConfig+0xb76>
 8004c56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c5a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004c5e:	2202      	movs	r2, #2
 8004c60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c66:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	fa93 f2a3 	rbit	r2, r3
 8004c70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c74:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004c78:	601a      	str	r2, [r3, #0]
 8004c7a:	4b39      	ldr	r3, [pc, #228]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c82:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004c86:	2102      	movs	r1, #2
 8004c88:	6011      	str	r1, [r2, #0]
 8004c8a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c8e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004c92:	6812      	ldr	r2, [r2, #0]
 8004c94:	fa92 f1a2 	rbit	r1, r2
 8004c98:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c9c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004ca0:	6011      	str	r1, [r2, #0]
  return result;
 8004ca2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004ca6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004caa:	6812      	ldr	r2, [r2, #0]
 8004cac:	fab2 f282 	clz	r2, r2
 8004cb0:	b2d2      	uxtb	r2, r2
 8004cb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cb6:	b2d2      	uxtb	r2, r2
 8004cb8:	f002 021f 	and.w	r2, r2, #31
 8004cbc:	2101      	movs	r1, #1
 8004cbe:	fa01 f202 	lsl.w	r2, r1, r2
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d184      	bne.n	8004bd2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004cc8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d105      	bne.n	8004cdc <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cd0:	4b23      	ldr	r3, [pc, #140]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004cd2:	69db      	ldr	r3, [r3, #28]
 8004cd4:	4a22      	ldr	r2, [pc, #136]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004cd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cda:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ce0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	69db      	ldr	r3, [r3, #28]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 8242 	beq.w	8005172 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cee:	4b1c      	ldr	r3, [pc, #112]	; (8004d60 <HAL_RCC_OscConfig+0xc58>)
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f003 030c 	and.w	r3, r3, #12
 8004cf6:	2b08      	cmp	r3, #8
 8004cf8:	f000 8213 	beq.w	8005122 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d00:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	69db      	ldr	r3, [r3, #28]
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	f040 8162 	bne.w	8004fd2 <HAL_RCC_OscConfig+0xeca>
 8004d0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d12:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004d16:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004d1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d20:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	fa93 f2a3 	rbit	r2, r3
 8004d2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d2e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004d32:	601a      	str	r2, [r3, #0]
  return result;
 8004d34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d38:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004d3c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d3e:	fab3 f383 	clz	r3, r3
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004d48:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	461a      	mov	r2, r3
 8004d50:	2300      	movs	r3, #0
 8004d52:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d54:	f7fd f914 	bl	8001f80 <HAL_GetTick>
 8004d58:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d5c:	e00c      	b.n	8004d78 <HAL_RCC_OscConfig+0xc70>
 8004d5e:	bf00      	nop
 8004d60:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d64:	f7fd f90c 	bl	8001f80 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d901      	bls.n	8004d78 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e1fd      	b.n	8005174 <HAL_RCC_OscConfig+0x106c>
 8004d78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d7c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004d80:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d8a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	fa93 f2a3 	rbit	r2, r3
 8004d94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d98:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004d9c:	601a      	str	r2, [r3, #0]
  return result;
 8004d9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004da2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004da6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004da8:	fab3 f383 	clz	r3, r3
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	095b      	lsrs	r3, r3, #5
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	f043 0301 	orr.w	r3, r3, #1
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d102      	bne.n	8004dc2 <HAL_RCC_OscConfig+0xcba>
 8004dbc:	4bb0      	ldr	r3, [pc, #704]	; (8005080 <HAL_RCC_OscConfig+0xf78>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	e027      	b.n	8004e12 <HAL_RCC_OscConfig+0xd0a>
 8004dc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dc6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004dca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004dce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dd4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	fa93 f2a3 	rbit	r2, r3
 8004dde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004de2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dec:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004df0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004df4:	601a      	str	r2, [r3, #0]
 8004df6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dfa:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	fa93 f2a3 	rbit	r2, r3
 8004e04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e08:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004e0c:	601a      	str	r2, [r3, #0]
 8004e0e:	4b9c      	ldr	r3, [pc, #624]	; (8005080 <HAL_RCC_OscConfig+0xf78>)
 8004e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004e16:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004e1a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004e1e:	6011      	str	r1, [r2, #0]
 8004e20:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004e24:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004e28:	6812      	ldr	r2, [r2, #0]
 8004e2a:	fa92 f1a2 	rbit	r1, r2
 8004e2e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004e32:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004e36:	6011      	str	r1, [r2, #0]
  return result;
 8004e38:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004e3c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004e40:	6812      	ldr	r2, [r2, #0]
 8004e42:	fab2 f282 	clz	r2, r2
 8004e46:	b2d2      	uxtb	r2, r2
 8004e48:	f042 0220 	orr.w	r2, r2, #32
 8004e4c:	b2d2      	uxtb	r2, r2
 8004e4e:	f002 021f 	and.w	r2, r2, #31
 8004e52:	2101      	movs	r1, #1
 8004e54:	fa01 f202 	lsl.w	r2, r1, r2
 8004e58:	4013      	ands	r3, r2
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d182      	bne.n	8004d64 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e5e:	4b88      	ldr	r3, [pc, #544]	; (8005080 <HAL_RCC_OscConfig+0xf78>)
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004e66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004e72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	430b      	orrs	r3, r1
 8004e80:	497f      	ldr	r1, [pc, #508]	; (8005080 <HAL_RCC_OscConfig+0xf78>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	604b      	str	r3, [r1, #4]
 8004e86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e8a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8004e8e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004e92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e98:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	fa93 f2a3 	rbit	r2, r3
 8004ea2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ea6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004eaa:	601a      	str	r2, [r3, #0]
  return result;
 8004eac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eb0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004eb4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004eb6:	fab3 f383 	clz	r3, r3
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004ec0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	2301      	movs	r3, #1
 8004eca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ecc:	f7fd f858 	bl	8001f80 <HAL_GetTick>
 8004ed0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ed4:	e009      	b.n	8004eea <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ed6:	f7fd f853 	bl	8001f80 <HAL_GetTick>
 8004eda:	4602      	mov	r2, r0
 8004edc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e144      	b.n	8005174 <HAL_RCC_OscConfig+0x106c>
 8004eea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eee:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004ef2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ef6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004efc:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	fa93 f2a3 	rbit	r2, r3
 8004f06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f0a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004f0e:	601a      	str	r2, [r3, #0]
  return result;
 8004f10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f14:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004f18:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f1a:	fab3 f383 	clz	r3, r3
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	095b      	lsrs	r3, r3, #5
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	f043 0301 	orr.w	r3, r3, #1
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d102      	bne.n	8004f34 <HAL_RCC_OscConfig+0xe2c>
 8004f2e:	4b54      	ldr	r3, [pc, #336]	; (8005080 <HAL_RCC_OscConfig+0xf78>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	e027      	b.n	8004f84 <HAL_RCC_OscConfig+0xe7c>
 8004f34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f38:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004f3c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f46:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	fa93 f2a3 	rbit	r2, r3
 8004f50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f54:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8004f58:	601a      	str	r2, [r3, #0]
 8004f5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f5e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004f62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f66:	601a      	str	r2, [r3, #0]
 8004f68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f6c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	fa93 f2a3 	rbit	r2, r3
 8004f76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f7a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8004f7e:	601a      	str	r2, [r3, #0]
 8004f80:	4b3f      	ldr	r3, [pc, #252]	; (8005080 <HAL_RCC_OscConfig+0xf78>)
 8004f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f84:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f88:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8004f8c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004f90:	6011      	str	r1, [r2, #0]
 8004f92:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f96:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8004f9a:	6812      	ldr	r2, [r2, #0]
 8004f9c:	fa92 f1a2 	rbit	r1, r2
 8004fa0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004fa4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004fa8:	6011      	str	r1, [r2, #0]
  return result;
 8004faa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004fae:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004fb2:	6812      	ldr	r2, [r2, #0]
 8004fb4:	fab2 f282 	clz	r2, r2
 8004fb8:	b2d2      	uxtb	r2, r2
 8004fba:	f042 0220 	orr.w	r2, r2, #32
 8004fbe:	b2d2      	uxtb	r2, r2
 8004fc0:	f002 021f 	and.w	r2, r2, #31
 8004fc4:	2101      	movs	r1, #1
 8004fc6:	fa01 f202 	lsl.w	r2, r1, r2
 8004fca:	4013      	ands	r3, r2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d082      	beq.n	8004ed6 <HAL_RCC_OscConfig+0xdce>
 8004fd0:	e0cf      	b.n	8005172 <HAL_RCC_OscConfig+0x106a>
 8004fd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fd6:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8004fda:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004fde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fe0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fe4:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	fa93 f2a3 	rbit	r2, r3
 8004fee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ff2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004ff6:	601a      	str	r2, [r3, #0]
  return result;
 8004ff8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ffc:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005000:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005002:	fab3 f383 	clz	r3, r3
 8005006:	b2db      	uxtb	r3, r3
 8005008:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800500c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	461a      	mov	r2, r3
 8005014:	2300      	movs	r3, #0
 8005016:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005018:	f7fc ffb2 	bl	8001f80 <HAL_GetTick>
 800501c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005020:	e009      	b.n	8005036 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005022:	f7fc ffad 	bl	8001f80 <HAL_GetTick>
 8005026:	4602      	mov	r2, r0
 8005028:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	2b02      	cmp	r3, #2
 8005030:	d901      	bls.n	8005036 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e09e      	b.n	8005174 <HAL_RCC_OscConfig+0x106c>
 8005036:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800503a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800503e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005042:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005044:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005048:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	fa93 f2a3 	rbit	r2, r3
 8005052:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005056:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800505a:	601a      	str	r2, [r3, #0]
  return result;
 800505c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005060:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005064:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005066:	fab3 f383 	clz	r3, r3
 800506a:	b2db      	uxtb	r3, r3
 800506c:	095b      	lsrs	r3, r3, #5
 800506e:	b2db      	uxtb	r3, r3
 8005070:	f043 0301 	orr.w	r3, r3, #1
 8005074:	b2db      	uxtb	r3, r3
 8005076:	2b01      	cmp	r3, #1
 8005078:	d104      	bne.n	8005084 <HAL_RCC_OscConfig+0xf7c>
 800507a:	4b01      	ldr	r3, [pc, #4]	; (8005080 <HAL_RCC_OscConfig+0xf78>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	e029      	b.n	80050d4 <HAL_RCC_OscConfig+0xfcc>
 8005080:	40021000 	.word	0x40021000
 8005084:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005088:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800508c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005090:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005092:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005096:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	fa93 f2a3 	rbit	r2, r3
 80050a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050a4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80050a8:	601a      	str	r2, [r3, #0]
 80050aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ae:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80050b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050b6:	601a      	str	r2, [r3, #0]
 80050b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050bc:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	fa93 f2a3 	rbit	r2, r3
 80050c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ca:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80050ce:	601a      	str	r2, [r3, #0]
 80050d0:	4b2b      	ldr	r3, [pc, #172]	; (8005180 <HAL_RCC_OscConfig+0x1078>)
 80050d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050d8:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80050dc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80050e0:	6011      	str	r1, [r2, #0]
 80050e2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050e6:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80050ea:	6812      	ldr	r2, [r2, #0]
 80050ec:	fa92 f1a2 	rbit	r1, r2
 80050f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050f4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80050f8:	6011      	str	r1, [r2, #0]
  return result;
 80050fa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050fe:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005102:	6812      	ldr	r2, [r2, #0]
 8005104:	fab2 f282 	clz	r2, r2
 8005108:	b2d2      	uxtb	r2, r2
 800510a:	f042 0220 	orr.w	r2, r2, #32
 800510e:	b2d2      	uxtb	r2, r2
 8005110:	f002 021f 	and.w	r2, r2, #31
 8005114:	2101      	movs	r1, #1
 8005116:	fa01 f202 	lsl.w	r2, r1, r2
 800511a:	4013      	ands	r3, r2
 800511c:	2b00      	cmp	r3, #0
 800511e:	d180      	bne.n	8005022 <HAL_RCC_OscConfig+0xf1a>
 8005120:	e027      	b.n	8005172 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005122:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005126:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	69db      	ldr	r3, [r3, #28]
 800512e:	2b01      	cmp	r3, #1
 8005130:	d101      	bne.n	8005136 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e01e      	b.n	8005174 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005136:	4b12      	ldr	r3, [pc, #72]	; (8005180 <HAL_RCC_OscConfig+0x1078>)
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800513e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005142:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005146:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800514a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6a1b      	ldr	r3, [r3, #32]
 8005152:	429a      	cmp	r2, r3
 8005154:	d10b      	bne.n	800516e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005156:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800515a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800515e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005162:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800516a:	429a      	cmp	r2, r3
 800516c:	d001      	beq.n	8005172 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e000      	b.n	8005174 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005172:	2300      	movs	r3, #0
}
 8005174:	4618      	mov	r0, r3
 8005176:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	40021000 	.word	0x40021000

08005184 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b09e      	sub	sp, #120	; 0x78
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800518e:	2300      	movs	r3, #0
 8005190:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d101      	bne.n	800519c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e162      	b.n	8005462 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800519c:	4b90      	ldr	r3, [pc, #576]	; (80053e0 <HAL_RCC_ClockConfig+0x25c>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 0307 	and.w	r3, r3, #7
 80051a4:	683a      	ldr	r2, [r7, #0]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d910      	bls.n	80051cc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051aa:	4b8d      	ldr	r3, [pc, #564]	; (80053e0 <HAL_RCC_ClockConfig+0x25c>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f023 0207 	bic.w	r2, r3, #7
 80051b2:	498b      	ldr	r1, [pc, #556]	; (80053e0 <HAL_RCC_ClockConfig+0x25c>)
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ba:	4b89      	ldr	r3, [pc, #548]	; (80053e0 <HAL_RCC_ClockConfig+0x25c>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0307 	and.w	r3, r3, #7
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d001      	beq.n	80051cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e14a      	b.n	8005462 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d008      	beq.n	80051ea <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051d8:	4b82      	ldr	r3, [pc, #520]	; (80053e4 <HAL_RCC_ClockConfig+0x260>)
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	497f      	ldr	r1, [pc, #508]	; (80053e4 <HAL_RCC_ClockConfig+0x260>)
 80051e6:	4313      	orrs	r3, r2
 80051e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f000 80dc 	beq.w	80053b0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d13c      	bne.n	800527a <HAL_RCC_ClockConfig+0xf6>
 8005200:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005204:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005206:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005208:	fa93 f3a3 	rbit	r3, r3
 800520c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800520e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005210:	fab3 f383 	clz	r3, r3
 8005214:	b2db      	uxtb	r3, r3
 8005216:	095b      	lsrs	r3, r3, #5
 8005218:	b2db      	uxtb	r3, r3
 800521a:	f043 0301 	orr.w	r3, r3, #1
 800521e:	b2db      	uxtb	r3, r3
 8005220:	2b01      	cmp	r3, #1
 8005222:	d102      	bne.n	800522a <HAL_RCC_ClockConfig+0xa6>
 8005224:	4b6f      	ldr	r3, [pc, #444]	; (80053e4 <HAL_RCC_ClockConfig+0x260>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	e00f      	b.n	800524a <HAL_RCC_ClockConfig+0xc6>
 800522a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800522e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005230:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005232:	fa93 f3a3 	rbit	r3, r3
 8005236:	667b      	str	r3, [r7, #100]	; 0x64
 8005238:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800523c:	663b      	str	r3, [r7, #96]	; 0x60
 800523e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005240:	fa93 f3a3 	rbit	r3, r3
 8005244:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005246:	4b67      	ldr	r3, [pc, #412]	; (80053e4 <HAL_RCC_ClockConfig+0x260>)
 8005248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800524e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005250:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005252:	fa92 f2a2 	rbit	r2, r2
 8005256:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005258:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800525a:	fab2 f282 	clz	r2, r2
 800525e:	b2d2      	uxtb	r2, r2
 8005260:	f042 0220 	orr.w	r2, r2, #32
 8005264:	b2d2      	uxtb	r2, r2
 8005266:	f002 021f 	and.w	r2, r2, #31
 800526a:	2101      	movs	r1, #1
 800526c:	fa01 f202 	lsl.w	r2, r1, r2
 8005270:	4013      	ands	r3, r2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d17b      	bne.n	800536e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e0f3      	b.n	8005462 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	2b02      	cmp	r3, #2
 8005280:	d13c      	bne.n	80052fc <HAL_RCC_ClockConfig+0x178>
 8005282:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005286:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005288:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800528a:	fa93 f3a3 	rbit	r3, r3
 800528e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005290:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005292:	fab3 f383 	clz	r3, r3
 8005296:	b2db      	uxtb	r3, r3
 8005298:	095b      	lsrs	r3, r3, #5
 800529a:	b2db      	uxtb	r3, r3
 800529c:	f043 0301 	orr.w	r3, r3, #1
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d102      	bne.n	80052ac <HAL_RCC_ClockConfig+0x128>
 80052a6:	4b4f      	ldr	r3, [pc, #316]	; (80053e4 <HAL_RCC_ClockConfig+0x260>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	e00f      	b.n	80052cc <HAL_RCC_ClockConfig+0x148>
 80052ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80052b0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052b4:	fa93 f3a3 	rbit	r3, r3
 80052b8:	647b      	str	r3, [r7, #68]	; 0x44
 80052ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80052be:	643b      	str	r3, [r7, #64]	; 0x40
 80052c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052c2:	fa93 f3a3 	rbit	r3, r3
 80052c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80052c8:	4b46      	ldr	r3, [pc, #280]	; (80053e4 <HAL_RCC_ClockConfig+0x260>)
 80052ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80052d0:	63ba      	str	r2, [r7, #56]	; 0x38
 80052d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052d4:	fa92 f2a2 	rbit	r2, r2
 80052d8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80052da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80052dc:	fab2 f282 	clz	r2, r2
 80052e0:	b2d2      	uxtb	r2, r2
 80052e2:	f042 0220 	orr.w	r2, r2, #32
 80052e6:	b2d2      	uxtb	r2, r2
 80052e8:	f002 021f 	and.w	r2, r2, #31
 80052ec:	2101      	movs	r1, #1
 80052ee:	fa01 f202 	lsl.w	r2, r1, r2
 80052f2:	4013      	ands	r3, r2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d13a      	bne.n	800536e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e0b2      	b.n	8005462 <HAL_RCC_ClockConfig+0x2de>
 80052fc:	2302      	movs	r3, #2
 80052fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005302:	fa93 f3a3 	rbit	r3, r3
 8005306:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800530a:	fab3 f383 	clz	r3, r3
 800530e:	b2db      	uxtb	r3, r3
 8005310:	095b      	lsrs	r3, r3, #5
 8005312:	b2db      	uxtb	r3, r3
 8005314:	f043 0301 	orr.w	r3, r3, #1
 8005318:	b2db      	uxtb	r3, r3
 800531a:	2b01      	cmp	r3, #1
 800531c:	d102      	bne.n	8005324 <HAL_RCC_ClockConfig+0x1a0>
 800531e:	4b31      	ldr	r3, [pc, #196]	; (80053e4 <HAL_RCC_ClockConfig+0x260>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	e00d      	b.n	8005340 <HAL_RCC_ClockConfig+0x1bc>
 8005324:	2302      	movs	r3, #2
 8005326:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800532a:	fa93 f3a3 	rbit	r3, r3
 800532e:	627b      	str	r3, [r7, #36]	; 0x24
 8005330:	2302      	movs	r3, #2
 8005332:	623b      	str	r3, [r7, #32]
 8005334:	6a3b      	ldr	r3, [r7, #32]
 8005336:	fa93 f3a3 	rbit	r3, r3
 800533a:	61fb      	str	r3, [r7, #28]
 800533c:	4b29      	ldr	r3, [pc, #164]	; (80053e4 <HAL_RCC_ClockConfig+0x260>)
 800533e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005340:	2202      	movs	r2, #2
 8005342:	61ba      	str	r2, [r7, #24]
 8005344:	69ba      	ldr	r2, [r7, #24]
 8005346:	fa92 f2a2 	rbit	r2, r2
 800534a:	617a      	str	r2, [r7, #20]
  return result;
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	fab2 f282 	clz	r2, r2
 8005352:	b2d2      	uxtb	r2, r2
 8005354:	f042 0220 	orr.w	r2, r2, #32
 8005358:	b2d2      	uxtb	r2, r2
 800535a:	f002 021f 	and.w	r2, r2, #31
 800535e:	2101      	movs	r1, #1
 8005360:	fa01 f202 	lsl.w	r2, r1, r2
 8005364:	4013      	ands	r3, r2
 8005366:	2b00      	cmp	r3, #0
 8005368:	d101      	bne.n	800536e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e079      	b.n	8005462 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800536e:	4b1d      	ldr	r3, [pc, #116]	; (80053e4 <HAL_RCC_ClockConfig+0x260>)
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	f023 0203 	bic.w	r2, r3, #3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	491a      	ldr	r1, [pc, #104]	; (80053e4 <HAL_RCC_ClockConfig+0x260>)
 800537c:	4313      	orrs	r3, r2
 800537e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005380:	f7fc fdfe 	bl	8001f80 <HAL_GetTick>
 8005384:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005386:	e00a      	b.n	800539e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005388:	f7fc fdfa 	bl	8001f80 <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	f241 3288 	movw	r2, #5000	; 0x1388
 8005396:	4293      	cmp	r3, r2
 8005398:	d901      	bls.n	800539e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e061      	b.n	8005462 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800539e:	4b11      	ldr	r3, [pc, #68]	; (80053e4 <HAL_RCC_ClockConfig+0x260>)
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	f003 020c 	and.w	r2, r3, #12
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d1eb      	bne.n	8005388 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053b0:	4b0b      	ldr	r3, [pc, #44]	; (80053e0 <HAL_RCC_ClockConfig+0x25c>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0307 	and.w	r3, r3, #7
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d214      	bcs.n	80053e8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053be:	4b08      	ldr	r3, [pc, #32]	; (80053e0 <HAL_RCC_ClockConfig+0x25c>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f023 0207 	bic.w	r2, r3, #7
 80053c6:	4906      	ldr	r1, [pc, #24]	; (80053e0 <HAL_RCC_ClockConfig+0x25c>)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053ce:	4b04      	ldr	r3, [pc, #16]	; (80053e0 <HAL_RCC_ClockConfig+0x25c>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0307 	and.w	r3, r3, #7
 80053d6:	683a      	ldr	r2, [r7, #0]
 80053d8:	429a      	cmp	r2, r3
 80053da:	d005      	beq.n	80053e8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e040      	b.n	8005462 <HAL_RCC_ClockConfig+0x2de>
 80053e0:	40022000 	.word	0x40022000
 80053e4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f003 0304 	and.w	r3, r3, #4
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d008      	beq.n	8005406 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053f4:	4b1d      	ldr	r3, [pc, #116]	; (800546c <HAL_RCC_ClockConfig+0x2e8>)
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	491a      	ldr	r1, [pc, #104]	; (800546c <HAL_RCC_ClockConfig+0x2e8>)
 8005402:	4313      	orrs	r3, r2
 8005404:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0308 	and.w	r3, r3, #8
 800540e:	2b00      	cmp	r3, #0
 8005410:	d009      	beq.n	8005426 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005412:	4b16      	ldr	r3, [pc, #88]	; (800546c <HAL_RCC_ClockConfig+0x2e8>)
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	00db      	lsls	r3, r3, #3
 8005420:	4912      	ldr	r1, [pc, #72]	; (800546c <HAL_RCC_ClockConfig+0x2e8>)
 8005422:	4313      	orrs	r3, r2
 8005424:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005426:	f000 f829 	bl	800547c <HAL_RCC_GetSysClockFreq>
 800542a:	4601      	mov	r1, r0
 800542c:	4b0f      	ldr	r3, [pc, #60]	; (800546c <HAL_RCC_ClockConfig+0x2e8>)
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005434:	22f0      	movs	r2, #240	; 0xf0
 8005436:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005438:	693a      	ldr	r2, [r7, #16]
 800543a:	fa92 f2a2 	rbit	r2, r2
 800543e:	60fa      	str	r2, [r7, #12]
  return result;
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	fab2 f282 	clz	r2, r2
 8005446:	b2d2      	uxtb	r2, r2
 8005448:	40d3      	lsrs	r3, r2
 800544a:	4a09      	ldr	r2, [pc, #36]	; (8005470 <HAL_RCC_ClockConfig+0x2ec>)
 800544c:	5cd3      	ldrb	r3, [r2, r3]
 800544e:	fa21 f303 	lsr.w	r3, r1, r3
 8005452:	4a08      	ldr	r2, [pc, #32]	; (8005474 <HAL_RCC_ClockConfig+0x2f0>)
 8005454:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005456:	4b08      	ldr	r3, [pc, #32]	; (8005478 <HAL_RCC_ClockConfig+0x2f4>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4618      	mov	r0, r3
 800545c:	f7fc fd4c 	bl	8001ef8 <HAL_InitTick>
  
  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3778      	adds	r7, #120	; 0x78
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	40021000 	.word	0x40021000
 8005470:	080096ec 	.word	0x080096ec
 8005474:	20000008 	.word	0x20000008
 8005478:	2000000c 	.word	0x2000000c

0800547c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800547c:	b480      	push	{r7}
 800547e:	b08b      	sub	sp, #44	; 0x2c
 8005480:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005482:	2300      	movs	r3, #0
 8005484:	61fb      	str	r3, [r7, #28]
 8005486:	2300      	movs	r3, #0
 8005488:	61bb      	str	r3, [r7, #24]
 800548a:	2300      	movs	r3, #0
 800548c:	627b      	str	r3, [r7, #36]	; 0x24
 800548e:	2300      	movs	r3, #0
 8005490:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005492:	2300      	movs	r3, #0
 8005494:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005496:	4b29      	ldr	r3, [pc, #164]	; (800553c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	f003 030c 	and.w	r3, r3, #12
 80054a2:	2b04      	cmp	r3, #4
 80054a4:	d002      	beq.n	80054ac <HAL_RCC_GetSysClockFreq+0x30>
 80054a6:	2b08      	cmp	r3, #8
 80054a8:	d003      	beq.n	80054b2 <HAL_RCC_GetSysClockFreq+0x36>
 80054aa:	e03c      	b.n	8005526 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80054ac:	4b24      	ldr	r3, [pc, #144]	; (8005540 <HAL_RCC_GetSysClockFreq+0xc4>)
 80054ae:	623b      	str	r3, [r7, #32]
      break;
 80054b0:	e03c      	b.n	800552c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80054b8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80054bc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054be:	68ba      	ldr	r2, [r7, #8]
 80054c0:	fa92 f2a2 	rbit	r2, r2
 80054c4:	607a      	str	r2, [r7, #4]
  return result;
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	fab2 f282 	clz	r2, r2
 80054cc:	b2d2      	uxtb	r2, r2
 80054ce:	40d3      	lsrs	r3, r2
 80054d0:	4a1c      	ldr	r2, [pc, #112]	; (8005544 <HAL_RCC_GetSysClockFreq+0xc8>)
 80054d2:	5cd3      	ldrb	r3, [r2, r3]
 80054d4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80054d6:	4b19      	ldr	r3, [pc, #100]	; (800553c <HAL_RCC_GetSysClockFreq+0xc0>)
 80054d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054da:	f003 030f 	and.w	r3, r3, #15
 80054de:	220f      	movs	r2, #15
 80054e0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054e2:	693a      	ldr	r2, [r7, #16]
 80054e4:	fa92 f2a2 	rbit	r2, r2
 80054e8:	60fa      	str	r2, [r7, #12]
  return result;
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	fab2 f282 	clz	r2, r2
 80054f0:	b2d2      	uxtb	r2, r2
 80054f2:	40d3      	lsrs	r3, r2
 80054f4:	4a14      	ldr	r2, [pc, #80]	; (8005548 <HAL_RCC_GetSysClockFreq+0xcc>)
 80054f6:	5cd3      	ldrb	r3, [r2, r3]
 80054f8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80054fa:	69fb      	ldr	r3, [r7, #28]
 80054fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005500:	2b00      	cmp	r3, #0
 8005502:	d008      	beq.n	8005516 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005504:	4a0e      	ldr	r2, [pc, #56]	; (8005540 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	fbb2 f2f3 	udiv	r2, r2, r3
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	fb02 f303 	mul.w	r3, r2, r3
 8005512:	627b      	str	r3, [r7, #36]	; 0x24
 8005514:	e004      	b.n	8005520 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	4a0c      	ldr	r2, [pc, #48]	; (800554c <HAL_RCC_GetSysClockFreq+0xd0>)
 800551a:	fb02 f303 	mul.w	r3, r2, r3
 800551e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005522:	623b      	str	r3, [r7, #32]
      break;
 8005524:	e002      	b.n	800552c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005526:	4b06      	ldr	r3, [pc, #24]	; (8005540 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005528:	623b      	str	r3, [r7, #32]
      break;
 800552a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800552c:	6a3b      	ldr	r3, [r7, #32]
}
 800552e:	4618      	mov	r0, r3
 8005530:	372c      	adds	r7, #44	; 0x2c
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop
 800553c:	40021000 	.word	0x40021000
 8005540:	007a1200 	.word	0x007a1200
 8005544:	08009704 	.word	0x08009704
 8005548:	08009714 	.word	0x08009714
 800554c:	003d0900 	.word	0x003d0900

08005550 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005550:	b480      	push	{r7}
 8005552:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005554:	4b03      	ldr	r3, [pc, #12]	; (8005564 <HAL_RCC_GetHCLKFreq+0x14>)
 8005556:	681b      	ldr	r3, [r3, #0]
}
 8005558:	4618      	mov	r0, r3
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	20000008 	.word	0x20000008

08005568 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800556e:	f7ff ffef 	bl	8005550 <HAL_RCC_GetHCLKFreq>
 8005572:	4601      	mov	r1, r0
 8005574:	4b0b      	ldr	r3, [pc, #44]	; (80055a4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800557c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005580:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	fa92 f2a2 	rbit	r2, r2
 8005588:	603a      	str	r2, [r7, #0]
  return result;
 800558a:	683a      	ldr	r2, [r7, #0]
 800558c:	fab2 f282 	clz	r2, r2
 8005590:	b2d2      	uxtb	r2, r2
 8005592:	40d3      	lsrs	r3, r2
 8005594:	4a04      	ldr	r2, [pc, #16]	; (80055a8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005596:	5cd3      	ldrb	r3, [r2, r3]
 8005598:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800559c:	4618      	mov	r0, r3
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	40021000 	.word	0x40021000
 80055a8:	080096fc 	.word	0x080096fc

080055ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80055b2:	f7ff ffcd 	bl	8005550 <HAL_RCC_GetHCLKFreq>
 80055b6:	4601      	mov	r1, r0
 80055b8:	4b0b      	ldr	r3, [pc, #44]	; (80055e8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80055c0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80055c4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	fa92 f2a2 	rbit	r2, r2
 80055cc:	603a      	str	r2, [r7, #0]
  return result;
 80055ce:	683a      	ldr	r2, [r7, #0]
 80055d0:	fab2 f282 	clz	r2, r2
 80055d4:	b2d2      	uxtb	r2, r2
 80055d6:	40d3      	lsrs	r3, r2
 80055d8:	4a04      	ldr	r2, [pc, #16]	; (80055ec <HAL_RCC_GetPCLK2Freq+0x40>)
 80055da:	5cd3      	ldrb	r3, [r2, r3]
 80055dc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80055e0:	4618      	mov	r0, r3
 80055e2:	3708      	adds	r7, #8
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	40021000 	.word	0x40021000
 80055ec:	080096fc 	.word	0x080096fc

080055f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b092      	sub	sp, #72	; 0x48
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80055f8:	2300      	movs	r3, #0
 80055fa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80055fc:	2300      	movs	r3, #0
 80055fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005600:	2300      	movs	r3, #0
 8005602:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800560e:	2b00      	cmp	r3, #0
 8005610:	f000 80cd 	beq.w	80057ae <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005614:	4b8e      	ldr	r3, [pc, #568]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005616:	69db      	ldr	r3, [r3, #28]
 8005618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d10e      	bne.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005620:	4b8b      	ldr	r3, [pc, #556]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005622:	69db      	ldr	r3, [r3, #28]
 8005624:	4a8a      	ldr	r2, [pc, #552]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800562a:	61d3      	str	r3, [r2, #28]
 800562c:	4b88      	ldr	r3, [pc, #544]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800562e:	69db      	ldr	r3, [r3, #28]
 8005630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005634:	60bb      	str	r3, [r7, #8]
 8005636:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005638:	2301      	movs	r3, #1
 800563a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800563e:	4b85      	ldr	r3, [pc, #532]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005646:	2b00      	cmp	r3, #0
 8005648:	d118      	bne.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800564a:	4b82      	ldr	r3, [pc, #520]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a81      	ldr	r2, [pc, #516]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005650:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005654:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005656:	f7fc fc93 	bl	8001f80 <HAL_GetTick>
 800565a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800565c:	e008      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800565e:	f7fc fc8f 	bl	8001f80 <HAL_GetTick>
 8005662:	4602      	mov	r2, r0
 8005664:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005666:	1ad3      	subs	r3, r2, r3
 8005668:	2b64      	cmp	r3, #100	; 0x64
 800566a:	d901      	bls.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	e0ea      	b.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005670:	4b78      	ldr	r3, [pc, #480]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005678:	2b00      	cmp	r3, #0
 800567a:	d0f0      	beq.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800567c:	4b74      	ldr	r3, [pc, #464]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800567e:	6a1b      	ldr	r3, [r3, #32]
 8005680:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005684:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005686:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005688:	2b00      	cmp	r3, #0
 800568a:	d07d      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005694:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005696:	429a      	cmp	r2, r3
 8005698:	d076      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800569a:	4b6d      	ldr	r3, [pc, #436]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800569c:	6a1b      	ldr	r3, [r3, #32]
 800569e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80056a8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ac:	fa93 f3a3 	rbit	r3, r3
 80056b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80056b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056b4:	fab3 f383 	clz	r3, r3
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	461a      	mov	r2, r3
 80056bc:	4b66      	ldr	r3, [pc, #408]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056be:	4413      	add	r3, r2
 80056c0:	009b      	lsls	r3, r3, #2
 80056c2:	461a      	mov	r2, r3
 80056c4:	2301      	movs	r3, #1
 80056c6:	6013      	str	r3, [r2, #0]
 80056c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80056cc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056d0:	fa93 f3a3 	rbit	r3, r3
 80056d4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80056d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056d8:	fab3 f383 	clz	r3, r3
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	461a      	mov	r2, r3
 80056e0:	4b5d      	ldr	r3, [pc, #372]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056e2:	4413      	add	r3, r2
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	461a      	mov	r2, r3
 80056e8:	2300      	movs	r3, #0
 80056ea:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80056ec:	4a58      	ldr	r2, [pc, #352]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056f0:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80056f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056f4:	f003 0301 	and.w	r3, r3, #1
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d045      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056fc:	f7fc fc40 	bl	8001f80 <HAL_GetTick>
 8005700:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005702:	e00a      	b.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005704:	f7fc fc3c 	bl	8001f80 <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005712:	4293      	cmp	r3, r2
 8005714:	d901      	bls.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	e095      	b.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x256>
 800571a:	2302      	movs	r3, #2
 800571c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800571e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005720:	fa93 f3a3 	rbit	r3, r3
 8005724:	627b      	str	r3, [r7, #36]	; 0x24
 8005726:	2302      	movs	r3, #2
 8005728:	623b      	str	r3, [r7, #32]
 800572a:	6a3b      	ldr	r3, [r7, #32]
 800572c:	fa93 f3a3 	rbit	r3, r3
 8005730:	61fb      	str	r3, [r7, #28]
  return result;
 8005732:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005734:	fab3 f383 	clz	r3, r3
 8005738:	b2db      	uxtb	r3, r3
 800573a:	095b      	lsrs	r3, r3, #5
 800573c:	b2db      	uxtb	r3, r3
 800573e:	f043 0302 	orr.w	r3, r3, #2
 8005742:	b2db      	uxtb	r3, r3
 8005744:	2b02      	cmp	r3, #2
 8005746:	d102      	bne.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005748:	4b41      	ldr	r3, [pc, #260]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800574a:	6a1b      	ldr	r3, [r3, #32]
 800574c:	e007      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800574e:	2302      	movs	r3, #2
 8005750:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005752:	69bb      	ldr	r3, [r7, #24]
 8005754:	fa93 f3a3 	rbit	r3, r3
 8005758:	617b      	str	r3, [r7, #20]
 800575a:	4b3d      	ldr	r3, [pc, #244]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800575c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575e:	2202      	movs	r2, #2
 8005760:	613a      	str	r2, [r7, #16]
 8005762:	693a      	ldr	r2, [r7, #16]
 8005764:	fa92 f2a2 	rbit	r2, r2
 8005768:	60fa      	str	r2, [r7, #12]
  return result;
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	fab2 f282 	clz	r2, r2
 8005770:	b2d2      	uxtb	r2, r2
 8005772:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005776:	b2d2      	uxtb	r2, r2
 8005778:	f002 021f 	and.w	r2, r2, #31
 800577c:	2101      	movs	r1, #1
 800577e:	fa01 f202 	lsl.w	r2, r1, r2
 8005782:	4013      	ands	r3, r2
 8005784:	2b00      	cmp	r3, #0
 8005786:	d0bd      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005788:	4b31      	ldr	r3, [pc, #196]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800578a:	6a1b      	ldr	r3, [r3, #32]
 800578c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	492e      	ldr	r1, [pc, #184]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005796:	4313      	orrs	r3, r2
 8005798:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800579a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d105      	bne.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057a2:	4b2b      	ldr	r3, [pc, #172]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057a4:	69db      	ldr	r3, [r3, #28]
 80057a6:	4a2a      	ldr	r2, [pc, #168]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057ac:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0301 	and.w	r3, r3, #1
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d008      	beq.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80057ba:	4b25      	ldr	r3, [pc, #148]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057be:	f023 0203 	bic.w	r2, r3, #3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	4922      	ldr	r1, [pc, #136]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057c8:	4313      	orrs	r3, r2
 80057ca:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0320 	and.w	r3, r3, #32
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d008      	beq.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057d8:	4b1d      	ldr	r3, [pc, #116]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057dc:	f023 0210 	bic.w	r2, r3, #16
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	491a      	ldr	r1, [pc, #104]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057e6:	4313      	orrs	r3, r2
 80057e8:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d008      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80057f6:	4b16      	ldr	r3, [pc, #88]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057fa:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	4913      	ldr	r1, [pc, #76]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005804:	4313      	orrs	r3, r2
 8005806:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005810:	2b00      	cmp	r3, #0
 8005812:	d008      	beq.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005814:	4b0e      	ldr	r3, [pc, #56]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005818:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	695b      	ldr	r3, [r3, #20]
 8005820:	490b      	ldr	r1, [pc, #44]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005822:	4313      	orrs	r3, r2
 8005824:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d008      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005832:	4b07      	ldr	r3, [pc, #28]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005836:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	4904      	ldr	r1, [pc, #16]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005840:	4313      	orrs	r3, r2
 8005842:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3748      	adds	r7, #72	; 0x48
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
 800584e:	bf00      	nop
 8005850:	40021000 	.word	0x40021000
 8005854:	40007000 	.word	0x40007000
 8005858:	10908100 	.word	0x10908100

0800585c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e049      	b.n	8005902 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b00      	cmp	r3, #0
 8005878:	d106      	bne.n	8005888 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f7fc f9b2 	bl	8001bec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2202      	movs	r2, #2
 800588c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	3304      	adds	r3, #4
 8005898:	4619      	mov	r1, r3
 800589a:	4610      	mov	r0, r2
 800589c:	f000 faf6 	bl	8005e8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3708      	adds	r7, #8
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
	...

0800590c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800590c:	b480      	push	{r7}
 800590e:	b085      	sub	sp, #20
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800591a:	b2db      	uxtb	r3, r3
 800591c:	2b01      	cmp	r3, #1
 800591e:	d001      	beq.n	8005924 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	e038      	b.n	8005996 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2202      	movs	r2, #2
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a1c      	ldr	r2, [pc, #112]	; (80059a4 <HAL_TIM_Base_Start+0x98>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d00e      	beq.n	8005954 <HAL_TIM_Base_Start+0x48>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800593e:	d009      	beq.n	8005954 <HAL_TIM_Base_Start+0x48>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a18      	ldr	r2, [pc, #96]	; (80059a8 <HAL_TIM_Base_Start+0x9c>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d004      	beq.n	8005954 <HAL_TIM_Base_Start+0x48>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a17      	ldr	r2, [pc, #92]	; (80059ac <HAL_TIM_Base_Start+0xa0>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d115      	bne.n	8005980 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	689a      	ldr	r2, [r3, #8]
 800595a:	4b15      	ldr	r3, [pc, #84]	; (80059b0 <HAL_TIM_Base_Start+0xa4>)
 800595c:	4013      	ands	r3, r2
 800595e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2b06      	cmp	r3, #6
 8005964:	d015      	beq.n	8005992 <HAL_TIM_Base_Start+0x86>
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800596c:	d011      	beq.n	8005992 <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	681a      	ldr	r2, [r3, #0]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f042 0201 	orr.w	r2, r2, #1
 800597c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800597e:	e008      	b.n	8005992 <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f042 0201 	orr.w	r2, r2, #1
 800598e:	601a      	str	r2, [r3, #0]
 8005990:	e000      	b.n	8005994 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005992:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005994:	2300      	movs	r3, #0
}
 8005996:	4618      	mov	r0, r3
 8005998:	3714      	adds	r7, #20
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	40012c00 	.word	0x40012c00
 80059a8:	40000400 	.word	0x40000400
 80059ac:	40014000 	.word	0x40014000
 80059b0:	00010007 	.word	0x00010007

080059b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d001      	beq.n	80059cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	e040      	b.n	8005a4e <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2202      	movs	r2, #2
 80059d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	68da      	ldr	r2, [r3, #12]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f042 0201 	orr.w	r2, r2, #1
 80059e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a1c      	ldr	r2, [pc, #112]	; (8005a5c <HAL_TIM_Base_Start_IT+0xa8>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d00e      	beq.n	8005a0c <HAL_TIM_Base_Start_IT+0x58>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059f6:	d009      	beq.n	8005a0c <HAL_TIM_Base_Start_IT+0x58>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a18      	ldr	r2, [pc, #96]	; (8005a60 <HAL_TIM_Base_Start_IT+0xac>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d004      	beq.n	8005a0c <HAL_TIM_Base_Start_IT+0x58>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a17      	ldr	r2, [pc, #92]	; (8005a64 <HAL_TIM_Base_Start_IT+0xb0>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d115      	bne.n	8005a38 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	689a      	ldr	r2, [r3, #8]
 8005a12:	4b15      	ldr	r3, [pc, #84]	; (8005a68 <HAL_TIM_Base_Start_IT+0xb4>)
 8005a14:	4013      	ands	r3, r2
 8005a16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2b06      	cmp	r3, #6
 8005a1c:	d015      	beq.n	8005a4a <HAL_TIM_Base_Start_IT+0x96>
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a24:	d011      	beq.n	8005a4a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f042 0201 	orr.w	r2, r2, #1
 8005a34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a36:	e008      	b.n	8005a4a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f042 0201 	orr.w	r2, r2, #1
 8005a46:	601a      	str	r2, [r3, #0]
 8005a48:	e000      	b.n	8005a4c <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3714      	adds	r7, #20
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr
 8005a5a:	bf00      	nop
 8005a5c:	40012c00 	.word	0x40012c00
 8005a60:	40000400 	.word	0x40000400
 8005a64:	40014000 	.word	0x40014000
 8005a68:	00010007 	.word	0x00010007

08005a6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b082      	sub	sp, #8
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	f003 0302 	and.w	r3, r3, #2
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d122      	bne.n	8005ac8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	f003 0302 	and.w	r3, r3, #2
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	d11b      	bne.n	8005ac8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f06f 0202 	mvn.w	r2, #2
 8005a98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	699b      	ldr	r3, [r3, #24]
 8005aa6:	f003 0303 	and.w	r3, r3, #3
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d003      	beq.n	8005ab6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f000 f9ce 	bl	8005e50 <HAL_TIM_IC_CaptureCallback>
 8005ab4:	e005      	b.n	8005ac2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 f9c0 	bl	8005e3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005abc:	6878      	ldr	r0, [r7, #4]
 8005abe:	f000 f9d1 	bl	8005e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	f003 0304 	and.w	r3, r3, #4
 8005ad2:	2b04      	cmp	r3, #4
 8005ad4:	d122      	bne.n	8005b1c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	f003 0304 	and.w	r3, r3, #4
 8005ae0:	2b04      	cmp	r3, #4
 8005ae2:	d11b      	bne.n	8005b1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f06f 0204 	mvn.w	r2, #4
 8005aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2202      	movs	r2, #2
 8005af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	699b      	ldr	r3, [r3, #24]
 8005afa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d003      	beq.n	8005b0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f9a4 	bl	8005e50 <HAL_TIM_IC_CaptureCallback>
 8005b08:	e005      	b.n	8005b16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 f996 	bl	8005e3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f000 f9a7 	bl	8005e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	691b      	ldr	r3, [r3, #16]
 8005b22:	f003 0308 	and.w	r3, r3, #8
 8005b26:	2b08      	cmp	r3, #8
 8005b28:	d122      	bne.n	8005b70 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	f003 0308 	and.w	r3, r3, #8
 8005b34:	2b08      	cmp	r3, #8
 8005b36:	d11b      	bne.n	8005b70 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f06f 0208 	mvn.w	r2, #8
 8005b40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2204      	movs	r2, #4
 8005b46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	69db      	ldr	r3, [r3, #28]
 8005b4e:	f003 0303 	and.w	r3, r3, #3
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d003      	beq.n	8005b5e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 f97a 	bl	8005e50 <HAL_TIM_IC_CaptureCallback>
 8005b5c:	e005      	b.n	8005b6a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f000 f96c 	bl	8005e3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 f97d 	bl	8005e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	f003 0310 	and.w	r3, r3, #16
 8005b7a:	2b10      	cmp	r3, #16
 8005b7c:	d122      	bne.n	8005bc4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	f003 0310 	and.w	r3, r3, #16
 8005b88:	2b10      	cmp	r3, #16
 8005b8a:	d11b      	bne.n	8005bc4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f06f 0210 	mvn.w	r2, #16
 8005b94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2208      	movs	r2, #8
 8005b9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	69db      	ldr	r3, [r3, #28]
 8005ba2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d003      	beq.n	8005bb2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 f950 	bl	8005e50 <HAL_TIM_IC_CaptureCallback>
 8005bb0:	e005      	b.n	8005bbe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f000 f942 	bl	8005e3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f000 f953 	bl	8005e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	f003 0301 	and.w	r3, r3, #1
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d10e      	bne.n	8005bf0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	f003 0301 	and.w	r3, r3, #1
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d107      	bne.n	8005bf0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f06f 0201 	mvn.w	r2, #1
 8005be8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f7fc f8b0 	bl	8001d50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	691b      	ldr	r3, [r3, #16]
 8005bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bfa:	2b80      	cmp	r3, #128	; 0x80
 8005bfc:	d10e      	bne.n	8005c1c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c08:	2b80      	cmp	r3, #128	; 0x80
 8005c0a:	d107      	bne.n	8005c1c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 fac2 	bl	80061a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	691b      	ldr	r3, [r3, #16]
 8005c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c2a:	d10e      	bne.n	8005c4a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c36:	2b80      	cmp	r3, #128	; 0x80
 8005c38:	d107      	bne.n	8005c4a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005c42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f000 fab5 	bl	80061b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	691b      	ldr	r3, [r3, #16]
 8005c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c54:	2b40      	cmp	r3, #64	; 0x40
 8005c56:	d10e      	bne.n	8005c76 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c62:	2b40      	cmp	r3, #64	; 0x40
 8005c64:	d107      	bne.n	8005c76 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 f901 	bl	8005e78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	691b      	ldr	r3, [r3, #16]
 8005c7c:	f003 0320 	and.w	r3, r3, #32
 8005c80:	2b20      	cmp	r3, #32
 8005c82:	d10e      	bne.n	8005ca2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	f003 0320 	and.w	r3, r3, #32
 8005c8e:	2b20      	cmp	r3, #32
 8005c90:	d107      	bne.n	8005ca2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f06f 0220 	mvn.w	r2, #32
 8005c9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f000 fa75 	bl	800618c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ca2:	bf00      	nop
 8005ca4:	3708      	adds	r7, #8
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}

08005caa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005caa:	b580      	push	{r7, lr}
 8005cac:	b084      	sub	sp, #16
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
 8005cb2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d101      	bne.n	8005cc6 <HAL_TIM_ConfigClockSource+0x1c>
 8005cc2:	2302      	movs	r3, #2
 8005cc4:	e0b6      	b.n	8005e34 <HAL_TIM_ConfigClockSource+0x18a>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2202      	movs	r2, #2
 8005cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ce4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005ce8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cf0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d02:	d03e      	beq.n	8005d82 <HAL_TIM_ConfigClockSource+0xd8>
 8005d04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d08:	f200 8087 	bhi.w	8005e1a <HAL_TIM_ConfigClockSource+0x170>
 8005d0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d10:	f000 8086 	beq.w	8005e20 <HAL_TIM_ConfigClockSource+0x176>
 8005d14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d18:	d87f      	bhi.n	8005e1a <HAL_TIM_ConfigClockSource+0x170>
 8005d1a:	2b70      	cmp	r3, #112	; 0x70
 8005d1c:	d01a      	beq.n	8005d54 <HAL_TIM_ConfigClockSource+0xaa>
 8005d1e:	2b70      	cmp	r3, #112	; 0x70
 8005d20:	d87b      	bhi.n	8005e1a <HAL_TIM_ConfigClockSource+0x170>
 8005d22:	2b60      	cmp	r3, #96	; 0x60
 8005d24:	d050      	beq.n	8005dc8 <HAL_TIM_ConfigClockSource+0x11e>
 8005d26:	2b60      	cmp	r3, #96	; 0x60
 8005d28:	d877      	bhi.n	8005e1a <HAL_TIM_ConfigClockSource+0x170>
 8005d2a:	2b50      	cmp	r3, #80	; 0x50
 8005d2c:	d03c      	beq.n	8005da8 <HAL_TIM_ConfigClockSource+0xfe>
 8005d2e:	2b50      	cmp	r3, #80	; 0x50
 8005d30:	d873      	bhi.n	8005e1a <HAL_TIM_ConfigClockSource+0x170>
 8005d32:	2b40      	cmp	r3, #64	; 0x40
 8005d34:	d058      	beq.n	8005de8 <HAL_TIM_ConfigClockSource+0x13e>
 8005d36:	2b40      	cmp	r3, #64	; 0x40
 8005d38:	d86f      	bhi.n	8005e1a <HAL_TIM_ConfigClockSource+0x170>
 8005d3a:	2b30      	cmp	r3, #48	; 0x30
 8005d3c:	d064      	beq.n	8005e08 <HAL_TIM_ConfigClockSource+0x15e>
 8005d3e:	2b30      	cmp	r3, #48	; 0x30
 8005d40:	d86b      	bhi.n	8005e1a <HAL_TIM_ConfigClockSource+0x170>
 8005d42:	2b20      	cmp	r3, #32
 8005d44:	d060      	beq.n	8005e08 <HAL_TIM_ConfigClockSource+0x15e>
 8005d46:	2b20      	cmp	r3, #32
 8005d48:	d867      	bhi.n	8005e1a <HAL_TIM_ConfigClockSource+0x170>
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d05c      	beq.n	8005e08 <HAL_TIM_ConfigClockSource+0x15e>
 8005d4e:	2b10      	cmp	r3, #16
 8005d50:	d05a      	beq.n	8005e08 <HAL_TIM_ConfigClockSource+0x15e>
 8005d52:	e062      	b.n	8005e1a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6818      	ldr	r0, [r3, #0]
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	6899      	ldr	r1, [r3, #8]
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685a      	ldr	r2, [r3, #4]
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	68db      	ldr	r3, [r3, #12]
 8005d64:	f000 f984 	bl	8006070 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005d76:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68ba      	ldr	r2, [r7, #8]
 8005d7e:	609a      	str	r2, [r3, #8]
      break;
 8005d80:	e04f      	b.n	8005e22 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6818      	ldr	r0, [r3, #0]
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	6899      	ldr	r1, [r3, #8]
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	685a      	ldr	r2, [r3, #4]
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	f000 f96d 	bl	8006070 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	689a      	ldr	r2, [r3, #8]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005da4:	609a      	str	r2, [r3, #8]
      break;
 8005da6:	e03c      	b.n	8005e22 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6818      	ldr	r0, [r3, #0]
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	6859      	ldr	r1, [r3, #4]
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	461a      	mov	r2, r3
 8005db6:	f000 f8e1 	bl	8005f7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	2150      	movs	r1, #80	; 0x50
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f000 f93a 	bl	800603a <TIM_ITRx_SetConfig>
      break;
 8005dc6:	e02c      	b.n	8005e22 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6818      	ldr	r0, [r3, #0]
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	6859      	ldr	r1, [r3, #4]
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	f000 f900 	bl	8005fda <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2160      	movs	r1, #96	; 0x60
 8005de0:	4618      	mov	r0, r3
 8005de2:	f000 f92a 	bl	800603a <TIM_ITRx_SetConfig>
      break;
 8005de6:	e01c      	b.n	8005e22 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6818      	ldr	r0, [r3, #0]
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	6859      	ldr	r1, [r3, #4]
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	461a      	mov	r2, r3
 8005df6:	f000 f8c1 	bl	8005f7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2140      	movs	r1, #64	; 0x40
 8005e00:	4618      	mov	r0, r3
 8005e02:	f000 f91a 	bl	800603a <TIM_ITRx_SetConfig>
      break;
 8005e06:	e00c      	b.n	8005e22 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4619      	mov	r1, r3
 8005e12:	4610      	mov	r0, r2
 8005e14:	f000 f911 	bl	800603a <TIM_ITRx_SetConfig>
      break;
 8005e18:	e003      	b.n	8005e22 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	73fb      	strb	r3, [r7, #15]
      break;
 8005e1e:	e000      	b.n	8005e22 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005e20:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3710      	adds	r7, #16
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e44:	bf00      	nop
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b083      	sub	sp, #12
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e58:	bf00      	nop
 8005e5a:	370c      	adds	r7, #12
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e6c:	bf00      	nop
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e80:	bf00      	nop
 8005e82:	370c      	adds	r7, #12
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr

08005e8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b085      	sub	sp, #20
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a32      	ldr	r2, [pc, #200]	; (8005f68 <TIM_Base_SetConfig+0xdc>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d007      	beq.n	8005eb4 <TIM_Base_SetConfig+0x28>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eaa:	d003      	beq.n	8005eb4 <TIM_Base_SetConfig+0x28>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a2f      	ldr	r2, [pc, #188]	; (8005f6c <TIM_Base_SetConfig+0xe0>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d108      	bne.n	8005ec6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a27      	ldr	r2, [pc, #156]	; (8005f68 <TIM_Base_SetConfig+0xdc>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d013      	beq.n	8005ef6 <TIM_Base_SetConfig+0x6a>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ed4:	d00f      	beq.n	8005ef6 <TIM_Base_SetConfig+0x6a>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a24      	ldr	r2, [pc, #144]	; (8005f6c <TIM_Base_SetConfig+0xe0>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d00b      	beq.n	8005ef6 <TIM_Base_SetConfig+0x6a>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a23      	ldr	r2, [pc, #140]	; (8005f70 <TIM_Base_SetConfig+0xe4>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d007      	beq.n	8005ef6 <TIM_Base_SetConfig+0x6a>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a22      	ldr	r2, [pc, #136]	; (8005f74 <TIM_Base_SetConfig+0xe8>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d003      	beq.n	8005ef6 <TIM_Base_SetConfig+0x6a>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a21      	ldr	r2, [pc, #132]	; (8005f78 <TIM_Base_SetConfig+0xec>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d108      	bne.n	8005f08 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005efc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	689a      	ldr	r2, [r3, #8]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a0e      	ldr	r2, [pc, #56]	; (8005f68 <TIM_Base_SetConfig+0xdc>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d00b      	beq.n	8005f4c <TIM_Base_SetConfig+0xc0>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a0e      	ldr	r2, [pc, #56]	; (8005f70 <TIM_Base_SetConfig+0xe4>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d007      	beq.n	8005f4c <TIM_Base_SetConfig+0xc0>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4a0d      	ldr	r2, [pc, #52]	; (8005f74 <TIM_Base_SetConfig+0xe8>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d003      	beq.n	8005f4c <TIM_Base_SetConfig+0xc0>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a0c      	ldr	r2, [pc, #48]	; (8005f78 <TIM_Base_SetConfig+0xec>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d103      	bne.n	8005f54 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	691a      	ldr	r2, [r3, #16]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	615a      	str	r2, [r3, #20]
}
 8005f5a:	bf00      	nop
 8005f5c:	3714      	adds	r7, #20
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop
 8005f68:	40012c00 	.word	0x40012c00
 8005f6c:	40000400 	.word	0x40000400
 8005f70:	40014000 	.word	0x40014000
 8005f74:	40014400 	.word	0x40014400
 8005f78:	40014800 	.word	0x40014800

08005f7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b087      	sub	sp, #28
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	60f8      	str	r0, [r7, #12]
 8005f84:	60b9      	str	r1, [r7, #8]
 8005f86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6a1b      	ldr	r3, [r3, #32]
 8005f8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6a1b      	ldr	r3, [r3, #32]
 8005f92:	f023 0201 	bic.w	r2, r3, #1
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	699b      	ldr	r3, [r3, #24]
 8005f9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	011b      	lsls	r3, r3, #4
 8005fac:	693a      	ldr	r2, [r7, #16]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	f023 030a 	bic.w	r3, r3, #10
 8005fb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fba:	697a      	ldr	r2, [r7, #20]
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	621a      	str	r2, [r3, #32]
}
 8005fce:	bf00      	nop
 8005fd0:	371c      	adds	r7, #28
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr

08005fda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fda:	b480      	push	{r7}
 8005fdc:	b087      	sub	sp, #28
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	60f8      	str	r0, [r7, #12]
 8005fe2:	60b9      	str	r1, [r7, #8]
 8005fe4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6a1b      	ldr	r3, [r3, #32]
 8005fea:	f023 0210 	bic.w	r2, r3, #16
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	699b      	ldr	r3, [r3, #24]
 8005ff6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6a1b      	ldr	r3, [r3, #32]
 8005ffc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006004:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	031b      	lsls	r3, r3, #12
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	4313      	orrs	r3, r2
 800600e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006016:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	011b      	lsls	r3, r3, #4
 800601c:	693a      	ldr	r2, [r7, #16]
 800601e:	4313      	orrs	r3, r2
 8006020:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	697a      	ldr	r2, [r7, #20]
 8006026:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	693a      	ldr	r2, [r7, #16]
 800602c:	621a      	str	r2, [r3, #32]
}
 800602e:	bf00      	nop
 8006030:	371c      	adds	r7, #28
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr

0800603a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800603a:	b480      	push	{r7}
 800603c:	b085      	sub	sp, #20
 800603e:	af00      	add	r7, sp, #0
 8006040:	6078      	str	r0, [r7, #4]
 8006042:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006050:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006052:	683a      	ldr	r2, [r7, #0]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	4313      	orrs	r3, r2
 8006058:	f043 0307 	orr.w	r3, r3, #7
 800605c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	609a      	str	r2, [r3, #8]
}
 8006064:	bf00      	nop
 8006066:	3714      	adds	r7, #20
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006070:	b480      	push	{r7}
 8006072:	b087      	sub	sp, #28
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
 800607c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800608a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	021a      	lsls	r2, r3, #8
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	431a      	orrs	r2, r3
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	4313      	orrs	r3, r2
 8006098:	697a      	ldr	r2, [r7, #20]
 800609a:	4313      	orrs	r3, r2
 800609c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	697a      	ldr	r2, [r7, #20]
 80060a2:	609a      	str	r2, [r3, #8]
}
 80060a4:	bf00      	nop
 80060a6:	371c      	adds	r7, #28
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b085      	sub	sp, #20
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d101      	bne.n	80060c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060c4:	2302      	movs	r3, #2
 80060c6:	e054      	b.n	8006172 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a24      	ldr	r2, [pc, #144]	; (8006180 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d108      	bne.n	8006104 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80060f8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	4313      	orrs	r3, r2
 8006102:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800610a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68fa      	ldr	r2, [r7, #12]
 8006112:	4313      	orrs	r3, r2
 8006114:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a17      	ldr	r2, [pc, #92]	; (8006180 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d00e      	beq.n	8006146 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006130:	d009      	beq.n	8006146 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a13      	ldr	r2, [pc, #76]	; (8006184 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d004      	beq.n	8006146 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a11      	ldr	r2, [pc, #68]	; (8006188 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d10c      	bne.n	8006160 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800614c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	68ba      	ldr	r2, [r7, #8]
 8006154:	4313      	orrs	r3, r2
 8006156:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	68ba      	ldr	r2, [r7, #8]
 800615e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	3714      	adds	r7, #20
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	40012c00 	.word	0x40012c00
 8006184:	40000400 	.word	0x40000400
 8006188:	40014000 	.word	0x40014000

0800618c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006194:	bf00      	nop
 8006196:	370c      	adds	r7, #12
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061a8:	bf00      	nop
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b083      	sub	sp, #12
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80061bc:	bf00      	nop
 80061be:	370c      	adds	r7, #12
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr

080061c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e040      	b.n	800625c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d106      	bne.n	80061f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f7fb fd6e 	bl	8001ccc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2224      	movs	r2, #36	; 0x24
 80061f4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f022 0201 	bic.w	r2, r2, #1
 8006204:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 f82c 	bl	8006264 <UART_SetConfig>
 800620c:	4603      	mov	r3, r0
 800620e:	2b01      	cmp	r3, #1
 8006210:	d101      	bne.n	8006216 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e022      	b.n	800625c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800621a:	2b00      	cmp	r3, #0
 800621c:	d002      	beq.n	8006224 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 f956 	bl	80064d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	685a      	ldr	r2, [r3, #4]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006232:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689a      	ldr	r2, [r3, #8]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006242:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f042 0201 	orr.w	r2, r2, #1
 8006252:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f000 f9dd 	bl	8006614 <UART_CheckIdleState>
 800625a:	4603      	mov	r3, r0
}
 800625c:	4618      	mov	r0, r3
 800625e:	3708      	adds	r7, #8
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b088      	sub	sp, #32
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800626c:	2300      	movs	r3, #0
 800626e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	689a      	ldr	r2, [r3, #8]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	691b      	ldr	r3, [r3, #16]
 8006278:	431a      	orrs	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	431a      	orrs	r2, r3
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	69db      	ldr	r3, [r3, #28]
 8006284:	4313      	orrs	r3, r2
 8006286:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	4b8a      	ldr	r3, [pc, #552]	; (80064b8 <UART_SetConfig+0x254>)
 8006290:	4013      	ands	r3, r2
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	6812      	ldr	r2, [r2, #0]
 8006296:	6979      	ldr	r1, [r7, #20]
 8006298:	430b      	orrs	r3, r1
 800629a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	68da      	ldr	r2, [r3, #12]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	430a      	orrs	r2, r1
 80062b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	699b      	ldr	r3, [r3, #24]
 80062b6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a1b      	ldr	r3, [r3, #32]
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	4313      	orrs	r3, r2
 80062c0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	697a      	ldr	r2, [r7, #20]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a78      	ldr	r2, [pc, #480]	; (80064bc <UART_SetConfig+0x258>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d120      	bne.n	8006322 <UART_SetConfig+0xbe>
 80062e0:	4b77      	ldr	r3, [pc, #476]	; (80064c0 <UART_SetConfig+0x25c>)
 80062e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062e4:	f003 0303 	and.w	r3, r3, #3
 80062e8:	2b03      	cmp	r3, #3
 80062ea:	d817      	bhi.n	800631c <UART_SetConfig+0xb8>
 80062ec:	a201      	add	r2, pc, #4	; (adr r2, 80062f4 <UART_SetConfig+0x90>)
 80062ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f2:	bf00      	nop
 80062f4:	08006305 	.word	0x08006305
 80062f8:	08006311 	.word	0x08006311
 80062fc:	08006317 	.word	0x08006317
 8006300:	0800630b 	.word	0x0800630b
 8006304:	2300      	movs	r3, #0
 8006306:	77fb      	strb	r3, [r7, #31]
 8006308:	e01d      	b.n	8006346 <UART_SetConfig+0xe2>
 800630a:	2302      	movs	r3, #2
 800630c:	77fb      	strb	r3, [r7, #31]
 800630e:	e01a      	b.n	8006346 <UART_SetConfig+0xe2>
 8006310:	2304      	movs	r3, #4
 8006312:	77fb      	strb	r3, [r7, #31]
 8006314:	e017      	b.n	8006346 <UART_SetConfig+0xe2>
 8006316:	2308      	movs	r3, #8
 8006318:	77fb      	strb	r3, [r7, #31]
 800631a:	e014      	b.n	8006346 <UART_SetConfig+0xe2>
 800631c:	2310      	movs	r3, #16
 800631e:	77fb      	strb	r3, [r7, #31]
 8006320:	e011      	b.n	8006346 <UART_SetConfig+0xe2>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a67      	ldr	r2, [pc, #412]	; (80064c4 <UART_SetConfig+0x260>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d102      	bne.n	8006332 <UART_SetConfig+0xce>
 800632c:	2300      	movs	r3, #0
 800632e:	77fb      	strb	r3, [r7, #31]
 8006330:	e009      	b.n	8006346 <UART_SetConfig+0xe2>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a64      	ldr	r2, [pc, #400]	; (80064c8 <UART_SetConfig+0x264>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d102      	bne.n	8006342 <UART_SetConfig+0xde>
 800633c:	2300      	movs	r3, #0
 800633e:	77fb      	strb	r3, [r7, #31]
 8006340:	e001      	b.n	8006346 <UART_SetConfig+0xe2>
 8006342:	2310      	movs	r3, #16
 8006344:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	69db      	ldr	r3, [r3, #28]
 800634a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800634e:	d15b      	bne.n	8006408 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8006350:	7ffb      	ldrb	r3, [r7, #31]
 8006352:	2b08      	cmp	r3, #8
 8006354:	d827      	bhi.n	80063a6 <UART_SetConfig+0x142>
 8006356:	a201      	add	r2, pc, #4	; (adr r2, 800635c <UART_SetConfig+0xf8>)
 8006358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800635c:	08006381 	.word	0x08006381
 8006360:	08006389 	.word	0x08006389
 8006364:	08006391 	.word	0x08006391
 8006368:	080063a7 	.word	0x080063a7
 800636c:	08006397 	.word	0x08006397
 8006370:	080063a7 	.word	0x080063a7
 8006374:	080063a7 	.word	0x080063a7
 8006378:	080063a7 	.word	0x080063a7
 800637c:	0800639f 	.word	0x0800639f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006380:	f7ff f8f2 	bl	8005568 <HAL_RCC_GetPCLK1Freq>
 8006384:	61b8      	str	r0, [r7, #24]
        break;
 8006386:	e013      	b.n	80063b0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006388:	f7ff f910 	bl	80055ac <HAL_RCC_GetPCLK2Freq>
 800638c:	61b8      	str	r0, [r7, #24]
        break;
 800638e:	e00f      	b.n	80063b0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006390:	4b4e      	ldr	r3, [pc, #312]	; (80064cc <UART_SetConfig+0x268>)
 8006392:	61bb      	str	r3, [r7, #24]
        break;
 8006394:	e00c      	b.n	80063b0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006396:	f7ff f871 	bl	800547c <HAL_RCC_GetSysClockFreq>
 800639a:	61b8      	str	r0, [r7, #24]
        break;
 800639c:	e008      	b.n	80063b0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800639e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063a2:	61bb      	str	r3, [r7, #24]
        break;
 80063a4:	e004      	b.n	80063b0 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80063a6:	2300      	movs	r3, #0
 80063a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	77bb      	strb	r3, [r7, #30]
        break;
 80063ae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d074      	beq.n	80064a0 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	005a      	lsls	r2, r3, #1
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	085b      	lsrs	r3, r3, #1
 80063c0:	441a      	add	r2, r3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	2b0f      	cmp	r3, #15
 80063d2:	d916      	bls.n	8006402 <UART_SetConfig+0x19e>
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063da:	d212      	bcs.n	8006402 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	b29b      	uxth	r3, r3
 80063e0:	f023 030f 	bic.w	r3, r3, #15
 80063e4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	085b      	lsrs	r3, r3, #1
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	f003 0307 	and.w	r3, r3, #7
 80063f0:	b29a      	uxth	r2, r3
 80063f2:	89fb      	ldrh	r3, [r7, #14]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	89fa      	ldrh	r2, [r7, #14]
 80063fe:	60da      	str	r2, [r3, #12]
 8006400:	e04e      	b.n	80064a0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	77bb      	strb	r3, [r7, #30]
 8006406:	e04b      	b.n	80064a0 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006408:	7ffb      	ldrb	r3, [r7, #31]
 800640a:	2b08      	cmp	r3, #8
 800640c:	d827      	bhi.n	800645e <UART_SetConfig+0x1fa>
 800640e:	a201      	add	r2, pc, #4	; (adr r2, 8006414 <UART_SetConfig+0x1b0>)
 8006410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006414:	08006439 	.word	0x08006439
 8006418:	08006441 	.word	0x08006441
 800641c:	08006449 	.word	0x08006449
 8006420:	0800645f 	.word	0x0800645f
 8006424:	0800644f 	.word	0x0800644f
 8006428:	0800645f 	.word	0x0800645f
 800642c:	0800645f 	.word	0x0800645f
 8006430:	0800645f 	.word	0x0800645f
 8006434:	08006457 	.word	0x08006457
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006438:	f7ff f896 	bl	8005568 <HAL_RCC_GetPCLK1Freq>
 800643c:	61b8      	str	r0, [r7, #24]
        break;
 800643e:	e013      	b.n	8006468 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006440:	f7ff f8b4 	bl	80055ac <HAL_RCC_GetPCLK2Freq>
 8006444:	61b8      	str	r0, [r7, #24]
        break;
 8006446:	e00f      	b.n	8006468 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006448:	4b20      	ldr	r3, [pc, #128]	; (80064cc <UART_SetConfig+0x268>)
 800644a:	61bb      	str	r3, [r7, #24]
        break;
 800644c:	e00c      	b.n	8006468 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800644e:	f7ff f815 	bl	800547c <HAL_RCC_GetSysClockFreq>
 8006452:	61b8      	str	r0, [r7, #24]
        break;
 8006454:	e008      	b.n	8006468 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006456:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800645a:	61bb      	str	r3, [r7, #24]
        break;
 800645c:	e004      	b.n	8006468 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800645e:	2300      	movs	r3, #0
 8006460:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	77bb      	strb	r3, [r7, #30]
        break;
 8006466:	bf00      	nop
    }

    if (pclk != 0U)
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d018      	beq.n	80064a0 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	085a      	lsrs	r2, r3, #1
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	441a      	add	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006480:	b29b      	uxth	r3, r3
 8006482:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	2b0f      	cmp	r3, #15
 8006488:	d908      	bls.n	800649c <UART_SetConfig+0x238>
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006490:	d204      	bcs.n	800649c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	693a      	ldr	r2, [r7, #16]
 8006498:	60da      	str	r2, [r3, #12]
 800649a:	e001      	b.n	80064a0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80064ac:	7fbb      	ldrb	r3, [r7, #30]
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3720      	adds	r7, #32
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	efff69f3 	.word	0xefff69f3
 80064bc:	40013800 	.word	0x40013800
 80064c0:	40021000 	.word	0x40021000
 80064c4:	40004400 	.word	0x40004400
 80064c8:	40004800 	.word	0x40004800
 80064cc:	007a1200 	.word	0x007a1200

080064d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d00a      	beq.n	80064fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	430a      	orrs	r2, r1
 80064f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064fe:	f003 0302 	and.w	r3, r3, #2
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00a      	beq.n	800651c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	430a      	orrs	r2, r1
 800651a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006520:	f003 0304 	and.w	r3, r3, #4
 8006524:	2b00      	cmp	r3, #0
 8006526:	d00a      	beq.n	800653e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	430a      	orrs	r2, r1
 800653c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006542:	f003 0308 	and.w	r3, r3, #8
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00a      	beq.n	8006560 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	430a      	orrs	r2, r1
 800655e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006564:	f003 0310 	and.w	r3, r3, #16
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00a      	beq.n	8006582 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	430a      	orrs	r2, r1
 8006580:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006586:	f003 0320 	and.w	r3, r3, #32
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00a      	beq.n	80065a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	430a      	orrs	r2, r1
 80065a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d01a      	beq.n	80065e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	430a      	orrs	r2, r1
 80065c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065ce:	d10a      	bne.n	80065e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	430a      	orrs	r2, r1
 80065e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00a      	beq.n	8006608 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	430a      	orrs	r2, r1
 8006606:	605a      	str	r2, [r3, #4]
  }
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b086      	sub	sp, #24
 8006618:	af02      	add	r7, sp, #8
 800661a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006624:	f7fb fcac 	bl	8001f80 <HAL_GetTick>
 8006628:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f003 0308 	and.w	r3, r3, #8
 8006634:	2b08      	cmp	r3, #8
 8006636:	d10e      	bne.n	8006656 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006638:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800663c:	9300      	str	r3, [sp, #0]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2200      	movs	r2, #0
 8006642:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f82d 	bl	80066a6 <UART_WaitOnFlagUntilTimeout>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d001      	beq.n	8006656 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	e023      	b.n	800669e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0304 	and.w	r3, r3, #4
 8006660:	2b04      	cmp	r3, #4
 8006662:	d10e      	bne.n	8006682 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006664:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006668:	9300      	str	r3, [sp, #0]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2200      	movs	r2, #0
 800666e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f817 	bl	80066a6 <UART_WaitOnFlagUntilTimeout>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d001      	beq.n	8006682 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800667e:	2303      	movs	r3, #3
 8006680:	e00d      	b.n	800669e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2220      	movs	r2, #32
 8006686:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2220      	movs	r2, #32
 800668c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2200      	movs	r2, #0
 8006698:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3710      	adds	r7, #16
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066a6:	b580      	push	{r7, lr}
 80066a8:	b09c      	sub	sp, #112	; 0x70
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	60f8      	str	r0, [r7, #12]
 80066ae:	60b9      	str	r1, [r7, #8]
 80066b0:	603b      	str	r3, [r7, #0]
 80066b2:	4613      	mov	r3, r2
 80066b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066b6:	e0a5      	b.n	8006804 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066be:	f000 80a1 	beq.w	8006804 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066c2:	f7fb fc5d 	bl	8001f80 <HAL_GetTick>
 80066c6:	4602      	mov	r2, r0
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d302      	bcc.n	80066d8 <UART_WaitOnFlagUntilTimeout+0x32>
 80066d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d13e      	bne.n	8006756 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066e0:	e853 3f00 	ldrex	r3, [r3]
 80066e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80066e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066ec:	667b      	str	r3, [r7, #100]	; 0x64
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	461a      	mov	r2, r3
 80066f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80066f8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80066fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80066fe:	e841 2300 	strex	r3, r2, [r1]
 8006702:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006704:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006706:	2b00      	cmp	r3, #0
 8006708:	d1e6      	bne.n	80066d8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	3308      	adds	r3, #8
 8006710:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006712:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006714:	e853 3f00 	ldrex	r3, [r3]
 8006718:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800671a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800671c:	f023 0301 	bic.w	r3, r3, #1
 8006720:	663b      	str	r3, [r7, #96]	; 0x60
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	3308      	adds	r3, #8
 8006728:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800672a:	64ba      	str	r2, [r7, #72]	; 0x48
 800672c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006730:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006732:	e841 2300 	strex	r3, r2, [r1]
 8006736:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006738:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1e5      	bne.n	800670a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2220      	movs	r2, #32
 8006742:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2220      	movs	r2, #32
 8006748:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	e067      	b.n	8006826 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 0304 	and.w	r3, r3, #4
 8006760:	2b00      	cmp	r3, #0
 8006762:	d04f      	beq.n	8006804 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	69db      	ldr	r3, [r3, #28]
 800676a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800676e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006772:	d147      	bne.n	8006804 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800677c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006786:	e853 3f00 	ldrex	r3, [r3]
 800678a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800678c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800678e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006792:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	461a      	mov	r2, r3
 800679a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800679c:	637b      	str	r3, [r7, #52]	; 0x34
 800679e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80067a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80067a4:	e841 2300 	strex	r3, r2, [r1]
 80067a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80067aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1e6      	bne.n	800677e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	3308      	adds	r3, #8
 80067b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	e853 3f00 	ldrex	r3, [r3]
 80067be:	613b      	str	r3, [r7, #16]
   return(result);
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	f023 0301 	bic.w	r3, r3, #1
 80067c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	3308      	adds	r3, #8
 80067ce:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80067d0:	623a      	str	r2, [r7, #32]
 80067d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d4:	69f9      	ldr	r1, [r7, #28]
 80067d6:	6a3a      	ldr	r2, [r7, #32]
 80067d8:	e841 2300 	strex	r3, r2, [r1]
 80067dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1e5      	bne.n	80067b0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2220      	movs	r2, #32
 80067e8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2220      	movs	r2, #32
 80067ee:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2220      	movs	r2, #32
 80067f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006800:	2303      	movs	r3, #3
 8006802:	e010      	b.n	8006826 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	69da      	ldr	r2, [r3, #28]
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	4013      	ands	r3, r2
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	429a      	cmp	r2, r3
 8006812:	bf0c      	ite	eq
 8006814:	2301      	moveq	r3, #1
 8006816:	2300      	movne	r3, #0
 8006818:	b2db      	uxtb	r3, r3
 800681a:	461a      	mov	r2, r3
 800681c:	79fb      	ldrb	r3, [r7, #7]
 800681e:	429a      	cmp	r2, r3
 8006820:	f43f af4a 	beq.w	80066b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006824:	2300      	movs	r3, #0
}
 8006826:	4618      	mov	r0, r3
 8006828:	3770      	adds	r7, #112	; 0x70
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
	...

08006830 <__errno>:
 8006830:	4b01      	ldr	r3, [pc, #4]	; (8006838 <__errno+0x8>)
 8006832:	6818      	ldr	r0, [r3, #0]
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	20000014 	.word	0x20000014

0800683c <__libc_init_array>:
 800683c:	b570      	push	{r4, r5, r6, lr}
 800683e:	4d0d      	ldr	r5, [pc, #52]	; (8006874 <__libc_init_array+0x38>)
 8006840:	4c0d      	ldr	r4, [pc, #52]	; (8006878 <__libc_init_array+0x3c>)
 8006842:	1b64      	subs	r4, r4, r5
 8006844:	10a4      	asrs	r4, r4, #2
 8006846:	2600      	movs	r6, #0
 8006848:	42a6      	cmp	r6, r4
 800684a:	d109      	bne.n	8006860 <__libc_init_array+0x24>
 800684c:	4d0b      	ldr	r5, [pc, #44]	; (800687c <__libc_init_array+0x40>)
 800684e:	4c0c      	ldr	r4, [pc, #48]	; (8006880 <__libc_init_array+0x44>)
 8006850:	f002 ff02 	bl	8009658 <_init>
 8006854:	1b64      	subs	r4, r4, r5
 8006856:	10a4      	asrs	r4, r4, #2
 8006858:	2600      	movs	r6, #0
 800685a:	42a6      	cmp	r6, r4
 800685c:	d105      	bne.n	800686a <__libc_init_array+0x2e>
 800685e:	bd70      	pop	{r4, r5, r6, pc}
 8006860:	f855 3b04 	ldr.w	r3, [r5], #4
 8006864:	4798      	blx	r3
 8006866:	3601      	adds	r6, #1
 8006868:	e7ee      	b.n	8006848 <__libc_init_array+0xc>
 800686a:	f855 3b04 	ldr.w	r3, [r5], #4
 800686e:	4798      	blx	r3
 8006870:	3601      	adds	r6, #1
 8006872:	e7f2      	b.n	800685a <__libc_init_array+0x1e>
 8006874:	08009afc 	.word	0x08009afc
 8006878:	08009afc 	.word	0x08009afc
 800687c:	08009afc 	.word	0x08009afc
 8006880:	08009b00 	.word	0x08009b00

08006884 <memset>:
 8006884:	4402      	add	r2, r0
 8006886:	4603      	mov	r3, r0
 8006888:	4293      	cmp	r3, r2
 800688a:	d100      	bne.n	800688e <memset+0xa>
 800688c:	4770      	bx	lr
 800688e:	f803 1b01 	strb.w	r1, [r3], #1
 8006892:	e7f9      	b.n	8006888 <memset+0x4>

08006894 <__cvt>:
 8006894:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006898:	ec55 4b10 	vmov	r4, r5, d0
 800689c:	2d00      	cmp	r5, #0
 800689e:	460e      	mov	r6, r1
 80068a0:	4619      	mov	r1, r3
 80068a2:	462b      	mov	r3, r5
 80068a4:	bfbb      	ittet	lt
 80068a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80068aa:	461d      	movlt	r5, r3
 80068ac:	2300      	movge	r3, #0
 80068ae:	232d      	movlt	r3, #45	; 0x2d
 80068b0:	700b      	strb	r3, [r1, #0]
 80068b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80068b8:	4691      	mov	r9, r2
 80068ba:	f023 0820 	bic.w	r8, r3, #32
 80068be:	bfbc      	itt	lt
 80068c0:	4622      	movlt	r2, r4
 80068c2:	4614      	movlt	r4, r2
 80068c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068c8:	d005      	beq.n	80068d6 <__cvt+0x42>
 80068ca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80068ce:	d100      	bne.n	80068d2 <__cvt+0x3e>
 80068d0:	3601      	adds	r6, #1
 80068d2:	2102      	movs	r1, #2
 80068d4:	e000      	b.n	80068d8 <__cvt+0x44>
 80068d6:	2103      	movs	r1, #3
 80068d8:	ab03      	add	r3, sp, #12
 80068da:	9301      	str	r3, [sp, #4]
 80068dc:	ab02      	add	r3, sp, #8
 80068de:	9300      	str	r3, [sp, #0]
 80068e0:	ec45 4b10 	vmov	d0, r4, r5
 80068e4:	4653      	mov	r3, sl
 80068e6:	4632      	mov	r2, r6
 80068e8:	f000 fcea 	bl	80072c0 <_dtoa_r>
 80068ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80068f0:	4607      	mov	r7, r0
 80068f2:	d102      	bne.n	80068fa <__cvt+0x66>
 80068f4:	f019 0f01 	tst.w	r9, #1
 80068f8:	d022      	beq.n	8006940 <__cvt+0xac>
 80068fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068fe:	eb07 0906 	add.w	r9, r7, r6
 8006902:	d110      	bne.n	8006926 <__cvt+0x92>
 8006904:	783b      	ldrb	r3, [r7, #0]
 8006906:	2b30      	cmp	r3, #48	; 0x30
 8006908:	d10a      	bne.n	8006920 <__cvt+0x8c>
 800690a:	2200      	movs	r2, #0
 800690c:	2300      	movs	r3, #0
 800690e:	4620      	mov	r0, r4
 8006910:	4629      	mov	r1, r5
 8006912:	f7fa f8d9 	bl	8000ac8 <__aeabi_dcmpeq>
 8006916:	b918      	cbnz	r0, 8006920 <__cvt+0x8c>
 8006918:	f1c6 0601 	rsb	r6, r6, #1
 800691c:	f8ca 6000 	str.w	r6, [sl]
 8006920:	f8da 3000 	ldr.w	r3, [sl]
 8006924:	4499      	add	r9, r3
 8006926:	2200      	movs	r2, #0
 8006928:	2300      	movs	r3, #0
 800692a:	4620      	mov	r0, r4
 800692c:	4629      	mov	r1, r5
 800692e:	f7fa f8cb 	bl	8000ac8 <__aeabi_dcmpeq>
 8006932:	b108      	cbz	r0, 8006938 <__cvt+0xa4>
 8006934:	f8cd 900c 	str.w	r9, [sp, #12]
 8006938:	2230      	movs	r2, #48	; 0x30
 800693a:	9b03      	ldr	r3, [sp, #12]
 800693c:	454b      	cmp	r3, r9
 800693e:	d307      	bcc.n	8006950 <__cvt+0xbc>
 8006940:	9b03      	ldr	r3, [sp, #12]
 8006942:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006944:	1bdb      	subs	r3, r3, r7
 8006946:	4638      	mov	r0, r7
 8006948:	6013      	str	r3, [r2, #0]
 800694a:	b004      	add	sp, #16
 800694c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006950:	1c59      	adds	r1, r3, #1
 8006952:	9103      	str	r1, [sp, #12]
 8006954:	701a      	strb	r2, [r3, #0]
 8006956:	e7f0      	b.n	800693a <__cvt+0xa6>

08006958 <__exponent>:
 8006958:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800695a:	4603      	mov	r3, r0
 800695c:	2900      	cmp	r1, #0
 800695e:	bfb8      	it	lt
 8006960:	4249      	neglt	r1, r1
 8006962:	f803 2b02 	strb.w	r2, [r3], #2
 8006966:	bfb4      	ite	lt
 8006968:	222d      	movlt	r2, #45	; 0x2d
 800696a:	222b      	movge	r2, #43	; 0x2b
 800696c:	2909      	cmp	r1, #9
 800696e:	7042      	strb	r2, [r0, #1]
 8006970:	dd2a      	ble.n	80069c8 <__exponent+0x70>
 8006972:	f10d 0407 	add.w	r4, sp, #7
 8006976:	46a4      	mov	ip, r4
 8006978:	270a      	movs	r7, #10
 800697a:	46a6      	mov	lr, r4
 800697c:	460a      	mov	r2, r1
 800697e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006982:	fb07 1516 	mls	r5, r7, r6, r1
 8006986:	3530      	adds	r5, #48	; 0x30
 8006988:	2a63      	cmp	r2, #99	; 0x63
 800698a:	f104 34ff 	add.w	r4, r4, #4294967295
 800698e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006992:	4631      	mov	r1, r6
 8006994:	dcf1      	bgt.n	800697a <__exponent+0x22>
 8006996:	3130      	adds	r1, #48	; 0x30
 8006998:	f1ae 0502 	sub.w	r5, lr, #2
 800699c:	f804 1c01 	strb.w	r1, [r4, #-1]
 80069a0:	1c44      	adds	r4, r0, #1
 80069a2:	4629      	mov	r1, r5
 80069a4:	4561      	cmp	r1, ip
 80069a6:	d30a      	bcc.n	80069be <__exponent+0x66>
 80069a8:	f10d 0209 	add.w	r2, sp, #9
 80069ac:	eba2 020e 	sub.w	r2, r2, lr
 80069b0:	4565      	cmp	r5, ip
 80069b2:	bf88      	it	hi
 80069b4:	2200      	movhi	r2, #0
 80069b6:	4413      	add	r3, r2
 80069b8:	1a18      	subs	r0, r3, r0
 80069ba:	b003      	add	sp, #12
 80069bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069c2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80069c6:	e7ed      	b.n	80069a4 <__exponent+0x4c>
 80069c8:	2330      	movs	r3, #48	; 0x30
 80069ca:	3130      	adds	r1, #48	; 0x30
 80069cc:	7083      	strb	r3, [r0, #2]
 80069ce:	70c1      	strb	r1, [r0, #3]
 80069d0:	1d03      	adds	r3, r0, #4
 80069d2:	e7f1      	b.n	80069b8 <__exponent+0x60>

080069d4 <_printf_float>:
 80069d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d8:	ed2d 8b02 	vpush	{d8}
 80069dc:	b08d      	sub	sp, #52	; 0x34
 80069de:	460c      	mov	r4, r1
 80069e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80069e4:	4616      	mov	r6, r2
 80069e6:	461f      	mov	r7, r3
 80069e8:	4605      	mov	r5, r0
 80069ea:	f001 fa57 	bl	8007e9c <_localeconv_r>
 80069ee:	f8d0 a000 	ldr.w	sl, [r0]
 80069f2:	4650      	mov	r0, sl
 80069f4:	f7f9 fbec 	bl	80001d0 <strlen>
 80069f8:	2300      	movs	r3, #0
 80069fa:	930a      	str	r3, [sp, #40]	; 0x28
 80069fc:	6823      	ldr	r3, [r4, #0]
 80069fe:	9305      	str	r3, [sp, #20]
 8006a00:	f8d8 3000 	ldr.w	r3, [r8]
 8006a04:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006a08:	3307      	adds	r3, #7
 8006a0a:	f023 0307 	bic.w	r3, r3, #7
 8006a0e:	f103 0208 	add.w	r2, r3, #8
 8006a12:	f8c8 2000 	str.w	r2, [r8]
 8006a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006a1e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006a22:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006a26:	9307      	str	r3, [sp, #28]
 8006a28:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a2c:	ee08 0a10 	vmov	s16, r0
 8006a30:	4b9f      	ldr	r3, [pc, #636]	; (8006cb0 <_printf_float+0x2dc>)
 8006a32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a36:	f04f 32ff 	mov.w	r2, #4294967295
 8006a3a:	f7fa f877 	bl	8000b2c <__aeabi_dcmpun>
 8006a3e:	bb88      	cbnz	r0, 8006aa4 <_printf_float+0xd0>
 8006a40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a44:	4b9a      	ldr	r3, [pc, #616]	; (8006cb0 <_printf_float+0x2dc>)
 8006a46:	f04f 32ff 	mov.w	r2, #4294967295
 8006a4a:	f7fa f851 	bl	8000af0 <__aeabi_dcmple>
 8006a4e:	bb48      	cbnz	r0, 8006aa4 <_printf_float+0xd0>
 8006a50:	2200      	movs	r2, #0
 8006a52:	2300      	movs	r3, #0
 8006a54:	4640      	mov	r0, r8
 8006a56:	4649      	mov	r1, r9
 8006a58:	f7fa f840 	bl	8000adc <__aeabi_dcmplt>
 8006a5c:	b110      	cbz	r0, 8006a64 <_printf_float+0x90>
 8006a5e:	232d      	movs	r3, #45	; 0x2d
 8006a60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a64:	4b93      	ldr	r3, [pc, #588]	; (8006cb4 <_printf_float+0x2e0>)
 8006a66:	4894      	ldr	r0, [pc, #592]	; (8006cb8 <_printf_float+0x2e4>)
 8006a68:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006a6c:	bf94      	ite	ls
 8006a6e:	4698      	movls	r8, r3
 8006a70:	4680      	movhi	r8, r0
 8006a72:	2303      	movs	r3, #3
 8006a74:	6123      	str	r3, [r4, #16]
 8006a76:	9b05      	ldr	r3, [sp, #20]
 8006a78:	f023 0204 	bic.w	r2, r3, #4
 8006a7c:	6022      	str	r2, [r4, #0]
 8006a7e:	f04f 0900 	mov.w	r9, #0
 8006a82:	9700      	str	r7, [sp, #0]
 8006a84:	4633      	mov	r3, r6
 8006a86:	aa0b      	add	r2, sp, #44	; 0x2c
 8006a88:	4621      	mov	r1, r4
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	f000 f9d8 	bl	8006e40 <_printf_common>
 8006a90:	3001      	adds	r0, #1
 8006a92:	f040 8090 	bne.w	8006bb6 <_printf_float+0x1e2>
 8006a96:	f04f 30ff 	mov.w	r0, #4294967295
 8006a9a:	b00d      	add	sp, #52	; 0x34
 8006a9c:	ecbd 8b02 	vpop	{d8}
 8006aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aa4:	4642      	mov	r2, r8
 8006aa6:	464b      	mov	r3, r9
 8006aa8:	4640      	mov	r0, r8
 8006aaa:	4649      	mov	r1, r9
 8006aac:	f7fa f83e 	bl	8000b2c <__aeabi_dcmpun>
 8006ab0:	b140      	cbz	r0, 8006ac4 <_printf_float+0xf0>
 8006ab2:	464b      	mov	r3, r9
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	bfbc      	itt	lt
 8006ab8:	232d      	movlt	r3, #45	; 0x2d
 8006aba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006abe:	487f      	ldr	r0, [pc, #508]	; (8006cbc <_printf_float+0x2e8>)
 8006ac0:	4b7f      	ldr	r3, [pc, #508]	; (8006cc0 <_printf_float+0x2ec>)
 8006ac2:	e7d1      	b.n	8006a68 <_printf_float+0x94>
 8006ac4:	6863      	ldr	r3, [r4, #4]
 8006ac6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006aca:	9206      	str	r2, [sp, #24]
 8006acc:	1c5a      	adds	r2, r3, #1
 8006ace:	d13f      	bne.n	8006b50 <_printf_float+0x17c>
 8006ad0:	2306      	movs	r3, #6
 8006ad2:	6063      	str	r3, [r4, #4]
 8006ad4:	9b05      	ldr	r3, [sp, #20]
 8006ad6:	6861      	ldr	r1, [r4, #4]
 8006ad8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006adc:	2300      	movs	r3, #0
 8006ade:	9303      	str	r3, [sp, #12]
 8006ae0:	ab0a      	add	r3, sp, #40	; 0x28
 8006ae2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006ae6:	ab09      	add	r3, sp, #36	; 0x24
 8006ae8:	ec49 8b10 	vmov	d0, r8, r9
 8006aec:	9300      	str	r3, [sp, #0]
 8006aee:	6022      	str	r2, [r4, #0]
 8006af0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006af4:	4628      	mov	r0, r5
 8006af6:	f7ff fecd 	bl	8006894 <__cvt>
 8006afa:	9b06      	ldr	r3, [sp, #24]
 8006afc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006afe:	2b47      	cmp	r3, #71	; 0x47
 8006b00:	4680      	mov	r8, r0
 8006b02:	d108      	bne.n	8006b16 <_printf_float+0x142>
 8006b04:	1cc8      	adds	r0, r1, #3
 8006b06:	db02      	blt.n	8006b0e <_printf_float+0x13a>
 8006b08:	6863      	ldr	r3, [r4, #4]
 8006b0a:	4299      	cmp	r1, r3
 8006b0c:	dd41      	ble.n	8006b92 <_printf_float+0x1be>
 8006b0e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006b12:	fa5f fb8b 	uxtb.w	fp, fp
 8006b16:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006b1a:	d820      	bhi.n	8006b5e <_printf_float+0x18a>
 8006b1c:	3901      	subs	r1, #1
 8006b1e:	465a      	mov	r2, fp
 8006b20:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b24:	9109      	str	r1, [sp, #36]	; 0x24
 8006b26:	f7ff ff17 	bl	8006958 <__exponent>
 8006b2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b2c:	1813      	adds	r3, r2, r0
 8006b2e:	2a01      	cmp	r2, #1
 8006b30:	4681      	mov	r9, r0
 8006b32:	6123      	str	r3, [r4, #16]
 8006b34:	dc02      	bgt.n	8006b3c <_printf_float+0x168>
 8006b36:	6822      	ldr	r2, [r4, #0]
 8006b38:	07d2      	lsls	r2, r2, #31
 8006b3a:	d501      	bpl.n	8006b40 <_printf_float+0x16c>
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	6123      	str	r3, [r4, #16]
 8006b40:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d09c      	beq.n	8006a82 <_printf_float+0xae>
 8006b48:	232d      	movs	r3, #45	; 0x2d
 8006b4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b4e:	e798      	b.n	8006a82 <_printf_float+0xae>
 8006b50:	9a06      	ldr	r2, [sp, #24]
 8006b52:	2a47      	cmp	r2, #71	; 0x47
 8006b54:	d1be      	bne.n	8006ad4 <_printf_float+0x100>
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1bc      	bne.n	8006ad4 <_printf_float+0x100>
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e7b9      	b.n	8006ad2 <_printf_float+0xfe>
 8006b5e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006b62:	d118      	bne.n	8006b96 <_printf_float+0x1c2>
 8006b64:	2900      	cmp	r1, #0
 8006b66:	6863      	ldr	r3, [r4, #4]
 8006b68:	dd0b      	ble.n	8006b82 <_printf_float+0x1ae>
 8006b6a:	6121      	str	r1, [r4, #16]
 8006b6c:	b913      	cbnz	r3, 8006b74 <_printf_float+0x1a0>
 8006b6e:	6822      	ldr	r2, [r4, #0]
 8006b70:	07d0      	lsls	r0, r2, #31
 8006b72:	d502      	bpl.n	8006b7a <_printf_float+0x1a6>
 8006b74:	3301      	adds	r3, #1
 8006b76:	440b      	add	r3, r1
 8006b78:	6123      	str	r3, [r4, #16]
 8006b7a:	65a1      	str	r1, [r4, #88]	; 0x58
 8006b7c:	f04f 0900 	mov.w	r9, #0
 8006b80:	e7de      	b.n	8006b40 <_printf_float+0x16c>
 8006b82:	b913      	cbnz	r3, 8006b8a <_printf_float+0x1b6>
 8006b84:	6822      	ldr	r2, [r4, #0]
 8006b86:	07d2      	lsls	r2, r2, #31
 8006b88:	d501      	bpl.n	8006b8e <_printf_float+0x1ba>
 8006b8a:	3302      	adds	r3, #2
 8006b8c:	e7f4      	b.n	8006b78 <_printf_float+0x1a4>
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e7f2      	b.n	8006b78 <_printf_float+0x1a4>
 8006b92:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006b96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b98:	4299      	cmp	r1, r3
 8006b9a:	db05      	blt.n	8006ba8 <_printf_float+0x1d4>
 8006b9c:	6823      	ldr	r3, [r4, #0]
 8006b9e:	6121      	str	r1, [r4, #16]
 8006ba0:	07d8      	lsls	r0, r3, #31
 8006ba2:	d5ea      	bpl.n	8006b7a <_printf_float+0x1a6>
 8006ba4:	1c4b      	adds	r3, r1, #1
 8006ba6:	e7e7      	b.n	8006b78 <_printf_float+0x1a4>
 8006ba8:	2900      	cmp	r1, #0
 8006baa:	bfd4      	ite	le
 8006bac:	f1c1 0202 	rsble	r2, r1, #2
 8006bb0:	2201      	movgt	r2, #1
 8006bb2:	4413      	add	r3, r2
 8006bb4:	e7e0      	b.n	8006b78 <_printf_float+0x1a4>
 8006bb6:	6823      	ldr	r3, [r4, #0]
 8006bb8:	055a      	lsls	r2, r3, #21
 8006bba:	d407      	bmi.n	8006bcc <_printf_float+0x1f8>
 8006bbc:	6923      	ldr	r3, [r4, #16]
 8006bbe:	4642      	mov	r2, r8
 8006bc0:	4631      	mov	r1, r6
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	47b8      	blx	r7
 8006bc6:	3001      	adds	r0, #1
 8006bc8:	d12c      	bne.n	8006c24 <_printf_float+0x250>
 8006bca:	e764      	b.n	8006a96 <_printf_float+0xc2>
 8006bcc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006bd0:	f240 80e0 	bls.w	8006d94 <_printf_float+0x3c0>
 8006bd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006bd8:	2200      	movs	r2, #0
 8006bda:	2300      	movs	r3, #0
 8006bdc:	f7f9 ff74 	bl	8000ac8 <__aeabi_dcmpeq>
 8006be0:	2800      	cmp	r0, #0
 8006be2:	d034      	beq.n	8006c4e <_printf_float+0x27a>
 8006be4:	4a37      	ldr	r2, [pc, #220]	; (8006cc4 <_printf_float+0x2f0>)
 8006be6:	2301      	movs	r3, #1
 8006be8:	4631      	mov	r1, r6
 8006bea:	4628      	mov	r0, r5
 8006bec:	47b8      	blx	r7
 8006bee:	3001      	adds	r0, #1
 8006bf0:	f43f af51 	beq.w	8006a96 <_printf_float+0xc2>
 8006bf4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	db02      	blt.n	8006c02 <_printf_float+0x22e>
 8006bfc:	6823      	ldr	r3, [r4, #0]
 8006bfe:	07d8      	lsls	r0, r3, #31
 8006c00:	d510      	bpl.n	8006c24 <_printf_float+0x250>
 8006c02:	ee18 3a10 	vmov	r3, s16
 8006c06:	4652      	mov	r2, sl
 8006c08:	4631      	mov	r1, r6
 8006c0a:	4628      	mov	r0, r5
 8006c0c:	47b8      	blx	r7
 8006c0e:	3001      	adds	r0, #1
 8006c10:	f43f af41 	beq.w	8006a96 <_printf_float+0xc2>
 8006c14:	f04f 0800 	mov.w	r8, #0
 8006c18:	f104 091a 	add.w	r9, r4, #26
 8006c1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c1e:	3b01      	subs	r3, #1
 8006c20:	4543      	cmp	r3, r8
 8006c22:	dc09      	bgt.n	8006c38 <_printf_float+0x264>
 8006c24:	6823      	ldr	r3, [r4, #0]
 8006c26:	079b      	lsls	r3, r3, #30
 8006c28:	f100 8105 	bmi.w	8006e36 <_printf_float+0x462>
 8006c2c:	68e0      	ldr	r0, [r4, #12]
 8006c2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c30:	4298      	cmp	r0, r3
 8006c32:	bfb8      	it	lt
 8006c34:	4618      	movlt	r0, r3
 8006c36:	e730      	b.n	8006a9a <_printf_float+0xc6>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	464a      	mov	r2, r9
 8006c3c:	4631      	mov	r1, r6
 8006c3e:	4628      	mov	r0, r5
 8006c40:	47b8      	blx	r7
 8006c42:	3001      	adds	r0, #1
 8006c44:	f43f af27 	beq.w	8006a96 <_printf_float+0xc2>
 8006c48:	f108 0801 	add.w	r8, r8, #1
 8006c4c:	e7e6      	b.n	8006c1c <_printf_float+0x248>
 8006c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	dc39      	bgt.n	8006cc8 <_printf_float+0x2f4>
 8006c54:	4a1b      	ldr	r2, [pc, #108]	; (8006cc4 <_printf_float+0x2f0>)
 8006c56:	2301      	movs	r3, #1
 8006c58:	4631      	mov	r1, r6
 8006c5a:	4628      	mov	r0, r5
 8006c5c:	47b8      	blx	r7
 8006c5e:	3001      	adds	r0, #1
 8006c60:	f43f af19 	beq.w	8006a96 <_printf_float+0xc2>
 8006c64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	d102      	bne.n	8006c72 <_printf_float+0x29e>
 8006c6c:	6823      	ldr	r3, [r4, #0]
 8006c6e:	07d9      	lsls	r1, r3, #31
 8006c70:	d5d8      	bpl.n	8006c24 <_printf_float+0x250>
 8006c72:	ee18 3a10 	vmov	r3, s16
 8006c76:	4652      	mov	r2, sl
 8006c78:	4631      	mov	r1, r6
 8006c7a:	4628      	mov	r0, r5
 8006c7c:	47b8      	blx	r7
 8006c7e:	3001      	adds	r0, #1
 8006c80:	f43f af09 	beq.w	8006a96 <_printf_float+0xc2>
 8006c84:	f04f 0900 	mov.w	r9, #0
 8006c88:	f104 0a1a 	add.w	sl, r4, #26
 8006c8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c8e:	425b      	negs	r3, r3
 8006c90:	454b      	cmp	r3, r9
 8006c92:	dc01      	bgt.n	8006c98 <_printf_float+0x2c4>
 8006c94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c96:	e792      	b.n	8006bbe <_printf_float+0x1ea>
 8006c98:	2301      	movs	r3, #1
 8006c9a:	4652      	mov	r2, sl
 8006c9c:	4631      	mov	r1, r6
 8006c9e:	4628      	mov	r0, r5
 8006ca0:	47b8      	blx	r7
 8006ca2:	3001      	adds	r0, #1
 8006ca4:	f43f aef7 	beq.w	8006a96 <_printf_float+0xc2>
 8006ca8:	f109 0901 	add.w	r9, r9, #1
 8006cac:	e7ee      	b.n	8006c8c <_printf_float+0x2b8>
 8006cae:	bf00      	nop
 8006cb0:	7fefffff 	.word	0x7fefffff
 8006cb4:	08009728 	.word	0x08009728
 8006cb8:	0800972c 	.word	0x0800972c
 8006cbc:	08009734 	.word	0x08009734
 8006cc0:	08009730 	.word	0x08009730
 8006cc4:	08009738 	.word	0x08009738
 8006cc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006cca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	bfa8      	it	ge
 8006cd0:	461a      	movge	r2, r3
 8006cd2:	2a00      	cmp	r2, #0
 8006cd4:	4691      	mov	r9, r2
 8006cd6:	dc37      	bgt.n	8006d48 <_printf_float+0x374>
 8006cd8:	f04f 0b00 	mov.w	fp, #0
 8006cdc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ce0:	f104 021a 	add.w	r2, r4, #26
 8006ce4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ce6:	9305      	str	r3, [sp, #20]
 8006ce8:	eba3 0309 	sub.w	r3, r3, r9
 8006cec:	455b      	cmp	r3, fp
 8006cee:	dc33      	bgt.n	8006d58 <_printf_float+0x384>
 8006cf0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	db3b      	blt.n	8006d70 <_printf_float+0x39c>
 8006cf8:	6823      	ldr	r3, [r4, #0]
 8006cfa:	07da      	lsls	r2, r3, #31
 8006cfc:	d438      	bmi.n	8006d70 <_printf_float+0x39c>
 8006cfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d00:	9a05      	ldr	r2, [sp, #20]
 8006d02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d04:	1a9a      	subs	r2, r3, r2
 8006d06:	eba3 0901 	sub.w	r9, r3, r1
 8006d0a:	4591      	cmp	r9, r2
 8006d0c:	bfa8      	it	ge
 8006d0e:	4691      	movge	r9, r2
 8006d10:	f1b9 0f00 	cmp.w	r9, #0
 8006d14:	dc35      	bgt.n	8006d82 <_printf_float+0x3ae>
 8006d16:	f04f 0800 	mov.w	r8, #0
 8006d1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d1e:	f104 0a1a 	add.w	sl, r4, #26
 8006d22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d26:	1a9b      	subs	r3, r3, r2
 8006d28:	eba3 0309 	sub.w	r3, r3, r9
 8006d2c:	4543      	cmp	r3, r8
 8006d2e:	f77f af79 	ble.w	8006c24 <_printf_float+0x250>
 8006d32:	2301      	movs	r3, #1
 8006d34:	4652      	mov	r2, sl
 8006d36:	4631      	mov	r1, r6
 8006d38:	4628      	mov	r0, r5
 8006d3a:	47b8      	blx	r7
 8006d3c:	3001      	adds	r0, #1
 8006d3e:	f43f aeaa 	beq.w	8006a96 <_printf_float+0xc2>
 8006d42:	f108 0801 	add.w	r8, r8, #1
 8006d46:	e7ec      	b.n	8006d22 <_printf_float+0x34e>
 8006d48:	4613      	mov	r3, r2
 8006d4a:	4631      	mov	r1, r6
 8006d4c:	4642      	mov	r2, r8
 8006d4e:	4628      	mov	r0, r5
 8006d50:	47b8      	blx	r7
 8006d52:	3001      	adds	r0, #1
 8006d54:	d1c0      	bne.n	8006cd8 <_printf_float+0x304>
 8006d56:	e69e      	b.n	8006a96 <_printf_float+0xc2>
 8006d58:	2301      	movs	r3, #1
 8006d5a:	4631      	mov	r1, r6
 8006d5c:	4628      	mov	r0, r5
 8006d5e:	9205      	str	r2, [sp, #20]
 8006d60:	47b8      	blx	r7
 8006d62:	3001      	adds	r0, #1
 8006d64:	f43f ae97 	beq.w	8006a96 <_printf_float+0xc2>
 8006d68:	9a05      	ldr	r2, [sp, #20]
 8006d6a:	f10b 0b01 	add.w	fp, fp, #1
 8006d6e:	e7b9      	b.n	8006ce4 <_printf_float+0x310>
 8006d70:	ee18 3a10 	vmov	r3, s16
 8006d74:	4652      	mov	r2, sl
 8006d76:	4631      	mov	r1, r6
 8006d78:	4628      	mov	r0, r5
 8006d7a:	47b8      	blx	r7
 8006d7c:	3001      	adds	r0, #1
 8006d7e:	d1be      	bne.n	8006cfe <_printf_float+0x32a>
 8006d80:	e689      	b.n	8006a96 <_printf_float+0xc2>
 8006d82:	9a05      	ldr	r2, [sp, #20]
 8006d84:	464b      	mov	r3, r9
 8006d86:	4442      	add	r2, r8
 8006d88:	4631      	mov	r1, r6
 8006d8a:	4628      	mov	r0, r5
 8006d8c:	47b8      	blx	r7
 8006d8e:	3001      	adds	r0, #1
 8006d90:	d1c1      	bne.n	8006d16 <_printf_float+0x342>
 8006d92:	e680      	b.n	8006a96 <_printf_float+0xc2>
 8006d94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d96:	2a01      	cmp	r2, #1
 8006d98:	dc01      	bgt.n	8006d9e <_printf_float+0x3ca>
 8006d9a:	07db      	lsls	r3, r3, #31
 8006d9c:	d538      	bpl.n	8006e10 <_printf_float+0x43c>
 8006d9e:	2301      	movs	r3, #1
 8006da0:	4642      	mov	r2, r8
 8006da2:	4631      	mov	r1, r6
 8006da4:	4628      	mov	r0, r5
 8006da6:	47b8      	blx	r7
 8006da8:	3001      	adds	r0, #1
 8006daa:	f43f ae74 	beq.w	8006a96 <_printf_float+0xc2>
 8006dae:	ee18 3a10 	vmov	r3, s16
 8006db2:	4652      	mov	r2, sl
 8006db4:	4631      	mov	r1, r6
 8006db6:	4628      	mov	r0, r5
 8006db8:	47b8      	blx	r7
 8006dba:	3001      	adds	r0, #1
 8006dbc:	f43f ae6b 	beq.w	8006a96 <_printf_float+0xc2>
 8006dc0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	f7f9 fe7e 	bl	8000ac8 <__aeabi_dcmpeq>
 8006dcc:	b9d8      	cbnz	r0, 8006e06 <_printf_float+0x432>
 8006dce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dd0:	f108 0201 	add.w	r2, r8, #1
 8006dd4:	3b01      	subs	r3, #1
 8006dd6:	4631      	mov	r1, r6
 8006dd8:	4628      	mov	r0, r5
 8006dda:	47b8      	blx	r7
 8006ddc:	3001      	adds	r0, #1
 8006dde:	d10e      	bne.n	8006dfe <_printf_float+0x42a>
 8006de0:	e659      	b.n	8006a96 <_printf_float+0xc2>
 8006de2:	2301      	movs	r3, #1
 8006de4:	4652      	mov	r2, sl
 8006de6:	4631      	mov	r1, r6
 8006de8:	4628      	mov	r0, r5
 8006dea:	47b8      	blx	r7
 8006dec:	3001      	adds	r0, #1
 8006dee:	f43f ae52 	beq.w	8006a96 <_printf_float+0xc2>
 8006df2:	f108 0801 	add.w	r8, r8, #1
 8006df6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	4543      	cmp	r3, r8
 8006dfc:	dcf1      	bgt.n	8006de2 <_printf_float+0x40e>
 8006dfe:	464b      	mov	r3, r9
 8006e00:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e04:	e6dc      	b.n	8006bc0 <_printf_float+0x1ec>
 8006e06:	f04f 0800 	mov.w	r8, #0
 8006e0a:	f104 0a1a 	add.w	sl, r4, #26
 8006e0e:	e7f2      	b.n	8006df6 <_printf_float+0x422>
 8006e10:	2301      	movs	r3, #1
 8006e12:	4642      	mov	r2, r8
 8006e14:	e7df      	b.n	8006dd6 <_printf_float+0x402>
 8006e16:	2301      	movs	r3, #1
 8006e18:	464a      	mov	r2, r9
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	47b8      	blx	r7
 8006e20:	3001      	adds	r0, #1
 8006e22:	f43f ae38 	beq.w	8006a96 <_printf_float+0xc2>
 8006e26:	f108 0801 	add.w	r8, r8, #1
 8006e2a:	68e3      	ldr	r3, [r4, #12]
 8006e2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e2e:	1a5b      	subs	r3, r3, r1
 8006e30:	4543      	cmp	r3, r8
 8006e32:	dcf0      	bgt.n	8006e16 <_printf_float+0x442>
 8006e34:	e6fa      	b.n	8006c2c <_printf_float+0x258>
 8006e36:	f04f 0800 	mov.w	r8, #0
 8006e3a:	f104 0919 	add.w	r9, r4, #25
 8006e3e:	e7f4      	b.n	8006e2a <_printf_float+0x456>

08006e40 <_printf_common>:
 8006e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e44:	4616      	mov	r6, r2
 8006e46:	4699      	mov	r9, r3
 8006e48:	688a      	ldr	r2, [r1, #8]
 8006e4a:	690b      	ldr	r3, [r1, #16]
 8006e4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e50:	4293      	cmp	r3, r2
 8006e52:	bfb8      	it	lt
 8006e54:	4613      	movlt	r3, r2
 8006e56:	6033      	str	r3, [r6, #0]
 8006e58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e5c:	4607      	mov	r7, r0
 8006e5e:	460c      	mov	r4, r1
 8006e60:	b10a      	cbz	r2, 8006e66 <_printf_common+0x26>
 8006e62:	3301      	adds	r3, #1
 8006e64:	6033      	str	r3, [r6, #0]
 8006e66:	6823      	ldr	r3, [r4, #0]
 8006e68:	0699      	lsls	r1, r3, #26
 8006e6a:	bf42      	ittt	mi
 8006e6c:	6833      	ldrmi	r3, [r6, #0]
 8006e6e:	3302      	addmi	r3, #2
 8006e70:	6033      	strmi	r3, [r6, #0]
 8006e72:	6825      	ldr	r5, [r4, #0]
 8006e74:	f015 0506 	ands.w	r5, r5, #6
 8006e78:	d106      	bne.n	8006e88 <_printf_common+0x48>
 8006e7a:	f104 0a19 	add.w	sl, r4, #25
 8006e7e:	68e3      	ldr	r3, [r4, #12]
 8006e80:	6832      	ldr	r2, [r6, #0]
 8006e82:	1a9b      	subs	r3, r3, r2
 8006e84:	42ab      	cmp	r3, r5
 8006e86:	dc26      	bgt.n	8006ed6 <_printf_common+0x96>
 8006e88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e8c:	1e13      	subs	r3, r2, #0
 8006e8e:	6822      	ldr	r2, [r4, #0]
 8006e90:	bf18      	it	ne
 8006e92:	2301      	movne	r3, #1
 8006e94:	0692      	lsls	r2, r2, #26
 8006e96:	d42b      	bmi.n	8006ef0 <_printf_common+0xb0>
 8006e98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e9c:	4649      	mov	r1, r9
 8006e9e:	4638      	mov	r0, r7
 8006ea0:	47c0      	blx	r8
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	d01e      	beq.n	8006ee4 <_printf_common+0xa4>
 8006ea6:	6823      	ldr	r3, [r4, #0]
 8006ea8:	68e5      	ldr	r5, [r4, #12]
 8006eaa:	6832      	ldr	r2, [r6, #0]
 8006eac:	f003 0306 	and.w	r3, r3, #6
 8006eb0:	2b04      	cmp	r3, #4
 8006eb2:	bf08      	it	eq
 8006eb4:	1aad      	subeq	r5, r5, r2
 8006eb6:	68a3      	ldr	r3, [r4, #8]
 8006eb8:	6922      	ldr	r2, [r4, #16]
 8006eba:	bf0c      	ite	eq
 8006ebc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ec0:	2500      	movne	r5, #0
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	bfc4      	itt	gt
 8006ec6:	1a9b      	subgt	r3, r3, r2
 8006ec8:	18ed      	addgt	r5, r5, r3
 8006eca:	2600      	movs	r6, #0
 8006ecc:	341a      	adds	r4, #26
 8006ece:	42b5      	cmp	r5, r6
 8006ed0:	d11a      	bne.n	8006f08 <_printf_common+0xc8>
 8006ed2:	2000      	movs	r0, #0
 8006ed4:	e008      	b.n	8006ee8 <_printf_common+0xa8>
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	4652      	mov	r2, sl
 8006eda:	4649      	mov	r1, r9
 8006edc:	4638      	mov	r0, r7
 8006ede:	47c0      	blx	r8
 8006ee0:	3001      	adds	r0, #1
 8006ee2:	d103      	bne.n	8006eec <_printf_common+0xac>
 8006ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eec:	3501      	adds	r5, #1
 8006eee:	e7c6      	b.n	8006e7e <_printf_common+0x3e>
 8006ef0:	18e1      	adds	r1, r4, r3
 8006ef2:	1c5a      	adds	r2, r3, #1
 8006ef4:	2030      	movs	r0, #48	; 0x30
 8006ef6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006efa:	4422      	add	r2, r4
 8006efc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f04:	3302      	adds	r3, #2
 8006f06:	e7c7      	b.n	8006e98 <_printf_common+0x58>
 8006f08:	2301      	movs	r3, #1
 8006f0a:	4622      	mov	r2, r4
 8006f0c:	4649      	mov	r1, r9
 8006f0e:	4638      	mov	r0, r7
 8006f10:	47c0      	blx	r8
 8006f12:	3001      	adds	r0, #1
 8006f14:	d0e6      	beq.n	8006ee4 <_printf_common+0xa4>
 8006f16:	3601      	adds	r6, #1
 8006f18:	e7d9      	b.n	8006ece <_printf_common+0x8e>
	...

08006f1c <_printf_i>:
 8006f1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f20:	7e0f      	ldrb	r7, [r1, #24]
 8006f22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f24:	2f78      	cmp	r7, #120	; 0x78
 8006f26:	4691      	mov	r9, r2
 8006f28:	4680      	mov	r8, r0
 8006f2a:	460c      	mov	r4, r1
 8006f2c:	469a      	mov	sl, r3
 8006f2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f32:	d807      	bhi.n	8006f44 <_printf_i+0x28>
 8006f34:	2f62      	cmp	r7, #98	; 0x62
 8006f36:	d80a      	bhi.n	8006f4e <_printf_i+0x32>
 8006f38:	2f00      	cmp	r7, #0
 8006f3a:	f000 80d8 	beq.w	80070ee <_printf_i+0x1d2>
 8006f3e:	2f58      	cmp	r7, #88	; 0x58
 8006f40:	f000 80a3 	beq.w	800708a <_printf_i+0x16e>
 8006f44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f4c:	e03a      	b.n	8006fc4 <_printf_i+0xa8>
 8006f4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f52:	2b15      	cmp	r3, #21
 8006f54:	d8f6      	bhi.n	8006f44 <_printf_i+0x28>
 8006f56:	a101      	add	r1, pc, #4	; (adr r1, 8006f5c <_printf_i+0x40>)
 8006f58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f5c:	08006fb5 	.word	0x08006fb5
 8006f60:	08006fc9 	.word	0x08006fc9
 8006f64:	08006f45 	.word	0x08006f45
 8006f68:	08006f45 	.word	0x08006f45
 8006f6c:	08006f45 	.word	0x08006f45
 8006f70:	08006f45 	.word	0x08006f45
 8006f74:	08006fc9 	.word	0x08006fc9
 8006f78:	08006f45 	.word	0x08006f45
 8006f7c:	08006f45 	.word	0x08006f45
 8006f80:	08006f45 	.word	0x08006f45
 8006f84:	08006f45 	.word	0x08006f45
 8006f88:	080070d5 	.word	0x080070d5
 8006f8c:	08006ff9 	.word	0x08006ff9
 8006f90:	080070b7 	.word	0x080070b7
 8006f94:	08006f45 	.word	0x08006f45
 8006f98:	08006f45 	.word	0x08006f45
 8006f9c:	080070f7 	.word	0x080070f7
 8006fa0:	08006f45 	.word	0x08006f45
 8006fa4:	08006ff9 	.word	0x08006ff9
 8006fa8:	08006f45 	.word	0x08006f45
 8006fac:	08006f45 	.word	0x08006f45
 8006fb0:	080070bf 	.word	0x080070bf
 8006fb4:	682b      	ldr	r3, [r5, #0]
 8006fb6:	1d1a      	adds	r2, r3, #4
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	602a      	str	r2, [r5, #0]
 8006fbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	e0a3      	b.n	8007110 <_printf_i+0x1f4>
 8006fc8:	6820      	ldr	r0, [r4, #0]
 8006fca:	6829      	ldr	r1, [r5, #0]
 8006fcc:	0606      	lsls	r6, r0, #24
 8006fce:	f101 0304 	add.w	r3, r1, #4
 8006fd2:	d50a      	bpl.n	8006fea <_printf_i+0xce>
 8006fd4:	680e      	ldr	r6, [r1, #0]
 8006fd6:	602b      	str	r3, [r5, #0]
 8006fd8:	2e00      	cmp	r6, #0
 8006fda:	da03      	bge.n	8006fe4 <_printf_i+0xc8>
 8006fdc:	232d      	movs	r3, #45	; 0x2d
 8006fde:	4276      	negs	r6, r6
 8006fe0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fe4:	485e      	ldr	r0, [pc, #376]	; (8007160 <_printf_i+0x244>)
 8006fe6:	230a      	movs	r3, #10
 8006fe8:	e019      	b.n	800701e <_printf_i+0x102>
 8006fea:	680e      	ldr	r6, [r1, #0]
 8006fec:	602b      	str	r3, [r5, #0]
 8006fee:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006ff2:	bf18      	it	ne
 8006ff4:	b236      	sxthne	r6, r6
 8006ff6:	e7ef      	b.n	8006fd8 <_printf_i+0xbc>
 8006ff8:	682b      	ldr	r3, [r5, #0]
 8006ffa:	6820      	ldr	r0, [r4, #0]
 8006ffc:	1d19      	adds	r1, r3, #4
 8006ffe:	6029      	str	r1, [r5, #0]
 8007000:	0601      	lsls	r1, r0, #24
 8007002:	d501      	bpl.n	8007008 <_printf_i+0xec>
 8007004:	681e      	ldr	r6, [r3, #0]
 8007006:	e002      	b.n	800700e <_printf_i+0xf2>
 8007008:	0646      	lsls	r6, r0, #25
 800700a:	d5fb      	bpl.n	8007004 <_printf_i+0xe8>
 800700c:	881e      	ldrh	r6, [r3, #0]
 800700e:	4854      	ldr	r0, [pc, #336]	; (8007160 <_printf_i+0x244>)
 8007010:	2f6f      	cmp	r7, #111	; 0x6f
 8007012:	bf0c      	ite	eq
 8007014:	2308      	moveq	r3, #8
 8007016:	230a      	movne	r3, #10
 8007018:	2100      	movs	r1, #0
 800701a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800701e:	6865      	ldr	r5, [r4, #4]
 8007020:	60a5      	str	r5, [r4, #8]
 8007022:	2d00      	cmp	r5, #0
 8007024:	bfa2      	ittt	ge
 8007026:	6821      	ldrge	r1, [r4, #0]
 8007028:	f021 0104 	bicge.w	r1, r1, #4
 800702c:	6021      	strge	r1, [r4, #0]
 800702e:	b90e      	cbnz	r6, 8007034 <_printf_i+0x118>
 8007030:	2d00      	cmp	r5, #0
 8007032:	d04d      	beq.n	80070d0 <_printf_i+0x1b4>
 8007034:	4615      	mov	r5, r2
 8007036:	fbb6 f1f3 	udiv	r1, r6, r3
 800703a:	fb03 6711 	mls	r7, r3, r1, r6
 800703e:	5dc7      	ldrb	r7, [r0, r7]
 8007040:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007044:	4637      	mov	r7, r6
 8007046:	42bb      	cmp	r3, r7
 8007048:	460e      	mov	r6, r1
 800704a:	d9f4      	bls.n	8007036 <_printf_i+0x11a>
 800704c:	2b08      	cmp	r3, #8
 800704e:	d10b      	bne.n	8007068 <_printf_i+0x14c>
 8007050:	6823      	ldr	r3, [r4, #0]
 8007052:	07de      	lsls	r6, r3, #31
 8007054:	d508      	bpl.n	8007068 <_printf_i+0x14c>
 8007056:	6923      	ldr	r3, [r4, #16]
 8007058:	6861      	ldr	r1, [r4, #4]
 800705a:	4299      	cmp	r1, r3
 800705c:	bfde      	ittt	le
 800705e:	2330      	movle	r3, #48	; 0x30
 8007060:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007064:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007068:	1b52      	subs	r2, r2, r5
 800706a:	6122      	str	r2, [r4, #16]
 800706c:	f8cd a000 	str.w	sl, [sp]
 8007070:	464b      	mov	r3, r9
 8007072:	aa03      	add	r2, sp, #12
 8007074:	4621      	mov	r1, r4
 8007076:	4640      	mov	r0, r8
 8007078:	f7ff fee2 	bl	8006e40 <_printf_common>
 800707c:	3001      	adds	r0, #1
 800707e:	d14c      	bne.n	800711a <_printf_i+0x1fe>
 8007080:	f04f 30ff 	mov.w	r0, #4294967295
 8007084:	b004      	add	sp, #16
 8007086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800708a:	4835      	ldr	r0, [pc, #212]	; (8007160 <_printf_i+0x244>)
 800708c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007090:	6829      	ldr	r1, [r5, #0]
 8007092:	6823      	ldr	r3, [r4, #0]
 8007094:	f851 6b04 	ldr.w	r6, [r1], #4
 8007098:	6029      	str	r1, [r5, #0]
 800709a:	061d      	lsls	r5, r3, #24
 800709c:	d514      	bpl.n	80070c8 <_printf_i+0x1ac>
 800709e:	07df      	lsls	r7, r3, #31
 80070a0:	bf44      	itt	mi
 80070a2:	f043 0320 	orrmi.w	r3, r3, #32
 80070a6:	6023      	strmi	r3, [r4, #0]
 80070a8:	b91e      	cbnz	r6, 80070b2 <_printf_i+0x196>
 80070aa:	6823      	ldr	r3, [r4, #0]
 80070ac:	f023 0320 	bic.w	r3, r3, #32
 80070b0:	6023      	str	r3, [r4, #0]
 80070b2:	2310      	movs	r3, #16
 80070b4:	e7b0      	b.n	8007018 <_printf_i+0xfc>
 80070b6:	6823      	ldr	r3, [r4, #0]
 80070b8:	f043 0320 	orr.w	r3, r3, #32
 80070bc:	6023      	str	r3, [r4, #0]
 80070be:	2378      	movs	r3, #120	; 0x78
 80070c0:	4828      	ldr	r0, [pc, #160]	; (8007164 <_printf_i+0x248>)
 80070c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80070c6:	e7e3      	b.n	8007090 <_printf_i+0x174>
 80070c8:	0659      	lsls	r1, r3, #25
 80070ca:	bf48      	it	mi
 80070cc:	b2b6      	uxthmi	r6, r6
 80070ce:	e7e6      	b.n	800709e <_printf_i+0x182>
 80070d0:	4615      	mov	r5, r2
 80070d2:	e7bb      	b.n	800704c <_printf_i+0x130>
 80070d4:	682b      	ldr	r3, [r5, #0]
 80070d6:	6826      	ldr	r6, [r4, #0]
 80070d8:	6961      	ldr	r1, [r4, #20]
 80070da:	1d18      	adds	r0, r3, #4
 80070dc:	6028      	str	r0, [r5, #0]
 80070de:	0635      	lsls	r5, r6, #24
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	d501      	bpl.n	80070e8 <_printf_i+0x1cc>
 80070e4:	6019      	str	r1, [r3, #0]
 80070e6:	e002      	b.n	80070ee <_printf_i+0x1d2>
 80070e8:	0670      	lsls	r0, r6, #25
 80070ea:	d5fb      	bpl.n	80070e4 <_printf_i+0x1c8>
 80070ec:	8019      	strh	r1, [r3, #0]
 80070ee:	2300      	movs	r3, #0
 80070f0:	6123      	str	r3, [r4, #16]
 80070f2:	4615      	mov	r5, r2
 80070f4:	e7ba      	b.n	800706c <_printf_i+0x150>
 80070f6:	682b      	ldr	r3, [r5, #0]
 80070f8:	1d1a      	adds	r2, r3, #4
 80070fa:	602a      	str	r2, [r5, #0]
 80070fc:	681d      	ldr	r5, [r3, #0]
 80070fe:	6862      	ldr	r2, [r4, #4]
 8007100:	2100      	movs	r1, #0
 8007102:	4628      	mov	r0, r5
 8007104:	f7f9 f86c 	bl	80001e0 <memchr>
 8007108:	b108      	cbz	r0, 800710e <_printf_i+0x1f2>
 800710a:	1b40      	subs	r0, r0, r5
 800710c:	6060      	str	r0, [r4, #4]
 800710e:	6863      	ldr	r3, [r4, #4]
 8007110:	6123      	str	r3, [r4, #16]
 8007112:	2300      	movs	r3, #0
 8007114:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007118:	e7a8      	b.n	800706c <_printf_i+0x150>
 800711a:	6923      	ldr	r3, [r4, #16]
 800711c:	462a      	mov	r2, r5
 800711e:	4649      	mov	r1, r9
 8007120:	4640      	mov	r0, r8
 8007122:	47d0      	blx	sl
 8007124:	3001      	adds	r0, #1
 8007126:	d0ab      	beq.n	8007080 <_printf_i+0x164>
 8007128:	6823      	ldr	r3, [r4, #0]
 800712a:	079b      	lsls	r3, r3, #30
 800712c:	d413      	bmi.n	8007156 <_printf_i+0x23a>
 800712e:	68e0      	ldr	r0, [r4, #12]
 8007130:	9b03      	ldr	r3, [sp, #12]
 8007132:	4298      	cmp	r0, r3
 8007134:	bfb8      	it	lt
 8007136:	4618      	movlt	r0, r3
 8007138:	e7a4      	b.n	8007084 <_printf_i+0x168>
 800713a:	2301      	movs	r3, #1
 800713c:	4632      	mov	r2, r6
 800713e:	4649      	mov	r1, r9
 8007140:	4640      	mov	r0, r8
 8007142:	47d0      	blx	sl
 8007144:	3001      	adds	r0, #1
 8007146:	d09b      	beq.n	8007080 <_printf_i+0x164>
 8007148:	3501      	adds	r5, #1
 800714a:	68e3      	ldr	r3, [r4, #12]
 800714c:	9903      	ldr	r1, [sp, #12]
 800714e:	1a5b      	subs	r3, r3, r1
 8007150:	42ab      	cmp	r3, r5
 8007152:	dcf2      	bgt.n	800713a <_printf_i+0x21e>
 8007154:	e7eb      	b.n	800712e <_printf_i+0x212>
 8007156:	2500      	movs	r5, #0
 8007158:	f104 0619 	add.w	r6, r4, #25
 800715c:	e7f5      	b.n	800714a <_printf_i+0x22e>
 800715e:	bf00      	nop
 8007160:	0800973a 	.word	0x0800973a
 8007164:	0800974b 	.word	0x0800974b

08007168 <siprintf>:
 8007168:	b40e      	push	{r1, r2, r3}
 800716a:	b500      	push	{lr}
 800716c:	b09c      	sub	sp, #112	; 0x70
 800716e:	ab1d      	add	r3, sp, #116	; 0x74
 8007170:	9002      	str	r0, [sp, #8]
 8007172:	9006      	str	r0, [sp, #24]
 8007174:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007178:	4809      	ldr	r0, [pc, #36]	; (80071a0 <siprintf+0x38>)
 800717a:	9107      	str	r1, [sp, #28]
 800717c:	9104      	str	r1, [sp, #16]
 800717e:	4909      	ldr	r1, [pc, #36]	; (80071a4 <siprintf+0x3c>)
 8007180:	f853 2b04 	ldr.w	r2, [r3], #4
 8007184:	9105      	str	r1, [sp, #20]
 8007186:	6800      	ldr	r0, [r0, #0]
 8007188:	9301      	str	r3, [sp, #4]
 800718a:	a902      	add	r1, sp, #8
 800718c:	f001 fb76 	bl	800887c <_svfiprintf_r>
 8007190:	9b02      	ldr	r3, [sp, #8]
 8007192:	2200      	movs	r2, #0
 8007194:	701a      	strb	r2, [r3, #0]
 8007196:	b01c      	add	sp, #112	; 0x70
 8007198:	f85d eb04 	ldr.w	lr, [sp], #4
 800719c:	b003      	add	sp, #12
 800719e:	4770      	bx	lr
 80071a0:	20000014 	.word	0x20000014
 80071a4:	ffff0208 	.word	0xffff0208

080071a8 <quorem>:
 80071a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071ac:	6903      	ldr	r3, [r0, #16]
 80071ae:	690c      	ldr	r4, [r1, #16]
 80071b0:	42a3      	cmp	r3, r4
 80071b2:	4607      	mov	r7, r0
 80071b4:	f2c0 8081 	blt.w	80072ba <quorem+0x112>
 80071b8:	3c01      	subs	r4, #1
 80071ba:	f101 0814 	add.w	r8, r1, #20
 80071be:	f100 0514 	add.w	r5, r0, #20
 80071c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071c6:	9301      	str	r3, [sp, #4]
 80071c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80071cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071d0:	3301      	adds	r3, #1
 80071d2:	429a      	cmp	r2, r3
 80071d4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80071d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80071dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80071e0:	d331      	bcc.n	8007246 <quorem+0x9e>
 80071e2:	f04f 0e00 	mov.w	lr, #0
 80071e6:	4640      	mov	r0, r8
 80071e8:	46ac      	mov	ip, r5
 80071ea:	46f2      	mov	sl, lr
 80071ec:	f850 2b04 	ldr.w	r2, [r0], #4
 80071f0:	b293      	uxth	r3, r2
 80071f2:	fb06 e303 	mla	r3, r6, r3, lr
 80071f6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	ebaa 0303 	sub.w	r3, sl, r3
 8007200:	f8dc a000 	ldr.w	sl, [ip]
 8007204:	0c12      	lsrs	r2, r2, #16
 8007206:	fa13 f38a 	uxtah	r3, r3, sl
 800720a:	fb06 e202 	mla	r2, r6, r2, lr
 800720e:	9300      	str	r3, [sp, #0]
 8007210:	9b00      	ldr	r3, [sp, #0]
 8007212:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007216:	b292      	uxth	r2, r2
 8007218:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800721c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007220:	f8bd 3000 	ldrh.w	r3, [sp]
 8007224:	4581      	cmp	r9, r0
 8007226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800722a:	f84c 3b04 	str.w	r3, [ip], #4
 800722e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007232:	d2db      	bcs.n	80071ec <quorem+0x44>
 8007234:	f855 300b 	ldr.w	r3, [r5, fp]
 8007238:	b92b      	cbnz	r3, 8007246 <quorem+0x9e>
 800723a:	9b01      	ldr	r3, [sp, #4]
 800723c:	3b04      	subs	r3, #4
 800723e:	429d      	cmp	r5, r3
 8007240:	461a      	mov	r2, r3
 8007242:	d32e      	bcc.n	80072a2 <quorem+0xfa>
 8007244:	613c      	str	r4, [r7, #16]
 8007246:	4638      	mov	r0, r7
 8007248:	f001 f8c4 	bl	80083d4 <__mcmp>
 800724c:	2800      	cmp	r0, #0
 800724e:	db24      	blt.n	800729a <quorem+0xf2>
 8007250:	3601      	adds	r6, #1
 8007252:	4628      	mov	r0, r5
 8007254:	f04f 0c00 	mov.w	ip, #0
 8007258:	f858 2b04 	ldr.w	r2, [r8], #4
 800725c:	f8d0 e000 	ldr.w	lr, [r0]
 8007260:	b293      	uxth	r3, r2
 8007262:	ebac 0303 	sub.w	r3, ip, r3
 8007266:	0c12      	lsrs	r2, r2, #16
 8007268:	fa13 f38e 	uxtah	r3, r3, lr
 800726c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007270:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007274:	b29b      	uxth	r3, r3
 8007276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800727a:	45c1      	cmp	r9, r8
 800727c:	f840 3b04 	str.w	r3, [r0], #4
 8007280:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007284:	d2e8      	bcs.n	8007258 <quorem+0xb0>
 8007286:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800728a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800728e:	b922      	cbnz	r2, 800729a <quorem+0xf2>
 8007290:	3b04      	subs	r3, #4
 8007292:	429d      	cmp	r5, r3
 8007294:	461a      	mov	r2, r3
 8007296:	d30a      	bcc.n	80072ae <quorem+0x106>
 8007298:	613c      	str	r4, [r7, #16]
 800729a:	4630      	mov	r0, r6
 800729c:	b003      	add	sp, #12
 800729e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a2:	6812      	ldr	r2, [r2, #0]
 80072a4:	3b04      	subs	r3, #4
 80072a6:	2a00      	cmp	r2, #0
 80072a8:	d1cc      	bne.n	8007244 <quorem+0x9c>
 80072aa:	3c01      	subs	r4, #1
 80072ac:	e7c7      	b.n	800723e <quorem+0x96>
 80072ae:	6812      	ldr	r2, [r2, #0]
 80072b0:	3b04      	subs	r3, #4
 80072b2:	2a00      	cmp	r2, #0
 80072b4:	d1f0      	bne.n	8007298 <quorem+0xf0>
 80072b6:	3c01      	subs	r4, #1
 80072b8:	e7eb      	b.n	8007292 <quorem+0xea>
 80072ba:	2000      	movs	r0, #0
 80072bc:	e7ee      	b.n	800729c <quorem+0xf4>
	...

080072c0 <_dtoa_r>:
 80072c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c4:	ed2d 8b04 	vpush	{d8-d9}
 80072c8:	ec57 6b10 	vmov	r6, r7, d0
 80072cc:	b093      	sub	sp, #76	; 0x4c
 80072ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80072d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80072d4:	9106      	str	r1, [sp, #24]
 80072d6:	ee10 aa10 	vmov	sl, s0
 80072da:	4604      	mov	r4, r0
 80072dc:	9209      	str	r2, [sp, #36]	; 0x24
 80072de:	930c      	str	r3, [sp, #48]	; 0x30
 80072e0:	46bb      	mov	fp, r7
 80072e2:	b975      	cbnz	r5, 8007302 <_dtoa_r+0x42>
 80072e4:	2010      	movs	r0, #16
 80072e6:	f000 fddd 	bl	8007ea4 <malloc>
 80072ea:	4602      	mov	r2, r0
 80072ec:	6260      	str	r0, [r4, #36]	; 0x24
 80072ee:	b920      	cbnz	r0, 80072fa <_dtoa_r+0x3a>
 80072f0:	4ba7      	ldr	r3, [pc, #668]	; (8007590 <_dtoa_r+0x2d0>)
 80072f2:	21ea      	movs	r1, #234	; 0xea
 80072f4:	48a7      	ldr	r0, [pc, #668]	; (8007594 <_dtoa_r+0x2d4>)
 80072f6:	f001 fbd1 	bl	8008a9c <__assert_func>
 80072fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80072fe:	6005      	str	r5, [r0, #0]
 8007300:	60c5      	str	r5, [r0, #12]
 8007302:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007304:	6819      	ldr	r1, [r3, #0]
 8007306:	b151      	cbz	r1, 800731e <_dtoa_r+0x5e>
 8007308:	685a      	ldr	r2, [r3, #4]
 800730a:	604a      	str	r2, [r1, #4]
 800730c:	2301      	movs	r3, #1
 800730e:	4093      	lsls	r3, r2
 8007310:	608b      	str	r3, [r1, #8]
 8007312:	4620      	mov	r0, r4
 8007314:	f000 fe1c 	bl	8007f50 <_Bfree>
 8007318:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800731a:	2200      	movs	r2, #0
 800731c:	601a      	str	r2, [r3, #0]
 800731e:	1e3b      	subs	r3, r7, #0
 8007320:	bfaa      	itet	ge
 8007322:	2300      	movge	r3, #0
 8007324:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007328:	f8c8 3000 	strge.w	r3, [r8]
 800732c:	4b9a      	ldr	r3, [pc, #616]	; (8007598 <_dtoa_r+0x2d8>)
 800732e:	bfbc      	itt	lt
 8007330:	2201      	movlt	r2, #1
 8007332:	f8c8 2000 	strlt.w	r2, [r8]
 8007336:	ea33 030b 	bics.w	r3, r3, fp
 800733a:	d11b      	bne.n	8007374 <_dtoa_r+0xb4>
 800733c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800733e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007342:	6013      	str	r3, [r2, #0]
 8007344:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007348:	4333      	orrs	r3, r6
 800734a:	f000 8592 	beq.w	8007e72 <_dtoa_r+0xbb2>
 800734e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007350:	b963      	cbnz	r3, 800736c <_dtoa_r+0xac>
 8007352:	4b92      	ldr	r3, [pc, #584]	; (800759c <_dtoa_r+0x2dc>)
 8007354:	e022      	b.n	800739c <_dtoa_r+0xdc>
 8007356:	4b92      	ldr	r3, [pc, #584]	; (80075a0 <_dtoa_r+0x2e0>)
 8007358:	9301      	str	r3, [sp, #4]
 800735a:	3308      	adds	r3, #8
 800735c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800735e:	6013      	str	r3, [r2, #0]
 8007360:	9801      	ldr	r0, [sp, #4]
 8007362:	b013      	add	sp, #76	; 0x4c
 8007364:	ecbd 8b04 	vpop	{d8-d9}
 8007368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736c:	4b8b      	ldr	r3, [pc, #556]	; (800759c <_dtoa_r+0x2dc>)
 800736e:	9301      	str	r3, [sp, #4]
 8007370:	3303      	adds	r3, #3
 8007372:	e7f3      	b.n	800735c <_dtoa_r+0x9c>
 8007374:	2200      	movs	r2, #0
 8007376:	2300      	movs	r3, #0
 8007378:	4650      	mov	r0, sl
 800737a:	4659      	mov	r1, fp
 800737c:	f7f9 fba4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007380:	ec4b ab19 	vmov	d9, sl, fp
 8007384:	4680      	mov	r8, r0
 8007386:	b158      	cbz	r0, 80073a0 <_dtoa_r+0xe0>
 8007388:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800738a:	2301      	movs	r3, #1
 800738c:	6013      	str	r3, [r2, #0]
 800738e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007390:	2b00      	cmp	r3, #0
 8007392:	f000 856b 	beq.w	8007e6c <_dtoa_r+0xbac>
 8007396:	4883      	ldr	r0, [pc, #524]	; (80075a4 <_dtoa_r+0x2e4>)
 8007398:	6018      	str	r0, [r3, #0]
 800739a:	1e43      	subs	r3, r0, #1
 800739c:	9301      	str	r3, [sp, #4]
 800739e:	e7df      	b.n	8007360 <_dtoa_r+0xa0>
 80073a0:	ec4b ab10 	vmov	d0, sl, fp
 80073a4:	aa10      	add	r2, sp, #64	; 0x40
 80073a6:	a911      	add	r1, sp, #68	; 0x44
 80073a8:	4620      	mov	r0, r4
 80073aa:	f001 f8b9 	bl	8008520 <__d2b>
 80073ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80073b2:	ee08 0a10 	vmov	s16, r0
 80073b6:	2d00      	cmp	r5, #0
 80073b8:	f000 8084 	beq.w	80074c4 <_dtoa_r+0x204>
 80073bc:	ee19 3a90 	vmov	r3, s19
 80073c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80073c8:	4656      	mov	r6, sl
 80073ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80073ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80073d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80073d6:	4b74      	ldr	r3, [pc, #464]	; (80075a8 <_dtoa_r+0x2e8>)
 80073d8:	2200      	movs	r2, #0
 80073da:	4630      	mov	r0, r6
 80073dc:	4639      	mov	r1, r7
 80073de:	f7f8 ff53 	bl	8000288 <__aeabi_dsub>
 80073e2:	a365      	add	r3, pc, #404	; (adr r3, 8007578 <_dtoa_r+0x2b8>)
 80073e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e8:	f7f9 f906 	bl	80005f8 <__aeabi_dmul>
 80073ec:	a364      	add	r3, pc, #400	; (adr r3, 8007580 <_dtoa_r+0x2c0>)
 80073ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f2:	f7f8 ff4b 	bl	800028c <__adddf3>
 80073f6:	4606      	mov	r6, r0
 80073f8:	4628      	mov	r0, r5
 80073fa:	460f      	mov	r7, r1
 80073fc:	f7f9 f892 	bl	8000524 <__aeabi_i2d>
 8007400:	a361      	add	r3, pc, #388	; (adr r3, 8007588 <_dtoa_r+0x2c8>)
 8007402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007406:	f7f9 f8f7 	bl	80005f8 <__aeabi_dmul>
 800740a:	4602      	mov	r2, r0
 800740c:	460b      	mov	r3, r1
 800740e:	4630      	mov	r0, r6
 8007410:	4639      	mov	r1, r7
 8007412:	f7f8 ff3b 	bl	800028c <__adddf3>
 8007416:	4606      	mov	r6, r0
 8007418:	460f      	mov	r7, r1
 800741a:	f7f9 fb9d 	bl	8000b58 <__aeabi_d2iz>
 800741e:	2200      	movs	r2, #0
 8007420:	9000      	str	r0, [sp, #0]
 8007422:	2300      	movs	r3, #0
 8007424:	4630      	mov	r0, r6
 8007426:	4639      	mov	r1, r7
 8007428:	f7f9 fb58 	bl	8000adc <__aeabi_dcmplt>
 800742c:	b150      	cbz	r0, 8007444 <_dtoa_r+0x184>
 800742e:	9800      	ldr	r0, [sp, #0]
 8007430:	f7f9 f878 	bl	8000524 <__aeabi_i2d>
 8007434:	4632      	mov	r2, r6
 8007436:	463b      	mov	r3, r7
 8007438:	f7f9 fb46 	bl	8000ac8 <__aeabi_dcmpeq>
 800743c:	b910      	cbnz	r0, 8007444 <_dtoa_r+0x184>
 800743e:	9b00      	ldr	r3, [sp, #0]
 8007440:	3b01      	subs	r3, #1
 8007442:	9300      	str	r3, [sp, #0]
 8007444:	9b00      	ldr	r3, [sp, #0]
 8007446:	2b16      	cmp	r3, #22
 8007448:	d85a      	bhi.n	8007500 <_dtoa_r+0x240>
 800744a:	9a00      	ldr	r2, [sp, #0]
 800744c:	4b57      	ldr	r3, [pc, #348]	; (80075ac <_dtoa_r+0x2ec>)
 800744e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007456:	ec51 0b19 	vmov	r0, r1, d9
 800745a:	f7f9 fb3f 	bl	8000adc <__aeabi_dcmplt>
 800745e:	2800      	cmp	r0, #0
 8007460:	d050      	beq.n	8007504 <_dtoa_r+0x244>
 8007462:	9b00      	ldr	r3, [sp, #0]
 8007464:	3b01      	subs	r3, #1
 8007466:	9300      	str	r3, [sp, #0]
 8007468:	2300      	movs	r3, #0
 800746a:	930b      	str	r3, [sp, #44]	; 0x2c
 800746c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800746e:	1b5d      	subs	r5, r3, r5
 8007470:	1e6b      	subs	r3, r5, #1
 8007472:	9305      	str	r3, [sp, #20]
 8007474:	bf45      	ittet	mi
 8007476:	f1c5 0301 	rsbmi	r3, r5, #1
 800747a:	9304      	strmi	r3, [sp, #16]
 800747c:	2300      	movpl	r3, #0
 800747e:	2300      	movmi	r3, #0
 8007480:	bf4c      	ite	mi
 8007482:	9305      	strmi	r3, [sp, #20]
 8007484:	9304      	strpl	r3, [sp, #16]
 8007486:	9b00      	ldr	r3, [sp, #0]
 8007488:	2b00      	cmp	r3, #0
 800748a:	db3d      	blt.n	8007508 <_dtoa_r+0x248>
 800748c:	9b05      	ldr	r3, [sp, #20]
 800748e:	9a00      	ldr	r2, [sp, #0]
 8007490:	920a      	str	r2, [sp, #40]	; 0x28
 8007492:	4413      	add	r3, r2
 8007494:	9305      	str	r3, [sp, #20]
 8007496:	2300      	movs	r3, #0
 8007498:	9307      	str	r3, [sp, #28]
 800749a:	9b06      	ldr	r3, [sp, #24]
 800749c:	2b09      	cmp	r3, #9
 800749e:	f200 8089 	bhi.w	80075b4 <_dtoa_r+0x2f4>
 80074a2:	2b05      	cmp	r3, #5
 80074a4:	bfc4      	itt	gt
 80074a6:	3b04      	subgt	r3, #4
 80074a8:	9306      	strgt	r3, [sp, #24]
 80074aa:	9b06      	ldr	r3, [sp, #24]
 80074ac:	f1a3 0302 	sub.w	r3, r3, #2
 80074b0:	bfcc      	ite	gt
 80074b2:	2500      	movgt	r5, #0
 80074b4:	2501      	movle	r5, #1
 80074b6:	2b03      	cmp	r3, #3
 80074b8:	f200 8087 	bhi.w	80075ca <_dtoa_r+0x30a>
 80074bc:	e8df f003 	tbb	[pc, r3]
 80074c0:	59383a2d 	.word	0x59383a2d
 80074c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80074c8:	441d      	add	r5, r3
 80074ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80074ce:	2b20      	cmp	r3, #32
 80074d0:	bfc1      	itttt	gt
 80074d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80074d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80074da:	fa0b f303 	lslgt.w	r3, fp, r3
 80074de:	fa26 f000 	lsrgt.w	r0, r6, r0
 80074e2:	bfda      	itte	le
 80074e4:	f1c3 0320 	rsble	r3, r3, #32
 80074e8:	fa06 f003 	lslle.w	r0, r6, r3
 80074ec:	4318      	orrgt	r0, r3
 80074ee:	f7f9 f809 	bl	8000504 <__aeabi_ui2d>
 80074f2:	2301      	movs	r3, #1
 80074f4:	4606      	mov	r6, r0
 80074f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80074fa:	3d01      	subs	r5, #1
 80074fc:	930e      	str	r3, [sp, #56]	; 0x38
 80074fe:	e76a      	b.n	80073d6 <_dtoa_r+0x116>
 8007500:	2301      	movs	r3, #1
 8007502:	e7b2      	b.n	800746a <_dtoa_r+0x1aa>
 8007504:	900b      	str	r0, [sp, #44]	; 0x2c
 8007506:	e7b1      	b.n	800746c <_dtoa_r+0x1ac>
 8007508:	9b04      	ldr	r3, [sp, #16]
 800750a:	9a00      	ldr	r2, [sp, #0]
 800750c:	1a9b      	subs	r3, r3, r2
 800750e:	9304      	str	r3, [sp, #16]
 8007510:	4253      	negs	r3, r2
 8007512:	9307      	str	r3, [sp, #28]
 8007514:	2300      	movs	r3, #0
 8007516:	930a      	str	r3, [sp, #40]	; 0x28
 8007518:	e7bf      	b.n	800749a <_dtoa_r+0x1da>
 800751a:	2300      	movs	r3, #0
 800751c:	9308      	str	r3, [sp, #32]
 800751e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007520:	2b00      	cmp	r3, #0
 8007522:	dc55      	bgt.n	80075d0 <_dtoa_r+0x310>
 8007524:	2301      	movs	r3, #1
 8007526:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800752a:	461a      	mov	r2, r3
 800752c:	9209      	str	r2, [sp, #36]	; 0x24
 800752e:	e00c      	b.n	800754a <_dtoa_r+0x28a>
 8007530:	2301      	movs	r3, #1
 8007532:	e7f3      	b.n	800751c <_dtoa_r+0x25c>
 8007534:	2300      	movs	r3, #0
 8007536:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007538:	9308      	str	r3, [sp, #32]
 800753a:	9b00      	ldr	r3, [sp, #0]
 800753c:	4413      	add	r3, r2
 800753e:	9302      	str	r3, [sp, #8]
 8007540:	3301      	adds	r3, #1
 8007542:	2b01      	cmp	r3, #1
 8007544:	9303      	str	r3, [sp, #12]
 8007546:	bfb8      	it	lt
 8007548:	2301      	movlt	r3, #1
 800754a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800754c:	2200      	movs	r2, #0
 800754e:	6042      	str	r2, [r0, #4]
 8007550:	2204      	movs	r2, #4
 8007552:	f102 0614 	add.w	r6, r2, #20
 8007556:	429e      	cmp	r6, r3
 8007558:	6841      	ldr	r1, [r0, #4]
 800755a:	d93d      	bls.n	80075d8 <_dtoa_r+0x318>
 800755c:	4620      	mov	r0, r4
 800755e:	f000 fcb7 	bl	8007ed0 <_Balloc>
 8007562:	9001      	str	r0, [sp, #4]
 8007564:	2800      	cmp	r0, #0
 8007566:	d13b      	bne.n	80075e0 <_dtoa_r+0x320>
 8007568:	4b11      	ldr	r3, [pc, #68]	; (80075b0 <_dtoa_r+0x2f0>)
 800756a:	4602      	mov	r2, r0
 800756c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007570:	e6c0      	b.n	80072f4 <_dtoa_r+0x34>
 8007572:	2301      	movs	r3, #1
 8007574:	e7df      	b.n	8007536 <_dtoa_r+0x276>
 8007576:	bf00      	nop
 8007578:	636f4361 	.word	0x636f4361
 800757c:	3fd287a7 	.word	0x3fd287a7
 8007580:	8b60c8b3 	.word	0x8b60c8b3
 8007584:	3fc68a28 	.word	0x3fc68a28
 8007588:	509f79fb 	.word	0x509f79fb
 800758c:	3fd34413 	.word	0x3fd34413
 8007590:	08009769 	.word	0x08009769
 8007594:	08009780 	.word	0x08009780
 8007598:	7ff00000 	.word	0x7ff00000
 800759c:	08009765 	.word	0x08009765
 80075a0:	0800975c 	.word	0x0800975c
 80075a4:	08009739 	.word	0x08009739
 80075a8:	3ff80000 	.word	0x3ff80000
 80075ac:	08009870 	.word	0x08009870
 80075b0:	080097db 	.word	0x080097db
 80075b4:	2501      	movs	r5, #1
 80075b6:	2300      	movs	r3, #0
 80075b8:	9306      	str	r3, [sp, #24]
 80075ba:	9508      	str	r5, [sp, #32]
 80075bc:	f04f 33ff 	mov.w	r3, #4294967295
 80075c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80075c4:	2200      	movs	r2, #0
 80075c6:	2312      	movs	r3, #18
 80075c8:	e7b0      	b.n	800752c <_dtoa_r+0x26c>
 80075ca:	2301      	movs	r3, #1
 80075cc:	9308      	str	r3, [sp, #32]
 80075ce:	e7f5      	b.n	80075bc <_dtoa_r+0x2fc>
 80075d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80075d6:	e7b8      	b.n	800754a <_dtoa_r+0x28a>
 80075d8:	3101      	adds	r1, #1
 80075da:	6041      	str	r1, [r0, #4]
 80075dc:	0052      	lsls	r2, r2, #1
 80075de:	e7b8      	b.n	8007552 <_dtoa_r+0x292>
 80075e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075e2:	9a01      	ldr	r2, [sp, #4]
 80075e4:	601a      	str	r2, [r3, #0]
 80075e6:	9b03      	ldr	r3, [sp, #12]
 80075e8:	2b0e      	cmp	r3, #14
 80075ea:	f200 809d 	bhi.w	8007728 <_dtoa_r+0x468>
 80075ee:	2d00      	cmp	r5, #0
 80075f0:	f000 809a 	beq.w	8007728 <_dtoa_r+0x468>
 80075f4:	9b00      	ldr	r3, [sp, #0]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	dd32      	ble.n	8007660 <_dtoa_r+0x3a0>
 80075fa:	4ab7      	ldr	r2, [pc, #732]	; (80078d8 <_dtoa_r+0x618>)
 80075fc:	f003 030f 	and.w	r3, r3, #15
 8007600:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007604:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007608:	9b00      	ldr	r3, [sp, #0]
 800760a:	05d8      	lsls	r0, r3, #23
 800760c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007610:	d516      	bpl.n	8007640 <_dtoa_r+0x380>
 8007612:	4bb2      	ldr	r3, [pc, #712]	; (80078dc <_dtoa_r+0x61c>)
 8007614:	ec51 0b19 	vmov	r0, r1, d9
 8007618:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800761c:	f7f9 f916 	bl	800084c <__aeabi_ddiv>
 8007620:	f007 070f 	and.w	r7, r7, #15
 8007624:	4682      	mov	sl, r0
 8007626:	468b      	mov	fp, r1
 8007628:	2503      	movs	r5, #3
 800762a:	4eac      	ldr	r6, [pc, #688]	; (80078dc <_dtoa_r+0x61c>)
 800762c:	b957      	cbnz	r7, 8007644 <_dtoa_r+0x384>
 800762e:	4642      	mov	r2, r8
 8007630:	464b      	mov	r3, r9
 8007632:	4650      	mov	r0, sl
 8007634:	4659      	mov	r1, fp
 8007636:	f7f9 f909 	bl	800084c <__aeabi_ddiv>
 800763a:	4682      	mov	sl, r0
 800763c:	468b      	mov	fp, r1
 800763e:	e028      	b.n	8007692 <_dtoa_r+0x3d2>
 8007640:	2502      	movs	r5, #2
 8007642:	e7f2      	b.n	800762a <_dtoa_r+0x36a>
 8007644:	07f9      	lsls	r1, r7, #31
 8007646:	d508      	bpl.n	800765a <_dtoa_r+0x39a>
 8007648:	4640      	mov	r0, r8
 800764a:	4649      	mov	r1, r9
 800764c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007650:	f7f8 ffd2 	bl	80005f8 <__aeabi_dmul>
 8007654:	3501      	adds	r5, #1
 8007656:	4680      	mov	r8, r0
 8007658:	4689      	mov	r9, r1
 800765a:	107f      	asrs	r7, r7, #1
 800765c:	3608      	adds	r6, #8
 800765e:	e7e5      	b.n	800762c <_dtoa_r+0x36c>
 8007660:	f000 809b 	beq.w	800779a <_dtoa_r+0x4da>
 8007664:	9b00      	ldr	r3, [sp, #0]
 8007666:	4f9d      	ldr	r7, [pc, #628]	; (80078dc <_dtoa_r+0x61c>)
 8007668:	425e      	negs	r6, r3
 800766a:	4b9b      	ldr	r3, [pc, #620]	; (80078d8 <_dtoa_r+0x618>)
 800766c:	f006 020f 	and.w	r2, r6, #15
 8007670:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007678:	ec51 0b19 	vmov	r0, r1, d9
 800767c:	f7f8 ffbc 	bl	80005f8 <__aeabi_dmul>
 8007680:	1136      	asrs	r6, r6, #4
 8007682:	4682      	mov	sl, r0
 8007684:	468b      	mov	fp, r1
 8007686:	2300      	movs	r3, #0
 8007688:	2502      	movs	r5, #2
 800768a:	2e00      	cmp	r6, #0
 800768c:	d17a      	bne.n	8007784 <_dtoa_r+0x4c4>
 800768e:	2b00      	cmp	r3, #0
 8007690:	d1d3      	bne.n	800763a <_dtoa_r+0x37a>
 8007692:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007694:	2b00      	cmp	r3, #0
 8007696:	f000 8082 	beq.w	800779e <_dtoa_r+0x4de>
 800769a:	4b91      	ldr	r3, [pc, #580]	; (80078e0 <_dtoa_r+0x620>)
 800769c:	2200      	movs	r2, #0
 800769e:	4650      	mov	r0, sl
 80076a0:	4659      	mov	r1, fp
 80076a2:	f7f9 fa1b 	bl	8000adc <__aeabi_dcmplt>
 80076a6:	2800      	cmp	r0, #0
 80076a8:	d079      	beq.n	800779e <_dtoa_r+0x4de>
 80076aa:	9b03      	ldr	r3, [sp, #12]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d076      	beq.n	800779e <_dtoa_r+0x4de>
 80076b0:	9b02      	ldr	r3, [sp, #8]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	dd36      	ble.n	8007724 <_dtoa_r+0x464>
 80076b6:	9b00      	ldr	r3, [sp, #0]
 80076b8:	4650      	mov	r0, sl
 80076ba:	4659      	mov	r1, fp
 80076bc:	1e5f      	subs	r7, r3, #1
 80076be:	2200      	movs	r2, #0
 80076c0:	4b88      	ldr	r3, [pc, #544]	; (80078e4 <_dtoa_r+0x624>)
 80076c2:	f7f8 ff99 	bl	80005f8 <__aeabi_dmul>
 80076c6:	9e02      	ldr	r6, [sp, #8]
 80076c8:	4682      	mov	sl, r0
 80076ca:	468b      	mov	fp, r1
 80076cc:	3501      	adds	r5, #1
 80076ce:	4628      	mov	r0, r5
 80076d0:	f7f8 ff28 	bl	8000524 <__aeabi_i2d>
 80076d4:	4652      	mov	r2, sl
 80076d6:	465b      	mov	r3, fp
 80076d8:	f7f8 ff8e 	bl	80005f8 <__aeabi_dmul>
 80076dc:	4b82      	ldr	r3, [pc, #520]	; (80078e8 <_dtoa_r+0x628>)
 80076de:	2200      	movs	r2, #0
 80076e0:	f7f8 fdd4 	bl	800028c <__adddf3>
 80076e4:	46d0      	mov	r8, sl
 80076e6:	46d9      	mov	r9, fp
 80076e8:	4682      	mov	sl, r0
 80076ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80076ee:	2e00      	cmp	r6, #0
 80076f0:	d158      	bne.n	80077a4 <_dtoa_r+0x4e4>
 80076f2:	4b7e      	ldr	r3, [pc, #504]	; (80078ec <_dtoa_r+0x62c>)
 80076f4:	2200      	movs	r2, #0
 80076f6:	4640      	mov	r0, r8
 80076f8:	4649      	mov	r1, r9
 80076fa:	f7f8 fdc5 	bl	8000288 <__aeabi_dsub>
 80076fe:	4652      	mov	r2, sl
 8007700:	465b      	mov	r3, fp
 8007702:	4680      	mov	r8, r0
 8007704:	4689      	mov	r9, r1
 8007706:	f7f9 fa07 	bl	8000b18 <__aeabi_dcmpgt>
 800770a:	2800      	cmp	r0, #0
 800770c:	f040 8295 	bne.w	8007c3a <_dtoa_r+0x97a>
 8007710:	4652      	mov	r2, sl
 8007712:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007716:	4640      	mov	r0, r8
 8007718:	4649      	mov	r1, r9
 800771a:	f7f9 f9df 	bl	8000adc <__aeabi_dcmplt>
 800771e:	2800      	cmp	r0, #0
 8007720:	f040 8289 	bne.w	8007c36 <_dtoa_r+0x976>
 8007724:	ec5b ab19 	vmov	sl, fp, d9
 8007728:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800772a:	2b00      	cmp	r3, #0
 800772c:	f2c0 8148 	blt.w	80079c0 <_dtoa_r+0x700>
 8007730:	9a00      	ldr	r2, [sp, #0]
 8007732:	2a0e      	cmp	r2, #14
 8007734:	f300 8144 	bgt.w	80079c0 <_dtoa_r+0x700>
 8007738:	4b67      	ldr	r3, [pc, #412]	; (80078d8 <_dtoa_r+0x618>)
 800773a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800773e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007742:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007744:	2b00      	cmp	r3, #0
 8007746:	f280 80d5 	bge.w	80078f4 <_dtoa_r+0x634>
 800774a:	9b03      	ldr	r3, [sp, #12]
 800774c:	2b00      	cmp	r3, #0
 800774e:	f300 80d1 	bgt.w	80078f4 <_dtoa_r+0x634>
 8007752:	f040 826f 	bne.w	8007c34 <_dtoa_r+0x974>
 8007756:	4b65      	ldr	r3, [pc, #404]	; (80078ec <_dtoa_r+0x62c>)
 8007758:	2200      	movs	r2, #0
 800775a:	4640      	mov	r0, r8
 800775c:	4649      	mov	r1, r9
 800775e:	f7f8 ff4b 	bl	80005f8 <__aeabi_dmul>
 8007762:	4652      	mov	r2, sl
 8007764:	465b      	mov	r3, fp
 8007766:	f7f9 f9cd 	bl	8000b04 <__aeabi_dcmpge>
 800776a:	9e03      	ldr	r6, [sp, #12]
 800776c:	4637      	mov	r7, r6
 800776e:	2800      	cmp	r0, #0
 8007770:	f040 8245 	bne.w	8007bfe <_dtoa_r+0x93e>
 8007774:	9d01      	ldr	r5, [sp, #4]
 8007776:	2331      	movs	r3, #49	; 0x31
 8007778:	f805 3b01 	strb.w	r3, [r5], #1
 800777c:	9b00      	ldr	r3, [sp, #0]
 800777e:	3301      	adds	r3, #1
 8007780:	9300      	str	r3, [sp, #0]
 8007782:	e240      	b.n	8007c06 <_dtoa_r+0x946>
 8007784:	07f2      	lsls	r2, r6, #31
 8007786:	d505      	bpl.n	8007794 <_dtoa_r+0x4d4>
 8007788:	e9d7 2300 	ldrd	r2, r3, [r7]
 800778c:	f7f8 ff34 	bl	80005f8 <__aeabi_dmul>
 8007790:	3501      	adds	r5, #1
 8007792:	2301      	movs	r3, #1
 8007794:	1076      	asrs	r6, r6, #1
 8007796:	3708      	adds	r7, #8
 8007798:	e777      	b.n	800768a <_dtoa_r+0x3ca>
 800779a:	2502      	movs	r5, #2
 800779c:	e779      	b.n	8007692 <_dtoa_r+0x3d2>
 800779e:	9f00      	ldr	r7, [sp, #0]
 80077a0:	9e03      	ldr	r6, [sp, #12]
 80077a2:	e794      	b.n	80076ce <_dtoa_r+0x40e>
 80077a4:	9901      	ldr	r1, [sp, #4]
 80077a6:	4b4c      	ldr	r3, [pc, #304]	; (80078d8 <_dtoa_r+0x618>)
 80077a8:	4431      	add	r1, r6
 80077aa:	910d      	str	r1, [sp, #52]	; 0x34
 80077ac:	9908      	ldr	r1, [sp, #32]
 80077ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80077b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80077b6:	2900      	cmp	r1, #0
 80077b8:	d043      	beq.n	8007842 <_dtoa_r+0x582>
 80077ba:	494d      	ldr	r1, [pc, #308]	; (80078f0 <_dtoa_r+0x630>)
 80077bc:	2000      	movs	r0, #0
 80077be:	f7f9 f845 	bl	800084c <__aeabi_ddiv>
 80077c2:	4652      	mov	r2, sl
 80077c4:	465b      	mov	r3, fp
 80077c6:	f7f8 fd5f 	bl	8000288 <__aeabi_dsub>
 80077ca:	9d01      	ldr	r5, [sp, #4]
 80077cc:	4682      	mov	sl, r0
 80077ce:	468b      	mov	fp, r1
 80077d0:	4649      	mov	r1, r9
 80077d2:	4640      	mov	r0, r8
 80077d4:	f7f9 f9c0 	bl	8000b58 <__aeabi_d2iz>
 80077d8:	4606      	mov	r6, r0
 80077da:	f7f8 fea3 	bl	8000524 <__aeabi_i2d>
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	4640      	mov	r0, r8
 80077e4:	4649      	mov	r1, r9
 80077e6:	f7f8 fd4f 	bl	8000288 <__aeabi_dsub>
 80077ea:	3630      	adds	r6, #48	; 0x30
 80077ec:	f805 6b01 	strb.w	r6, [r5], #1
 80077f0:	4652      	mov	r2, sl
 80077f2:	465b      	mov	r3, fp
 80077f4:	4680      	mov	r8, r0
 80077f6:	4689      	mov	r9, r1
 80077f8:	f7f9 f970 	bl	8000adc <__aeabi_dcmplt>
 80077fc:	2800      	cmp	r0, #0
 80077fe:	d163      	bne.n	80078c8 <_dtoa_r+0x608>
 8007800:	4642      	mov	r2, r8
 8007802:	464b      	mov	r3, r9
 8007804:	4936      	ldr	r1, [pc, #216]	; (80078e0 <_dtoa_r+0x620>)
 8007806:	2000      	movs	r0, #0
 8007808:	f7f8 fd3e 	bl	8000288 <__aeabi_dsub>
 800780c:	4652      	mov	r2, sl
 800780e:	465b      	mov	r3, fp
 8007810:	f7f9 f964 	bl	8000adc <__aeabi_dcmplt>
 8007814:	2800      	cmp	r0, #0
 8007816:	f040 80b5 	bne.w	8007984 <_dtoa_r+0x6c4>
 800781a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800781c:	429d      	cmp	r5, r3
 800781e:	d081      	beq.n	8007724 <_dtoa_r+0x464>
 8007820:	4b30      	ldr	r3, [pc, #192]	; (80078e4 <_dtoa_r+0x624>)
 8007822:	2200      	movs	r2, #0
 8007824:	4650      	mov	r0, sl
 8007826:	4659      	mov	r1, fp
 8007828:	f7f8 fee6 	bl	80005f8 <__aeabi_dmul>
 800782c:	4b2d      	ldr	r3, [pc, #180]	; (80078e4 <_dtoa_r+0x624>)
 800782e:	4682      	mov	sl, r0
 8007830:	468b      	mov	fp, r1
 8007832:	4640      	mov	r0, r8
 8007834:	4649      	mov	r1, r9
 8007836:	2200      	movs	r2, #0
 8007838:	f7f8 fede 	bl	80005f8 <__aeabi_dmul>
 800783c:	4680      	mov	r8, r0
 800783e:	4689      	mov	r9, r1
 8007840:	e7c6      	b.n	80077d0 <_dtoa_r+0x510>
 8007842:	4650      	mov	r0, sl
 8007844:	4659      	mov	r1, fp
 8007846:	f7f8 fed7 	bl	80005f8 <__aeabi_dmul>
 800784a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800784c:	9d01      	ldr	r5, [sp, #4]
 800784e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007850:	4682      	mov	sl, r0
 8007852:	468b      	mov	fp, r1
 8007854:	4649      	mov	r1, r9
 8007856:	4640      	mov	r0, r8
 8007858:	f7f9 f97e 	bl	8000b58 <__aeabi_d2iz>
 800785c:	4606      	mov	r6, r0
 800785e:	f7f8 fe61 	bl	8000524 <__aeabi_i2d>
 8007862:	3630      	adds	r6, #48	; 0x30
 8007864:	4602      	mov	r2, r0
 8007866:	460b      	mov	r3, r1
 8007868:	4640      	mov	r0, r8
 800786a:	4649      	mov	r1, r9
 800786c:	f7f8 fd0c 	bl	8000288 <__aeabi_dsub>
 8007870:	f805 6b01 	strb.w	r6, [r5], #1
 8007874:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007876:	429d      	cmp	r5, r3
 8007878:	4680      	mov	r8, r0
 800787a:	4689      	mov	r9, r1
 800787c:	f04f 0200 	mov.w	r2, #0
 8007880:	d124      	bne.n	80078cc <_dtoa_r+0x60c>
 8007882:	4b1b      	ldr	r3, [pc, #108]	; (80078f0 <_dtoa_r+0x630>)
 8007884:	4650      	mov	r0, sl
 8007886:	4659      	mov	r1, fp
 8007888:	f7f8 fd00 	bl	800028c <__adddf3>
 800788c:	4602      	mov	r2, r0
 800788e:	460b      	mov	r3, r1
 8007890:	4640      	mov	r0, r8
 8007892:	4649      	mov	r1, r9
 8007894:	f7f9 f940 	bl	8000b18 <__aeabi_dcmpgt>
 8007898:	2800      	cmp	r0, #0
 800789a:	d173      	bne.n	8007984 <_dtoa_r+0x6c4>
 800789c:	4652      	mov	r2, sl
 800789e:	465b      	mov	r3, fp
 80078a0:	4913      	ldr	r1, [pc, #76]	; (80078f0 <_dtoa_r+0x630>)
 80078a2:	2000      	movs	r0, #0
 80078a4:	f7f8 fcf0 	bl	8000288 <__aeabi_dsub>
 80078a8:	4602      	mov	r2, r0
 80078aa:	460b      	mov	r3, r1
 80078ac:	4640      	mov	r0, r8
 80078ae:	4649      	mov	r1, r9
 80078b0:	f7f9 f914 	bl	8000adc <__aeabi_dcmplt>
 80078b4:	2800      	cmp	r0, #0
 80078b6:	f43f af35 	beq.w	8007724 <_dtoa_r+0x464>
 80078ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80078bc:	1e6b      	subs	r3, r5, #1
 80078be:	930f      	str	r3, [sp, #60]	; 0x3c
 80078c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80078c4:	2b30      	cmp	r3, #48	; 0x30
 80078c6:	d0f8      	beq.n	80078ba <_dtoa_r+0x5fa>
 80078c8:	9700      	str	r7, [sp, #0]
 80078ca:	e049      	b.n	8007960 <_dtoa_r+0x6a0>
 80078cc:	4b05      	ldr	r3, [pc, #20]	; (80078e4 <_dtoa_r+0x624>)
 80078ce:	f7f8 fe93 	bl	80005f8 <__aeabi_dmul>
 80078d2:	4680      	mov	r8, r0
 80078d4:	4689      	mov	r9, r1
 80078d6:	e7bd      	b.n	8007854 <_dtoa_r+0x594>
 80078d8:	08009870 	.word	0x08009870
 80078dc:	08009848 	.word	0x08009848
 80078e0:	3ff00000 	.word	0x3ff00000
 80078e4:	40240000 	.word	0x40240000
 80078e8:	401c0000 	.word	0x401c0000
 80078ec:	40140000 	.word	0x40140000
 80078f0:	3fe00000 	.word	0x3fe00000
 80078f4:	9d01      	ldr	r5, [sp, #4]
 80078f6:	4656      	mov	r6, sl
 80078f8:	465f      	mov	r7, fp
 80078fa:	4642      	mov	r2, r8
 80078fc:	464b      	mov	r3, r9
 80078fe:	4630      	mov	r0, r6
 8007900:	4639      	mov	r1, r7
 8007902:	f7f8 ffa3 	bl	800084c <__aeabi_ddiv>
 8007906:	f7f9 f927 	bl	8000b58 <__aeabi_d2iz>
 800790a:	4682      	mov	sl, r0
 800790c:	f7f8 fe0a 	bl	8000524 <__aeabi_i2d>
 8007910:	4642      	mov	r2, r8
 8007912:	464b      	mov	r3, r9
 8007914:	f7f8 fe70 	bl	80005f8 <__aeabi_dmul>
 8007918:	4602      	mov	r2, r0
 800791a:	460b      	mov	r3, r1
 800791c:	4630      	mov	r0, r6
 800791e:	4639      	mov	r1, r7
 8007920:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007924:	f7f8 fcb0 	bl	8000288 <__aeabi_dsub>
 8007928:	f805 6b01 	strb.w	r6, [r5], #1
 800792c:	9e01      	ldr	r6, [sp, #4]
 800792e:	9f03      	ldr	r7, [sp, #12]
 8007930:	1bae      	subs	r6, r5, r6
 8007932:	42b7      	cmp	r7, r6
 8007934:	4602      	mov	r2, r0
 8007936:	460b      	mov	r3, r1
 8007938:	d135      	bne.n	80079a6 <_dtoa_r+0x6e6>
 800793a:	f7f8 fca7 	bl	800028c <__adddf3>
 800793e:	4642      	mov	r2, r8
 8007940:	464b      	mov	r3, r9
 8007942:	4606      	mov	r6, r0
 8007944:	460f      	mov	r7, r1
 8007946:	f7f9 f8e7 	bl	8000b18 <__aeabi_dcmpgt>
 800794a:	b9d0      	cbnz	r0, 8007982 <_dtoa_r+0x6c2>
 800794c:	4642      	mov	r2, r8
 800794e:	464b      	mov	r3, r9
 8007950:	4630      	mov	r0, r6
 8007952:	4639      	mov	r1, r7
 8007954:	f7f9 f8b8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007958:	b110      	cbz	r0, 8007960 <_dtoa_r+0x6a0>
 800795a:	f01a 0f01 	tst.w	sl, #1
 800795e:	d110      	bne.n	8007982 <_dtoa_r+0x6c2>
 8007960:	4620      	mov	r0, r4
 8007962:	ee18 1a10 	vmov	r1, s16
 8007966:	f000 faf3 	bl	8007f50 <_Bfree>
 800796a:	2300      	movs	r3, #0
 800796c:	9800      	ldr	r0, [sp, #0]
 800796e:	702b      	strb	r3, [r5, #0]
 8007970:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007972:	3001      	adds	r0, #1
 8007974:	6018      	str	r0, [r3, #0]
 8007976:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007978:	2b00      	cmp	r3, #0
 800797a:	f43f acf1 	beq.w	8007360 <_dtoa_r+0xa0>
 800797e:	601d      	str	r5, [r3, #0]
 8007980:	e4ee      	b.n	8007360 <_dtoa_r+0xa0>
 8007982:	9f00      	ldr	r7, [sp, #0]
 8007984:	462b      	mov	r3, r5
 8007986:	461d      	mov	r5, r3
 8007988:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800798c:	2a39      	cmp	r2, #57	; 0x39
 800798e:	d106      	bne.n	800799e <_dtoa_r+0x6de>
 8007990:	9a01      	ldr	r2, [sp, #4]
 8007992:	429a      	cmp	r2, r3
 8007994:	d1f7      	bne.n	8007986 <_dtoa_r+0x6c6>
 8007996:	9901      	ldr	r1, [sp, #4]
 8007998:	2230      	movs	r2, #48	; 0x30
 800799a:	3701      	adds	r7, #1
 800799c:	700a      	strb	r2, [r1, #0]
 800799e:	781a      	ldrb	r2, [r3, #0]
 80079a0:	3201      	adds	r2, #1
 80079a2:	701a      	strb	r2, [r3, #0]
 80079a4:	e790      	b.n	80078c8 <_dtoa_r+0x608>
 80079a6:	4ba6      	ldr	r3, [pc, #664]	; (8007c40 <_dtoa_r+0x980>)
 80079a8:	2200      	movs	r2, #0
 80079aa:	f7f8 fe25 	bl	80005f8 <__aeabi_dmul>
 80079ae:	2200      	movs	r2, #0
 80079b0:	2300      	movs	r3, #0
 80079b2:	4606      	mov	r6, r0
 80079b4:	460f      	mov	r7, r1
 80079b6:	f7f9 f887 	bl	8000ac8 <__aeabi_dcmpeq>
 80079ba:	2800      	cmp	r0, #0
 80079bc:	d09d      	beq.n	80078fa <_dtoa_r+0x63a>
 80079be:	e7cf      	b.n	8007960 <_dtoa_r+0x6a0>
 80079c0:	9a08      	ldr	r2, [sp, #32]
 80079c2:	2a00      	cmp	r2, #0
 80079c4:	f000 80d7 	beq.w	8007b76 <_dtoa_r+0x8b6>
 80079c8:	9a06      	ldr	r2, [sp, #24]
 80079ca:	2a01      	cmp	r2, #1
 80079cc:	f300 80ba 	bgt.w	8007b44 <_dtoa_r+0x884>
 80079d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079d2:	2a00      	cmp	r2, #0
 80079d4:	f000 80b2 	beq.w	8007b3c <_dtoa_r+0x87c>
 80079d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80079dc:	9e07      	ldr	r6, [sp, #28]
 80079de:	9d04      	ldr	r5, [sp, #16]
 80079e0:	9a04      	ldr	r2, [sp, #16]
 80079e2:	441a      	add	r2, r3
 80079e4:	9204      	str	r2, [sp, #16]
 80079e6:	9a05      	ldr	r2, [sp, #20]
 80079e8:	2101      	movs	r1, #1
 80079ea:	441a      	add	r2, r3
 80079ec:	4620      	mov	r0, r4
 80079ee:	9205      	str	r2, [sp, #20]
 80079f0:	f000 fb66 	bl	80080c0 <__i2b>
 80079f4:	4607      	mov	r7, r0
 80079f6:	2d00      	cmp	r5, #0
 80079f8:	dd0c      	ble.n	8007a14 <_dtoa_r+0x754>
 80079fa:	9b05      	ldr	r3, [sp, #20]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	dd09      	ble.n	8007a14 <_dtoa_r+0x754>
 8007a00:	42ab      	cmp	r3, r5
 8007a02:	9a04      	ldr	r2, [sp, #16]
 8007a04:	bfa8      	it	ge
 8007a06:	462b      	movge	r3, r5
 8007a08:	1ad2      	subs	r2, r2, r3
 8007a0a:	9204      	str	r2, [sp, #16]
 8007a0c:	9a05      	ldr	r2, [sp, #20]
 8007a0e:	1aed      	subs	r5, r5, r3
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	9305      	str	r3, [sp, #20]
 8007a14:	9b07      	ldr	r3, [sp, #28]
 8007a16:	b31b      	cbz	r3, 8007a60 <_dtoa_r+0x7a0>
 8007a18:	9b08      	ldr	r3, [sp, #32]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f000 80af 	beq.w	8007b7e <_dtoa_r+0x8be>
 8007a20:	2e00      	cmp	r6, #0
 8007a22:	dd13      	ble.n	8007a4c <_dtoa_r+0x78c>
 8007a24:	4639      	mov	r1, r7
 8007a26:	4632      	mov	r2, r6
 8007a28:	4620      	mov	r0, r4
 8007a2a:	f000 fc09 	bl	8008240 <__pow5mult>
 8007a2e:	ee18 2a10 	vmov	r2, s16
 8007a32:	4601      	mov	r1, r0
 8007a34:	4607      	mov	r7, r0
 8007a36:	4620      	mov	r0, r4
 8007a38:	f000 fb58 	bl	80080ec <__multiply>
 8007a3c:	ee18 1a10 	vmov	r1, s16
 8007a40:	4680      	mov	r8, r0
 8007a42:	4620      	mov	r0, r4
 8007a44:	f000 fa84 	bl	8007f50 <_Bfree>
 8007a48:	ee08 8a10 	vmov	s16, r8
 8007a4c:	9b07      	ldr	r3, [sp, #28]
 8007a4e:	1b9a      	subs	r2, r3, r6
 8007a50:	d006      	beq.n	8007a60 <_dtoa_r+0x7a0>
 8007a52:	ee18 1a10 	vmov	r1, s16
 8007a56:	4620      	mov	r0, r4
 8007a58:	f000 fbf2 	bl	8008240 <__pow5mult>
 8007a5c:	ee08 0a10 	vmov	s16, r0
 8007a60:	2101      	movs	r1, #1
 8007a62:	4620      	mov	r0, r4
 8007a64:	f000 fb2c 	bl	80080c0 <__i2b>
 8007a68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	4606      	mov	r6, r0
 8007a6e:	f340 8088 	ble.w	8007b82 <_dtoa_r+0x8c2>
 8007a72:	461a      	mov	r2, r3
 8007a74:	4601      	mov	r1, r0
 8007a76:	4620      	mov	r0, r4
 8007a78:	f000 fbe2 	bl	8008240 <__pow5mult>
 8007a7c:	9b06      	ldr	r3, [sp, #24]
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	4606      	mov	r6, r0
 8007a82:	f340 8081 	ble.w	8007b88 <_dtoa_r+0x8c8>
 8007a86:	f04f 0800 	mov.w	r8, #0
 8007a8a:	6933      	ldr	r3, [r6, #16]
 8007a8c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007a90:	6918      	ldr	r0, [r3, #16]
 8007a92:	f000 fac5 	bl	8008020 <__hi0bits>
 8007a96:	f1c0 0020 	rsb	r0, r0, #32
 8007a9a:	9b05      	ldr	r3, [sp, #20]
 8007a9c:	4418      	add	r0, r3
 8007a9e:	f010 001f 	ands.w	r0, r0, #31
 8007aa2:	f000 8092 	beq.w	8007bca <_dtoa_r+0x90a>
 8007aa6:	f1c0 0320 	rsb	r3, r0, #32
 8007aaa:	2b04      	cmp	r3, #4
 8007aac:	f340 808a 	ble.w	8007bc4 <_dtoa_r+0x904>
 8007ab0:	f1c0 001c 	rsb	r0, r0, #28
 8007ab4:	9b04      	ldr	r3, [sp, #16]
 8007ab6:	4403      	add	r3, r0
 8007ab8:	9304      	str	r3, [sp, #16]
 8007aba:	9b05      	ldr	r3, [sp, #20]
 8007abc:	4403      	add	r3, r0
 8007abe:	4405      	add	r5, r0
 8007ac0:	9305      	str	r3, [sp, #20]
 8007ac2:	9b04      	ldr	r3, [sp, #16]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	dd07      	ble.n	8007ad8 <_dtoa_r+0x818>
 8007ac8:	ee18 1a10 	vmov	r1, s16
 8007acc:	461a      	mov	r2, r3
 8007ace:	4620      	mov	r0, r4
 8007ad0:	f000 fc10 	bl	80082f4 <__lshift>
 8007ad4:	ee08 0a10 	vmov	s16, r0
 8007ad8:	9b05      	ldr	r3, [sp, #20]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	dd05      	ble.n	8007aea <_dtoa_r+0x82a>
 8007ade:	4631      	mov	r1, r6
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	4620      	mov	r0, r4
 8007ae4:	f000 fc06 	bl	80082f4 <__lshift>
 8007ae8:	4606      	mov	r6, r0
 8007aea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d06e      	beq.n	8007bce <_dtoa_r+0x90e>
 8007af0:	ee18 0a10 	vmov	r0, s16
 8007af4:	4631      	mov	r1, r6
 8007af6:	f000 fc6d 	bl	80083d4 <__mcmp>
 8007afa:	2800      	cmp	r0, #0
 8007afc:	da67      	bge.n	8007bce <_dtoa_r+0x90e>
 8007afe:	9b00      	ldr	r3, [sp, #0]
 8007b00:	3b01      	subs	r3, #1
 8007b02:	ee18 1a10 	vmov	r1, s16
 8007b06:	9300      	str	r3, [sp, #0]
 8007b08:	220a      	movs	r2, #10
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	4620      	mov	r0, r4
 8007b0e:	f000 fa41 	bl	8007f94 <__multadd>
 8007b12:	9b08      	ldr	r3, [sp, #32]
 8007b14:	ee08 0a10 	vmov	s16, r0
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	f000 81b1 	beq.w	8007e80 <_dtoa_r+0xbc0>
 8007b1e:	2300      	movs	r3, #0
 8007b20:	4639      	mov	r1, r7
 8007b22:	220a      	movs	r2, #10
 8007b24:	4620      	mov	r0, r4
 8007b26:	f000 fa35 	bl	8007f94 <__multadd>
 8007b2a:	9b02      	ldr	r3, [sp, #8]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	4607      	mov	r7, r0
 8007b30:	f300 808e 	bgt.w	8007c50 <_dtoa_r+0x990>
 8007b34:	9b06      	ldr	r3, [sp, #24]
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	dc51      	bgt.n	8007bde <_dtoa_r+0x91e>
 8007b3a:	e089      	b.n	8007c50 <_dtoa_r+0x990>
 8007b3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007b3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007b42:	e74b      	b.n	80079dc <_dtoa_r+0x71c>
 8007b44:	9b03      	ldr	r3, [sp, #12]
 8007b46:	1e5e      	subs	r6, r3, #1
 8007b48:	9b07      	ldr	r3, [sp, #28]
 8007b4a:	42b3      	cmp	r3, r6
 8007b4c:	bfbf      	itttt	lt
 8007b4e:	9b07      	ldrlt	r3, [sp, #28]
 8007b50:	9607      	strlt	r6, [sp, #28]
 8007b52:	1af2      	sublt	r2, r6, r3
 8007b54:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007b56:	bfb6      	itet	lt
 8007b58:	189b      	addlt	r3, r3, r2
 8007b5a:	1b9e      	subge	r6, r3, r6
 8007b5c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007b5e:	9b03      	ldr	r3, [sp, #12]
 8007b60:	bfb8      	it	lt
 8007b62:	2600      	movlt	r6, #0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	bfb7      	itett	lt
 8007b68:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007b6c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007b70:	1a9d      	sublt	r5, r3, r2
 8007b72:	2300      	movlt	r3, #0
 8007b74:	e734      	b.n	80079e0 <_dtoa_r+0x720>
 8007b76:	9e07      	ldr	r6, [sp, #28]
 8007b78:	9d04      	ldr	r5, [sp, #16]
 8007b7a:	9f08      	ldr	r7, [sp, #32]
 8007b7c:	e73b      	b.n	80079f6 <_dtoa_r+0x736>
 8007b7e:	9a07      	ldr	r2, [sp, #28]
 8007b80:	e767      	b.n	8007a52 <_dtoa_r+0x792>
 8007b82:	9b06      	ldr	r3, [sp, #24]
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	dc18      	bgt.n	8007bba <_dtoa_r+0x8fa>
 8007b88:	f1ba 0f00 	cmp.w	sl, #0
 8007b8c:	d115      	bne.n	8007bba <_dtoa_r+0x8fa>
 8007b8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b92:	b993      	cbnz	r3, 8007bba <_dtoa_r+0x8fa>
 8007b94:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007b98:	0d1b      	lsrs	r3, r3, #20
 8007b9a:	051b      	lsls	r3, r3, #20
 8007b9c:	b183      	cbz	r3, 8007bc0 <_dtoa_r+0x900>
 8007b9e:	9b04      	ldr	r3, [sp, #16]
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	9304      	str	r3, [sp, #16]
 8007ba4:	9b05      	ldr	r3, [sp, #20]
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	9305      	str	r3, [sp, #20]
 8007baa:	f04f 0801 	mov.w	r8, #1
 8007bae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	f47f af6a 	bne.w	8007a8a <_dtoa_r+0x7ca>
 8007bb6:	2001      	movs	r0, #1
 8007bb8:	e76f      	b.n	8007a9a <_dtoa_r+0x7da>
 8007bba:	f04f 0800 	mov.w	r8, #0
 8007bbe:	e7f6      	b.n	8007bae <_dtoa_r+0x8ee>
 8007bc0:	4698      	mov	r8, r3
 8007bc2:	e7f4      	b.n	8007bae <_dtoa_r+0x8ee>
 8007bc4:	f43f af7d 	beq.w	8007ac2 <_dtoa_r+0x802>
 8007bc8:	4618      	mov	r0, r3
 8007bca:	301c      	adds	r0, #28
 8007bcc:	e772      	b.n	8007ab4 <_dtoa_r+0x7f4>
 8007bce:	9b03      	ldr	r3, [sp, #12]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	dc37      	bgt.n	8007c44 <_dtoa_r+0x984>
 8007bd4:	9b06      	ldr	r3, [sp, #24]
 8007bd6:	2b02      	cmp	r3, #2
 8007bd8:	dd34      	ble.n	8007c44 <_dtoa_r+0x984>
 8007bda:	9b03      	ldr	r3, [sp, #12]
 8007bdc:	9302      	str	r3, [sp, #8]
 8007bde:	9b02      	ldr	r3, [sp, #8]
 8007be0:	b96b      	cbnz	r3, 8007bfe <_dtoa_r+0x93e>
 8007be2:	4631      	mov	r1, r6
 8007be4:	2205      	movs	r2, #5
 8007be6:	4620      	mov	r0, r4
 8007be8:	f000 f9d4 	bl	8007f94 <__multadd>
 8007bec:	4601      	mov	r1, r0
 8007bee:	4606      	mov	r6, r0
 8007bf0:	ee18 0a10 	vmov	r0, s16
 8007bf4:	f000 fbee 	bl	80083d4 <__mcmp>
 8007bf8:	2800      	cmp	r0, #0
 8007bfa:	f73f adbb 	bgt.w	8007774 <_dtoa_r+0x4b4>
 8007bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c00:	9d01      	ldr	r5, [sp, #4]
 8007c02:	43db      	mvns	r3, r3
 8007c04:	9300      	str	r3, [sp, #0]
 8007c06:	f04f 0800 	mov.w	r8, #0
 8007c0a:	4631      	mov	r1, r6
 8007c0c:	4620      	mov	r0, r4
 8007c0e:	f000 f99f 	bl	8007f50 <_Bfree>
 8007c12:	2f00      	cmp	r7, #0
 8007c14:	f43f aea4 	beq.w	8007960 <_dtoa_r+0x6a0>
 8007c18:	f1b8 0f00 	cmp.w	r8, #0
 8007c1c:	d005      	beq.n	8007c2a <_dtoa_r+0x96a>
 8007c1e:	45b8      	cmp	r8, r7
 8007c20:	d003      	beq.n	8007c2a <_dtoa_r+0x96a>
 8007c22:	4641      	mov	r1, r8
 8007c24:	4620      	mov	r0, r4
 8007c26:	f000 f993 	bl	8007f50 <_Bfree>
 8007c2a:	4639      	mov	r1, r7
 8007c2c:	4620      	mov	r0, r4
 8007c2e:	f000 f98f 	bl	8007f50 <_Bfree>
 8007c32:	e695      	b.n	8007960 <_dtoa_r+0x6a0>
 8007c34:	2600      	movs	r6, #0
 8007c36:	4637      	mov	r7, r6
 8007c38:	e7e1      	b.n	8007bfe <_dtoa_r+0x93e>
 8007c3a:	9700      	str	r7, [sp, #0]
 8007c3c:	4637      	mov	r7, r6
 8007c3e:	e599      	b.n	8007774 <_dtoa_r+0x4b4>
 8007c40:	40240000 	.word	0x40240000
 8007c44:	9b08      	ldr	r3, [sp, #32]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	f000 80ca 	beq.w	8007de0 <_dtoa_r+0xb20>
 8007c4c:	9b03      	ldr	r3, [sp, #12]
 8007c4e:	9302      	str	r3, [sp, #8]
 8007c50:	2d00      	cmp	r5, #0
 8007c52:	dd05      	ble.n	8007c60 <_dtoa_r+0x9a0>
 8007c54:	4639      	mov	r1, r7
 8007c56:	462a      	mov	r2, r5
 8007c58:	4620      	mov	r0, r4
 8007c5a:	f000 fb4b 	bl	80082f4 <__lshift>
 8007c5e:	4607      	mov	r7, r0
 8007c60:	f1b8 0f00 	cmp.w	r8, #0
 8007c64:	d05b      	beq.n	8007d1e <_dtoa_r+0xa5e>
 8007c66:	6879      	ldr	r1, [r7, #4]
 8007c68:	4620      	mov	r0, r4
 8007c6a:	f000 f931 	bl	8007ed0 <_Balloc>
 8007c6e:	4605      	mov	r5, r0
 8007c70:	b928      	cbnz	r0, 8007c7e <_dtoa_r+0x9be>
 8007c72:	4b87      	ldr	r3, [pc, #540]	; (8007e90 <_dtoa_r+0xbd0>)
 8007c74:	4602      	mov	r2, r0
 8007c76:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007c7a:	f7ff bb3b 	b.w	80072f4 <_dtoa_r+0x34>
 8007c7e:	693a      	ldr	r2, [r7, #16]
 8007c80:	3202      	adds	r2, #2
 8007c82:	0092      	lsls	r2, r2, #2
 8007c84:	f107 010c 	add.w	r1, r7, #12
 8007c88:	300c      	adds	r0, #12
 8007c8a:	f000 f913 	bl	8007eb4 <memcpy>
 8007c8e:	2201      	movs	r2, #1
 8007c90:	4629      	mov	r1, r5
 8007c92:	4620      	mov	r0, r4
 8007c94:	f000 fb2e 	bl	80082f4 <__lshift>
 8007c98:	9b01      	ldr	r3, [sp, #4]
 8007c9a:	f103 0901 	add.w	r9, r3, #1
 8007c9e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	9305      	str	r3, [sp, #20]
 8007ca6:	f00a 0301 	and.w	r3, sl, #1
 8007caa:	46b8      	mov	r8, r7
 8007cac:	9304      	str	r3, [sp, #16]
 8007cae:	4607      	mov	r7, r0
 8007cb0:	4631      	mov	r1, r6
 8007cb2:	ee18 0a10 	vmov	r0, s16
 8007cb6:	f7ff fa77 	bl	80071a8 <quorem>
 8007cba:	4641      	mov	r1, r8
 8007cbc:	9002      	str	r0, [sp, #8]
 8007cbe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007cc2:	ee18 0a10 	vmov	r0, s16
 8007cc6:	f000 fb85 	bl	80083d4 <__mcmp>
 8007cca:	463a      	mov	r2, r7
 8007ccc:	9003      	str	r0, [sp, #12]
 8007cce:	4631      	mov	r1, r6
 8007cd0:	4620      	mov	r0, r4
 8007cd2:	f000 fb9b 	bl	800840c <__mdiff>
 8007cd6:	68c2      	ldr	r2, [r0, #12]
 8007cd8:	f109 3bff 	add.w	fp, r9, #4294967295
 8007cdc:	4605      	mov	r5, r0
 8007cde:	bb02      	cbnz	r2, 8007d22 <_dtoa_r+0xa62>
 8007ce0:	4601      	mov	r1, r0
 8007ce2:	ee18 0a10 	vmov	r0, s16
 8007ce6:	f000 fb75 	bl	80083d4 <__mcmp>
 8007cea:	4602      	mov	r2, r0
 8007cec:	4629      	mov	r1, r5
 8007cee:	4620      	mov	r0, r4
 8007cf0:	9207      	str	r2, [sp, #28]
 8007cf2:	f000 f92d 	bl	8007f50 <_Bfree>
 8007cf6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007cfa:	ea43 0102 	orr.w	r1, r3, r2
 8007cfe:	9b04      	ldr	r3, [sp, #16]
 8007d00:	430b      	orrs	r3, r1
 8007d02:	464d      	mov	r5, r9
 8007d04:	d10f      	bne.n	8007d26 <_dtoa_r+0xa66>
 8007d06:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007d0a:	d02a      	beq.n	8007d62 <_dtoa_r+0xaa2>
 8007d0c:	9b03      	ldr	r3, [sp, #12]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	dd02      	ble.n	8007d18 <_dtoa_r+0xa58>
 8007d12:	9b02      	ldr	r3, [sp, #8]
 8007d14:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007d18:	f88b a000 	strb.w	sl, [fp]
 8007d1c:	e775      	b.n	8007c0a <_dtoa_r+0x94a>
 8007d1e:	4638      	mov	r0, r7
 8007d20:	e7ba      	b.n	8007c98 <_dtoa_r+0x9d8>
 8007d22:	2201      	movs	r2, #1
 8007d24:	e7e2      	b.n	8007cec <_dtoa_r+0xa2c>
 8007d26:	9b03      	ldr	r3, [sp, #12]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	db04      	blt.n	8007d36 <_dtoa_r+0xa76>
 8007d2c:	9906      	ldr	r1, [sp, #24]
 8007d2e:	430b      	orrs	r3, r1
 8007d30:	9904      	ldr	r1, [sp, #16]
 8007d32:	430b      	orrs	r3, r1
 8007d34:	d122      	bne.n	8007d7c <_dtoa_r+0xabc>
 8007d36:	2a00      	cmp	r2, #0
 8007d38:	ddee      	ble.n	8007d18 <_dtoa_r+0xa58>
 8007d3a:	ee18 1a10 	vmov	r1, s16
 8007d3e:	2201      	movs	r2, #1
 8007d40:	4620      	mov	r0, r4
 8007d42:	f000 fad7 	bl	80082f4 <__lshift>
 8007d46:	4631      	mov	r1, r6
 8007d48:	ee08 0a10 	vmov	s16, r0
 8007d4c:	f000 fb42 	bl	80083d4 <__mcmp>
 8007d50:	2800      	cmp	r0, #0
 8007d52:	dc03      	bgt.n	8007d5c <_dtoa_r+0xa9c>
 8007d54:	d1e0      	bne.n	8007d18 <_dtoa_r+0xa58>
 8007d56:	f01a 0f01 	tst.w	sl, #1
 8007d5a:	d0dd      	beq.n	8007d18 <_dtoa_r+0xa58>
 8007d5c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007d60:	d1d7      	bne.n	8007d12 <_dtoa_r+0xa52>
 8007d62:	2339      	movs	r3, #57	; 0x39
 8007d64:	f88b 3000 	strb.w	r3, [fp]
 8007d68:	462b      	mov	r3, r5
 8007d6a:	461d      	mov	r5, r3
 8007d6c:	3b01      	subs	r3, #1
 8007d6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007d72:	2a39      	cmp	r2, #57	; 0x39
 8007d74:	d071      	beq.n	8007e5a <_dtoa_r+0xb9a>
 8007d76:	3201      	adds	r2, #1
 8007d78:	701a      	strb	r2, [r3, #0]
 8007d7a:	e746      	b.n	8007c0a <_dtoa_r+0x94a>
 8007d7c:	2a00      	cmp	r2, #0
 8007d7e:	dd07      	ble.n	8007d90 <_dtoa_r+0xad0>
 8007d80:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007d84:	d0ed      	beq.n	8007d62 <_dtoa_r+0xaa2>
 8007d86:	f10a 0301 	add.w	r3, sl, #1
 8007d8a:	f88b 3000 	strb.w	r3, [fp]
 8007d8e:	e73c      	b.n	8007c0a <_dtoa_r+0x94a>
 8007d90:	9b05      	ldr	r3, [sp, #20]
 8007d92:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007d96:	4599      	cmp	r9, r3
 8007d98:	d047      	beq.n	8007e2a <_dtoa_r+0xb6a>
 8007d9a:	ee18 1a10 	vmov	r1, s16
 8007d9e:	2300      	movs	r3, #0
 8007da0:	220a      	movs	r2, #10
 8007da2:	4620      	mov	r0, r4
 8007da4:	f000 f8f6 	bl	8007f94 <__multadd>
 8007da8:	45b8      	cmp	r8, r7
 8007daa:	ee08 0a10 	vmov	s16, r0
 8007dae:	f04f 0300 	mov.w	r3, #0
 8007db2:	f04f 020a 	mov.w	r2, #10
 8007db6:	4641      	mov	r1, r8
 8007db8:	4620      	mov	r0, r4
 8007dba:	d106      	bne.n	8007dca <_dtoa_r+0xb0a>
 8007dbc:	f000 f8ea 	bl	8007f94 <__multadd>
 8007dc0:	4680      	mov	r8, r0
 8007dc2:	4607      	mov	r7, r0
 8007dc4:	f109 0901 	add.w	r9, r9, #1
 8007dc8:	e772      	b.n	8007cb0 <_dtoa_r+0x9f0>
 8007dca:	f000 f8e3 	bl	8007f94 <__multadd>
 8007dce:	4639      	mov	r1, r7
 8007dd0:	4680      	mov	r8, r0
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	220a      	movs	r2, #10
 8007dd6:	4620      	mov	r0, r4
 8007dd8:	f000 f8dc 	bl	8007f94 <__multadd>
 8007ddc:	4607      	mov	r7, r0
 8007dde:	e7f1      	b.n	8007dc4 <_dtoa_r+0xb04>
 8007de0:	9b03      	ldr	r3, [sp, #12]
 8007de2:	9302      	str	r3, [sp, #8]
 8007de4:	9d01      	ldr	r5, [sp, #4]
 8007de6:	ee18 0a10 	vmov	r0, s16
 8007dea:	4631      	mov	r1, r6
 8007dec:	f7ff f9dc 	bl	80071a8 <quorem>
 8007df0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007df4:	9b01      	ldr	r3, [sp, #4]
 8007df6:	f805 ab01 	strb.w	sl, [r5], #1
 8007dfa:	1aea      	subs	r2, r5, r3
 8007dfc:	9b02      	ldr	r3, [sp, #8]
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	dd09      	ble.n	8007e16 <_dtoa_r+0xb56>
 8007e02:	ee18 1a10 	vmov	r1, s16
 8007e06:	2300      	movs	r3, #0
 8007e08:	220a      	movs	r2, #10
 8007e0a:	4620      	mov	r0, r4
 8007e0c:	f000 f8c2 	bl	8007f94 <__multadd>
 8007e10:	ee08 0a10 	vmov	s16, r0
 8007e14:	e7e7      	b.n	8007de6 <_dtoa_r+0xb26>
 8007e16:	9b02      	ldr	r3, [sp, #8]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	bfc8      	it	gt
 8007e1c:	461d      	movgt	r5, r3
 8007e1e:	9b01      	ldr	r3, [sp, #4]
 8007e20:	bfd8      	it	le
 8007e22:	2501      	movle	r5, #1
 8007e24:	441d      	add	r5, r3
 8007e26:	f04f 0800 	mov.w	r8, #0
 8007e2a:	ee18 1a10 	vmov	r1, s16
 8007e2e:	2201      	movs	r2, #1
 8007e30:	4620      	mov	r0, r4
 8007e32:	f000 fa5f 	bl	80082f4 <__lshift>
 8007e36:	4631      	mov	r1, r6
 8007e38:	ee08 0a10 	vmov	s16, r0
 8007e3c:	f000 faca 	bl	80083d4 <__mcmp>
 8007e40:	2800      	cmp	r0, #0
 8007e42:	dc91      	bgt.n	8007d68 <_dtoa_r+0xaa8>
 8007e44:	d102      	bne.n	8007e4c <_dtoa_r+0xb8c>
 8007e46:	f01a 0f01 	tst.w	sl, #1
 8007e4a:	d18d      	bne.n	8007d68 <_dtoa_r+0xaa8>
 8007e4c:	462b      	mov	r3, r5
 8007e4e:	461d      	mov	r5, r3
 8007e50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e54:	2a30      	cmp	r2, #48	; 0x30
 8007e56:	d0fa      	beq.n	8007e4e <_dtoa_r+0xb8e>
 8007e58:	e6d7      	b.n	8007c0a <_dtoa_r+0x94a>
 8007e5a:	9a01      	ldr	r2, [sp, #4]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d184      	bne.n	8007d6a <_dtoa_r+0xaaa>
 8007e60:	9b00      	ldr	r3, [sp, #0]
 8007e62:	3301      	adds	r3, #1
 8007e64:	9300      	str	r3, [sp, #0]
 8007e66:	2331      	movs	r3, #49	; 0x31
 8007e68:	7013      	strb	r3, [r2, #0]
 8007e6a:	e6ce      	b.n	8007c0a <_dtoa_r+0x94a>
 8007e6c:	4b09      	ldr	r3, [pc, #36]	; (8007e94 <_dtoa_r+0xbd4>)
 8007e6e:	f7ff ba95 	b.w	800739c <_dtoa_r+0xdc>
 8007e72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	f47f aa6e 	bne.w	8007356 <_dtoa_r+0x96>
 8007e7a:	4b07      	ldr	r3, [pc, #28]	; (8007e98 <_dtoa_r+0xbd8>)
 8007e7c:	f7ff ba8e 	b.w	800739c <_dtoa_r+0xdc>
 8007e80:	9b02      	ldr	r3, [sp, #8]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	dcae      	bgt.n	8007de4 <_dtoa_r+0xb24>
 8007e86:	9b06      	ldr	r3, [sp, #24]
 8007e88:	2b02      	cmp	r3, #2
 8007e8a:	f73f aea8 	bgt.w	8007bde <_dtoa_r+0x91e>
 8007e8e:	e7a9      	b.n	8007de4 <_dtoa_r+0xb24>
 8007e90:	080097db 	.word	0x080097db
 8007e94:	08009738 	.word	0x08009738
 8007e98:	0800975c 	.word	0x0800975c

08007e9c <_localeconv_r>:
 8007e9c:	4800      	ldr	r0, [pc, #0]	; (8007ea0 <_localeconv_r+0x4>)
 8007e9e:	4770      	bx	lr
 8007ea0:	20000168 	.word	0x20000168

08007ea4 <malloc>:
 8007ea4:	4b02      	ldr	r3, [pc, #8]	; (8007eb0 <malloc+0xc>)
 8007ea6:	4601      	mov	r1, r0
 8007ea8:	6818      	ldr	r0, [r3, #0]
 8007eaa:	f000 bc17 	b.w	80086dc <_malloc_r>
 8007eae:	bf00      	nop
 8007eb0:	20000014 	.word	0x20000014

08007eb4 <memcpy>:
 8007eb4:	440a      	add	r2, r1
 8007eb6:	4291      	cmp	r1, r2
 8007eb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ebc:	d100      	bne.n	8007ec0 <memcpy+0xc>
 8007ebe:	4770      	bx	lr
 8007ec0:	b510      	push	{r4, lr}
 8007ec2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ec6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007eca:	4291      	cmp	r1, r2
 8007ecc:	d1f9      	bne.n	8007ec2 <memcpy+0xe>
 8007ece:	bd10      	pop	{r4, pc}

08007ed0 <_Balloc>:
 8007ed0:	b570      	push	{r4, r5, r6, lr}
 8007ed2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ed4:	4604      	mov	r4, r0
 8007ed6:	460d      	mov	r5, r1
 8007ed8:	b976      	cbnz	r6, 8007ef8 <_Balloc+0x28>
 8007eda:	2010      	movs	r0, #16
 8007edc:	f7ff ffe2 	bl	8007ea4 <malloc>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	6260      	str	r0, [r4, #36]	; 0x24
 8007ee4:	b920      	cbnz	r0, 8007ef0 <_Balloc+0x20>
 8007ee6:	4b18      	ldr	r3, [pc, #96]	; (8007f48 <_Balloc+0x78>)
 8007ee8:	4818      	ldr	r0, [pc, #96]	; (8007f4c <_Balloc+0x7c>)
 8007eea:	2166      	movs	r1, #102	; 0x66
 8007eec:	f000 fdd6 	bl	8008a9c <__assert_func>
 8007ef0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ef4:	6006      	str	r6, [r0, #0]
 8007ef6:	60c6      	str	r6, [r0, #12]
 8007ef8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007efa:	68f3      	ldr	r3, [r6, #12]
 8007efc:	b183      	cbz	r3, 8007f20 <_Balloc+0x50>
 8007efe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f00:	68db      	ldr	r3, [r3, #12]
 8007f02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f06:	b9b8      	cbnz	r0, 8007f38 <_Balloc+0x68>
 8007f08:	2101      	movs	r1, #1
 8007f0a:	fa01 f605 	lsl.w	r6, r1, r5
 8007f0e:	1d72      	adds	r2, r6, #5
 8007f10:	0092      	lsls	r2, r2, #2
 8007f12:	4620      	mov	r0, r4
 8007f14:	f000 fb60 	bl	80085d8 <_calloc_r>
 8007f18:	b160      	cbz	r0, 8007f34 <_Balloc+0x64>
 8007f1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f1e:	e00e      	b.n	8007f3e <_Balloc+0x6e>
 8007f20:	2221      	movs	r2, #33	; 0x21
 8007f22:	2104      	movs	r1, #4
 8007f24:	4620      	mov	r0, r4
 8007f26:	f000 fb57 	bl	80085d8 <_calloc_r>
 8007f2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f2c:	60f0      	str	r0, [r6, #12]
 8007f2e:	68db      	ldr	r3, [r3, #12]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1e4      	bne.n	8007efe <_Balloc+0x2e>
 8007f34:	2000      	movs	r0, #0
 8007f36:	bd70      	pop	{r4, r5, r6, pc}
 8007f38:	6802      	ldr	r2, [r0, #0]
 8007f3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f3e:	2300      	movs	r3, #0
 8007f40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f44:	e7f7      	b.n	8007f36 <_Balloc+0x66>
 8007f46:	bf00      	nop
 8007f48:	08009769 	.word	0x08009769
 8007f4c:	080097ec 	.word	0x080097ec

08007f50 <_Bfree>:
 8007f50:	b570      	push	{r4, r5, r6, lr}
 8007f52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007f54:	4605      	mov	r5, r0
 8007f56:	460c      	mov	r4, r1
 8007f58:	b976      	cbnz	r6, 8007f78 <_Bfree+0x28>
 8007f5a:	2010      	movs	r0, #16
 8007f5c:	f7ff ffa2 	bl	8007ea4 <malloc>
 8007f60:	4602      	mov	r2, r0
 8007f62:	6268      	str	r0, [r5, #36]	; 0x24
 8007f64:	b920      	cbnz	r0, 8007f70 <_Bfree+0x20>
 8007f66:	4b09      	ldr	r3, [pc, #36]	; (8007f8c <_Bfree+0x3c>)
 8007f68:	4809      	ldr	r0, [pc, #36]	; (8007f90 <_Bfree+0x40>)
 8007f6a:	218a      	movs	r1, #138	; 0x8a
 8007f6c:	f000 fd96 	bl	8008a9c <__assert_func>
 8007f70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f74:	6006      	str	r6, [r0, #0]
 8007f76:	60c6      	str	r6, [r0, #12]
 8007f78:	b13c      	cbz	r4, 8007f8a <_Bfree+0x3a>
 8007f7a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007f7c:	6862      	ldr	r2, [r4, #4]
 8007f7e:	68db      	ldr	r3, [r3, #12]
 8007f80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f84:	6021      	str	r1, [r4, #0]
 8007f86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f8a:	bd70      	pop	{r4, r5, r6, pc}
 8007f8c:	08009769 	.word	0x08009769
 8007f90:	080097ec 	.word	0x080097ec

08007f94 <__multadd>:
 8007f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f98:	690d      	ldr	r5, [r1, #16]
 8007f9a:	4607      	mov	r7, r0
 8007f9c:	460c      	mov	r4, r1
 8007f9e:	461e      	mov	r6, r3
 8007fa0:	f101 0c14 	add.w	ip, r1, #20
 8007fa4:	2000      	movs	r0, #0
 8007fa6:	f8dc 3000 	ldr.w	r3, [ip]
 8007faa:	b299      	uxth	r1, r3
 8007fac:	fb02 6101 	mla	r1, r2, r1, r6
 8007fb0:	0c1e      	lsrs	r6, r3, #16
 8007fb2:	0c0b      	lsrs	r3, r1, #16
 8007fb4:	fb02 3306 	mla	r3, r2, r6, r3
 8007fb8:	b289      	uxth	r1, r1
 8007fba:	3001      	adds	r0, #1
 8007fbc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007fc0:	4285      	cmp	r5, r0
 8007fc2:	f84c 1b04 	str.w	r1, [ip], #4
 8007fc6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007fca:	dcec      	bgt.n	8007fa6 <__multadd+0x12>
 8007fcc:	b30e      	cbz	r6, 8008012 <__multadd+0x7e>
 8007fce:	68a3      	ldr	r3, [r4, #8]
 8007fd0:	42ab      	cmp	r3, r5
 8007fd2:	dc19      	bgt.n	8008008 <__multadd+0x74>
 8007fd4:	6861      	ldr	r1, [r4, #4]
 8007fd6:	4638      	mov	r0, r7
 8007fd8:	3101      	adds	r1, #1
 8007fda:	f7ff ff79 	bl	8007ed0 <_Balloc>
 8007fde:	4680      	mov	r8, r0
 8007fe0:	b928      	cbnz	r0, 8007fee <__multadd+0x5a>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	4b0c      	ldr	r3, [pc, #48]	; (8008018 <__multadd+0x84>)
 8007fe6:	480d      	ldr	r0, [pc, #52]	; (800801c <__multadd+0x88>)
 8007fe8:	21b5      	movs	r1, #181	; 0xb5
 8007fea:	f000 fd57 	bl	8008a9c <__assert_func>
 8007fee:	6922      	ldr	r2, [r4, #16]
 8007ff0:	3202      	adds	r2, #2
 8007ff2:	f104 010c 	add.w	r1, r4, #12
 8007ff6:	0092      	lsls	r2, r2, #2
 8007ff8:	300c      	adds	r0, #12
 8007ffa:	f7ff ff5b 	bl	8007eb4 <memcpy>
 8007ffe:	4621      	mov	r1, r4
 8008000:	4638      	mov	r0, r7
 8008002:	f7ff ffa5 	bl	8007f50 <_Bfree>
 8008006:	4644      	mov	r4, r8
 8008008:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800800c:	3501      	adds	r5, #1
 800800e:	615e      	str	r6, [r3, #20]
 8008010:	6125      	str	r5, [r4, #16]
 8008012:	4620      	mov	r0, r4
 8008014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008018:	080097db 	.word	0x080097db
 800801c:	080097ec 	.word	0x080097ec

08008020 <__hi0bits>:
 8008020:	0c03      	lsrs	r3, r0, #16
 8008022:	041b      	lsls	r3, r3, #16
 8008024:	b9d3      	cbnz	r3, 800805c <__hi0bits+0x3c>
 8008026:	0400      	lsls	r0, r0, #16
 8008028:	2310      	movs	r3, #16
 800802a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800802e:	bf04      	itt	eq
 8008030:	0200      	lsleq	r0, r0, #8
 8008032:	3308      	addeq	r3, #8
 8008034:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008038:	bf04      	itt	eq
 800803a:	0100      	lsleq	r0, r0, #4
 800803c:	3304      	addeq	r3, #4
 800803e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008042:	bf04      	itt	eq
 8008044:	0080      	lsleq	r0, r0, #2
 8008046:	3302      	addeq	r3, #2
 8008048:	2800      	cmp	r0, #0
 800804a:	db05      	blt.n	8008058 <__hi0bits+0x38>
 800804c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008050:	f103 0301 	add.w	r3, r3, #1
 8008054:	bf08      	it	eq
 8008056:	2320      	moveq	r3, #32
 8008058:	4618      	mov	r0, r3
 800805a:	4770      	bx	lr
 800805c:	2300      	movs	r3, #0
 800805e:	e7e4      	b.n	800802a <__hi0bits+0xa>

08008060 <__lo0bits>:
 8008060:	6803      	ldr	r3, [r0, #0]
 8008062:	f013 0207 	ands.w	r2, r3, #7
 8008066:	4601      	mov	r1, r0
 8008068:	d00b      	beq.n	8008082 <__lo0bits+0x22>
 800806a:	07da      	lsls	r2, r3, #31
 800806c:	d423      	bmi.n	80080b6 <__lo0bits+0x56>
 800806e:	0798      	lsls	r0, r3, #30
 8008070:	bf49      	itett	mi
 8008072:	085b      	lsrmi	r3, r3, #1
 8008074:	089b      	lsrpl	r3, r3, #2
 8008076:	2001      	movmi	r0, #1
 8008078:	600b      	strmi	r3, [r1, #0]
 800807a:	bf5c      	itt	pl
 800807c:	600b      	strpl	r3, [r1, #0]
 800807e:	2002      	movpl	r0, #2
 8008080:	4770      	bx	lr
 8008082:	b298      	uxth	r0, r3
 8008084:	b9a8      	cbnz	r0, 80080b2 <__lo0bits+0x52>
 8008086:	0c1b      	lsrs	r3, r3, #16
 8008088:	2010      	movs	r0, #16
 800808a:	b2da      	uxtb	r2, r3
 800808c:	b90a      	cbnz	r2, 8008092 <__lo0bits+0x32>
 800808e:	3008      	adds	r0, #8
 8008090:	0a1b      	lsrs	r3, r3, #8
 8008092:	071a      	lsls	r2, r3, #28
 8008094:	bf04      	itt	eq
 8008096:	091b      	lsreq	r3, r3, #4
 8008098:	3004      	addeq	r0, #4
 800809a:	079a      	lsls	r2, r3, #30
 800809c:	bf04      	itt	eq
 800809e:	089b      	lsreq	r3, r3, #2
 80080a0:	3002      	addeq	r0, #2
 80080a2:	07da      	lsls	r2, r3, #31
 80080a4:	d403      	bmi.n	80080ae <__lo0bits+0x4e>
 80080a6:	085b      	lsrs	r3, r3, #1
 80080a8:	f100 0001 	add.w	r0, r0, #1
 80080ac:	d005      	beq.n	80080ba <__lo0bits+0x5a>
 80080ae:	600b      	str	r3, [r1, #0]
 80080b0:	4770      	bx	lr
 80080b2:	4610      	mov	r0, r2
 80080b4:	e7e9      	b.n	800808a <__lo0bits+0x2a>
 80080b6:	2000      	movs	r0, #0
 80080b8:	4770      	bx	lr
 80080ba:	2020      	movs	r0, #32
 80080bc:	4770      	bx	lr
	...

080080c0 <__i2b>:
 80080c0:	b510      	push	{r4, lr}
 80080c2:	460c      	mov	r4, r1
 80080c4:	2101      	movs	r1, #1
 80080c6:	f7ff ff03 	bl	8007ed0 <_Balloc>
 80080ca:	4602      	mov	r2, r0
 80080cc:	b928      	cbnz	r0, 80080da <__i2b+0x1a>
 80080ce:	4b05      	ldr	r3, [pc, #20]	; (80080e4 <__i2b+0x24>)
 80080d0:	4805      	ldr	r0, [pc, #20]	; (80080e8 <__i2b+0x28>)
 80080d2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80080d6:	f000 fce1 	bl	8008a9c <__assert_func>
 80080da:	2301      	movs	r3, #1
 80080dc:	6144      	str	r4, [r0, #20]
 80080de:	6103      	str	r3, [r0, #16]
 80080e0:	bd10      	pop	{r4, pc}
 80080e2:	bf00      	nop
 80080e4:	080097db 	.word	0x080097db
 80080e8:	080097ec 	.word	0x080097ec

080080ec <__multiply>:
 80080ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f0:	4691      	mov	r9, r2
 80080f2:	690a      	ldr	r2, [r1, #16]
 80080f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80080f8:	429a      	cmp	r2, r3
 80080fa:	bfb8      	it	lt
 80080fc:	460b      	movlt	r3, r1
 80080fe:	460c      	mov	r4, r1
 8008100:	bfbc      	itt	lt
 8008102:	464c      	movlt	r4, r9
 8008104:	4699      	movlt	r9, r3
 8008106:	6927      	ldr	r7, [r4, #16]
 8008108:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800810c:	68a3      	ldr	r3, [r4, #8]
 800810e:	6861      	ldr	r1, [r4, #4]
 8008110:	eb07 060a 	add.w	r6, r7, sl
 8008114:	42b3      	cmp	r3, r6
 8008116:	b085      	sub	sp, #20
 8008118:	bfb8      	it	lt
 800811a:	3101      	addlt	r1, #1
 800811c:	f7ff fed8 	bl	8007ed0 <_Balloc>
 8008120:	b930      	cbnz	r0, 8008130 <__multiply+0x44>
 8008122:	4602      	mov	r2, r0
 8008124:	4b44      	ldr	r3, [pc, #272]	; (8008238 <__multiply+0x14c>)
 8008126:	4845      	ldr	r0, [pc, #276]	; (800823c <__multiply+0x150>)
 8008128:	f240 115d 	movw	r1, #349	; 0x15d
 800812c:	f000 fcb6 	bl	8008a9c <__assert_func>
 8008130:	f100 0514 	add.w	r5, r0, #20
 8008134:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008138:	462b      	mov	r3, r5
 800813a:	2200      	movs	r2, #0
 800813c:	4543      	cmp	r3, r8
 800813e:	d321      	bcc.n	8008184 <__multiply+0x98>
 8008140:	f104 0314 	add.w	r3, r4, #20
 8008144:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008148:	f109 0314 	add.w	r3, r9, #20
 800814c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008150:	9202      	str	r2, [sp, #8]
 8008152:	1b3a      	subs	r2, r7, r4
 8008154:	3a15      	subs	r2, #21
 8008156:	f022 0203 	bic.w	r2, r2, #3
 800815a:	3204      	adds	r2, #4
 800815c:	f104 0115 	add.w	r1, r4, #21
 8008160:	428f      	cmp	r7, r1
 8008162:	bf38      	it	cc
 8008164:	2204      	movcc	r2, #4
 8008166:	9201      	str	r2, [sp, #4]
 8008168:	9a02      	ldr	r2, [sp, #8]
 800816a:	9303      	str	r3, [sp, #12]
 800816c:	429a      	cmp	r2, r3
 800816e:	d80c      	bhi.n	800818a <__multiply+0x9e>
 8008170:	2e00      	cmp	r6, #0
 8008172:	dd03      	ble.n	800817c <__multiply+0x90>
 8008174:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008178:	2b00      	cmp	r3, #0
 800817a:	d05a      	beq.n	8008232 <__multiply+0x146>
 800817c:	6106      	str	r6, [r0, #16]
 800817e:	b005      	add	sp, #20
 8008180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008184:	f843 2b04 	str.w	r2, [r3], #4
 8008188:	e7d8      	b.n	800813c <__multiply+0x50>
 800818a:	f8b3 a000 	ldrh.w	sl, [r3]
 800818e:	f1ba 0f00 	cmp.w	sl, #0
 8008192:	d024      	beq.n	80081de <__multiply+0xf2>
 8008194:	f104 0e14 	add.w	lr, r4, #20
 8008198:	46a9      	mov	r9, r5
 800819a:	f04f 0c00 	mov.w	ip, #0
 800819e:	f85e 2b04 	ldr.w	r2, [lr], #4
 80081a2:	f8d9 1000 	ldr.w	r1, [r9]
 80081a6:	fa1f fb82 	uxth.w	fp, r2
 80081aa:	b289      	uxth	r1, r1
 80081ac:	fb0a 110b 	mla	r1, sl, fp, r1
 80081b0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80081b4:	f8d9 2000 	ldr.w	r2, [r9]
 80081b8:	4461      	add	r1, ip
 80081ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80081be:	fb0a c20b 	mla	r2, sl, fp, ip
 80081c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80081c6:	b289      	uxth	r1, r1
 80081c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80081cc:	4577      	cmp	r7, lr
 80081ce:	f849 1b04 	str.w	r1, [r9], #4
 80081d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80081d6:	d8e2      	bhi.n	800819e <__multiply+0xb2>
 80081d8:	9a01      	ldr	r2, [sp, #4]
 80081da:	f845 c002 	str.w	ip, [r5, r2]
 80081de:	9a03      	ldr	r2, [sp, #12]
 80081e0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80081e4:	3304      	adds	r3, #4
 80081e6:	f1b9 0f00 	cmp.w	r9, #0
 80081ea:	d020      	beq.n	800822e <__multiply+0x142>
 80081ec:	6829      	ldr	r1, [r5, #0]
 80081ee:	f104 0c14 	add.w	ip, r4, #20
 80081f2:	46ae      	mov	lr, r5
 80081f4:	f04f 0a00 	mov.w	sl, #0
 80081f8:	f8bc b000 	ldrh.w	fp, [ip]
 80081fc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008200:	fb09 220b 	mla	r2, r9, fp, r2
 8008204:	4492      	add	sl, r2
 8008206:	b289      	uxth	r1, r1
 8008208:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800820c:	f84e 1b04 	str.w	r1, [lr], #4
 8008210:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008214:	f8be 1000 	ldrh.w	r1, [lr]
 8008218:	0c12      	lsrs	r2, r2, #16
 800821a:	fb09 1102 	mla	r1, r9, r2, r1
 800821e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008222:	4567      	cmp	r7, ip
 8008224:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008228:	d8e6      	bhi.n	80081f8 <__multiply+0x10c>
 800822a:	9a01      	ldr	r2, [sp, #4]
 800822c:	50a9      	str	r1, [r5, r2]
 800822e:	3504      	adds	r5, #4
 8008230:	e79a      	b.n	8008168 <__multiply+0x7c>
 8008232:	3e01      	subs	r6, #1
 8008234:	e79c      	b.n	8008170 <__multiply+0x84>
 8008236:	bf00      	nop
 8008238:	080097db 	.word	0x080097db
 800823c:	080097ec 	.word	0x080097ec

08008240 <__pow5mult>:
 8008240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008244:	4615      	mov	r5, r2
 8008246:	f012 0203 	ands.w	r2, r2, #3
 800824a:	4606      	mov	r6, r0
 800824c:	460f      	mov	r7, r1
 800824e:	d007      	beq.n	8008260 <__pow5mult+0x20>
 8008250:	4c25      	ldr	r4, [pc, #148]	; (80082e8 <__pow5mult+0xa8>)
 8008252:	3a01      	subs	r2, #1
 8008254:	2300      	movs	r3, #0
 8008256:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800825a:	f7ff fe9b 	bl	8007f94 <__multadd>
 800825e:	4607      	mov	r7, r0
 8008260:	10ad      	asrs	r5, r5, #2
 8008262:	d03d      	beq.n	80082e0 <__pow5mult+0xa0>
 8008264:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008266:	b97c      	cbnz	r4, 8008288 <__pow5mult+0x48>
 8008268:	2010      	movs	r0, #16
 800826a:	f7ff fe1b 	bl	8007ea4 <malloc>
 800826e:	4602      	mov	r2, r0
 8008270:	6270      	str	r0, [r6, #36]	; 0x24
 8008272:	b928      	cbnz	r0, 8008280 <__pow5mult+0x40>
 8008274:	4b1d      	ldr	r3, [pc, #116]	; (80082ec <__pow5mult+0xac>)
 8008276:	481e      	ldr	r0, [pc, #120]	; (80082f0 <__pow5mult+0xb0>)
 8008278:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800827c:	f000 fc0e 	bl	8008a9c <__assert_func>
 8008280:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008284:	6004      	str	r4, [r0, #0]
 8008286:	60c4      	str	r4, [r0, #12]
 8008288:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800828c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008290:	b94c      	cbnz	r4, 80082a6 <__pow5mult+0x66>
 8008292:	f240 2171 	movw	r1, #625	; 0x271
 8008296:	4630      	mov	r0, r6
 8008298:	f7ff ff12 	bl	80080c0 <__i2b>
 800829c:	2300      	movs	r3, #0
 800829e:	f8c8 0008 	str.w	r0, [r8, #8]
 80082a2:	4604      	mov	r4, r0
 80082a4:	6003      	str	r3, [r0, #0]
 80082a6:	f04f 0900 	mov.w	r9, #0
 80082aa:	07eb      	lsls	r3, r5, #31
 80082ac:	d50a      	bpl.n	80082c4 <__pow5mult+0x84>
 80082ae:	4639      	mov	r1, r7
 80082b0:	4622      	mov	r2, r4
 80082b2:	4630      	mov	r0, r6
 80082b4:	f7ff ff1a 	bl	80080ec <__multiply>
 80082b8:	4639      	mov	r1, r7
 80082ba:	4680      	mov	r8, r0
 80082bc:	4630      	mov	r0, r6
 80082be:	f7ff fe47 	bl	8007f50 <_Bfree>
 80082c2:	4647      	mov	r7, r8
 80082c4:	106d      	asrs	r5, r5, #1
 80082c6:	d00b      	beq.n	80082e0 <__pow5mult+0xa0>
 80082c8:	6820      	ldr	r0, [r4, #0]
 80082ca:	b938      	cbnz	r0, 80082dc <__pow5mult+0x9c>
 80082cc:	4622      	mov	r2, r4
 80082ce:	4621      	mov	r1, r4
 80082d0:	4630      	mov	r0, r6
 80082d2:	f7ff ff0b 	bl	80080ec <__multiply>
 80082d6:	6020      	str	r0, [r4, #0]
 80082d8:	f8c0 9000 	str.w	r9, [r0]
 80082dc:	4604      	mov	r4, r0
 80082de:	e7e4      	b.n	80082aa <__pow5mult+0x6a>
 80082e0:	4638      	mov	r0, r7
 80082e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082e6:	bf00      	nop
 80082e8:	08009938 	.word	0x08009938
 80082ec:	08009769 	.word	0x08009769
 80082f0:	080097ec 	.word	0x080097ec

080082f4 <__lshift>:
 80082f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082f8:	460c      	mov	r4, r1
 80082fa:	6849      	ldr	r1, [r1, #4]
 80082fc:	6923      	ldr	r3, [r4, #16]
 80082fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008302:	68a3      	ldr	r3, [r4, #8]
 8008304:	4607      	mov	r7, r0
 8008306:	4691      	mov	r9, r2
 8008308:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800830c:	f108 0601 	add.w	r6, r8, #1
 8008310:	42b3      	cmp	r3, r6
 8008312:	db0b      	blt.n	800832c <__lshift+0x38>
 8008314:	4638      	mov	r0, r7
 8008316:	f7ff fddb 	bl	8007ed0 <_Balloc>
 800831a:	4605      	mov	r5, r0
 800831c:	b948      	cbnz	r0, 8008332 <__lshift+0x3e>
 800831e:	4602      	mov	r2, r0
 8008320:	4b2a      	ldr	r3, [pc, #168]	; (80083cc <__lshift+0xd8>)
 8008322:	482b      	ldr	r0, [pc, #172]	; (80083d0 <__lshift+0xdc>)
 8008324:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008328:	f000 fbb8 	bl	8008a9c <__assert_func>
 800832c:	3101      	adds	r1, #1
 800832e:	005b      	lsls	r3, r3, #1
 8008330:	e7ee      	b.n	8008310 <__lshift+0x1c>
 8008332:	2300      	movs	r3, #0
 8008334:	f100 0114 	add.w	r1, r0, #20
 8008338:	f100 0210 	add.w	r2, r0, #16
 800833c:	4618      	mov	r0, r3
 800833e:	4553      	cmp	r3, sl
 8008340:	db37      	blt.n	80083b2 <__lshift+0xbe>
 8008342:	6920      	ldr	r0, [r4, #16]
 8008344:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008348:	f104 0314 	add.w	r3, r4, #20
 800834c:	f019 091f 	ands.w	r9, r9, #31
 8008350:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008354:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008358:	d02f      	beq.n	80083ba <__lshift+0xc6>
 800835a:	f1c9 0e20 	rsb	lr, r9, #32
 800835e:	468a      	mov	sl, r1
 8008360:	f04f 0c00 	mov.w	ip, #0
 8008364:	681a      	ldr	r2, [r3, #0]
 8008366:	fa02 f209 	lsl.w	r2, r2, r9
 800836a:	ea42 020c 	orr.w	r2, r2, ip
 800836e:	f84a 2b04 	str.w	r2, [sl], #4
 8008372:	f853 2b04 	ldr.w	r2, [r3], #4
 8008376:	4298      	cmp	r0, r3
 8008378:	fa22 fc0e 	lsr.w	ip, r2, lr
 800837c:	d8f2      	bhi.n	8008364 <__lshift+0x70>
 800837e:	1b03      	subs	r3, r0, r4
 8008380:	3b15      	subs	r3, #21
 8008382:	f023 0303 	bic.w	r3, r3, #3
 8008386:	3304      	adds	r3, #4
 8008388:	f104 0215 	add.w	r2, r4, #21
 800838c:	4290      	cmp	r0, r2
 800838e:	bf38      	it	cc
 8008390:	2304      	movcc	r3, #4
 8008392:	f841 c003 	str.w	ip, [r1, r3]
 8008396:	f1bc 0f00 	cmp.w	ip, #0
 800839a:	d001      	beq.n	80083a0 <__lshift+0xac>
 800839c:	f108 0602 	add.w	r6, r8, #2
 80083a0:	3e01      	subs	r6, #1
 80083a2:	4638      	mov	r0, r7
 80083a4:	612e      	str	r6, [r5, #16]
 80083a6:	4621      	mov	r1, r4
 80083a8:	f7ff fdd2 	bl	8007f50 <_Bfree>
 80083ac:	4628      	mov	r0, r5
 80083ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80083b6:	3301      	adds	r3, #1
 80083b8:	e7c1      	b.n	800833e <__lshift+0x4a>
 80083ba:	3904      	subs	r1, #4
 80083bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80083c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80083c4:	4298      	cmp	r0, r3
 80083c6:	d8f9      	bhi.n	80083bc <__lshift+0xc8>
 80083c8:	e7ea      	b.n	80083a0 <__lshift+0xac>
 80083ca:	bf00      	nop
 80083cc:	080097db 	.word	0x080097db
 80083d0:	080097ec 	.word	0x080097ec

080083d4 <__mcmp>:
 80083d4:	b530      	push	{r4, r5, lr}
 80083d6:	6902      	ldr	r2, [r0, #16]
 80083d8:	690c      	ldr	r4, [r1, #16]
 80083da:	1b12      	subs	r2, r2, r4
 80083dc:	d10e      	bne.n	80083fc <__mcmp+0x28>
 80083de:	f100 0314 	add.w	r3, r0, #20
 80083e2:	3114      	adds	r1, #20
 80083e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80083e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80083ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80083f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80083f4:	42a5      	cmp	r5, r4
 80083f6:	d003      	beq.n	8008400 <__mcmp+0x2c>
 80083f8:	d305      	bcc.n	8008406 <__mcmp+0x32>
 80083fa:	2201      	movs	r2, #1
 80083fc:	4610      	mov	r0, r2
 80083fe:	bd30      	pop	{r4, r5, pc}
 8008400:	4283      	cmp	r3, r0
 8008402:	d3f3      	bcc.n	80083ec <__mcmp+0x18>
 8008404:	e7fa      	b.n	80083fc <__mcmp+0x28>
 8008406:	f04f 32ff 	mov.w	r2, #4294967295
 800840a:	e7f7      	b.n	80083fc <__mcmp+0x28>

0800840c <__mdiff>:
 800840c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008410:	460c      	mov	r4, r1
 8008412:	4606      	mov	r6, r0
 8008414:	4611      	mov	r1, r2
 8008416:	4620      	mov	r0, r4
 8008418:	4690      	mov	r8, r2
 800841a:	f7ff ffdb 	bl	80083d4 <__mcmp>
 800841e:	1e05      	subs	r5, r0, #0
 8008420:	d110      	bne.n	8008444 <__mdiff+0x38>
 8008422:	4629      	mov	r1, r5
 8008424:	4630      	mov	r0, r6
 8008426:	f7ff fd53 	bl	8007ed0 <_Balloc>
 800842a:	b930      	cbnz	r0, 800843a <__mdiff+0x2e>
 800842c:	4b3a      	ldr	r3, [pc, #232]	; (8008518 <__mdiff+0x10c>)
 800842e:	4602      	mov	r2, r0
 8008430:	f240 2132 	movw	r1, #562	; 0x232
 8008434:	4839      	ldr	r0, [pc, #228]	; (800851c <__mdiff+0x110>)
 8008436:	f000 fb31 	bl	8008a9c <__assert_func>
 800843a:	2301      	movs	r3, #1
 800843c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008440:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008444:	bfa4      	itt	ge
 8008446:	4643      	movge	r3, r8
 8008448:	46a0      	movge	r8, r4
 800844a:	4630      	mov	r0, r6
 800844c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008450:	bfa6      	itte	ge
 8008452:	461c      	movge	r4, r3
 8008454:	2500      	movge	r5, #0
 8008456:	2501      	movlt	r5, #1
 8008458:	f7ff fd3a 	bl	8007ed0 <_Balloc>
 800845c:	b920      	cbnz	r0, 8008468 <__mdiff+0x5c>
 800845e:	4b2e      	ldr	r3, [pc, #184]	; (8008518 <__mdiff+0x10c>)
 8008460:	4602      	mov	r2, r0
 8008462:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008466:	e7e5      	b.n	8008434 <__mdiff+0x28>
 8008468:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800846c:	6926      	ldr	r6, [r4, #16]
 800846e:	60c5      	str	r5, [r0, #12]
 8008470:	f104 0914 	add.w	r9, r4, #20
 8008474:	f108 0514 	add.w	r5, r8, #20
 8008478:	f100 0e14 	add.w	lr, r0, #20
 800847c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008480:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008484:	f108 0210 	add.w	r2, r8, #16
 8008488:	46f2      	mov	sl, lr
 800848a:	2100      	movs	r1, #0
 800848c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008490:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008494:	fa1f f883 	uxth.w	r8, r3
 8008498:	fa11 f18b 	uxtah	r1, r1, fp
 800849c:	0c1b      	lsrs	r3, r3, #16
 800849e:	eba1 0808 	sub.w	r8, r1, r8
 80084a2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80084a6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80084aa:	fa1f f888 	uxth.w	r8, r8
 80084ae:	1419      	asrs	r1, r3, #16
 80084b0:	454e      	cmp	r6, r9
 80084b2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80084b6:	f84a 3b04 	str.w	r3, [sl], #4
 80084ba:	d8e7      	bhi.n	800848c <__mdiff+0x80>
 80084bc:	1b33      	subs	r3, r6, r4
 80084be:	3b15      	subs	r3, #21
 80084c0:	f023 0303 	bic.w	r3, r3, #3
 80084c4:	3304      	adds	r3, #4
 80084c6:	3415      	adds	r4, #21
 80084c8:	42a6      	cmp	r6, r4
 80084ca:	bf38      	it	cc
 80084cc:	2304      	movcc	r3, #4
 80084ce:	441d      	add	r5, r3
 80084d0:	4473      	add	r3, lr
 80084d2:	469e      	mov	lr, r3
 80084d4:	462e      	mov	r6, r5
 80084d6:	4566      	cmp	r6, ip
 80084d8:	d30e      	bcc.n	80084f8 <__mdiff+0xec>
 80084da:	f10c 0203 	add.w	r2, ip, #3
 80084de:	1b52      	subs	r2, r2, r5
 80084e0:	f022 0203 	bic.w	r2, r2, #3
 80084e4:	3d03      	subs	r5, #3
 80084e6:	45ac      	cmp	ip, r5
 80084e8:	bf38      	it	cc
 80084ea:	2200      	movcc	r2, #0
 80084ec:	441a      	add	r2, r3
 80084ee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80084f2:	b17b      	cbz	r3, 8008514 <__mdiff+0x108>
 80084f4:	6107      	str	r7, [r0, #16]
 80084f6:	e7a3      	b.n	8008440 <__mdiff+0x34>
 80084f8:	f856 8b04 	ldr.w	r8, [r6], #4
 80084fc:	fa11 f288 	uxtah	r2, r1, r8
 8008500:	1414      	asrs	r4, r2, #16
 8008502:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008506:	b292      	uxth	r2, r2
 8008508:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800850c:	f84e 2b04 	str.w	r2, [lr], #4
 8008510:	1421      	asrs	r1, r4, #16
 8008512:	e7e0      	b.n	80084d6 <__mdiff+0xca>
 8008514:	3f01      	subs	r7, #1
 8008516:	e7ea      	b.n	80084ee <__mdiff+0xe2>
 8008518:	080097db 	.word	0x080097db
 800851c:	080097ec 	.word	0x080097ec

08008520 <__d2b>:
 8008520:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008524:	4689      	mov	r9, r1
 8008526:	2101      	movs	r1, #1
 8008528:	ec57 6b10 	vmov	r6, r7, d0
 800852c:	4690      	mov	r8, r2
 800852e:	f7ff fccf 	bl	8007ed0 <_Balloc>
 8008532:	4604      	mov	r4, r0
 8008534:	b930      	cbnz	r0, 8008544 <__d2b+0x24>
 8008536:	4602      	mov	r2, r0
 8008538:	4b25      	ldr	r3, [pc, #148]	; (80085d0 <__d2b+0xb0>)
 800853a:	4826      	ldr	r0, [pc, #152]	; (80085d4 <__d2b+0xb4>)
 800853c:	f240 310a 	movw	r1, #778	; 0x30a
 8008540:	f000 faac 	bl	8008a9c <__assert_func>
 8008544:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008548:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800854c:	bb35      	cbnz	r5, 800859c <__d2b+0x7c>
 800854e:	2e00      	cmp	r6, #0
 8008550:	9301      	str	r3, [sp, #4]
 8008552:	d028      	beq.n	80085a6 <__d2b+0x86>
 8008554:	4668      	mov	r0, sp
 8008556:	9600      	str	r6, [sp, #0]
 8008558:	f7ff fd82 	bl	8008060 <__lo0bits>
 800855c:	9900      	ldr	r1, [sp, #0]
 800855e:	b300      	cbz	r0, 80085a2 <__d2b+0x82>
 8008560:	9a01      	ldr	r2, [sp, #4]
 8008562:	f1c0 0320 	rsb	r3, r0, #32
 8008566:	fa02 f303 	lsl.w	r3, r2, r3
 800856a:	430b      	orrs	r3, r1
 800856c:	40c2      	lsrs	r2, r0
 800856e:	6163      	str	r3, [r4, #20]
 8008570:	9201      	str	r2, [sp, #4]
 8008572:	9b01      	ldr	r3, [sp, #4]
 8008574:	61a3      	str	r3, [r4, #24]
 8008576:	2b00      	cmp	r3, #0
 8008578:	bf14      	ite	ne
 800857a:	2202      	movne	r2, #2
 800857c:	2201      	moveq	r2, #1
 800857e:	6122      	str	r2, [r4, #16]
 8008580:	b1d5      	cbz	r5, 80085b8 <__d2b+0x98>
 8008582:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008586:	4405      	add	r5, r0
 8008588:	f8c9 5000 	str.w	r5, [r9]
 800858c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008590:	f8c8 0000 	str.w	r0, [r8]
 8008594:	4620      	mov	r0, r4
 8008596:	b003      	add	sp, #12
 8008598:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800859c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085a0:	e7d5      	b.n	800854e <__d2b+0x2e>
 80085a2:	6161      	str	r1, [r4, #20]
 80085a4:	e7e5      	b.n	8008572 <__d2b+0x52>
 80085a6:	a801      	add	r0, sp, #4
 80085a8:	f7ff fd5a 	bl	8008060 <__lo0bits>
 80085ac:	9b01      	ldr	r3, [sp, #4]
 80085ae:	6163      	str	r3, [r4, #20]
 80085b0:	2201      	movs	r2, #1
 80085b2:	6122      	str	r2, [r4, #16]
 80085b4:	3020      	adds	r0, #32
 80085b6:	e7e3      	b.n	8008580 <__d2b+0x60>
 80085b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80085bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80085c0:	f8c9 0000 	str.w	r0, [r9]
 80085c4:	6918      	ldr	r0, [r3, #16]
 80085c6:	f7ff fd2b 	bl	8008020 <__hi0bits>
 80085ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80085ce:	e7df      	b.n	8008590 <__d2b+0x70>
 80085d0:	080097db 	.word	0x080097db
 80085d4:	080097ec 	.word	0x080097ec

080085d8 <_calloc_r>:
 80085d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80085da:	fba1 2402 	umull	r2, r4, r1, r2
 80085de:	b94c      	cbnz	r4, 80085f4 <_calloc_r+0x1c>
 80085e0:	4611      	mov	r1, r2
 80085e2:	9201      	str	r2, [sp, #4]
 80085e4:	f000 f87a 	bl	80086dc <_malloc_r>
 80085e8:	9a01      	ldr	r2, [sp, #4]
 80085ea:	4605      	mov	r5, r0
 80085ec:	b930      	cbnz	r0, 80085fc <_calloc_r+0x24>
 80085ee:	4628      	mov	r0, r5
 80085f0:	b003      	add	sp, #12
 80085f2:	bd30      	pop	{r4, r5, pc}
 80085f4:	220c      	movs	r2, #12
 80085f6:	6002      	str	r2, [r0, #0]
 80085f8:	2500      	movs	r5, #0
 80085fa:	e7f8      	b.n	80085ee <_calloc_r+0x16>
 80085fc:	4621      	mov	r1, r4
 80085fe:	f7fe f941 	bl	8006884 <memset>
 8008602:	e7f4      	b.n	80085ee <_calloc_r+0x16>

08008604 <_free_r>:
 8008604:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008606:	2900      	cmp	r1, #0
 8008608:	d044      	beq.n	8008694 <_free_r+0x90>
 800860a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800860e:	9001      	str	r0, [sp, #4]
 8008610:	2b00      	cmp	r3, #0
 8008612:	f1a1 0404 	sub.w	r4, r1, #4
 8008616:	bfb8      	it	lt
 8008618:	18e4      	addlt	r4, r4, r3
 800861a:	f000 fa9b 	bl	8008b54 <__malloc_lock>
 800861e:	4a1e      	ldr	r2, [pc, #120]	; (8008698 <_free_r+0x94>)
 8008620:	9801      	ldr	r0, [sp, #4]
 8008622:	6813      	ldr	r3, [r2, #0]
 8008624:	b933      	cbnz	r3, 8008634 <_free_r+0x30>
 8008626:	6063      	str	r3, [r4, #4]
 8008628:	6014      	str	r4, [r2, #0]
 800862a:	b003      	add	sp, #12
 800862c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008630:	f000 ba96 	b.w	8008b60 <__malloc_unlock>
 8008634:	42a3      	cmp	r3, r4
 8008636:	d908      	bls.n	800864a <_free_r+0x46>
 8008638:	6825      	ldr	r5, [r4, #0]
 800863a:	1961      	adds	r1, r4, r5
 800863c:	428b      	cmp	r3, r1
 800863e:	bf01      	itttt	eq
 8008640:	6819      	ldreq	r1, [r3, #0]
 8008642:	685b      	ldreq	r3, [r3, #4]
 8008644:	1949      	addeq	r1, r1, r5
 8008646:	6021      	streq	r1, [r4, #0]
 8008648:	e7ed      	b.n	8008626 <_free_r+0x22>
 800864a:	461a      	mov	r2, r3
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	b10b      	cbz	r3, 8008654 <_free_r+0x50>
 8008650:	42a3      	cmp	r3, r4
 8008652:	d9fa      	bls.n	800864a <_free_r+0x46>
 8008654:	6811      	ldr	r1, [r2, #0]
 8008656:	1855      	adds	r5, r2, r1
 8008658:	42a5      	cmp	r5, r4
 800865a:	d10b      	bne.n	8008674 <_free_r+0x70>
 800865c:	6824      	ldr	r4, [r4, #0]
 800865e:	4421      	add	r1, r4
 8008660:	1854      	adds	r4, r2, r1
 8008662:	42a3      	cmp	r3, r4
 8008664:	6011      	str	r1, [r2, #0]
 8008666:	d1e0      	bne.n	800862a <_free_r+0x26>
 8008668:	681c      	ldr	r4, [r3, #0]
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	6053      	str	r3, [r2, #4]
 800866e:	4421      	add	r1, r4
 8008670:	6011      	str	r1, [r2, #0]
 8008672:	e7da      	b.n	800862a <_free_r+0x26>
 8008674:	d902      	bls.n	800867c <_free_r+0x78>
 8008676:	230c      	movs	r3, #12
 8008678:	6003      	str	r3, [r0, #0]
 800867a:	e7d6      	b.n	800862a <_free_r+0x26>
 800867c:	6825      	ldr	r5, [r4, #0]
 800867e:	1961      	adds	r1, r4, r5
 8008680:	428b      	cmp	r3, r1
 8008682:	bf04      	itt	eq
 8008684:	6819      	ldreq	r1, [r3, #0]
 8008686:	685b      	ldreq	r3, [r3, #4]
 8008688:	6063      	str	r3, [r4, #4]
 800868a:	bf04      	itt	eq
 800868c:	1949      	addeq	r1, r1, r5
 800868e:	6021      	streq	r1, [r4, #0]
 8008690:	6054      	str	r4, [r2, #4]
 8008692:	e7ca      	b.n	800862a <_free_r+0x26>
 8008694:	b003      	add	sp, #12
 8008696:	bd30      	pop	{r4, r5, pc}
 8008698:	20000478 	.word	0x20000478

0800869c <sbrk_aligned>:
 800869c:	b570      	push	{r4, r5, r6, lr}
 800869e:	4e0e      	ldr	r6, [pc, #56]	; (80086d8 <sbrk_aligned+0x3c>)
 80086a0:	460c      	mov	r4, r1
 80086a2:	6831      	ldr	r1, [r6, #0]
 80086a4:	4605      	mov	r5, r0
 80086a6:	b911      	cbnz	r1, 80086ae <sbrk_aligned+0x12>
 80086a8:	f000 f9e8 	bl	8008a7c <_sbrk_r>
 80086ac:	6030      	str	r0, [r6, #0]
 80086ae:	4621      	mov	r1, r4
 80086b0:	4628      	mov	r0, r5
 80086b2:	f000 f9e3 	bl	8008a7c <_sbrk_r>
 80086b6:	1c43      	adds	r3, r0, #1
 80086b8:	d00a      	beq.n	80086d0 <sbrk_aligned+0x34>
 80086ba:	1cc4      	adds	r4, r0, #3
 80086bc:	f024 0403 	bic.w	r4, r4, #3
 80086c0:	42a0      	cmp	r0, r4
 80086c2:	d007      	beq.n	80086d4 <sbrk_aligned+0x38>
 80086c4:	1a21      	subs	r1, r4, r0
 80086c6:	4628      	mov	r0, r5
 80086c8:	f000 f9d8 	bl	8008a7c <_sbrk_r>
 80086cc:	3001      	adds	r0, #1
 80086ce:	d101      	bne.n	80086d4 <sbrk_aligned+0x38>
 80086d0:	f04f 34ff 	mov.w	r4, #4294967295
 80086d4:	4620      	mov	r0, r4
 80086d6:	bd70      	pop	{r4, r5, r6, pc}
 80086d8:	2000047c 	.word	0x2000047c

080086dc <_malloc_r>:
 80086dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086e0:	1ccd      	adds	r5, r1, #3
 80086e2:	f025 0503 	bic.w	r5, r5, #3
 80086e6:	3508      	adds	r5, #8
 80086e8:	2d0c      	cmp	r5, #12
 80086ea:	bf38      	it	cc
 80086ec:	250c      	movcc	r5, #12
 80086ee:	2d00      	cmp	r5, #0
 80086f0:	4607      	mov	r7, r0
 80086f2:	db01      	blt.n	80086f8 <_malloc_r+0x1c>
 80086f4:	42a9      	cmp	r1, r5
 80086f6:	d905      	bls.n	8008704 <_malloc_r+0x28>
 80086f8:	230c      	movs	r3, #12
 80086fa:	603b      	str	r3, [r7, #0]
 80086fc:	2600      	movs	r6, #0
 80086fe:	4630      	mov	r0, r6
 8008700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008704:	4e2e      	ldr	r6, [pc, #184]	; (80087c0 <_malloc_r+0xe4>)
 8008706:	f000 fa25 	bl	8008b54 <__malloc_lock>
 800870a:	6833      	ldr	r3, [r6, #0]
 800870c:	461c      	mov	r4, r3
 800870e:	bb34      	cbnz	r4, 800875e <_malloc_r+0x82>
 8008710:	4629      	mov	r1, r5
 8008712:	4638      	mov	r0, r7
 8008714:	f7ff ffc2 	bl	800869c <sbrk_aligned>
 8008718:	1c43      	adds	r3, r0, #1
 800871a:	4604      	mov	r4, r0
 800871c:	d14d      	bne.n	80087ba <_malloc_r+0xde>
 800871e:	6834      	ldr	r4, [r6, #0]
 8008720:	4626      	mov	r6, r4
 8008722:	2e00      	cmp	r6, #0
 8008724:	d140      	bne.n	80087a8 <_malloc_r+0xcc>
 8008726:	6823      	ldr	r3, [r4, #0]
 8008728:	4631      	mov	r1, r6
 800872a:	4638      	mov	r0, r7
 800872c:	eb04 0803 	add.w	r8, r4, r3
 8008730:	f000 f9a4 	bl	8008a7c <_sbrk_r>
 8008734:	4580      	cmp	r8, r0
 8008736:	d13a      	bne.n	80087ae <_malloc_r+0xd2>
 8008738:	6821      	ldr	r1, [r4, #0]
 800873a:	3503      	adds	r5, #3
 800873c:	1a6d      	subs	r5, r5, r1
 800873e:	f025 0503 	bic.w	r5, r5, #3
 8008742:	3508      	adds	r5, #8
 8008744:	2d0c      	cmp	r5, #12
 8008746:	bf38      	it	cc
 8008748:	250c      	movcc	r5, #12
 800874a:	4629      	mov	r1, r5
 800874c:	4638      	mov	r0, r7
 800874e:	f7ff ffa5 	bl	800869c <sbrk_aligned>
 8008752:	3001      	adds	r0, #1
 8008754:	d02b      	beq.n	80087ae <_malloc_r+0xd2>
 8008756:	6823      	ldr	r3, [r4, #0]
 8008758:	442b      	add	r3, r5
 800875a:	6023      	str	r3, [r4, #0]
 800875c:	e00e      	b.n	800877c <_malloc_r+0xa0>
 800875e:	6822      	ldr	r2, [r4, #0]
 8008760:	1b52      	subs	r2, r2, r5
 8008762:	d41e      	bmi.n	80087a2 <_malloc_r+0xc6>
 8008764:	2a0b      	cmp	r2, #11
 8008766:	d916      	bls.n	8008796 <_malloc_r+0xba>
 8008768:	1961      	adds	r1, r4, r5
 800876a:	42a3      	cmp	r3, r4
 800876c:	6025      	str	r5, [r4, #0]
 800876e:	bf18      	it	ne
 8008770:	6059      	strne	r1, [r3, #4]
 8008772:	6863      	ldr	r3, [r4, #4]
 8008774:	bf08      	it	eq
 8008776:	6031      	streq	r1, [r6, #0]
 8008778:	5162      	str	r2, [r4, r5]
 800877a:	604b      	str	r3, [r1, #4]
 800877c:	4638      	mov	r0, r7
 800877e:	f104 060b 	add.w	r6, r4, #11
 8008782:	f000 f9ed 	bl	8008b60 <__malloc_unlock>
 8008786:	f026 0607 	bic.w	r6, r6, #7
 800878a:	1d23      	adds	r3, r4, #4
 800878c:	1af2      	subs	r2, r6, r3
 800878e:	d0b6      	beq.n	80086fe <_malloc_r+0x22>
 8008790:	1b9b      	subs	r3, r3, r6
 8008792:	50a3      	str	r3, [r4, r2]
 8008794:	e7b3      	b.n	80086fe <_malloc_r+0x22>
 8008796:	6862      	ldr	r2, [r4, #4]
 8008798:	42a3      	cmp	r3, r4
 800879a:	bf0c      	ite	eq
 800879c:	6032      	streq	r2, [r6, #0]
 800879e:	605a      	strne	r2, [r3, #4]
 80087a0:	e7ec      	b.n	800877c <_malloc_r+0xa0>
 80087a2:	4623      	mov	r3, r4
 80087a4:	6864      	ldr	r4, [r4, #4]
 80087a6:	e7b2      	b.n	800870e <_malloc_r+0x32>
 80087a8:	4634      	mov	r4, r6
 80087aa:	6876      	ldr	r6, [r6, #4]
 80087ac:	e7b9      	b.n	8008722 <_malloc_r+0x46>
 80087ae:	230c      	movs	r3, #12
 80087b0:	603b      	str	r3, [r7, #0]
 80087b2:	4638      	mov	r0, r7
 80087b4:	f000 f9d4 	bl	8008b60 <__malloc_unlock>
 80087b8:	e7a1      	b.n	80086fe <_malloc_r+0x22>
 80087ba:	6025      	str	r5, [r4, #0]
 80087bc:	e7de      	b.n	800877c <_malloc_r+0xa0>
 80087be:	bf00      	nop
 80087c0:	20000478 	.word	0x20000478

080087c4 <__ssputs_r>:
 80087c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087c8:	688e      	ldr	r6, [r1, #8]
 80087ca:	429e      	cmp	r6, r3
 80087cc:	4682      	mov	sl, r0
 80087ce:	460c      	mov	r4, r1
 80087d0:	4690      	mov	r8, r2
 80087d2:	461f      	mov	r7, r3
 80087d4:	d838      	bhi.n	8008848 <__ssputs_r+0x84>
 80087d6:	898a      	ldrh	r2, [r1, #12]
 80087d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80087dc:	d032      	beq.n	8008844 <__ssputs_r+0x80>
 80087de:	6825      	ldr	r5, [r4, #0]
 80087e0:	6909      	ldr	r1, [r1, #16]
 80087e2:	eba5 0901 	sub.w	r9, r5, r1
 80087e6:	6965      	ldr	r5, [r4, #20]
 80087e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80087ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80087f0:	3301      	adds	r3, #1
 80087f2:	444b      	add	r3, r9
 80087f4:	106d      	asrs	r5, r5, #1
 80087f6:	429d      	cmp	r5, r3
 80087f8:	bf38      	it	cc
 80087fa:	461d      	movcc	r5, r3
 80087fc:	0553      	lsls	r3, r2, #21
 80087fe:	d531      	bpl.n	8008864 <__ssputs_r+0xa0>
 8008800:	4629      	mov	r1, r5
 8008802:	f7ff ff6b 	bl	80086dc <_malloc_r>
 8008806:	4606      	mov	r6, r0
 8008808:	b950      	cbnz	r0, 8008820 <__ssputs_r+0x5c>
 800880a:	230c      	movs	r3, #12
 800880c:	f8ca 3000 	str.w	r3, [sl]
 8008810:	89a3      	ldrh	r3, [r4, #12]
 8008812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008816:	81a3      	strh	r3, [r4, #12]
 8008818:	f04f 30ff 	mov.w	r0, #4294967295
 800881c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008820:	6921      	ldr	r1, [r4, #16]
 8008822:	464a      	mov	r2, r9
 8008824:	f7ff fb46 	bl	8007eb4 <memcpy>
 8008828:	89a3      	ldrh	r3, [r4, #12]
 800882a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800882e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008832:	81a3      	strh	r3, [r4, #12]
 8008834:	6126      	str	r6, [r4, #16]
 8008836:	6165      	str	r5, [r4, #20]
 8008838:	444e      	add	r6, r9
 800883a:	eba5 0509 	sub.w	r5, r5, r9
 800883e:	6026      	str	r6, [r4, #0]
 8008840:	60a5      	str	r5, [r4, #8]
 8008842:	463e      	mov	r6, r7
 8008844:	42be      	cmp	r6, r7
 8008846:	d900      	bls.n	800884a <__ssputs_r+0x86>
 8008848:	463e      	mov	r6, r7
 800884a:	6820      	ldr	r0, [r4, #0]
 800884c:	4632      	mov	r2, r6
 800884e:	4641      	mov	r1, r8
 8008850:	f000 f966 	bl	8008b20 <memmove>
 8008854:	68a3      	ldr	r3, [r4, #8]
 8008856:	1b9b      	subs	r3, r3, r6
 8008858:	60a3      	str	r3, [r4, #8]
 800885a:	6823      	ldr	r3, [r4, #0]
 800885c:	4433      	add	r3, r6
 800885e:	6023      	str	r3, [r4, #0]
 8008860:	2000      	movs	r0, #0
 8008862:	e7db      	b.n	800881c <__ssputs_r+0x58>
 8008864:	462a      	mov	r2, r5
 8008866:	f000 f981 	bl	8008b6c <_realloc_r>
 800886a:	4606      	mov	r6, r0
 800886c:	2800      	cmp	r0, #0
 800886e:	d1e1      	bne.n	8008834 <__ssputs_r+0x70>
 8008870:	6921      	ldr	r1, [r4, #16]
 8008872:	4650      	mov	r0, sl
 8008874:	f7ff fec6 	bl	8008604 <_free_r>
 8008878:	e7c7      	b.n	800880a <__ssputs_r+0x46>
	...

0800887c <_svfiprintf_r>:
 800887c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008880:	4698      	mov	r8, r3
 8008882:	898b      	ldrh	r3, [r1, #12]
 8008884:	061b      	lsls	r3, r3, #24
 8008886:	b09d      	sub	sp, #116	; 0x74
 8008888:	4607      	mov	r7, r0
 800888a:	460d      	mov	r5, r1
 800888c:	4614      	mov	r4, r2
 800888e:	d50e      	bpl.n	80088ae <_svfiprintf_r+0x32>
 8008890:	690b      	ldr	r3, [r1, #16]
 8008892:	b963      	cbnz	r3, 80088ae <_svfiprintf_r+0x32>
 8008894:	2140      	movs	r1, #64	; 0x40
 8008896:	f7ff ff21 	bl	80086dc <_malloc_r>
 800889a:	6028      	str	r0, [r5, #0]
 800889c:	6128      	str	r0, [r5, #16]
 800889e:	b920      	cbnz	r0, 80088aa <_svfiprintf_r+0x2e>
 80088a0:	230c      	movs	r3, #12
 80088a2:	603b      	str	r3, [r7, #0]
 80088a4:	f04f 30ff 	mov.w	r0, #4294967295
 80088a8:	e0d1      	b.n	8008a4e <_svfiprintf_r+0x1d2>
 80088aa:	2340      	movs	r3, #64	; 0x40
 80088ac:	616b      	str	r3, [r5, #20]
 80088ae:	2300      	movs	r3, #0
 80088b0:	9309      	str	r3, [sp, #36]	; 0x24
 80088b2:	2320      	movs	r3, #32
 80088b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80088bc:	2330      	movs	r3, #48	; 0x30
 80088be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008a68 <_svfiprintf_r+0x1ec>
 80088c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088c6:	f04f 0901 	mov.w	r9, #1
 80088ca:	4623      	mov	r3, r4
 80088cc:	469a      	mov	sl, r3
 80088ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088d2:	b10a      	cbz	r2, 80088d8 <_svfiprintf_r+0x5c>
 80088d4:	2a25      	cmp	r2, #37	; 0x25
 80088d6:	d1f9      	bne.n	80088cc <_svfiprintf_r+0x50>
 80088d8:	ebba 0b04 	subs.w	fp, sl, r4
 80088dc:	d00b      	beq.n	80088f6 <_svfiprintf_r+0x7a>
 80088de:	465b      	mov	r3, fp
 80088e0:	4622      	mov	r2, r4
 80088e2:	4629      	mov	r1, r5
 80088e4:	4638      	mov	r0, r7
 80088e6:	f7ff ff6d 	bl	80087c4 <__ssputs_r>
 80088ea:	3001      	adds	r0, #1
 80088ec:	f000 80aa 	beq.w	8008a44 <_svfiprintf_r+0x1c8>
 80088f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088f2:	445a      	add	r2, fp
 80088f4:	9209      	str	r2, [sp, #36]	; 0x24
 80088f6:	f89a 3000 	ldrb.w	r3, [sl]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	f000 80a2 	beq.w	8008a44 <_svfiprintf_r+0x1c8>
 8008900:	2300      	movs	r3, #0
 8008902:	f04f 32ff 	mov.w	r2, #4294967295
 8008906:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800890a:	f10a 0a01 	add.w	sl, sl, #1
 800890e:	9304      	str	r3, [sp, #16]
 8008910:	9307      	str	r3, [sp, #28]
 8008912:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008916:	931a      	str	r3, [sp, #104]	; 0x68
 8008918:	4654      	mov	r4, sl
 800891a:	2205      	movs	r2, #5
 800891c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008920:	4851      	ldr	r0, [pc, #324]	; (8008a68 <_svfiprintf_r+0x1ec>)
 8008922:	f7f7 fc5d 	bl	80001e0 <memchr>
 8008926:	9a04      	ldr	r2, [sp, #16]
 8008928:	b9d8      	cbnz	r0, 8008962 <_svfiprintf_r+0xe6>
 800892a:	06d0      	lsls	r0, r2, #27
 800892c:	bf44      	itt	mi
 800892e:	2320      	movmi	r3, #32
 8008930:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008934:	0711      	lsls	r1, r2, #28
 8008936:	bf44      	itt	mi
 8008938:	232b      	movmi	r3, #43	; 0x2b
 800893a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800893e:	f89a 3000 	ldrb.w	r3, [sl]
 8008942:	2b2a      	cmp	r3, #42	; 0x2a
 8008944:	d015      	beq.n	8008972 <_svfiprintf_r+0xf6>
 8008946:	9a07      	ldr	r2, [sp, #28]
 8008948:	4654      	mov	r4, sl
 800894a:	2000      	movs	r0, #0
 800894c:	f04f 0c0a 	mov.w	ip, #10
 8008950:	4621      	mov	r1, r4
 8008952:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008956:	3b30      	subs	r3, #48	; 0x30
 8008958:	2b09      	cmp	r3, #9
 800895a:	d94e      	bls.n	80089fa <_svfiprintf_r+0x17e>
 800895c:	b1b0      	cbz	r0, 800898c <_svfiprintf_r+0x110>
 800895e:	9207      	str	r2, [sp, #28]
 8008960:	e014      	b.n	800898c <_svfiprintf_r+0x110>
 8008962:	eba0 0308 	sub.w	r3, r0, r8
 8008966:	fa09 f303 	lsl.w	r3, r9, r3
 800896a:	4313      	orrs	r3, r2
 800896c:	9304      	str	r3, [sp, #16]
 800896e:	46a2      	mov	sl, r4
 8008970:	e7d2      	b.n	8008918 <_svfiprintf_r+0x9c>
 8008972:	9b03      	ldr	r3, [sp, #12]
 8008974:	1d19      	adds	r1, r3, #4
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	9103      	str	r1, [sp, #12]
 800897a:	2b00      	cmp	r3, #0
 800897c:	bfbb      	ittet	lt
 800897e:	425b      	neglt	r3, r3
 8008980:	f042 0202 	orrlt.w	r2, r2, #2
 8008984:	9307      	strge	r3, [sp, #28]
 8008986:	9307      	strlt	r3, [sp, #28]
 8008988:	bfb8      	it	lt
 800898a:	9204      	strlt	r2, [sp, #16]
 800898c:	7823      	ldrb	r3, [r4, #0]
 800898e:	2b2e      	cmp	r3, #46	; 0x2e
 8008990:	d10c      	bne.n	80089ac <_svfiprintf_r+0x130>
 8008992:	7863      	ldrb	r3, [r4, #1]
 8008994:	2b2a      	cmp	r3, #42	; 0x2a
 8008996:	d135      	bne.n	8008a04 <_svfiprintf_r+0x188>
 8008998:	9b03      	ldr	r3, [sp, #12]
 800899a:	1d1a      	adds	r2, r3, #4
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	9203      	str	r2, [sp, #12]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	bfb8      	it	lt
 80089a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80089a8:	3402      	adds	r4, #2
 80089aa:	9305      	str	r3, [sp, #20]
 80089ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008a78 <_svfiprintf_r+0x1fc>
 80089b0:	7821      	ldrb	r1, [r4, #0]
 80089b2:	2203      	movs	r2, #3
 80089b4:	4650      	mov	r0, sl
 80089b6:	f7f7 fc13 	bl	80001e0 <memchr>
 80089ba:	b140      	cbz	r0, 80089ce <_svfiprintf_r+0x152>
 80089bc:	2340      	movs	r3, #64	; 0x40
 80089be:	eba0 000a 	sub.w	r0, r0, sl
 80089c2:	fa03 f000 	lsl.w	r0, r3, r0
 80089c6:	9b04      	ldr	r3, [sp, #16]
 80089c8:	4303      	orrs	r3, r0
 80089ca:	3401      	adds	r4, #1
 80089cc:	9304      	str	r3, [sp, #16]
 80089ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089d2:	4826      	ldr	r0, [pc, #152]	; (8008a6c <_svfiprintf_r+0x1f0>)
 80089d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089d8:	2206      	movs	r2, #6
 80089da:	f7f7 fc01 	bl	80001e0 <memchr>
 80089de:	2800      	cmp	r0, #0
 80089e0:	d038      	beq.n	8008a54 <_svfiprintf_r+0x1d8>
 80089e2:	4b23      	ldr	r3, [pc, #140]	; (8008a70 <_svfiprintf_r+0x1f4>)
 80089e4:	bb1b      	cbnz	r3, 8008a2e <_svfiprintf_r+0x1b2>
 80089e6:	9b03      	ldr	r3, [sp, #12]
 80089e8:	3307      	adds	r3, #7
 80089ea:	f023 0307 	bic.w	r3, r3, #7
 80089ee:	3308      	adds	r3, #8
 80089f0:	9303      	str	r3, [sp, #12]
 80089f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089f4:	4433      	add	r3, r6
 80089f6:	9309      	str	r3, [sp, #36]	; 0x24
 80089f8:	e767      	b.n	80088ca <_svfiprintf_r+0x4e>
 80089fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80089fe:	460c      	mov	r4, r1
 8008a00:	2001      	movs	r0, #1
 8008a02:	e7a5      	b.n	8008950 <_svfiprintf_r+0xd4>
 8008a04:	2300      	movs	r3, #0
 8008a06:	3401      	adds	r4, #1
 8008a08:	9305      	str	r3, [sp, #20]
 8008a0a:	4619      	mov	r1, r3
 8008a0c:	f04f 0c0a 	mov.w	ip, #10
 8008a10:	4620      	mov	r0, r4
 8008a12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a16:	3a30      	subs	r2, #48	; 0x30
 8008a18:	2a09      	cmp	r2, #9
 8008a1a:	d903      	bls.n	8008a24 <_svfiprintf_r+0x1a8>
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d0c5      	beq.n	80089ac <_svfiprintf_r+0x130>
 8008a20:	9105      	str	r1, [sp, #20]
 8008a22:	e7c3      	b.n	80089ac <_svfiprintf_r+0x130>
 8008a24:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a28:	4604      	mov	r4, r0
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	e7f0      	b.n	8008a10 <_svfiprintf_r+0x194>
 8008a2e:	ab03      	add	r3, sp, #12
 8008a30:	9300      	str	r3, [sp, #0]
 8008a32:	462a      	mov	r2, r5
 8008a34:	4b0f      	ldr	r3, [pc, #60]	; (8008a74 <_svfiprintf_r+0x1f8>)
 8008a36:	a904      	add	r1, sp, #16
 8008a38:	4638      	mov	r0, r7
 8008a3a:	f7fd ffcb 	bl	80069d4 <_printf_float>
 8008a3e:	1c42      	adds	r2, r0, #1
 8008a40:	4606      	mov	r6, r0
 8008a42:	d1d6      	bne.n	80089f2 <_svfiprintf_r+0x176>
 8008a44:	89ab      	ldrh	r3, [r5, #12]
 8008a46:	065b      	lsls	r3, r3, #25
 8008a48:	f53f af2c 	bmi.w	80088a4 <_svfiprintf_r+0x28>
 8008a4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a4e:	b01d      	add	sp, #116	; 0x74
 8008a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a54:	ab03      	add	r3, sp, #12
 8008a56:	9300      	str	r3, [sp, #0]
 8008a58:	462a      	mov	r2, r5
 8008a5a:	4b06      	ldr	r3, [pc, #24]	; (8008a74 <_svfiprintf_r+0x1f8>)
 8008a5c:	a904      	add	r1, sp, #16
 8008a5e:	4638      	mov	r0, r7
 8008a60:	f7fe fa5c 	bl	8006f1c <_printf_i>
 8008a64:	e7eb      	b.n	8008a3e <_svfiprintf_r+0x1c2>
 8008a66:	bf00      	nop
 8008a68:	08009944 	.word	0x08009944
 8008a6c:	0800994e 	.word	0x0800994e
 8008a70:	080069d5 	.word	0x080069d5
 8008a74:	080087c5 	.word	0x080087c5
 8008a78:	0800994a 	.word	0x0800994a

08008a7c <_sbrk_r>:
 8008a7c:	b538      	push	{r3, r4, r5, lr}
 8008a7e:	4d06      	ldr	r5, [pc, #24]	; (8008a98 <_sbrk_r+0x1c>)
 8008a80:	2300      	movs	r3, #0
 8008a82:	4604      	mov	r4, r0
 8008a84:	4608      	mov	r0, r1
 8008a86:	602b      	str	r3, [r5, #0]
 8008a88:	f7f8 ffe2 	bl	8001a50 <_sbrk>
 8008a8c:	1c43      	adds	r3, r0, #1
 8008a8e:	d102      	bne.n	8008a96 <_sbrk_r+0x1a>
 8008a90:	682b      	ldr	r3, [r5, #0]
 8008a92:	b103      	cbz	r3, 8008a96 <_sbrk_r+0x1a>
 8008a94:	6023      	str	r3, [r4, #0]
 8008a96:	bd38      	pop	{r3, r4, r5, pc}
 8008a98:	20000480 	.word	0x20000480

08008a9c <__assert_func>:
 8008a9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a9e:	4614      	mov	r4, r2
 8008aa0:	461a      	mov	r2, r3
 8008aa2:	4b09      	ldr	r3, [pc, #36]	; (8008ac8 <__assert_func+0x2c>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4605      	mov	r5, r0
 8008aa8:	68d8      	ldr	r0, [r3, #12]
 8008aaa:	b14c      	cbz	r4, 8008ac0 <__assert_func+0x24>
 8008aac:	4b07      	ldr	r3, [pc, #28]	; (8008acc <__assert_func+0x30>)
 8008aae:	9100      	str	r1, [sp, #0]
 8008ab0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ab4:	4906      	ldr	r1, [pc, #24]	; (8008ad0 <__assert_func+0x34>)
 8008ab6:	462b      	mov	r3, r5
 8008ab8:	f000 f80e 	bl	8008ad8 <fiprintf>
 8008abc:	f000 faac 	bl	8009018 <abort>
 8008ac0:	4b04      	ldr	r3, [pc, #16]	; (8008ad4 <__assert_func+0x38>)
 8008ac2:	461c      	mov	r4, r3
 8008ac4:	e7f3      	b.n	8008aae <__assert_func+0x12>
 8008ac6:	bf00      	nop
 8008ac8:	20000014 	.word	0x20000014
 8008acc:	08009955 	.word	0x08009955
 8008ad0:	08009962 	.word	0x08009962
 8008ad4:	08009990 	.word	0x08009990

08008ad8 <fiprintf>:
 8008ad8:	b40e      	push	{r1, r2, r3}
 8008ada:	b503      	push	{r0, r1, lr}
 8008adc:	4601      	mov	r1, r0
 8008ade:	ab03      	add	r3, sp, #12
 8008ae0:	4805      	ldr	r0, [pc, #20]	; (8008af8 <fiprintf+0x20>)
 8008ae2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ae6:	6800      	ldr	r0, [r0, #0]
 8008ae8:	9301      	str	r3, [sp, #4]
 8008aea:	f000 f897 	bl	8008c1c <_vfiprintf_r>
 8008aee:	b002      	add	sp, #8
 8008af0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008af4:	b003      	add	sp, #12
 8008af6:	4770      	bx	lr
 8008af8:	20000014 	.word	0x20000014

08008afc <__ascii_mbtowc>:
 8008afc:	b082      	sub	sp, #8
 8008afe:	b901      	cbnz	r1, 8008b02 <__ascii_mbtowc+0x6>
 8008b00:	a901      	add	r1, sp, #4
 8008b02:	b142      	cbz	r2, 8008b16 <__ascii_mbtowc+0x1a>
 8008b04:	b14b      	cbz	r3, 8008b1a <__ascii_mbtowc+0x1e>
 8008b06:	7813      	ldrb	r3, [r2, #0]
 8008b08:	600b      	str	r3, [r1, #0]
 8008b0a:	7812      	ldrb	r2, [r2, #0]
 8008b0c:	1e10      	subs	r0, r2, #0
 8008b0e:	bf18      	it	ne
 8008b10:	2001      	movne	r0, #1
 8008b12:	b002      	add	sp, #8
 8008b14:	4770      	bx	lr
 8008b16:	4610      	mov	r0, r2
 8008b18:	e7fb      	b.n	8008b12 <__ascii_mbtowc+0x16>
 8008b1a:	f06f 0001 	mvn.w	r0, #1
 8008b1e:	e7f8      	b.n	8008b12 <__ascii_mbtowc+0x16>

08008b20 <memmove>:
 8008b20:	4288      	cmp	r0, r1
 8008b22:	b510      	push	{r4, lr}
 8008b24:	eb01 0402 	add.w	r4, r1, r2
 8008b28:	d902      	bls.n	8008b30 <memmove+0x10>
 8008b2a:	4284      	cmp	r4, r0
 8008b2c:	4623      	mov	r3, r4
 8008b2e:	d807      	bhi.n	8008b40 <memmove+0x20>
 8008b30:	1e43      	subs	r3, r0, #1
 8008b32:	42a1      	cmp	r1, r4
 8008b34:	d008      	beq.n	8008b48 <memmove+0x28>
 8008b36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b3e:	e7f8      	b.n	8008b32 <memmove+0x12>
 8008b40:	4402      	add	r2, r0
 8008b42:	4601      	mov	r1, r0
 8008b44:	428a      	cmp	r2, r1
 8008b46:	d100      	bne.n	8008b4a <memmove+0x2a>
 8008b48:	bd10      	pop	{r4, pc}
 8008b4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b52:	e7f7      	b.n	8008b44 <memmove+0x24>

08008b54 <__malloc_lock>:
 8008b54:	4801      	ldr	r0, [pc, #4]	; (8008b5c <__malloc_lock+0x8>)
 8008b56:	f000 bc1f 	b.w	8009398 <__retarget_lock_acquire_recursive>
 8008b5a:	bf00      	nop
 8008b5c:	20000484 	.word	0x20000484

08008b60 <__malloc_unlock>:
 8008b60:	4801      	ldr	r0, [pc, #4]	; (8008b68 <__malloc_unlock+0x8>)
 8008b62:	f000 bc1a 	b.w	800939a <__retarget_lock_release_recursive>
 8008b66:	bf00      	nop
 8008b68:	20000484 	.word	0x20000484

08008b6c <_realloc_r>:
 8008b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b70:	4680      	mov	r8, r0
 8008b72:	4614      	mov	r4, r2
 8008b74:	460e      	mov	r6, r1
 8008b76:	b921      	cbnz	r1, 8008b82 <_realloc_r+0x16>
 8008b78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b7c:	4611      	mov	r1, r2
 8008b7e:	f7ff bdad 	b.w	80086dc <_malloc_r>
 8008b82:	b92a      	cbnz	r2, 8008b90 <_realloc_r+0x24>
 8008b84:	f7ff fd3e 	bl	8008604 <_free_r>
 8008b88:	4625      	mov	r5, r4
 8008b8a:	4628      	mov	r0, r5
 8008b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b90:	f000 fc6a 	bl	8009468 <_malloc_usable_size_r>
 8008b94:	4284      	cmp	r4, r0
 8008b96:	4607      	mov	r7, r0
 8008b98:	d802      	bhi.n	8008ba0 <_realloc_r+0x34>
 8008b9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b9e:	d812      	bhi.n	8008bc6 <_realloc_r+0x5a>
 8008ba0:	4621      	mov	r1, r4
 8008ba2:	4640      	mov	r0, r8
 8008ba4:	f7ff fd9a 	bl	80086dc <_malloc_r>
 8008ba8:	4605      	mov	r5, r0
 8008baa:	2800      	cmp	r0, #0
 8008bac:	d0ed      	beq.n	8008b8a <_realloc_r+0x1e>
 8008bae:	42bc      	cmp	r4, r7
 8008bb0:	4622      	mov	r2, r4
 8008bb2:	4631      	mov	r1, r6
 8008bb4:	bf28      	it	cs
 8008bb6:	463a      	movcs	r2, r7
 8008bb8:	f7ff f97c 	bl	8007eb4 <memcpy>
 8008bbc:	4631      	mov	r1, r6
 8008bbe:	4640      	mov	r0, r8
 8008bc0:	f7ff fd20 	bl	8008604 <_free_r>
 8008bc4:	e7e1      	b.n	8008b8a <_realloc_r+0x1e>
 8008bc6:	4635      	mov	r5, r6
 8008bc8:	e7df      	b.n	8008b8a <_realloc_r+0x1e>

08008bca <__sfputc_r>:
 8008bca:	6893      	ldr	r3, [r2, #8]
 8008bcc:	3b01      	subs	r3, #1
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	b410      	push	{r4}
 8008bd2:	6093      	str	r3, [r2, #8]
 8008bd4:	da08      	bge.n	8008be8 <__sfputc_r+0x1e>
 8008bd6:	6994      	ldr	r4, [r2, #24]
 8008bd8:	42a3      	cmp	r3, r4
 8008bda:	db01      	blt.n	8008be0 <__sfputc_r+0x16>
 8008bdc:	290a      	cmp	r1, #10
 8008bde:	d103      	bne.n	8008be8 <__sfputc_r+0x1e>
 8008be0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008be4:	f000 b94a 	b.w	8008e7c <__swbuf_r>
 8008be8:	6813      	ldr	r3, [r2, #0]
 8008bea:	1c58      	adds	r0, r3, #1
 8008bec:	6010      	str	r0, [r2, #0]
 8008bee:	7019      	strb	r1, [r3, #0]
 8008bf0:	4608      	mov	r0, r1
 8008bf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <__sfputs_r>:
 8008bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bfa:	4606      	mov	r6, r0
 8008bfc:	460f      	mov	r7, r1
 8008bfe:	4614      	mov	r4, r2
 8008c00:	18d5      	adds	r5, r2, r3
 8008c02:	42ac      	cmp	r4, r5
 8008c04:	d101      	bne.n	8008c0a <__sfputs_r+0x12>
 8008c06:	2000      	movs	r0, #0
 8008c08:	e007      	b.n	8008c1a <__sfputs_r+0x22>
 8008c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c0e:	463a      	mov	r2, r7
 8008c10:	4630      	mov	r0, r6
 8008c12:	f7ff ffda 	bl	8008bca <__sfputc_r>
 8008c16:	1c43      	adds	r3, r0, #1
 8008c18:	d1f3      	bne.n	8008c02 <__sfputs_r+0xa>
 8008c1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008c1c <_vfiprintf_r>:
 8008c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c20:	460d      	mov	r5, r1
 8008c22:	b09d      	sub	sp, #116	; 0x74
 8008c24:	4614      	mov	r4, r2
 8008c26:	4698      	mov	r8, r3
 8008c28:	4606      	mov	r6, r0
 8008c2a:	b118      	cbz	r0, 8008c34 <_vfiprintf_r+0x18>
 8008c2c:	6983      	ldr	r3, [r0, #24]
 8008c2e:	b90b      	cbnz	r3, 8008c34 <_vfiprintf_r+0x18>
 8008c30:	f000 fb14 	bl	800925c <__sinit>
 8008c34:	4b89      	ldr	r3, [pc, #548]	; (8008e5c <_vfiprintf_r+0x240>)
 8008c36:	429d      	cmp	r5, r3
 8008c38:	d11b      	bne.n	8008c72 <_vfiprintf_r+0x56>
 8008c3a:	6875      	ldr	r5, [r6, #4]
 8008c3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c3e:	07d9      	lsls	r1, r3, #31
 8008c40:	d405      	bmi.n	8008c4e <_vfiprintf_r+0x32>
 8008c42:	89ab      	ldrh	r3, [r5, #12]
 8008c44:	059a      	lsls	r2, r3, #22
 8008c46:	d402      	bmi.n	8008c4e <_vfiprintf_r+0x32>
 8008c48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c4a:	f000 fba5 	bl	8009398 <__retarget_lock_acquire_recursive>
 8008c4e:	89ab      	ldrh	r3, [r5, #12]
 8008c50:	071b      	lsls	r3, r3, #28
 8008c52:	d501      	bpl.n	8008c58 <_vfiprintf_r+0x3c>
 8008c54:	692b      	ldr	r3, [r5, #16]
 8008c56:	b9eb      	cbnz	r3, 8008c94 <_vfiprintf_r+0x78>
 8008c58:	4629      	mov	r1, r5
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	f000 f96e 	bl	8008f3c <__swsetup_r>
 8008c60:	b1c0      	cbz	r0, 8008c94 <_vfiprintf_r+0x78>
 8008c62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c64:	07dc      	lsls	r4, r3, #31
 8008c66:	d50e      	bpl.n	8008c86 <_vfiprintf_r+0x6a>
 8008c68:	f04f 30ff 	mov.w	r0, #4294967295
 8008c6c:	b01d      	add	sp, #116	; 0x74
 8008c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c72:	4b7b      	ldr	r3, [pc, #492]	; (8008e60 <_vfiprintf_r+0x244>)
 8008c74:	429d      	cmp	r5, r3
 8008c76:	d101      	bne.n	8008c7c <_vfiprintf_r+0x60>
 8008c78:	68b5      	ldr	r5, [r6, #8]
 8008c7a:	e7df      	b.n	8008c3c <_vfiprintf_r+0x20>
 8008c7c:	4b79      	ldr	r3, [pc, #484]	; (8008e64 <_vfiprintf_r+0x248>)
 8008c7e:	429d      	cmp	r5, r3
 8008c80:	bf08      	it	eq
 8008c82:	68f5      	ldreq	r5, [r6, #12]
 8008c84:	e7da      	b.n	8008c3c <_vfiprintf_r+0x20>
 8008c86:	89ab      	ldrh	r3, [r5, #12]
 8008c88:	0598      	lsls	r0, r3, #22
 8008c8a:	d4ed      	bmi.n	8008c68 <_vfiprintf_r+0x4c>
 8008c8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c8e:	f000 fb84 	bl	800939a <__retarget_lock_release_recursive>
 8008c92:	e7e9      	b.n	8008c68 <_vfiprintf_r+0x4c>
 8008c94:	2300      	movs	r3, #0
 8008c96:	9309      	str	r3, [sp, #36]	; 0x24
 8008c98:	2320      	movs	r3, #32
 8008c9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ca2:	2330      	movs	r3, #48	; 0x30
 8008ca4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008e68 <_vfiprintf_r+0x24c>
 8008ca8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008cac:	f04f 0901 	mov.w	r9, #1
 8008cb0:	4623      	mov	r3, r4
 8008cb2:	469a      	mov	sl, r3
 8008cb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cb8:	b10a      	cbz	r2, 8008cbe <_vfiprintf_r+0xa2>
 8008cba:	2a25      	cmp	r2, #37	; 0x25
 8008cbc:	d1f9      	bne.n	8008cb2 <_vfiprintf_r+0x96>
 8008cbe:	ebba 0b04 	subs.w	fp, sl, r4
 8008cc2:	d00b      	beq.n	8008cdc <_vfiprintf_r+0xc0>
 8008cc4:	465b      	mov	r3, fp
 8008cc6:	4622      	mov	r2, r4
 8008cc8:	4629      	mov	r1, r5
 8008cca:	4630      	mov	r0, r6
 8008ccc:	f7ff ff94 	bl	8008bf8 <__sfputs_r>
 8008cd0:	3001      	adds	r0, #1
 8008cd2:	f000 80aa 	beq.w	8008e2a <_vfiprintf_r+0x20e>
 8008cd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cd8:	445a      	add	r2, fp
 8008cda:	9209      	str	r2, [sp, #36]	; 0x24
 8008cdc:	f89a 3000 	ldrb.w	r3, [sl]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	f000 80a2 	beq.w	8008e2a <_vfiprintf_r+0x20e>
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8008cec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cf0:	f10a 0a01 	add.w	sl, sl, #1
 8008cf4:	9304      	str	r3, [sp, #16]
 8008cf6:	9307      	str	r3, [sp, #28]
 8008cf8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008cfc:	931a      	str	r3, [sp, #104]	; 0x68
 8008cfe:	4654      	mov	r4, sl
 8008d00:	2205      	movs	r2, #5
 8008d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d06:	4858      	ldr	r0, [pc, #352]	; (8008e68 <_vfiprintf_r+0x24c>)
 8008d08:	f7f7 fa6a 	bl	80001e0 <memchr>
 8008d0c:	9a04      	ldr	r2, [sp, #16]
 8008d0e:	b9d8      	cbnz	r0, 8008d48 <_vfiprintf_r+0x12c>
 8008d10:	06d1      	lsls	r1, r2, #27
 8008d12:	bf44      	itt	mi
 8008d14:	2320      	movmi	r3, #32
 8008d16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d1a:	0713      	lsls	r3, r2, #28
 8008d1c:	bf44      	itt	mi
 8008d1e:	232b      	movmi	r3, #43	; 0x2b
 8008d20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d24:	f89a 3000 	ldrb.w	r3, [sl]
 8008d28:	2b2a      	cmp	r3, #42	; 0x2a
 8008d2a:	d015      	beq.n	8008d58 <_vfiprintf_r+0x13c>
 8008d2c:	9a07      	ldr	r2, [sp, #28]
 8008d2e:	4654      	mov	r4, sl
 8008d30:	2000      	movs	r0, #0
 8008d32:	f04f 0c0a 	mov.w	ip, #10
 8008d36:	4621      	mov	r1, r4
 8008d38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d3c:	3b30      	subs	r3, #48	; 0x30
 8008d3e:	2b09      	cmp	r3, #9
 8008d40:	d94e      	bls.n	8008de0 <_vfiprintf_r+0x1c4>
 8008d42:	b1b0      	cbz	r0, 8008d72 <_vfiprintf_r+0x156>
 8008d44:	9207      	str	r2, [sp, #28]
 8008d46:	e014      	b.n	8008d72 <_vfiprintf_r+0x156>
 8008d48:	eba0 0308 	sub.w	r3, r0, r8
 8008d4c:	fa09 f303 	lsl.w	r3, r9, r3
 8008d50:	4313      	orrs	r3, r2
 8008d52:	9304      	str	r3, [sp, #16]
 8008d54:	46a2      	mov	sl, r4
 8008d56:	e7d2      	b.n	8008cfe <_vfiprintf_r+0xe2>
 8008d58:	9b03      	ldr	r3, [sp, #12]
 8008d5a:	1d19      	adds	r1, r3, #4
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	9103      	str	r1, [sp, #12]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	bfbb      	ittet	lt
 8008d64:	425b      	neglt	r3, r3
 8008d66:	f042 0202 	orrlt.w	r2, r2, #2
 8008d6a:	9307      	strge	r3, [sp, #28]
 8008d6c:	9307      	strlt	r3, [sp, #28]
 8008d6e:	bfb8      	it	lt
 8008d70:	9204      	strlt	r2, [sp, #16]
 8008d72:	7823      	ldrb	r3, [r4, #0]
 8008d74:	2b2e      	cmp	r3, #46	; 0x2e
 8008d76:	d10c      	bne.n	8008d92 <_vfiprintf_r+0x176>
 8008d78:	7863      	ldrb	r3, [r4, #1]
 8008d7a:	2b2a      	cmp	r3, #42	; 0x2a
 8008d7c:	d135      	bne.n	8008dea <_vfiprintf_r+0x1ce>
 8008d7e:	9b03      	ldr	r3, [sp, #12]
 8008d80:	1d1a      	adds	r2, r3, #4
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	9203      	str	r2, [sp, #12]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	bfb8      	it	lt
 8008d8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d8e:	3402      	adds	r4, #2
 8008d90:	9305      	str	r3, [sp, #20]
 8008d92:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008e78 <_vfiprintf_r+0x25c>
 8008d96:	7821      	ldrb	r1, [r4, #0]
 8008d98:	2203      	movs	r2, #3
 8008d9a:	4650      	mov	r0, sl
 8008d9c:	f7f7 fa20 	bl	80001e0 <memchr>
 8008da0:	b140      	cbz	r0, 8008db4 <_vfiprintf_r+0x198>
 8008da2:	2340      	movs	r3, #64	; 0x40
 8008da4:	eba0 000a 	sub.w	r0, r0, sl
 8008da8:	fa03 f000 	lsl.w	r0, r3, r0
 8008dac:	9b04      	ldr	r3, [sp, #16]
 8008dae:	4303      	orrs	r3, r0
 8008db0:	3401      	adds	r4, #1
 8008db2:	9304      	str	r3, [sp, #16]
 8008db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008db8:	482c      	ldr	r0, [pc, #176]	; (8008e6c <_vfiprintf_r+0x250>)
 8008dba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008dbe:	2206      	movs	r2, #6
 8008dc0:	f7f7 fa0e 	bl	80001e0 <memchr>
 8008dc4:	2800      	cmp	r0, #0
 8008dc6:	d03f      	beq.n	8008e48 <_vfiprintf_r+0x22c>
 8008dc8:	4b29      	ldr	r3, [pc, #164]	; (8008e70 <_vfiprintf_r+0x254>)
 8008dca:	bb1b      	cbnz	r3, 8008e14 <_vfiprintf_r+0x1f8>
 8008dcc:	9b03      	ldr	r3, [sp, #12]
 8008dce:	3307      	adds	r3, #7
 8008dd0:	f023 0307 	bic.w	r3, r3, #7
 8008dd4:	3308      	adds	r3, #8
 8008dd6:	9303      	str	r3, [sp, #12]
 8008dd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dda:	443b      	add	r3, r7
 8008ddc:	9309      	str	r3, [sp, #36]	; 0x24
 8008dde:	e767      	b.n	8008cb0 <_vfiprintf_r+0x94>
 8008de0:	fb0c 3202 	mla	r2, ip, r2, r3
 8008de4:	460c      	mov	r4, r1
 8008de6:	2001      	movs	r0, #1
 8008de8:	e7a5      	b.n	8008d36 <_vfiprintf_r+0x11a>
 8008dea:	2300      	movs	r3, #0
 8008dec:	3401      	adds	r4, #1
 8008dee:	9305      	str	r3, [sp, #20]
 8008df0:	4619      	mov	r1, r3
 8008df2:	f04f 0c0a 	mov.w	ip, #10
 8008df6:	4620      	mov	r0, r4
 8008df8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dfc:	3a30      	subs	r2, #48	; 0x30
 8008dfe:	2a09      	cmp	r2, #9
 8008e00:	d903      	bls.n	8008e0a <_vfiprintf_r+0x1ee>
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d0c5      	beq.n	8008d92 <_vfiprintf_r+0x176>
 8008e06:	9105      	str	r1, [sp, #20]
 8008e08:	e7c3      	b.n	8008d92 <_vfiprintf_r+0x176>
 8008e0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e0e:	4604      	mov	r4, r0
 8008e10:	2301      	movs	r3, #1
 8008e12:	e7f0      	b.n	8008df6 <_vfiprintf_r+0x1da>
 8008e14:	ab03      	add	r3, sp, #12
 8008e16:	9300      	str	r3, [sp, #0]
 8008e18:	462a      	mov	r2, r5
 8008e1a:	4b16      	ldr	r3, [pc, #88]	; (8008e74 <_vfiprintf_r+0x258>)
 8008e1c:	a904      	add	r1, sp, #16
 8008e1e:	4630      	mov	r0, r6
 8008e20:	f7fd fdd8 	bl	80069d4 <_printf_float>
 8008e24:	4607      	mov	r7, r0
 8008e26:	1c78      	adds	r0, r7, #1
 8008e28:	d1d6      	bne.n	8008dd8 <_vfiprintf_r+0x1bc>
 8008e2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e2c:	07d9      	lsls	r1, r3, #31
 8008e2e:	d405      	bmi.n	8008e3c <_vfiprintf_r+0x220>
 8008e30:	89ab      	ldrh	r3, [r5, #12]
 8008e32:	059a      	lsls	r2, r3, #22
 8008e34:	d402      	bmi.n	8008e3c <_vfiprintf_r+0x220>
 8008e36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e38:	f000 faaf 	bl	800939a <__retarget_lock_release_recursive>
 8008e3c:	89ab      	ldrh	r3, [r5, #12]
 8008e3e:	065b      	lsls	r3, r3, #25
 8008e40:	f53f af12 	bmi.w	8008c68 <_vfiprintf_r+0x4c>
 8008e44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e46:	e711      	b.n	8008c6c <_vfiprintf_r+0x50>
 8008e48:	ab03      	add	r3, sp, #12
 8008e4a:	9300      	str	r3, [sp, #0]
 8008e4c:	462a      	mov	r2, r5
 8008e4e:	4b09      	ldr	r3, [pc, #36]	; (8008e74 <_vfiprintf_r+0x258>)
 8008e50:	a904      	add	r1, sp, #16
 8008e52:	4630      	mov	r0, r6
 8008e54:	f7fe f862 	bl	8006f1c <_printf_i>
 8008e58:	e7e4      	b.n	8008e24 <_vfiprintf_r+0x208>
 8008e5a:	bf00      	nop
 8008e5c:	08009abc 	.word	0x08009abc
 8008e60:	08009adc 	.word	0x08009adc
 8008e64:	08009a9c 	.word	0x08009a9c
 8008e68:	08009944 	.word	0x08009944
 8008e6c:	0800994e 	.word	0x0800994e
 8008e70:	080069d5 	.word	0x080069d5
 8008e74:	08008bf9 	.word	0x08008bf9
 8008e78:	0800994a 	.word	0x0800994a

08008e7c <__swbuf_r>:
 8008e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e7e:	460e      	mov	r6, r1
 8008e80:	4614      	mov	r4, r2
 8008e82:	4605      	mov	r5, r0
 8008e84:	b118      	cbz	r0, 8008e8e <__swbuf_r+0x12>
 8008e86:	6983      	ldr	r3, [r0, #24]
 8008e88:	b90b      	cbnz	r3, 8008e8e <__swbuf_r+0x12>
 8008e8a:	f000 f9e7 	bl	800925c <__sinit>
 8008e8e:	4b21      	ldr	r3, [pc, #132]	; (8008f14 <__swbuf_r+0x98>)
 8008e90:	429c      	cmp	r4, r3
 8008e92:	d12b      	bne.n	8008eec <__swbuf_r+0x70>
 8008e94:	686c      	ldr	r4, [r5, #4]
 8008e96:	69a3      	ldr	r3, [r4, #24]
 8008e98:	60a3      	str	r3, [r4, #8]
 8008e9a:	89a3      	ldrh	r3, [r4, #12]
 8008e9c:	071a      	lsls	r2, r3, #28
 8008e9e:	d52f      	bpl.n	8008f00 <__swbuf_r+0x84>
 8008ea0:	6923      	ldr	r3, [r4, #16]
 8008ea2:	b36b      	cbz	r3, 8008f00 <__swbuf_r+0x84>
 8008ea4:	6923      	ldr	r3, [r4, #16]
 8008ea6:	6820      	ldr	r0, [r4, #0]
 8008ea8:	1ac0      	subs	r0, r0, r3
 8008eaa:	6963      	ldr	r3, [r4, #20]
 8008eac:	b2f6      	uxtb	r6, r6
 8008eae:	4283      	cmp	r3, r0
 8008eb0:	4637      	mov	r7, r6
 8008eb2:	dc04      	bgt.n	8008ebe <__swbuf_r+0x42>
 8008eb4:	4621      	mov	r1, r4
 8008eb6:	4628      	mov	r0, r5
 8008eb8:	f000 f93c 	bl	8009134 <_fflush_r>
 8008ebc:	bb30      	cbnz	r0, 8008f0c <__swbuf_r+0x90>
 8008ebe:	68a3      	ldr	r3, [r4, #8]
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	60a3      	str	r3, [r4, #8]
 8008ec4:	6823      	ldr	r3, [r4, #0]
 8008ec6:	1c5a      	adds	r2, r3, #1
 8008ec8:	6022      	str	r2, [r4, #0]
 8008eca:	701e      	strb	r6, [r3, #0]
 8008ecc:	6963      	ldr	r3, [r4, #20]
 8008ece:	3001      	adds	r0, #1
 8008ed0:	4283      	cmp	r3, r0
 8008ed2:	d004      	beq.n	8008ede <__swbuf_r+0x62>
 8008ed4:	89a3      	ldrh	r3, [r4, #12]
 8008ed6:	07db      	lsls	r3, r3, #31
 8008ed8:	d506      	bpl.n	8008ee8 <__swbuf_r+0x6c>
 8008eda:	2e0a      	cmp	r6, #10
 8008edc:	d104      	bne.n	8008ee8 <__swbuf_r+0x6c>
 8008ede:	4621      	mov	r1, r4
 8008ee0:	4628      	mov	r0, r5
 8008ee2:	f000 f927 	bl	8009134 <_fflush_r>
 8008ee6:	b988      	cbnz	r0, 8008f0c <__swbuf_r+0x90>
 8008ee8:	4638      	mov	r0, r7
 8008eea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008eec:	4b0a      	ldr	r3, [pc, #40]	; (8008f18 <__swbuf_r+0x9c>)
 8008eee:	429c      	cmp	r4, r3
 8008ef0:	d101      	bne.n	8008ef6 <__swbuf_r+0x7a>
 8008ef2:	68ac      	ldr	r4, [r5, #8]
 8008ef4:	e7cf      	b.n	8008e96 <__swbuf_r+0x1a>
 8008ef6:	4b09      	ldr	r3, [pc, #36]	; (8008f1c <__swbuf_r+0xa0>)
 8008ef8:	429c      	cmp	r4, r3
 8008efa:	bf08      	it	eq
 8008efc:	68ec      	ldreq	r4, [r5, #12]
 8008efe:	e7ca      	b.n	8008e96 <__swbuf_r+0x1a>
 8008f00:	4621      	mov	r1, r4
 8008f02:	4628      	mov	r0, r5
 8008f04:	f000 f81a 	bl	8008f3c <__swsetup_r>
 8008f08:	2800      	cmp	r0, #0
 8008f0a:	d0cb      	beq.n	8008ea4 <__swbuf_r+0x28>
 8008f0c:	f04f 37ff 	mov.w	r7, #4294967295
 8008f10:	e7ea      	b.n	8008ee8 <__swbuf_r+0x6c>
 8008f12:	bf00      	nop
 8008f14:	08009abc 	.word	0x08009abc
 8008f18:	08009adc 	.word	0x08009adc
 8008f1c:	08009a9c 	.word	0x08009a9c

08008f20 <__ascii_wctomb>:
 8008f20:	b149      	cbz	r1, 8008f36 <__ascii_wctomb+0x16>
 8008f22:	2aff      	cmp	r2, #255	; 0xff
 8008f24:	bf85      	ittet	hi
 8008f26:	238a      	movhi	r3, #138	; 0x8a
 8008f28:	6003      	strhi	r3, [r0, #0]
 8008f2a:	700a      	strbls	r2, [r1, #0]
 8008f2c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008f30:	bf98      	it	ls
 8008f32:	2001      	movls	r0, #1
 8008f34:	4770      	bx	lr
 8008f36:	4608      	mov	r0, r1
 8008f38:	4770      	bx	lr
	...

08008f3c <__swsetup_r>:
 8008f3c:	4b32      	ldr	r3, [pc, #200]	; (8009008 <__swsetup_r+0xcc>)
 8008f3e:	b570      	push	{r4, r5, r6, lr}
 8008f40:	681d      	ldr	r5, [r3, #0]
 8008f42:	4606      	mov	r6, r0
 8008f44:	460c      	mov	r4, r1
 8008f46:	b125      	cbz	r5, 8008f52 <__swsetup_r+0x16>
 8008f48:	69ab      	ldr	r3, [r5, #24]
 8008f4a:	b913      	cbnz	r3, 8008f52 <__swsetup_r+0x16>
 8008f4c:	4628      	mov	r0, r5
 8008f4e:	f000 f985 	bl	800925c <__sinit>
 8008f52:	4b2e      	ldr	r3, [pc, #184]	; (800900c <__swsetup_r+0xd0>)
 8008f54:	429c      	cmp	r4, r3
 8008f56:	d10f      	bne.n	8008f78 <__swsetup_r+0x3c>
 8008f58:	686c      	ldr	r4, [r5, #4]
 8008f5a:	89a3      	ldrh	r3, [r4, #12]
 8008f5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f60:	0719      	lsls	r1, r3, #28
 8008f62:	d42c      	bmi.n	8008fbe <__swsetup_r+0x82>
 8008f64:	06dd      	lsls	r5, r3, #27
 8008f66:	d411      	bmi.n	8008f8c <__swsetup_r+0x50>
 8008f68:	2309      	movs	r3, #9
 8008f6a:	6033      	str	r3, [r6, #0]
 8008f6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008f70:	81a3      	strh	r3, [r4, #12]
 8008f72:	f04f 30ff 	mov.w	r0, #4294967295
 8008f76:	e03e      	b.n	8008ff6 <__swsetup_r+0xba>
 8008f78:	4b25      	ldr	r3, [pc, #148]	; (8009010 <__swsetup_r+0xd4>)
 8008f7a:	429c      	cmp	r4, r3
 8008f7c:	d101      	bne.n	8008f82 <__swsetup_r+0x46>
 8008f7e:	68ac      	ldr	r4, [r5, #8]
 8008f80:	e7eb      	b.n	8008f5a <__swsetup_r+0x1e>
 8008f82:	4b24      	ldr	r3, [pc, #144]	; (8009014 <__swsetup_r+0xd8>)
 8008f84:	429c      	cmp	r4, r3
 8008f86:	bf08      	it	eq
 8008f88:	68ec      	ldreq	r4, [r5, #12]
 8008f8a:	e7e6      	b.n	8008f5a <__swsetup_r+0x1e>
 8008f8c:	0758      	lsls	r0, r3, #29
 8008f8e:	d512      	bpl.n	8008fb6 <__swsetup_r+0x7a>
 8008f90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f92:	b141      	cbz	r1, 8008fa6 <__swsetup_r+0x6a>
 8008f94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f98:	4299      	cmp	r1, r3
 8008f9a:	d002      	beq.n	8008fa2 <__swsetup_r+0x66>
 8008f9c:	4630      	mov	r0, r6
 8008f9e:	f7ff fb31 	bl	8008604 <_free_r>
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	6363      	str	r3, [r4, #52]	; 0x34
 8008fa6:	89a3      	ldrh	r3, [r4, #12]
 8008fa8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008fac:	81a3      	strh	r3, [r4, #12]
 8008fae:	2300      	movs	r3, #0
 8008fb0:	6063      	str	r3, [r4, #4]
 8008fb2:	6923      	ldr	r3, [r4, #16]
 8008fb4:	6023      	str	r3, [r4, #0]
 8008fb6:	89a3      	ldrh	r3, [r4, #12]
 8008fb8:	f043 0308 	orr.w	r3, r3, #8
 8008fbc:	81a3      	strh	r3, [r4, #12]
 8008fbe:	6923      	ldr	r3, [r4, #16]
 8008fc0:	b94b      	cbnz	r3, 8008fd6 <__swsetup_r+0x9a>
 8008fc2:	89a3      	ldrh	r3, [r4, #12]
 8008fc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008fc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008fcc:	d003      	beq.n	8008fd6 <__swsetup_r+0x9a>
 8008fce:	4621      	mov	r1, r4
 8008fd0:	4630      	mov	r0, r6
 8008fd2:	f000 fa09 	bl	80093e8 <__smakebuf_r>
 8008fd6:	89a0      	ldrh	r0, [r4, #12]
 8008fd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008fdc:	f010 0301 	ands.w	r3, r0, #1
 8008fe0:	d00a      	beq.n	8008ff8 <__swsetup_r+0xbc>
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	60a3      	str	r3, [r4, #8]
 8008fe6:	6963      	ldr	r3, [r4, #20]
 8008fe8:	425b      	negs	r3, r3
 8008fea:	61a3      	str	r3, [r4, #24]
 8008fec:	6923      	ldr	r3, [r4, #16]
 8008fee:	b943      	cbnz	r3, 8009002 <__swsetup_r+0xc6>
 8008ff0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008ff4:	d1ba      	bne.n	8008f6c <__swsetup_r+0x30>
 8008ff6:	bd70      	pop	{r4, r5, r6, pc}
 8008ff8:	0781      	lsls	r1, r0, #30
 8008ffa:	bf58      	it	pl
 8008ffc:	6963      	ldrpl	r3, [r4, #20]
 8008ffe:	60a3      	str	r3, [r4, #8]
 8009000:	e7f4      	b.n	8008fec <__swsetup_r+0xb0>
 8009002:	2000      	movs	r0, #0
 8009004:	e7f7      	b.n	8008ff6 <__swsetup_r+0xba>
 8009006:	bf00      	nop
 8009008:	20000014 	.word	0x20000014
 800900c:	08009abc 	.word	0x08009abc
 8009010:	08009adc 	.word	0x08009adc
 8009014:	08009a9c 	.word	0x08009a9c

08009018 <abort>:
 8009018:	b508      	push	{r3, lr}
 800901a:	2006      	movs	r0, #6
 800901c:	f000 fa54 	bl	80094c8 <raise>
 8009020:	2001      	movs	r0, #1
 8009022:	f7f8 fc9d 	bl	8001960 <_exit>
	...

08009028 <__sflush_r>:
 8009028:	898a      	ldrh	r2, [r1, #12]
 800902a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800902e:	4605      	mov	r5, r0
 8009030:	0710      	lsls	r0, r2, #28
 8009032:	460c      	mov	r4, r1
 8009034:	d458      	bmi.n	80090e8 <__sflush_r+0xc0>
 8009036:	684b      	ldr	r3, [r1, #4]
 8009038:	2b00      	cmp	r3, #0
 800903a:	dc05      	bgt.n	8009048 <__sflush_r+0x20>
 800903c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800903e:	2b00      	cmp	r3, #0
 8009040:	dc02      	bgt.n	8009048 <__sflush_r+0x20>
 8009042:	2000      	movs	r0, #0
 8009044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009048:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800904a:	2e00      	cmp	r6, #0
 800904c:	d0f9      	beq.n	8009042 <__sflush_r+0x1a>
 800904e:	2300      	movs	r3, #0
 8009050:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009054:	682f      	ldr	r7, [r5, #0]
 8009056:	602b      	str	r3, [r5, #0]
 8009058:	d032      	beq.n	80090c0 <__sflush_r+0x98>
 800905a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800905c:	89a3      	ldrh	r3, [r4, #12]
 800905e:	075a      	lsls	r2, r3, #29
 8009060:	d505      	bpl.n	800906e <__sflush_r+0x46>
 8009062:	6863      	ldr	r3, [r4, #4]
 8009064:	1ac0      	subs	r0, r0, r3
 8009066:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009068:	b10b      	cbz	r3, 800906e <__sflush_r+0x46>
 800906a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800906c:	1ac0      	subs	r0, r0, r3
 800906e:	2300      	movs	r3, #0
 8009070:	4602      	mov	r2, r0
 8009072:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009074:	6a21      	ldr	r1, [r4, #32]
 8009076:	4628      	mov	r0, r5
 8009078:	47b0      	blx	r6
 800907a:	1c43      	adds	r3, r0, #1
 800907c:	89a3      	ldrh	r3, [r4, #12]
 800907e:	d106      	bne.n	800908e <__sflush_r+0x66>
 8009080:	6829      	ldr	r1, [r5, #0]
 8009082:	291d      	cmp	r1, #29
 8009084:	d82c      	bhi.n	80090e0 <__sflush_r+0xb8>
 8009086:	4a2a      	ldr	r2, [pc, #168]	; (8009130 <__sflush_r+0x108>)
 8009088:	40ca      	lsrs	r2, r1
 800908a:	07d6      	lsls	r6, r2, #31
 800908c:	d528      	bpl.n	80090e0 <__sflush_r+0xb8>
 800908e:	2200      	movs	r2, #0
 8009090:	6062      	str	r2, [r4, #4]
 8009092:	04d9      	lsls	r1, r3, #19
 8009094:	6922      	ldr	r2, [r4, #16]
 8009096:	6022      	str	r2, [r4, #0]
 8009098:	d504      	bpl.n	80090a4 <__sflush_r+0x7c>
 800909a:	1c42      	adds	r2, r0, #1
 800909c:	d101      	bne.n	80090a2 <__sflush_r+0x7a>
 800909e:	682b      	ldr	r3, [r5, #0]
 80090a0:	b903      	cbnz	r3, 80090a4 <__sflush_r+0x7c>
 80090a2:	6560      	str	r0, [r4, #84]	; 0x54
 80090a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090a6:	602f      	str	r7, [r5, #0]
 80090a8:	2900      	cmp	r1, #0
 80090aa:	d0ca      	beq.n	8009042 <__sflush_r+0x1a>
 80090ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090b0:	4299      	cmp	r1, r3
 80090b2:	d002      	beq.n	80090ba <__sflush_r+0x92>
 80090b4:	4628      	mov	r0, r5
 80090b6:	f7ff faa5 	bl	8008604 <_free_r>
 80090ba:	2000      	movs	r0, #0
 80090bc:	6360      	str	r0, [r4, #52]	; 0x34
 80090be:	e7c1      	b.n	8009044 <__sflush_r+0x1c>
 80090c0:	6a21      	ldr	r1, [r4, #32]
 80090c2:	2301      	movs	r3, #1
 80090c4:	4628      	mov	r0, r5
 80090c6:	47b0      	blx	r6
 80090c8:	1c41      	adds	r1, r0, #1
 80090ca:	d1c7      	bne.n	800905c <__sflush_r+0x34>
 80090cc:	682b      	ldr	r3, [r5, #0]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d0c4      	beq.n	800905c <__sflush_r+0x34>
 80090d2:	2b1d      	cmp	r3, #29
 80090d4:	d001      	beq.n	80090da <__sflush_r+0xb2>
 80090d6:	2b16      	cmp	r3, #22
 80090d8:	d101      	bne.n	80090de <__sflush_r+0xb6>
 80090da:	602f      	str	r7, [r5, #0]
 80090dc:	e7b1      	b.n	8009042 <__sflush_r+0x1a>
 80090de:	89a3      	ldrh	r3, [r4, #12]
 80090e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090e4:	81a3      	strh	r3, [r4, #12]
 80090e6:	e7ad      	b.n	8009044 <__sflush_r+0x1c>
 80090e8:	690f      	ldr	r7, [r1, #16]
 80090ea:	2f00      	cmp	r7, #0
 80090ec:	d0a9      	beq.n	8009042 <__sflush_r+0x1a>
 80090ee:	0793      	lsls	r3, r2, #30
 80090f0:	680e      	ldr	r6, [r1, #0]
 80090f2:	bf08      	it	eq
 80090f4:	694b      	ldreq	r3, [r1, #20]
 80090f6:	600f      	str	r7, [r1, #0]
 80090f8:	bf18      	it	ne
 80090fa:	2300      	movne	r3, #0
 80090fc:	eba6 0807 	sub.w	r8, r6, r7
 8009100:	608b      	str	r3, [r1, #8]
 8009102:	f1b8 0f00 	cmp.w	r8, #0
 8009106:	dd9c      	ble.n	8009042 <__sflush_r+0x1a>
 8009108:	6a21      	ldr	r1, [r4, #32]
 800910a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800910c:	4643      	mov	r3, r8
 800910e:	463a      	mov	r2, r7
 8009110:	4628      	mov	r0, r5
 8009112:	47b0      	blx	r6
 8009114:	2800      	cmp	r0, #0
 8009116:	dc06      	bgt.n	8009126 <__sflush_r+0xfe>
 8009118:	89a3      	ldrh	r3, [r4, #12]
 800911a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800911e:	81a3      	strh	r3, [r4, #12]
 8009120:	f04f 30ff 	mov.w	r0, #4294967295
 8009124:	e78e      	b.n	8009044 <__sflush_r+0x1c>
 8009126:	4407      	add	r7, r0
 8009128:	eba8 0800 	sub.w	r8, r8, r0
 800912c:	e7e9      	b.n	8009102 <__sflush_r+0xda>
 800912e:	bf00      	nop
 8009130:	20400001 	.word	0x20400001

08009134 <_fflush_r>:
 8009134:	b538      	push	{r3, r4, r5, lr}
 8009136:	690b      	ldr	r3, [r1, #16]
 8009138:	4605      	mov	r5, r0
 800913a:	460c      	mov	r4, r1
 800913c:	b913      	cbnz	r3, 8009144 <_fflush_r+0x10>
 800913e:	2500      	movs	r5, #0
 8009140:	4628      	mov	r0, r5
 8009142:	bd38      	pop	{r3, r4, r5, pc}
 8009144:	b118      	cbz	r0, 800914e <_fflush_r+0x1a>
 8009146:	6983      	ldr	r3, [r0, #24]
 8009148:	b90b      	cbnz	r3, 800914e <_fflush_r+0x1a>
 800914a:	f000 f887 	bl	800925c <__sinit>
 800914e:	4b14      	ldr	r3, [pc, #80]	; (80091a0 <_fflush_r+0x6c>)
 8009150:	429c      	cmp	r4, r3
 8009152:	d11b      	bne.n	800918c <_fflush_r+0x58>
 8009154:	686c      	ldr	r4, [r5, #4]
 8009156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d0ef      	beq.n	800913e <_fflush_r+0xa>
 800915e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009160:	07d0      	lsls	r0, r2, #31
 8009162:	d404      	bmi.n	800916e <_fflush_r+0x3a>
 8009164:	0599      	lsls	r1, r3, #22
 8009166:	d402      	bmi.n	800916e <_fflush_r+0x3a>
 8009168:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800916a:	f000 f915 	bl	8009398 <__retarget_lock_acquire_recursive>
 800916e:	4628      	mov	r0, r5
 8009170:	4621      	mov	r1, r4
 8009172:	f7ff ff59 	bl	8009028 <__sflush_r>
 8009176:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009178:	07da      	lsls	r2, r3, #31
 800917a:	4605      	mov	r5, r0
 800917c:	d4e0      	bmi.n	8009140 <_fflush_r+0xc>
 800917e:	89a3      	ldrh	r3, [r4, #12]
 8009180:	059b      	lsls	r3, r3, #22
 8009182:	d4dd      	bmi.n	8009140 <_fflush_r+0xc>
 8009184:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009186:	f000 f908 	bl	800939a <__retarget_lock_release_recursive>
 800918a:	e7d9      	b.n	8009140 <_fflush_r+0xc>
 800918c:	4b05      	ldr	r3, [pc, #20]	; (80091a4 <_fflush_r+0x70>)
 800918e:	429c      	cmp	r4, r3
 8009190:	d101      	bne.n	8009196 <_fflush_r+0x62>
 8009192:	68ac      	ldr	r4, [r5, #8]
 8009194:	e7df      	b.n	8009156 <_fflush_r+0x22>
 8009196:	4b04      	ldr	r3, [pc, #16]	; (80091a8 <_fflush_r+0x74>)
 8009198:	429c      	cmp	r4, r3
 800919a:	bf08      	it	eq
 800919c:	68ec      	ldreq	r4, [r5, #12]
 800919e:	e7da      	b.n	8009156 <_fflush_r+0x22>
 80091a0:	08009abc 	.word	0x08009abc
 80091a4:	08009adc 	.word	0x08009adc
 80091a8:	08009a9c 	.word	0x08009a9c

080091ac <std>:
 80091ac:	2300      	movs	r3, #0
 80091ae:	b510      	push	{r4, lr}
 80091b0:	4604      	mov	r4, r0
 80091b2:	e9c0 3300 	strd	r3, r3, [r0]
 80091b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80091ba:	6083      	str	r3, [r0, #8]
 80091bc:	8181      	strh	r1, [r0, #12]
 80091be:	6643      	str	r3, [r0, #100]	; 0x64
 80091c0:	81c2      	strh	r2, [r0, #14]
 80091c2:	6183      	str	r3, [r0, #24]
 80091c4:	4619      	mov	r1, r3
 80091c6:	2208      	movs	r2, #8
 80091c8:	305c      	adds	r0, #92	; 0x5c
 80091ca:	f7fd fb5b 	bl	8006884 <memset>
 80091ce:	4b05      	ldr	r3, [pc, #20]	; (80091e4 <std+0x38>)
 80091d0:	6263      	str	r3, [r4, #36]	; 0x24
 80091d2:	4b05      	ldr	r3, [pc, #20]	; (80091e8 <std+0x3c>)
 80091d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80091d6:	4b05      	ldr	r3, [pc, #20]	; (80091ec <std+0x40>)
 80091d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80091da:	4b05      	ldr	r3, [pc, #20]	; (80091f0 <std+0x44>)
 80091dc:	6224      	str	r4, [r4, #32]
 80091de:	6323      	str	r3, [r4, #48]	; 0x30
 80091e0:	bd10      	pop	{r4, pc}
 80091e2:	bf00      	nop
 80091e4:	08009501 	.word	0x08009501
 80091e8:	08009523 	.word	0x08009523
 80091ec:	0800955b 	.word	0x0800955b
 80091f0:	0800957f 	.word	0x0800957f

080091f4 <_cleanup_r>:
 80091f4:	4901      	ldr	r1, [pc, #4]	; (80091fc <_cleanup_r+0x8>)
 80091f6:	f000 b8af 	b.w	8009358 <_fwalk_reent>
 80091fa:	bf00      	nop
 80091fc:	08009135 	.word	0x08009135

08009200 <__sfmoreglue>:
 8009200:	b570      	push	{r4, r5, r6, lr}
 8009202:	2268      	movs	r2, #104	; 0x68
 8009204:	1e4d      	subs	r5, r1, #1
 8009206:	4355      	muls	r5, r2
 8009208:	460e      	mov	r6, r1
 800920a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800920e:	f7ff fa65 	bl	80086dc <_malloc_r>
 8009212:	4604      	mov	r4, r0
 8009214:	b140      	cbz	r0, 8009228 <__sfmoreglue+0x28>
 8009216:	2100      	movs	r1, #0
 8009218:	e9c0 1600 	strd	r1, r6, [r0]
 800921c:	300c      	adds	r0, #12
 800921e:	60a0      	str	r0, [r4, #8]
 8009220:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009224:	f7fd fb2e 	bl	8006884 <memset>
 8009228:	4620      	mov	r0, r4
 800922a:	bd70      	pop	{r4, r5, r6, pc}

0800922c <__sfp_lock_acquire>:
 800922c:	4801      	ldr	r0, [pc, #4]	; (8009234 <__sfp_lock_acquire+0x8>)
 800922e:	f000 b8b3 	b.w	8009398 <__retarget_lock_acquire_recursive>
 8009232:	bf00      	nop
 8009234:	20000485 	.word	0x20000485

08009238 <__sfp_lock_release>:
 8009238:	4801      	ldr	r0, [pc, #4]	; (8009240 <__sfp_lock_release+0x8>)
 800923a:	f000 b8ae 	b.w	800939a <__retarget_lock_release_recursive>
 800923e:	bf00      	nop
 8009240:	20000485 	.word	0x20000485

08009244 <__sinit_lock_acquire>:
 8009244:	4801      	ldr	r0, [pc, #4]	; (800924c <__sinit_lock_acquire+0x8>)
 8009246:	f000 b8a7 	b.w	8009398 <__retarget_lock_acquire_recursive>
 800924a:	bf00      	nop
 800924c:	20000486 	.word	0x20000486

08009250 <__sinit_lock_release>:
 8009250:	4801      	ldr	r0, [pc, #4]	; (8009258 <__sinit_lock_release+0x8>)
 8009252:	f000 b8a2 	b.w	800939a <__retarget_lock_release_recursive>
 8009256:	bf00      	nop
 8009258:	20000486 	.word	0x20000486

0800925c <__sinit>:
 800925c:	b510      	push	{r4, lr}
 800925e:	4604      	mov	r4, r0
 8009260:	f7ff fff0 	bl	8009244 <__sinit_lock_acquire>
 8009264:	69a3      	ldr	r3, [r4, #24]
 8009266:	b11b      	cbz	r3, 8009270 <__sinit+0x14>
 8009268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800926c:	f7ff bff0 	b.w	8009250 <__sinit_lock_release>
 8009270:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009274:	6523      	str	r3, [r4, #80]	; 0x50
 8009276:	4b13      	ldr	r3, [pc, #76]	; (80092c4 <__sinit+0x68>)
 8009278:	4a13      	ldr	r2, [pc, #76]	; (80092c8 <__sinit+0x6c>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	62a2      	str	r2, [r4, #40]	; 0x28
 800927e:	42a3      	cmp	r3, r4
 8009280:	bf04      	itt	eq
 8009282:	2301      	moveq	r3, #1
 8009284:	61a3      	streq	r3, [r4, #24]
 8009286:	4620      	mov	r0, r4
 8009288:	f000 f820 	bl	80092cc <__sfp>
 800928c:	6060      	str	r0, [r4, #4]
 800928e:	4620      	mov	r0, r4
 8009290:	f000 f81c 	bl	80092cc <__sfp>
 8009294:	60a0      	str	r0, [r4, #8]
 8009296:	4620      	mov	r0, r4
 8009298:	f000 f818 	bl	80092cc <__sfp>
 800929c:	2200      	movs	r2, #0
 800929e:	60e0      	str	r0, [r4, #12]
 80092a0:	2104      	movs	r1, #4
 80092a2:	6860      	ldr	r0, [r4, #4]
 80092a4:	f7ff ff82 	bl	80091ac <std>
 80092a8:	68a0      	ldr	r0, [r4, #8]
 80092aa:	2201      	movs	r2, #1
 80092ac:	2109      	movs	r1, #9
 80092ae:	f7ff ff7d 	bl	80091ac <std>
 80092b2:	68e0      	ldr	r0, [r4, #12]
 80092b4:	2202      	movs	r2, #2
 80092b6:	2112      	movs	r1, #18
 80092b8:	f7ff ff78 	bl	80091ac <std>
 80092bc:	2301      	movs	r3, #1
 80092be:	61a3      	str	r3, [r4, #24]
 80092c0:	e7d2      	b.n	8009268 <__sinit+0xc>
 80092c2:	bf00      	nop
 80092c4:	08009724 	.word	0x08009724
 80092c8:	080091f5 	.word	0x080091f5

080092cc <__sfp>:
 80092cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ce:	4607      	mov	r7, r0
 80092d0:	f7ff ffac 	bl	800922c <__sfp_lock_acquire>
 80092d4:	4b1e      	ldr	r3, [pc, #120]	; (8009350 <__sfp+0x84>)
 80092d6:	681e      	ldr	r6, [r3, #0]
 80092d8:	69b3      	ldr	r3, [r6, #24]
 80092da:	b913      	cbnz	r3, 80092e2 <__sfp+0x16>
 80092dc:	4630      	mov	r0, r6
 80092de:	f7ff ffbd 	bl	800925c <__sinit>
 80092e2:	3648      	adds	r6, #72	; 0x48
 80092e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80092e8:	3b01      	subs	r3, #1
 80092ea:	d503      	bpl.n	80092f4 <__sfp+0x28>
 80092ec:	6833      	ldr	r3, [r6, #0]
 80092ee:	b30b      	cbz	r3, 8009334 <__sfp+0x68>
 80092f0:	6836      	ldr	r6, [r6, #0]
 80092f2:	e7f7      	b.n	80092e4 <__sfp+0x18>
 80092f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80092f8:	b9d5      	cbnz	r5, 8009330 <__sfp+0x64>
 80092fa:	4b16      	ldr	r3, [pc, #88]	; (8009354 <__sfp+0x88>)
 80092fc:	60e3      	str	r3, [r4, #12]
 80092fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009302:	6665      	str	r5, [r4, #100]	; 0x64
 8009304:	f000 f847 	bl	8009396 <__retarget_lock_init_recursive>
 8009308:	f7ff ff96 	bl	8009238 <__sfp_lock_release>
 800930c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009310:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009314:	6025      	str	r5, [r4, #0]
 8009316:	61a5      	str	r5, [r4, #24]
 8009318:	2208      	movs	r2, #8
 800931a:	4629      	mov	r1, r5
 800931c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009320:	f7fd fab0 	bl	8006884 <memset>
 8009324:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009328:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800932c:	4620      	mov	r0, r4
 800932e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009330:	3468      	adds	r4, #104	; 0x68
 8009332:	e7d9      	b.n	80092e8 <__sfp+0x1c>
 8009334:	2104      	movs	r1, #4
 8009336:	4638      	mov	r0, r7
 8009338:	f7ff ff62 	bl	8009200 <__sfmoreglue>
 800933c:	4604      	mov	r4, r0
 800933e:	6030      	str	r0, [r6, #0]
 8009340:	2800      	cmp	r0, #0
 8009342:	d1d5      	bne.n	80092f0 <__sfp+0x24>
 8009344:	f7ff ff78 	bl	8009238 <__sfp_lock_release>
 8009348:	230c      	movs	r3, #12
 800934a:	603b      	str	r3, [r7, #0]
 800934c:	e7ee      	b.n	800932c <__sfp+0x60>
 800934e:	bf00      	nop
 8009350:	08009724 	.word	0x08009724
 8009354:	ffff0001 	.word	0xffff0001

08009358 <_fwalk_reent>:
 8009358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800935c:	4606      	mov	r6, r0
 800935e:	4688      	mov	r8, r1
 8009360:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009364:	2700      	movs	r7, #0
 8009366:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800936a:	f1b9 0901 	subs.w	r9, r9, #1
 800936e:	d505      	bpl.n	800937c <_fwalk_reent+0x24>
 8009370:	6824      	ldr	r4, [r4, #0]
 8009372:	2c00      	cmp	r4, #0
 8009374:	d1f7      	bne.n	8009366 <_fwalk_reent+0xe>
 8009376:	4638      	mov	r0, r7
 8009378:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800937c:	89ab      	ldrh	r3, [r5, #12]
 800937e:	2b01      	cmp	r3, #1
 8009380:	d907      	bls.n	8009392 <_fwalk_reent+0x3a>
 8009382:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009386:	3301      	adds	r3, #1
 8009388:	d003      	beq.n	8009392 <_fwalk_reent+0x3a>
 800938a:	4629      	mov	r1, r5
 800938c:	4630      	mov	r0, r6
 800938e:	47c0      	blx	r8
 8009390:	4307      	orrs	r7, r0
 8009392:	3568      	adds	r5, #104	; 0x68
 8009394:	e7e9      	b.n	800936a <_fwalk_reent+0x12>

08009396 <__retarget_lock_init_recursive>:
 8009396:	4770      	bx	lr

08009398 <__retarget_lock_acquire_recursive>:
 8009398:	4770      	bx	lr

0800939a <__retarget_lock_release_recursive>:
 800939a:	4770      	bx	lr

0800939c <__swhatbuf_r>:
 800939c:	b570      	push	{r4, r5, r6, lr}
 800939e:	460e      	mov	r6, r1
 80093a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093a4:	2900      	cmp	r1, #0
 80093a6:	b096      	sub	sp, #88	; 0x58
 80093a8:	4614      	mov	r4, r2
 80093aa:	461d      	mov	r5, r3
 80093ac:	da08      	bge.n	80093c0 <__swhatbuf_r+0x24>
 80093ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80093b2:	2200      	movs	r2, #0
 80093b4:	602a      	str	r2, [r5, #0]
 80093b6:	061a      	lsls	r2, r3, #24
 80093b8:	d410      	bmi.n	80093dc <__swhatbuf_r+0x40>
 80093ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093be:	e00e      	b.n	80093de <__swhatbuf_r+0x42>
 80093c0:	466a      	mov	r2, sp
 80093c2:	f000 f903 	bl	80095cc <_fstat_r>
 80093c6:	2800      	cmp	r0, #0
 80093c8:	dbf1      	blt.n	80093ae <__swhatbuf_r+0x12>
 80093ca:	9a01      	ldr	r2, [sp, #4]
 80093cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80093d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80093d4:	425a      	negs	r2, r3
 80093d6:	415a      	adcs	r2, r3
 80093d8:	602a      	str	r2, [r5, #0]
 80093da:	e7ee      	b.n	80093ba <__swhatbuf_r+0x1e>
 80093dc:	2340      	movs	r3, #64	; 0x40
 80093de:	2000      	movs	r0, #0
 80093e0:	6023      	str	r3, [r4, #0]
 80093e2:	b016      	add	sp, #88	; 0x58
 80093e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080093e8 <__smakebuf_r>:
 80093e8:	898b      	ldrh	r3, [r1, #12]
 80093ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093ec:	079d      	lsls	r5, r3, #30
 80093ee:	4606      	mov	r6, r0
 80093f0:	460c      	mov	r4, r1
 80093f2:	d507      	bpl.n	8009404 <__smakebuf_r+0x1c>
 80093f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80093f8:	6023      	str	r3, [r4, #0]
 80093fa:	6123      	str	r3, [r4, #16]
 80093fc:	2301      	movs	r3, #1
 80093fe:	6163      	str	r3, [r4, #20]
 8009400:	b002      	add	sp, #8
 8009402:	bd70      	pop	{r4, r5, r6, pc}
 8009404:	ab01      	add	r3, sp, #4
 8009406:	466a      	mov	r2, sp
 8009408:	f7ff ffc8 	bl	800939c <__swhatbuf_r>
 800940c:	9900      	ldr	r1, [sp, #0]
 800940e:	4605      	mov	r5, r0
 8009410:	4630      	mov	r0, r6
 8009412:	f7ff f963 	bl	80086dc <_malloc_r>
 8009416:	b948      	cbnz	r0, 800942c <__smakebuf_r+0x44>
 8009418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800941c:	059a      	lsls	r2, r3, #22
 800941e:	d4ef      	bmi.n	8009400 <__smakebuf_r+0x18>
 8009420:	f023 0303 	bic.w	r3, r3, #3
 8009424:	f043 0302 	orr.w	r3, r3, #2
 8009428:	81a3      	strh	r3, [r4, #12]
 800942a:	e7e3      	b.n	80093f4 <__smakebuf_r+0xc>
 800942c:	4b0d      	ldr	r3, [pc, #52]	; (8009464 <__smakebuf_r+0x7c>)
 800942e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009430:	89a3      	ldrh	r3, [r4, #12]
 8009432:	6020      	str	r0, [r4, #0]
 8009434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009438:	81a3      	strh	r3, [r4, #12]
 800943a:	9b00      	ldr	r3, [sp, #0]
 800943c:	6163      	str	r3, [r4, #20]
 800943e:	9b01      	ldr	r3, [sp, #4]
 8009440:	6120      	str	r0, [r4, #16]
 8009442:	b15b      	cbz	r3, 800945c <__smakebuf_r+0x74>
 8009444:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009448:	4630      	mov	r0, r6
 800944a:	f000 f8d1 	bl	80095f0 <_isatty_r>
 800944e:	b128      	cbz	r0, 800945c <__smakebuf_r+0x74>
 8009450:	89a3      	ldrh	r3, [r4, #12]
 8009452:	f023 0303 	bic.w	r3, r3, #3
 8009456:	f043 0301 	orr.w	r3, r3, #1
 800945a:	81a3      	strh	r3, [r4, #12]
 800945c:	89a0      	ldrh	r0, [r4, #12]
 800945e:	4305      	orrs	r5, r0
 8009460:	81a5      	strh	r5, [r4, #12]
 8009462:	e7cd      	b.n	8009400 <__smakebuf_r+0x18>
 8009464:	080091f5 	.word	0x080091f5

08009468 <_malloc_usable_size_r>:
 8009468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800946c:	1f18      	subs	r0, r3, #4
 800946e:	2b00      	cmp	r3, #0
 8009470:	bfbc      	itt	lt
 8009472:	580b      	ldrlt	r3, [r1, r0]
 8009474:	18c0      	addlt	r0, r0, r3
 8009476:	4770      	bx	lr

08009478 <_raise_r>:
 8009478:	291f      	cmp	r1, #31
 800947a:	b538      	push	{r3, r4, r5, lr}
 800947c:	4604      	mov	r4, r0
 800947e:	460d      	mov	r5, r1
 8009480:	d904      	bls.n	800948c <_raise_r+0x14>
 8009482:	2316      	movs	r3, #22
 8009484:	6003      	str	r3, [r0, #0]
 8009486:	f04f 30ff 	mov.w	r0, #4294967295
 800948a:	bd38      	pop	{r3, r4, r5, pc}
 800948c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800948e:	b112      	cbz	r2, 8009496 <_raise_r+0x1e>
 8009490:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009494:	b94b      	cbnz	r3, 80094aa <_raise_r+0x32>
 8009496:	4620      	mov	r0, r4
 8009498:	f000 f830 	bl	80094fc <_getpid_r>
 800949c:	462a      	mov	r2, r5
 800949e:	4601      	mov	r1, r0
 80094a0:	4620      	mov	r0, r4
 80094a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094a6:	f000 b817 	b.w	80094d8 <_kill_r>
 80094aa:	2b01      	cmp	r3, #1
 80094ac:	d00a      	beq.n	80094c4 <_raise_r+0x4c>
 80094ae:	1c59      	adds	r1, r3, #1
 80094b0:	d103      	bne.n	80094ba <_raise_r+0x42>
 80094b2:	2316      	movs	r3, #22
 80094b4:	6003      	str	r3, [r0, #0]
 80094b6:	2001      	movs	r0, #1
 80094b8:	e7e7      	b.n	800948a <_raise_r+0x12>
 80094ba:	2400      	movs	r4, #0
 80094bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80094c0:	4628      	mov	r0, r5
 80094c2:	4798      	blx	r3
 80094c4:	2000      	movs	r0, #0
 80094c6:	e7e0      	b.n	800948a <_raise_r+0x12>

080094c8 <raise>:
 80094c8:	4b02      	ldr	r3, [pc, #8]	; (80094d4 <raise+0xc>)
 80094ca:	4601      	mov	r1, r0
 80094cc:	6818      	ldr	r0, [r3, #0]
 80094ce:	f7ff bfd3 	b.w	8009478 <_raise_r>
 80094d2:	bf00      	nop
 80094d4:	20000014 	.word	0x20000014

080094d8 <_kill_r>:
 80094d8:	b538      	push	{r3, r4, r5, lr}
 80094da:	4d07      	ldr	r5, [pc, #28]	; (80094f8 <_kill_r+0x20>)
 80094dc:	2300      	movs	r3, #0
 80094de:	4604      	mov	r4, r0
 80094e0:	4608      	mov	r0, r1
 80094e2:	4611      	mov	r1, r2
 80094e4:	602b      	str	r3, [r5, #0]
 80094e6:	f7f8 fa2b 	bl	8001940 <_kill>
 80094ea:	1c43      	adds	r3, r0, #1
 80094ec:	d102      	bne.n	80094f4 <_kill_r+0x1c>
 80094ee:	682b      	ldr	r3, [r5, #0]
 80094f0:	b103      	cbz	r3, 80094f4 <_kill_r+0x1c>
 80094f2:	6023      	str	r3, [r4, #0]
 80094f4:	bd38      	pop	{r3, r4, r5, pc}
 80094f6:	bf00      	nop
 80094f8:	20000480 	.word	0x20000480

080094fc <_getpid_r>:
 80094fc:	f7f8 ba18 	b.w	8001930 <_getpid>

08009500 <__sread>:
 8009500:	b510      	push	{r4, lr}
 8009502:	460c      	mov	r4, r1
 8009504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009508:	f000 f894 	bl	8009634 <_read_r>
 800950c:	2800      	cmp	r0, #0
 800950e:	bfab      	itete	ge
 8009510:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009512:	89a3      	ldrhlt	r3, [r4, #12]
 8009514:	181b      	addge	r3, r3, r0
 8009516:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800951a:	bfac      	ite	ge
 800951c:	6563      	strge	r3, [r4, #84]	; 0x54
 800951e:	81a3      	strhlt	r3, [r4, #12]
 8009520:	bd10      	pop	{r4, pc}

08009522 <__swrite>:
 8009522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009526:	461f      	mov	r7, r3
 8009528:	898b      	ldrh	r3, [r1, #12]
 800952a:	05db      	lsls	r3, r3, #23
 800952c:	4605      	mov	r5, r0
 800952e:	460c      	mov	r4, r1
 8009530:	4616      	mov	r6, r2
 8009532:	d505      	bpl.n	8009540 <__swrite+0x1e>
 8009534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009538:	2302      	movs	r3, #2
 800953a:	2200      	movs	r2, #0
 800953c:	f000 f868 	bl	8009610 <_lseek_r>
 8009540:	89a3      	ldrh	r3, [r4, #12]
 8009542:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009546:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800954a:	81a3      	strh	r3, [r4, #12]
 800954c:	4632      	mov	r2, r6
 800954e:	463b      	mov	r3, r7
 8009550:	4628      	mov	r0, r5
 8009552:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009556:	f000 b817 	b.w	8009588 <_write_r>

0800955a <__sseek>:
 800955a:	b510      	push	{r4, lr}
 800955c:	460c      	mov	r4, r1
 800955e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009562:	f000 f855 	bl	8009610 <_lseek_r>
 8009566:	1c43      	adds	r3, r0, #1
 8009568:	89a3      	ldrh	r3, [r4, #12]
 800956a:	bf15      	itete	ne
 800956c:	6560      	strne	r0, [r4, #84]	; 0x54
 800956e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009572:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009576:	81a3      	strheq	r3, [r4, #12]
 8009578:	bf18      	it	ne
 800957a:	81a3      	strhne	r3, [r4, #12]
 800957c:	bd10      	pop	{r4, pc}

0800957e <__sclose>:
 800957e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009582:	f000 b813 	b.w	80095ac <_close_r>
	...

08009588 <_write_r>:
 8009588:	b538      	push	{r3, r4, r5, lr}
 800958a:	4d07      	ldr	r5, [pc, #28]	; (80095a8 <_write_r+0x20>)
 800958c:	4604      	mov	r4, r0
 800958e:	4608      	mov	r0, r1
 8009590:	4611      	mov	r1, r2
 8009592:	2200      	movs	r2, #0
 8009594:	602a      	str	r2, [r5, #0]
 8009596:	461a      	mov	r2, r3
 8009598:	f7f8 fa09 	bl	80019ae <_write>
 800959c:	1c43      	adds	r3, r0, #1
 800959e:	d102      	bne.n	80095a6 <_write_r+0x1e>
 80095a0:	682b      	ldr	r3, [r5, #0]
 80095a2:	b103      	cbz	r3, 80095a6 <_write_r+0x1e>
 80095a4:	6023      	str	r3, [r4, #0]
 80095a6:	bd38      	pop	{r3, r4, r5, pc}
 80095a8:	20000480 	.word	0x20000480

080095ac <_close_r>:
 80095ac:	b538      	push	{r3, r4, r5, lr}
 80095ae:	4d06      	ldr	r5, [pc, #24]	; (80095c8 <_close_r+0x1c>)
 80095b0:	2300      	movs	r3, #0
 80095b2:	4604      	mov	r4, r0
 80095b4:	4608      	mov	r0, r1
 80095b6:	602b      	str	r3, [r5, #0]
 80095b8:	f7f8 fa15 	bl	80019e6 <_close>
 80095bc:	1c43      	adds	r3, r0, #1
 80095be:	d102      	bne.n	80095c6 <_close_r+0x1a>
 80095c0:	682b      	ldr	r3, [r5, #0]
 80095c2:	b103      	cbz	r3, 80095c6 <_close_r+0x1a>
 80095c4:	6023      	str	r3, [r4, #0]
 80095c6:	bd38      	pop	{r3, r4, r5, pc}
 80095c8:	20000480 	.word	0x20000480

080095cc <_fstat_r>:
 80095cc:	b538      	push	{r3, r4, r5, lr}
 80095ce:	4d07      	ldr	r5, [pc, #28]	; (80095ec <_fstat_r+0x20>)
 80095d0:	2300      	movs	r3, #0
 80095d2:	4604      	mov	r4, r0
 80095d4:	4608      	mov	r0, r1
 80095d6:	4611      	mov	r1, r2
 80095d8:	602b      	str	r3, [r5, #0]
 80095da:	f7f8 fa10 	bl	80019fe <_fstat>
 80095de:	1c43      	adds	r3, r0, #1
 80095e0:	d102      	bne.n	80095e8 <_fstat_r+0x1c>
 80095e2:	682b      	ldr	r3, [r5, #0]
 80095e4:	b103      	cbz	r3, 80095e8 <_fstat_r+0x1c>
 80095e6:	6023      	str	r3, [r4, #0]
 80095e8:	bd38      	pop	{r3, r4, r5, pc}
 80095ea:	bf00      	nop
 80095ec:	20000480 	.word	0x20000480

080095f0 <_isatty_r>:
 80095f0:	b538      	push	{r3, r4, r5, lr}
 80095f2:	4d06      	ldr	r5, [pc, #24]	; (800960c <_isatty_r+0x1c>)
 80095f4:	2300      	movs	r3, #0
 80095f6:	4604      	mov	r4, r0
 80095f8:	4608      	mov	r0, r1
 80095fa:	602b      	str	r3, [r5, #0]
 80095fc:	f7f8 fa0f 	bl	8001a1e <_isatty>
 8009600:	1c43      	adds	r3, r0, #1
 8009602:	d102      	bne.n	800960a <_isatty_r+0x1a>
 8009604:	682b      	ldr	r3, [r5, #0]
 8009606:	b103      	cbz	r3, 800960a <_isatty_r+0x1a>
 8009608:	6023      	str	r3, [r4, #0]
 800960a:	bd38      	pop	{r3, r4, r5, pc}
 800960c:	20000480 	.word	0x20000480

08009610 <_lseek_r>:
 8009610:	b538      	push	{r3, r4, r5, lr}
 8009612:	4d07      	ldr	r5, [pc, #28]	; (8009630 <_lseek_r+0x20>)
 8009614:	4604      	mov	r4, r0
 8009616:	4608      	mov	r0, r1
 8009618:	4611      	mov	r1, r2
 800961a:	2200      	movs	r2, #0
 800961c:	602a      	str	r2, [r5, #0]
 800961e:	461a      	mov	r2, r3
 8009620:	f7f8 fa08 	bl	8001a34 <_lseek>
 8009624:	1c43      	adds	r3, r0, #1
 8009626:	d102      	bne.n	800962e <_lseek_r+0x1e>
 8009628:	682b      	ldr	r3, [r5, #0]
 800962a:	b103      	cbz	r3, 800962e <_lseek_r+0x1e>
 800962c:	6023      	str	r3, [r4, #0]
 800962e:	bd38      	pop	{r3, r4, r5, pc}
 8009630:	20000480 	.word	0x20000480

08009634 <_read_r>:
 8009634:	b538      	push	{r3, r4, r5, lr}
 8009636:	4d07      	ldr	r5, [pc, #28]	; (8009654 <_read_r+0x20>)
 8009638:	4604      	mov	r4, r0
 800963a:	4608      	mov	r0, r1
 800963c:	4611      	mov	r1, r2
 800963e:	2200      	movs	r2, #0
 8009640:	602a      	str	r2, [r5, #0]
 8009642:	461a      	mov	r2, r3
 8009644:	f7f8 f996 	bl	8001974 <_read>
 8009648:	1c43      	adds	r3, r0, #1
 800964a:	d102      	bne.n	8009652 <_read_r+0x1e>
 800964c:	682b      	ldr	r3, [r5, #0]
 800964e:	b103      	cbz	r3, 8009652 <_read_r+0x1e>
 8009650:	6023      	str	r3, [r4, #0]
 8009652:	bd38      	pop	{r3, r4, r5, pc}
 8009654:	20000480 	.word	0x20000480

08009658 <_init>:
 8009658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800965a:	bf00      	nop
 800965c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800965e:	bc08      	pop	{r3}
 8009660:	469e      	mov	lr, r3
 8009662:	4770      	bx	lr

08009664 <_fini>:
 8009664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009666:	bf00      	nop
 8009668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800966a:	bc08      	pop	{r3}
 800966c:	469e      	mov	lr, r3
 800966e:	4770      	bx	lr
