{ "signal": [
  { "name": "clk",        "wave": "p........................................................", "period": 1},
  ["Precond",
    { "name": "data",  "wave": "x3x......................................................", "data": ["d"], "type": "std_logic_vector(7 downto 0)", "period": 1},
    { "name": "rd_en",  "wave": "1x.......................................................", "period": 1}
],
  ["Cond_non_overlap",
    { "name": "TX",  "wave": "x.0....3....4....5....6....7....8....9....3....4....1....", "data": ["d(0)", "d(1)", "d(2)", "d(3)", "d(4)", "d(5)", "d(6)", "d(7)", "parity_value"], "type": ["std_logic_vector(7 downto 0)", "std_logic"] , "period": 1}
]
]}