
Light-Array-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cac  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08003d6c  08003d6c  00004d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e0c  08003e0c  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003e0c  08003e0c  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003e0c  08003e0c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e0c  08003e0c  00004e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e10  08003e10  00004e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003e14  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000794  2000000c  08003e20  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007a0  08003e20  000057a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be0f  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ef2  00000000  00000000  00010e43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  00012d38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009d7  00000000  00000000  000139f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013983  00000000  00000000  000143c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e501  00000000  00000000  00027d4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007f06f  00000000  00000000  0003624b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b52ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e14  00000000  00000000  000b5300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000b8114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003d54 	.word	0x08003d54

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003d54 	.word	0x08003d54

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <create_colour>:

volatile uint8_t FLAG_DataSent = 0;


// A function that returns an instance of a Colour struct with defined RGB values
struct Colour create_colour (uint8_t Red, uint8_t Green, uint8_t Blue) {
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b085      	sub	sp, #20
 8000224:	af00      	add	r7, sp, #0
 8000226:	0004      	movs	r4, r0
 8000228:	0008      	movs	r0, r1
 800022a:	0011      	movs	r1, r2
 800022c:	1dfb      	adds	r3, r7, #7
 800022e:	1c22      	adds	r2, r4, #0
 8000230:	701a      	strb	r2, [r3, #0]
 8000232:	1dbb      	adds	r3, r7, #6
 8000234:	1c02      	adds	r2, r0, #0
 8000236:	701a      	strb	r2, [r3, #0]
 8000238:	1d7b      	adds	r3, r7, #5
 800023a:	1c0a      	adds	r2, r1, #0
 800023c:	701a      	strb	r2, [r3, #0]

	struct Colour Current_Colour;

	Current_Colour.Red = Red;
 800023e:	2108      	movs	r1, #8
 8000240:	187b      	adds	r3, r7, r1
 8000242:	1dfa      	adds	r2, r7, #7
 8000244:	7812      	ldrb	r2, [r2, #0]
 8000246:	701a      	strb	r2, [r3, #0]
	Current_Colour.Green = Green;
 8000248:	187b      	adds	r3, r7, r1
 800024a:	1dba      	adds	r2, r7, #6
 800024c:	7812      	ldrb	r2, [r2, #0]
 800024e:	705a      	strb	r2, [r3, #1]
	Current_Colour.Blue = Blue;
 8000250:	187b      	adds	r3, r7, r1
 8000252:	1d7a      	adds	r2, r7, #5
 8000254:	7812      	ldrb	r2, [r2, #0]
 8000256:	709a      	strb	r2, [r3, #2]

	return Current_Colour;
 8000258:	200c      	movs	r0, #12
 800025a:	183b      	adds	r3, r7, r0
 800025c:	187a      	adds	r2, r7, r1
 800025e:	8811      	ldrh	r1, [r2, #0]
 8000260:	8019      	strh	r1, [r3, #0]
 8000262:	7892      	ldrb	r2, [r2, #2]
 8000264:	709a      	strb	r2, [r3, #2]
 8000266:	183a      	adds	r2, r7, r0
 8000268:	2300      	movs	r3, #0
 800026a:	7811      	ldrb	r1, [r2, #0]
 800026c:	20ff      	movs	r0, #255	@ 0xff
 800026e:	4001      	ands	r1, r0
 8000270:	20ff      	movs	r0, #255	@ 0xff
 8000272:	4383      	bics	r3, r0
 8000274:	430b      	orrs	r3, r1
 8000276:	7851      	ldrb	r1, [r2, #1]
 8000278:	20ff      	movs	r0, #255	@ 0xff
 800027a:	4001      	ands	r1, r0
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	4807      	ldr	r0, [pc, #28]	@ (800029c <create_colour+0x7c>)
 8000280:	4003      	ands	r3, r0
 8000282:	430b      	orrs	r3, r1
 8000284:	7892      	ldrb	r2, [r2, #2]
 8000286:	21ff      	movs	r1, #255	@ 0xff
 8000288:	400a      	ands	r2, r1
 800028a:	0412      	lsls	r2, r2, #16
 800028c:	4904      	ldr	r1, [pc, #16]	@ (80002a0 <create_colour+0x80>)
 800028e:	400b      	ands	r3, r1
 8000290:	4313      	orrs	r3, r2
}
 8000292:	0018      	movs	r0, r3
 8000294:	46bd      	mov	sp, r7
 8000296:	b005      	add	sp, #20
 8000298:	bd90      	pop	{r4, r7, pc}
 800029a:	46c0      	nop			@ (mov r8, r8)
 800029c:	ffff00ff 	.word	0xffff00ff
 80002a0:	ff00ffff 	.word	0xff00ffff

080002a4 <clear_frame>:


// Fills the pointed to array with zeroes
void clear_frame(struct Colour *frame) {
 80002a4:	b590      	push	{r4, r7, lr}
 80002a6:	b085      	sub	sp, #20
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
	for (size_t i = 0; i < NUM_LEDS; i++) {
 80002ac:	2300      	movs	r3, #0
 80002ae:	60fb      	str	r3, [r7, #12]
 80002b0:	e016      	b.n	80002e0 <clear_frame+0x3c>
		frame[i] = create_colour(0, 0, 0);
 80002b2:	68fa      	ldr	r2, [r7, #12]
 80002b4:	0013      	movs	r3, r2
 80002b6:	005b      	lsls	r3, r3, #1
 80002b8:	189b      	adds	r3, r3, r2
 80002ba:	687a      	ldr	r2, [r7, #4]
 80002bc:	18d4      	adds	r4, r2, r3
 80002be:	2200      	movs	r2, #0
 80002c0:	2100      	movs	r1, #0
 80002c2:	2000      	movs	r0, #0
 80002c4:	f7ff ffac 	bl	8000220 <create_colour>
 80002c8:	0003      	movs	r3, r0
 80002ca:	1c1a      	adds	r2, r3, #0
 80002cc:	7022      	strb	r2, [r4, #0]
 80002ce:	041a      	lsls	r2, r3, #16
 80002d0:	0e12      	lsrs	r2, r2, #24
 80002d2:	7062      	strb	r2, [r4, #1]
 80002d4:	021b      	lsls	r3, r3, #8
 80002d6:	0e1b      	lsrs	r3, r3, #24
 80002d8:	70a3      	strb	r3, [r4, #2]
	for (size_t i = 0; i < NUM_LEDS; i++) {
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	3301      	adds	r3, #1
 80002de:	60fb      	str	r3, [r7, #12]
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	2b08      	cmp	r3, #8
 80002e4:	d9e5      	bls.n	80002b2 <clear_frame+0xe>
	}
}
 80002e6:	46c0      	nop			@ (mov r8, r8)
 80002e8:	46c0      	nop			@ (mov r8, r8)
 80002ea:	46bd      	mov	sp, r7
 80002ec:	b005      	add	sp, #20
 80002ee:	bd90      	pop	{r4, r7, pc}

080002f0 <set_colour_whole_frame>:


// Arrays are passed to functions as a pointer to that array.
// Functions modify the the original array, not a copy of it you pass in.
// Therefore there's nothing to return
void set_colour_whole_frame(struct Colour *frame, struct Colour desired_colour) {
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b084      	sub	sp, #16
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	003b      	movs	r3, r7
 80002fa:	6019      	str	r1, [r3, #0]

	for (size_t i = 0; i < NUM_LEDS; i++){
 80002fc:	2300      	movs	r3, #0
 80002fe:	60fb      	str	r3, [r7, #12]
 8000300:	e00f      	b.n	8000322 <set_colour_whole_frame+0x32>
		frame[i] = desired_colour;
 8000302:	68fa      	ldr	r2, [r7, #12]
 8000304:	0013      	movs	r3, r2
 8000306:	005b      	lsls	r3, r3, #1
 8000308:	189b      	adds	r3, r3, r2
 800030a:	687a      	ldr	r2, [r7, #4]
 800030c:	18d2      	adds	r2, r2, r3
 800030e:	003b      	movs	r3, r7
 8000310:	0010      	movs	r0, r2
 8000312:	0019      	movs	r1, r3
 8000314:	2303      	movs	r3, #3
 8000316:	001a      	movs	r2, r3
 8000318:	f003 fd12 	bl	8003d40 <memcpy>
	for (size_t i = 0; i < NUM_LEDS; i++){
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	3301      	adds	r3, #1
 8000320:	60fb      	str	r3, [r7, #12]
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	2b08      	cmp	r3, #8
 8000326:	d9ec      	bls.n	8000302 <set_colour_whole_frame+0x12>
	}
}
 8000328:	46c0      	nop			@ (mov r8, r8)
 800032a:	46c0      	nop			@ (mov r8, r8)
 800032c:	46bd      	mov	sp, r7
 800032e:	b004      	add	sp, #16
 8000330:	bd80      	pop	{r7, pc}
	...

08000334 <send_frame>:


void send_frame(struct Colour *frame) {
 8000334:	b580      	push	{r7, lr}
 8000336:	b088      	sub	sp, #32
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]

	static uint16_t pwmData[(24*NUM_LEDS)+600];  // 24  = 24 bits of colour data for each LED
	                                             // 600 = 300 zeros before and after actual data to hold data line low
	                                             //       needed for timing requirements

	uint32_t index = 0;    // Keeps track of our current place writing data to pwmData
 800033c:	2300      	movs	r3, #0
 800033e:	61fb      	str	r3, [r7, #28]

	// Set first 300 elements of pwmData to 0% duty cycles to keep line low for the latch command (reset LEDs)
	for (uint16_t i = 0; i < 300; i++) {
 8000340:	231a      	movs	r3, #26
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	2200      	movs	r2, #0
 8000346:	801a      	strh	r2, [r3, #0]
 8000348:	e00d      	b.n	8000366 <send_frame+0x32>
		pwmData[index] = 0;
 800034a:	4b42      	ldr	r3, [pc, #264]	@ (8000454 <send_frame+0x120>)
 800034c:	69fa      	ldr	r2, [r7, #28]
 800034e:	0052      	lsls	r2, r2, #1
 8000350:	2100      	movs	r1, #0
 8000352:	52d1      	strh	r1, [r2, r3]
		index++;
 8000354:	69fb      	ldr	r3, [r7, #28]
 8000356:	3301      	adds	r3, #1
 8000358:	61fb      	str	r3, [r7, #28]
	for (uint16_t i = 0; i < 300; i++) {
 800035a:	211a      	movs	r1, #26
 800035c:	187b      	adds	r3, r7, r1
 800035e:	881a      	ldrh	r2, [r3, #0]
 8000360:	187b      	adds	r3, r7, r1
 8000362:	3201      	adds	r2, #1
 8000364:	801a      	strh	r2, [r3, #0]
 8000366:	231a      	movs	r3, #26
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	881a      	ldrh	r2, [r3, #0]
 800036c:	2396      	movs	r3, #150	@ 0x96
 800036e:	005b      	lsls	r3, r3, #1
 8000370:	429a      	cmp	r2, r3
 8000372:	d3ea      	bcc.n	800034a <send_frame+0x16>
	}

	uint32_t color;      // color data is 24 bits. Will hold all the RGB bits.

	for (uint32_t LED = 0; LED < NUM_LEDS; LED++) {     // for each LED
 8000374:	2300      	movs	r3, #0
 8000376:	617b      	str	r3, [r7, #20]
 8000378:	e03b      	b.n	80003f2 <send_frame+0xbe>

		// Concatenate color values into a single string
		color = (((uint32_t)frame[LED].Green << 16) |
 800037a:	697a      	ldr	r2, [r7, #20]
 800037c:	0013      	movs	r3, r2
 800037e:	005b      	lsls	r3, r3, #1
 8000380:	189b      	adds	r3, r3, r2
 8000382:	687a      	ldr	r2, [r7, #4]
 8000384:	18d3      	adds	r3, r2, r3
 8000386:	785b      	ldrb	r3, [r3, #1]
 8000388:	0419      	lsls	r1, r3, #16
				 ((uint32_t)frame[LED].Red   << 8 ) |
 800038a:	697a      	ldr	r2, [r7, #20]
 800038c:	0013      	movs	r3, r2
 800038e:	005b      	lsls	r3, r3, #1
 8000390:	189b      	adds	r3, r3, r2
 8000392:	687a      	ldr	r2, [r7, #4]
 8000394:	18d3      	adds	r3, r2, r3
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	021b      	lsls	r3, r3, #8
		color = (((uint32_t)frame[LED].Green << 16) |
 800039a:	4319      	orrs	r1, r3
				 ((uint32_t)frame[LED].Blue));
 800039c:	697a      	ldr	r2, [r7, #20]
 800039e:	0013      	movs	r3, r2
 80003a0:	005b      	lsls	r3, r3, #1
 80003a2:	189b      	adds	r3, r3, r2
 80003a4:	687a      	ldr	r2, [r7, #4]
 80003a6:	18d3      	adds	r3, r2, r3
 80003a8:	789b      	ldrb	r3, [r3, #2]
		color = (((uint32_t)frame[LED].Green << 16) |
 80003aa:	430b      	orrs	r3, r1
 80003ac:	60bb      	str	r3, [r7, #8]

		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
 80003ae:	2317      	movs	r3, #23
 80003b0:	613b      	str	r3, [r7, #16]
 80003b2:	e018      	b.n	80003e6 <send_frame+0xb2>
			if (color & (1 << bit)) {
 80003b4:	2201      	movs	r2, #1
 80003b6:	693b      	ldr	r3, [r7, #16]
 80003b8:	409a      	lsls	r2, r3
 80003ba:	0013      	movs	r3, r2
 80003bc:	001a      	movs	r2, r3
 80003be:	68bb      	ldr	r3, [r7, #8]
 80003c0:	4013      	ands	r3, r2
 80003c2:	d005      	beq.n	80003d0 <send_frame+0x9c>
				pwmData[index] = 30;   // 50% duty cycle
 80003c4:	4b23      	ldr	r3, [pc, #140]	@ (8000454 <send_frame+0x120>)
 80003c6:	69fa      	ldr	r2, [r7, #28]
 80003c8:	0052      	lsls	r2, r2, #1
 80003ca:	211e      	movs	r1, #30
 80003cc:	52d1      	strh	r1, [r2, r3]
 80003ce:	e004      	b.n	80003da <send_frame+0xa6>
			} else {
				pwmData[index] = 15;   // 25% duty cycle
 80003d0:	4b20      	ldr	r3, [pc, #128]	@ (8000454 <send_frame+0x120>)
 80003d2:	69fa      	ldr	r2, [r7, #28]
 80003d4:	0052      	lsls	r2, r2, #1
 80003d6:	210f      	movs	r1, #15
 80003d8:	52d1      	strh	r1, [r2, r3]
			}
			index++;
 80003da:	69fb      	ldr	r3, [r7, #28]
 80003dc:	3301      	adds	r3, #1
 80003de:	61fb      	str	r3, [r7, #28]
		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
 80003e0:	693b      	ldr	r3, [r7, #16]
 80003e2:	3b01      	subs	r3, #1
 80003e4:	613b      	str	r3, [r7, #16]
 80003e6:	693b      	ldr	r3, [r7, #16]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	dae3      	bge.n	80003b4 <send_frame+0x80>
	for (uint32_t LED = 0; LED < NUM_LEDS; LED++) {     // for each LED
 80003ec:	697b      	ldr	r3, [r7, #20]
 80003ee:	3301      	adds	r3, #1
 80003f0:	617b      	str	r3, [r7, #20]
 80003f2:	697b      	ldr	r3, [r7, #20]
 80003f4:	2b08      	cmp	r3, #8
 80003f6:	d9c0      	bls.n	800037a <send_frame+0x46>
		}
	}

	// send a bunch of 0% duty cycles to keep line low for the latch command
	for (uint16_t i = 0; i < 300; i++) {
 80003f8:	230e      	movs	r3, #14
 80003fa:	18fb      	adds	r3, r7, r3
 80003fc:	2200      	movs	r2, #0
 80003fe:	801a      	strh	r2, [r3, #0]
 8000400:	e00d      	b.n	800041e <send_frame+0xea>
		pwmData[index] = 0;
 8000402:	4b14      	ldr	r3, [pc, #80]	@ (8000454 <send_frame+0x120>)
 8000404:	69fa      	ldr	r2, [r7, #28]
 8000406:	0052      	lsls	r2, r2, #1
 8000408:	2100      	movs	r1, #0
 800040a:	52d1      	strh	r1, [r2, r3]
		index++;
 800040c:	69fb      	ldr	r3, [r7, #28]
 800040e:	3301      	adds	r3, #1
 8000410:	61fb      	str	r3, [r7, #28]
	for (uint16_t i = 0; i < 300; i++) {
 8000412:	210e      	movs	r1, #14
 8000414:	187b      	adds	r3, r7, r1
 8000416:	881a      	ldrh	r2, [r3, #0]
 8000418:	187b      	adds	r3, r7, r1
 800041a:	3201      	adds	r2, #1
 800041c:	801a      	strh	r2, [r3, #0]
 800041e:	230e      	movs	r3, #14
 8000420:	18fb      	adds	r3, r7, r3
 8000422:	881a      	ldrh	r2, [r3, #0]
 8000424:	2396      	movs	r3, #150	@ 0x96
 8000426:	005b      	lsls	r3, r3, #1
 8000428:	429a      	cmp	r2, r3
 800042a:	d3ea      	bcc.n	8000402 <send_frame+0xce>
	}

	// Start DMA and wait until it's done
	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*) pwmData, index);
 800042c:	69fb      	ldr	r3, [r7, #28]
 800042e:	b29b      	uxth	r3, r3
 8000430:	4a08      	ldr	r2, [pc, #32]	@ (8000454 <send_frame+0x120>)
 8000432:	4809      	ldr	r0, [pc, #36]	@ (8000458 <send_frame+0x124>)
 8000434:	2100      	movs	r1, #0
 8000436:	f002 fae3 	bl	8002a00 <HAL_TIM_PWM_Start_DMA>
	while (!FLAG_DataSent) {};
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	4b07      	ldr	r3, [pc, #28]	@ (800045c <send_frame+0x128>)
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	b2db      	uxtb	r3, r3
 8000442:	2b00      	cmp	r3, #0
 8000444:	d0fa      	beq.n	800043c <send_frame+0x108>
	FLAG_DataSent = 0;
 8000446:	4b05      	ldr	r3, [pc, #20]	@ (800045c <send_frame+0x128>)
 8000448:	2200      	movs	r2, #0
 800044a:	701a      	strb	r2, [r3, #0]

}
 800044c:	46c0      	nop			@ (mov r8, r8)
 800044e:	46bd      	mov	sp, r7
 8000450:	b008      	add	sp, #32
 8000452:	bd80      	pop	{r7, pc}
 8000454:	2000002c 	.word	0x2000002c
 8000458:	200006f0 	.word	0x200006f0
 800045c:	20000028 	.word	0x20000028

08000460 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
	FLAG_DataSent = 1;
 8000468:	4b03      	ldr	r3, [pc, #12]	@ (8000478 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 800046a:	2201      	movs	r2, #1
 800046c:	701a      	strb	r2, [r3, #0]
}
 800046e:	46c0      	nop			@ (mov r8, r8)
 8000470:	46bd      	mov	sp, r7
 8000472:	b002      	add	sp, #8
 8000474:	bd80      	pop	{r7, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)
 8000478:	20000028 	.word	0x20000028

0800047c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b088      	sub	sp, #32
 8000480:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000482:	f000 fbfb 	bl	8000c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000486:	f000 f86f 	bl	8000568 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800048a:	f000 fa0b 	bl	80008a4 <MX_GPIO_Init>
  MX_DMA_Init();
 800048e:	f000 f9eb 	bl	8000868 <MX_DMA_Init>
  MX_TIM1_Init();
 8000492:	f000 f91f 	bl	80006d4 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000496:	f000 f8b5 	bl	8000604 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


  struct Colour frame[NUM_LEDS];
  clear_frame(frame);
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	0018      	movs	r0, r3
 800049e:	f7ff ff01 	bl	80002a4 <clear_frame>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

		set_colour_whole_frame(frame, Red);
 80004a2:	4b2d      	ldr	r3, [pc, #180]	@ (8000558 <main+0xdc>)
 80004a4:	1d38      	adds	r0, r7, #4
 80004a6:	781a      	ldrb	r2, [r3, #0]
 80004a8:	7859      	ldrb	r1, [r3, #1]
 80004aa:	0209      	lsls	r1, r1, #8
 80004ac:	430a      	orrs	r2, r1
 80004ae:	789b      	ldrb	r3, [r3, #2]
 80004b0:	041b      	lsls	r3, r3, #16
 80004b2:	431a      	orrs	r2, r3
 80004b4:	2300      	movs	r3, #0
 80004b6:	0212      	lsls	r2, r2, #8
 80004b8:	0a12      	lsrs	r2, r2, #8
 80004ba:	0e1b      	lsrs	r3, r3, #24
 80004bc:	061b      	lsls	r3, r3, #24
 80004be:	4313      	orrs	r3, r2
 80004c0:	0019      	movs	r1, r3
 80004c2:	f7ff ff15 	bl	80002f0 <set_colour_whole_frame>
		send_frame(frame);
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	0018      	movs	r0, r3
 80004ca:	f7ff ff33 	bl	8000334 <send_frame>
		HAL_Delay(500);
 80004ce:	23fa      	movs	r3, #250	@ 0xfa
 80004d0:	005b      	lsls	r3, r3, #1
 80004d2:	0018      	movs	r0, r3
 80004d4:	f000 fc50 	bl	8000d78 <HAL_Delay>

		set_colour_whole_frame(frame, Blue);
 80004d8:	4b20      	ldr	r3, [pc, #128]	@ (800055c <main+0xe0>)
 80004da:	1d38      	adds	r0, r7, #4
 80004dc:	781a      	ldrb	r2, [r3, #0]
 80004de:	7859      	ldrb	r1, [r3, #1]
 80004e0:	0209      	lsls	r1, r1, #8
 80004e2:	430a      	orrs	r2, r1
 80004e4:	789b      	ldrb	r3, [r3, #2]
 80004e6:	041b      	lsls	r3, r3, #16
 80004e8:	431a      	orrs	r2, r3
 80004ea:	2300      	movs	r3, #0
 80004ec:	0212      	lsls	r2, r2, #8
 80004ee:	0a12      	lsrs	r2, r2, #8
 80004f0:	0e1b      	lsrs	r3, r3, #24
 80004f2:	061b      	lsls	r3, r3, #24
 80004f4:	4313      	orrs	r3, r2
 80004f6:	0019      	movs	r1, r3
 80004f8:	f7ff fefa 	bl	80002f0 <set_colour_whole_frame>
		send_frame(frame);
 80004fc:	1d3b      	adds	r3, r7, #4
 80004fe:	0018      	movs	r0, r3
 8000500:	f7ff ff18 	bl	8000334 <send_frame>
		HAL_Delay(500);
 8000504:	23fa      	movs	r3, #250	@ 0xfa
 8000506:	005b      	lsls	r3, r3, #1
 8000508:	0018      	movs	r0, r3
 800050a:	f000 fc35 	bl	8000d78 <HAL_Delay>

		if (FLAG_BTN) {
 800050e:	4b14      	ldr	r3, [pc, #80]	@ (8000560 <main+0xe4>)
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	b2db      	uxtb	r3, r3
 8000514:	2b00      	cmp	r3, #0
 8000516:	d0c4      	beq.n	80004a2 <main+0x26>
			set_colour_whole_frame(frame, Green);
 8000518:	4b12      	ldr	r3, [pc, #72]	@ (8000564 <main+0xe8>)
 800051a:	1d38      	adds	r0, r7, #4
 800051c:	781a      	ldrb	r2, [r3, #0]
 800051e:	7859      	ldrb	r1, [r3, #1]
 8000520:	0209      	lsls	r1, r1, #8
 8000522:	430a      	orrs	r2, r1
 8000524:	789b      	ldrb	r3, [r3, #2]
 8000526:	041b      	lsls	r3, r3, #16
 8000528:	431a      	orrs	r2, r3
 800052a:	2300      	movs	r3, #0
 800052c:	0212      	lsls	r2, r2, #8
 800052e:	0a12      	lsrs	r2, r2, #8
 8000530:	0e1b      	lsrs	r3, r3, #24
 8000532:	061b      	lsls	r3, r3, #24
 8000534:	4313      	orrs	r3, r2
 8000536:	0019      	movs	r1, r3
 8000538:	f7ff feda 	bl	80002f0 <set_colour_whole_frame>
			send_frame(frame);
 800053c:	1d3b      	adds	r3, r7, #4
 800053e:	0018      	movs	r0, r3
 8000540:	f7ff fef8 	bl	8000334 <send_frame>
			HAL_Delay(1000);
 8000544:	23fa      	movs	r3, #250	@ 0xfa
 8000546:	009b      	lsls	r3, r3, #2
 8000548:	0018      	movs	r0, r3
 800054a:	f000 fc15 	bl	8000d78 <HAL_Delay>
			FLAG_BTN = 0;
 800054e:	4b04      	ldr	r3, [pc, #16]	@ (8000560 <main+0xe4>)
 8000550:	2200      	movs	r2, #0
 8000552:	701a      	strb	r2, [r3, #0]
		set_colour_whole_frame(frame, Red);
 8000554:	e7a5      	b.n	80004a2 <main+0x26>
 8000556:	46c0      	nop			@ (mov r8, r8)
 8000558:	08003d6c 	.word	0x08003d6c
 800055c:	08003d74 	.word	0x08003d74
 8000560:	20000798 	.word	0x20000798
 8000564:	08003d70 	.word	0x08003d70

08000568 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000568:	b590      	push	{r4, r7, lr}
 800056a:	b08d      	sub	sp, #52	@ 0x34
 800056c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056e:	2414      	movs	r4, #20
 8000570:	193b      	adds	r3, r7, r4
 8000572:	0018      	movs	r0, r3
 8000574:	231c      	movs	r3, #28
 8000576:	001a      	movs	r2, r3
 8000578:	2100      	movs	r1, #0
 800057a:	f003 fbb5 	bl	8003ce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800057e:	003b      	movs	r3, r7
 8000580:	0018      	movs	r0, r3
 8000582:	2314      	movs	r3, #20
 8000584:	001a      	movs	r2, r3
 8000586:	2100      	movs	r1, #0
 8000588:	f003 fbae 	bl	8003ce8 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800058c:	4b1c      	ldr	r3, [pc, #112]	@ (8000600 <SystemClock_Config+0x98>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2207      	movs	r2, #7
 8000592:	4393      	bics	r3, r2
 8000594:	001a      	movs	r2, r3
 8000596:	4b1a      	ldr	r3, [pc, #104]	@ (8000600 <SystemClock_Config+0x98>)
 8000598:	2101      	movs	r1, #1
 800059a:	430a      	orrs	r2, r1
 800059c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800059e:	193b      	adds	r3, r7, r4
 80005a0:	2202      	movs	r2, #2
 80005a2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a4:	193b      	adds	r3, r7, r4
 80005a6:	2280      	movs	r2, #128	@ 0x80
 80005a8:	0052      	lsls	r2, r2, #1
 80005aa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80005ac:	193b      	adds	r3, r7, r4
 80005ae:	2200      	movs	r2, #0
 80005b0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005b2:	193b      	adds	r3, r7, r4
 80005b4:	2240      	movs	r2, #64	@ 0x40
 80005b6:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b8:	193b      	adds	r3, r7, r4
 80005ba:	0018      	movs	r0, r3
 80005bc:	f001 fd56 	bl	800206c <HAL_RCC_OscConfig>
 80005c0:	1e03      	subs	r3, r0, #0
 80005c2:	d001      	beq.n	80005c8 <SystemClock_Config+0x60>
  {
    Error_Handler();
 80005c4:	f000 f9c8 	bl	8000958 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c8:	003b      	movs	r3, r7
 80005ca:	2207      	movs	r2, #7
 80005cc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005ce:	003b      	movs	r3, r7
 80005d0:	2200      	movs	r2, #0
 80005d2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80005d4:	003b      	movs	r3, r7
 80005d6:	2200      	movs	r2, #0
 80005d8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80005da:	003b      	movs	r3, r7
 80005dc:	2200      	movs	r2, #0
 80005de:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80005e0:	003b      	movs	r3, r7
 80005e2:	2200      	movs	r2, #0
 80005e4:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005e6:	003b      	movs	r3, r7
 80005e8:	2101      	movs	r1, #1
 80005ea:	0018      	movs	r0, r3
 80005ec:	f001 ff22 	bl	8002434 <HAL_RCC_ClockConfig>
 80005f0:	1e03      	subs	r3, r0, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80005f4:	f000 f9b0 	bl	8000958 <Error_Handler>
  }
}
 80005f8:	46c0      	nop			@ (mov r8, r8)
 80005fa:	46bd      	mov	sp, r7
 80005fc:	b00d      	add	sp, #52	@ 0x34
 80005fe:	bd90      	pop	{r4, r7, pc}
 8000600:	40022000 	.word	0x40022000

08000604 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800060a:	1d3b      	adds	r3, r7, #4
 800060c:	0018      	movs	r0, r3
 800060e:	230c      	movs	r3, #12
 8000610:	001a      	movs	r2, r3
 8000612:	2100      	movs	r1, #0
 8000614:	f003 fb68 	bl	8003ce8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000618:	4b2b      	ldr	r3, [pc, #172]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800061a:	4a2c      	ldr	r2, [pc, #176]	@ (80006cc <MX_ADC1_Init+0xc8>)
 800061c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800061e:	4b2a      	ldr	r3, [pc, #168]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000620:	2280      	movs	r2, #128	@ 0x80
 8000622:	05d2      	lsls	r2, r2, #23
 8000624:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000626:	4b28      	ldr	r3, [pc, #160]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000628:	2200      	movs	r2, #0
 800062a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800062c:	4b26      	ldr	r3, [pc, #152]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800062e:	2200      	movs	r2, #0
 8000630:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8000632:	4b25      	ldr	r3, [pc, #148]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000634:	2280      	movs	r2, #128	@ 0x80
 8000636:	0612      	lsls	r2, r2, #24
 8000638:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800063a:	4b23      	ldr	r3, [pc, #140]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800063c:	2204      	movs	r2, #4
 800063e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000640:	4b21      	ldr	r3, [pc, #132]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000642:	2200      	movs	r2, #0
 8000644:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000646:	4b20      	ldr	r3, [pc, #128]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000648:	2200      	movs	r2, #0
 800064a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800064c:	4b1e      	ldr	r3, [pc, #120]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800064e:	2200      	movs	r2, #0
 8000650:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000652:	4b1d      	ldr	r3, [pc, #116]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000654:	2201      	movs	r2, #1
 8000656:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000658:	4b1b      	ldr	r3, [pc, #108]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800065a:	2220      	movs	r2, #32
 800065c:	2100      	movs	r1, #0
 800065e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000660:	4b19      	ldr	r3, [pc, #100]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000662:	2200      	movs	r2, #0
 8000664:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000666:	4b18      	ldr	r3, [pc, #96]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000668:	2200      	movs	r2, #0
 800066a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800066c:	4b16      	ldr	r3, [pc, #88]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800066e:	222c      	movs	r2, #44	@ 0x2c
 8000670:	2100      	movs	r1, #0
 8000672:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000674:	4b14      	ldr	r3, [pc, #80]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000676:	2200      	movs	r2, #0
 8000678:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800067a:	4b13      	ldr	r3, [pc, #76]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800067c:	2200      	movs	r2, #0
 800067e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000680:	4b11      	ldr	r3, [pc, #68]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000682:	223c      	movs	r2, #60	@ 0x3c
 8000684:	2100      	movs	r1, #0
 8000686:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000688:	4b0f      	ldr	r3, [pc, #60]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800068a:	2200      	movs	r2, #0
 800068c:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800068e:	4b0e      	ldr	r3, [pc, #56]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000690:	0018      	movs	r0, r3
 8000692:	f000 fc9f 	bl	8000fd4 <HAL_ADC_Init>
 8000696:	1e03      	subs	r3, r0, #0
 8000698:	d001      	beq.n	800069e <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 800069a:	f000 f95d 	bl	8000958 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800069e:	1d3b      	adds	r3, r7, #4
 80006a0:	4a0b      	ldr	r2, [pc, #44]	@ (80006d0 <MX_ADC1_Init+0xcc>)
 80006a2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80006a4:	1d3b      	adds	r3, r7, #4
 80006a6:	2201      	movs	r2, #1
 80006a8:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006aa:	1d3a      	adds	r2, r7, #4
 80006ac:	4b06      	ldr	r3, [pc, #24]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 80006ae:	0011      	movs	r1, r2
 80006b0:	0018      	movs	r0, r3
 80006b2:	f000 fe35 	bl	8001320 <HAL_ADC_ConfigChannel>
 80006b6:	1e03      	subs	r3, r0, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 80006ba:	f000 f94d 	bl	8000958 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006be:	46c0      	nop			@ (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	b004      	add	sp, #16
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	46c0      	nop			@ (mov r8, r8)
 80006c8:	2000068c 	.word	0x2000068c
 80006cc:	40012400 	.word	0x40012400
 80006d0:	30001000 	.word	0x30001000

080006d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b09c      	sub	sp, #112	@ 0x70
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006da:	2360      	movs	r3, #96	@ 0x60
 80006dc:	18fb      	adds	r3, r7, r3
 80006de:	0018      	movs	r0, r3
 80006e0:	2310      	movs	r3, #16
 80006e2:	001a      	movs	r2, r3
 80006e4:	2100      	movs	r1, #0
 80006e6:	f003 faff 	bl	8003ce8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006ea:	2354      	movs	r3, #84	@ 0x54
 80006ec:	18fb      	adds	r3, r7, r3
 80006ee:	0018      	movs	r0, r3
 80006f0:	230c      	movs	r3, #12
 80006f2:	001a      	movs	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	f003 faf7 	bl	8003ce8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006fa:	2338      	movs	r3, #56	@ 0x38
 80006fc:	18fb      	adds	r3, r7, r3
 80006fe:	0018      	movs	r0, r3
 8000700:	231c      	movs	r3, #28
 8000702:	001a      	movs	r2, r3
 8000704:	2100      	movs	r1, #0
 8000706:	f003 faef 	bl	8003ce8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	0018      	movs	r0, r3
 800070e:	2334      	movs	r3, #52	@ 0x34
 8000710:	001a      	movs	r2, r3
 8000712:	2100      	movs	r1, #0
 8000714:	f003 fae8 	bl	8003ce8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000718:	4b51      	ldr	r3, [pc, #324]	@ (8000860 <MX_TIM1_Init+0x18c>)
 800071a:	4a52      	ldr	r2, [pc, #328]	@ (8000864 <MX_TIM1_Init+0x190>)
 800071c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800071e:	4b50      	ldr	r3, [pc, #320]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000720:	2200      	movs	r2, #0
 8000722:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000724:	4b4e      	ldr	r3, [pc, #312]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000726:	2200      	movs	r2, #0
 8000728:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60-1;
 800072a:	4b4d      	ldr	r3, [pc, #308]	@ (8000860 <MX_TIM1_Init+0x18c>)
 800072c:	223b      	movs	r2, #59	@ 0x3b
 800072e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000730:	4b4b      	ldr	r3, [pc, #300]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000732:	2200      	movs	r2, #0
 8000734:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000736:	4b4a      	ldr	r3, [pc, #296]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000738:	2200      	movs	r2, #0
 800073a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800073c:	4b48      	ldr	r3, [pc, #288]	@ (8000860 <MX_TIM1_Init+0x18c>)
 800073e:	2200      	movs	r2, #0
 8000740:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000742:	4b47      	ldr	r3, [pc, #284]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000744:	0018      	movs	r0, r3
 8000746:	f002 f8a3 	bl	8002890 <HAL_TIM_Base_Init>
 800074a:	1e03      	subs	r3, r0, #0
 800074c:	d001      	beq.n	8000752 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800074e:	f000 f903 	bl	8000958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000752:	2160      	movs	r1, #96	@ 0x60
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2280      	movs	r2, #128	@ 0x80
 8000758:	0152      	lsls	r2, r2, #5
 800075a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800075c:	187a      	adds	r2, r7, r1
 800075e:	4b40      	ldr	r3, [pc, #256]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000760:	0011      	movs	r1, r2
 8000762:	0018      	movs	r0, r3
 8000764:	f002 fc3a 	bl	8002fdc <HAL_TIM_ConfigClockSource>
 8000768:	1e03      	subs	r3, r0, #0
 800076a:	d001      	beq.n	8000770 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 800076c:	f000 f8f4 	bl	8000958 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000770:	4b3b      	ldr	r3, [pc, #236]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000772:	0018      	movs	r0, r3
 8000774:	f002 f8e4 	bl	8002940 <HAL_TIM_PWM_Init>
 8000778:	1e03      	subs	r3, r0, #0
 800077a:	d001      	beq.n	8000780 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 800077c:	f000 f8ec 	bl	8000958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000780:	2154      	movs	r1, #84	@ 0x54
 8000782:	187b      	adds	r3, r7, r1
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000788:	187b      	adds	r3, r7, r1
 800078a:	2200      	movs	r2, #0
 800078c:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800078e:	187b      	adds	r3, r7, r1
 8000790:	2200      	movs	r2, #0
 8000792:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000794:	187a      	adds	r2, r7, r1
 8000796:	4b32      	ldr	r3, [pc, #200]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000798:	0011      	movs	r1, r2
 800079a:	0018      	movs	r0, r3
 800079c:	f003 f9a6 	bl	8003aec <HAL_TIMEx_MasterConfigSynchronization>
 80007a0:	1e03      	subs	r3, r0, #0
 80007a2:	d001      	beq.n	80007a8 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80007a4:	f000 f8d8 	bl	8000958 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007a8:	2138      	movs	r1, #56	@ 0x38
 80007aa:	187b      	adds	r3, r7, r1
 80007ac:	2260      	movs	r2, #96	@ 0x60
 80007ae:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80007b0:	187b      	adds	r3, r7, r1
 80007b2:	2200      	movs	r2, #0
 80007b4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007b6:	187b      	adds	r3, r7, r1
 80007b8:	2200      	movs	r2, #0
 80007ba:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	2200      	movs	r2, #0
 80007c0:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007c8:	187b      	adds	r3, r7, r1
 80007ca:	2200      	movs	r2, #0
 80007cc:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2200      	movs	r2, #0
 80007d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007d4:	1879      	adds	r1, r7, r1
 80007d6:	4b22      	ldr	r3, [pc, #136]	@ (8000860 <MX_TIM1_Init+0x18c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	0018      	movs	r0, r3
 80007dc:	f002 fafe 	bl	8002ddc <HAL_TIM_PWM_ConfigChannel>
 80007e0:	1e03      	subs	r3, r0, #0
 80007e2:	d001      	beq.n	80007e8 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 80007e4:	f000 f8b8 	bl	8000958 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	2200      	movs	r2, #0
 80007f2:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2200      	movs	r2, #0
 80007fe:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	2200      	movs	r2, #0
 8000804:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2280      	movs	r2, #128	@ 0x80
 800080a:	0192      	lsls	r2, r2, #6
 800080c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	2200      	movs	r2, #0
 8000812:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000814:	1d3b      	adds	r3, r7, #4
 8000816:	2200      	movs	r2, #0
 8000818:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	2200      	movs	r2, #0
 800081e:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	2280      	movs	r2, #128	@ 0x80
 8000824:	0492      	lsls	r2, r2, #18
 8000826:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	2200      	movs	r2, #0
 800082c:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	2200      	movs	r2, #0
 8000832:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	2200      	movs	r2, #0
 8000838:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800083a:	1d3a      	adds	r2, r7, #4
 800083c:	4b08      	ldr	r3, [pc, #32]	@ (8000860 <MX_TIM1_Init+0x18c>)
 800083e:	0011      	movs	r1, r2
 8000840:	0018      	movs	r0, r3
 8000842:	f003 f9b5 	bl	8003bb0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000846:	1e03      	subs	r3, r0, #0
 8000848:	d001      	beq.n	800084e <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 800084a:	f000 f885 	bl	8000958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800084e:	4b04      	ldr	r3, [pc, #16]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000850:	0018      	movs	r0, r3
 8000852:	f000 f955 	bl	8000b00 <HAL_TIM_MspPostInit>

}
 8000856:	46c0      	nop			@ (mov r8, r8)
 8000858:	46bd      	mov	sp, r7
 800085a:	b01c      	add	sp, #112	@ 0x70
 800085c:	bd80      	pop	{r7, pc}
 800085e:	46c0      	nop			@ (mov r8, r8)
 8000860:	200006f0 	.word	0x200006f0
 8000864:	40012c00 	.word	0x40012c00

08000868 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800086e:	4b0c      	ldr	r3, [pc, #48]	@ (80008a0 <MX_DMA_Init+0x38>)
 8000870:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000872:	4b0b      	ldr	r3, [pc, #44]	@ (80008a0 <MX_DMA_Init+0x38>)
 8000874:	2101      	movs	r1, #1
 8000876:	430a      	orrs	r2, r1
 8000878:	639a      	str	r2, [r3, #56]	@ 0x38
 800087a:	4b09      	ldr	r3, [pc, #36]	@ (80008a0 <MX_DMA_Init+0x38>)
 800087c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800087e:	2201      	movs	r2, #1
 8000880:	4013      	ands	r3, r2
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000886:	2200      	movs	r2, #0
 8000888:	2100      	movs	r1, #0
 800088a:	2009      	movs	r0, #9
 800088c:	f000 ffca 	bl	8001824 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000890:	2009      	movs	r0, #9
 8000892:	f000 ffdc 	bl	800184e <HAL_NVIC_EnableIRQ>

}
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	46bd      	mov	sp, r7
 800089a:	b002      	add	sp, #8
 800089c:	bd80      	pop	{r7, pc}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	40021000 	.word	0x40021000

080008a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a4:	b590      	push	{r4, r7, lr}
 80008a6:	b089      	sub	sp, #36	@ 0x24
 80008a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008aa:	240c      	movs	r4, #12
 80008ac:	193b      	adds	r3, r7, r4
 80008ae:	0018      	movs	r0, r3
 80008b0:	2314      	movs	r3, #20
 80008b2:	001a      	movs	r2, r3
 80008b4:	2100      	movs	r1, #0
 80008b6:	f003 fa17 	bl	8003ce8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ba:	4b19      	ldr	r3, [pc, #100]	@ (8000920 <MX_GPIO_Init+0x7c>)
 80008bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008be:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <MX_GPIO_Init+0x7c>)
 80008c0:	2102      	movs	r1, #2
 80008c2:	430a      	orrs	r2, r1
 80008c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80008c6:	4b16      	ldr	r3, [pc, #88]	@ (8000920 <MX_GPIO_Init+0x7c>)
 80008c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008ca:	2202      	movs	r2, #2
 80008cc:	4013      	ands	r3, r2
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d2:	4b13      	ldr	r3, [pc, #76]	@ (8000920 <MX_GPIO_Init+0x7c>)
 80008d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008d6:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <MX_GPIO_Init+0x7c>)
 80008d8:	2101      	movs	r1, #1
 80008da:	430a      	orrs	r2, r1
 80008dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80008de:	4b10      	ldr	r3, [pc, #64]	@ (8000920 <MX_GPIO_Init+0x7c>)
 80008e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008e2:	2201      	movs	r2, #1
 80008e4:	4013      	ands	r3, r2
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	2280      	movs	r2, #128	@ 0x80
 80008ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008f0:	193b      	adds	r3, r7, r4
 80008f2:	4a0c      	ldr	r2, [pc, #48]	@ (8000924 <MX_GPIO_Init+0x80>)
 80008f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	193b      	adds	r3, r7, r4
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008fc:	193b      	adds	r3, r7, r4
 80008fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000928 <MX_GPIO_Init+0x84>)
 8000900:	0019      	movs	r1, r3
 8000902:	0010      	movs	r0, r2
 8000904:	f001 fa14 	bl	8001d30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000908:	2200      	movs	r2, #0
 800090a:	2100      	movs	r1, #0
 800090c:	2007      	movs	r0, #7
 800090e:	f000 ff89 	bl	8001824 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000912:	2007      	movs	r0, #7
 8000914:	f000 ff9b 	bl	800184e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000918:	46c0      	nop			@ (mov r8, r8)
 800091a:	46bd      	mov	sp, r7
 800091c:	b009      	add	sp, #36	@ 0x24
 800091e:	bd90      	pop	{r4, r7, pc}
 8000920:	40021000 	.word	0x40021000
 8000924:	10110000 	.word	0x10110000
 8000928:	50000400 	.word	0x50000400

0800092c <HAL_GPIO_EXTI_Rising_Callback>:

/* USER CODE BEGIN 4 */


// Code that triggers when the button interrupt happens
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	0002      	movs	r2, r0
 8000934:	1dbb      	adds	r3, r7, #6
 8000936:	801a      	strh	r2, [r3, #0]


	if (GPIO_Pin == GPIO_PIN_7) {
 8000938:	1dbb      	adds	r3, r7, #6
 800093a:	881b      	ldrh	r3, [r3, #0]
 800093c:	2b80      	cmp	r3, #128	@ 0x80
 800093e:	d103      	bne.n	8000948 <HAL_GPIO_EXTI_Rising_Callback+0x1c>
		// Code for what interrupt does goes here
		// Set the flag to change the pattern. This should exit out of the current infinite while loop.
		// Change color pattern, so I guess increment/wrap a (global?) pattern index variable?
		FLAG_BTN = 1;
 8000940:	4b04      	ldr	r3, [pc, #16]	@ (8000954 <HAL_GPIO_EXTI_Rising_Callback+0x28>)
 8000942:	2201      	movs	r2, #1
 8000944:	701a      	strb	r2, [r3, #0]


	} else {
		__NOP();
	}
}
 8000946:	e000      	b.n	800094a <HAL_GPIO_EXTI_Rising_Callback+0x1e>
		__NOP();
 8000948:	46c0      	nop			@ (mov r8, r8)
}
 800094a:	46c0      	nop			@ (mov r8, r8)
 800094c:	46bd      	mov	sp, r7
 800094e:	b002      	add	sp, #8
 8000950:	bd80      	pop	{r7, pc}
 8000952:	46c0      	nop			@ (mov r8, r8)
 8000954:	20000798 	.word	0x20000798

08000958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800095c:	b672      	cpsid	i
}
 800095e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000960:	46c0      	nop			@ (mov r8, r8)
 8000962:	e7fd      	b.n	8000960 <Error_Handler+0x8>

08000964 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800096a:	4b0f      	ldr	r3, [pc, #60]	@ (80009a8 <HAL_MspInit+0x44>)
 800096c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800096e:	4b0e      	ldr	r3, [pc, #56]	@ (80009a8 <HAL_MspInit+0x44>)
 8000970:	2101      	movs	r1, #1
 8000972:	430a      	orrs	r2, r1
 8000974:	641a      	str	r2, [r3, #64]	@ 0x40
 8000976:	4b0c      	ldr	r3, [pc, #48]	@ (80009a8 <HAL_MspInit+0x44>)
 8000978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097a:	2201      	movs	r2, #1
 800097c:	4013      	ands	r3, r2
 800097e:	607b      	str	r3, [r7, #4]
 8000980:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000982:	4b09      	ldr	r3, [pc, #36]	@ (80009a8 <HAL_MspInit+0x44>)
 8000984:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000986:	4b08      	ldr	r3, [pc, #32]	@ (80009a8 <HAL_MspInit+0x44>)
 8000988:	2180      	movs	r1, #128	@ 0x80
 800098a:	0549      	lsls	r1, r1, #21
 800098c:	430a      	orrs	r2, r1
 800098e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000990:	4b05      	ldr	r3, [pc, #20]	@ (80009a8 <HAL_MspInit+0x44>)
 8000992:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000994:	2380      	movs	r3, #128	@ 0x80
 8000996:	055b      	lsls	r3, r3, #21
 8000998:	4013      	ands	r3, r2
 800099a:	603b      	str	r3, [r7, #0]
 800099c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800099e:	46c0      	nop			@ (mov r8, r8)
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b002      	add	sp, #8
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	40021000 	.word	0x40021000

080009ac <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009ac:	b590      	push	{r4, r7, lr}
 80009ae:	b091      	sub	sp, #68	@ 0x44
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b4:	232c      	movs	r3, #44	@ 0x2c
 80009b6:	18fb      	adds	r3, r7, r3
 80009b8:	0018      	movs	r0, r3
 80009ba:	2314      	movs	r3, #20
 80009bc:	001a      	movs	r2, r3
 80009be:	2100      	movs	r1, #0
 80009c0:	f003 f992 	bl	8003ce8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009c4:	2410      	movs	r4, #16
 80009c6:	193b      	adds	r3, r7, r4
 80009c8:	0018      	movs	r0, r3
 80009ca:	231c      	movs	r3, #28
 80009cc:	001a      	movs	r2, r3
 80009ce:	2100      	movs	r1, #0
 80009d0:	f003 f98a 	bl	8003ce8 <memset>
  if(hadc->Instance==ADC1)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a20      	ldr	r2, [pc, #128]	@ (8000a5c <HAL_ADC_MspInit+0xb0>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d139      	bne.n	8000a52 <HAL_ADC_MspInit+0xa6>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80009de:	193b      	adds	r3, r7, r4
 80009e0:	2220      	movs	r2, #32
 80009e2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80009e4:	193b      	adds	r3, r7, r4
 80009e6:	2200      	movs	r2, #0
 80009e8:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009ea:	193b      	adds	r3, r7, r4
 80009ec:	0018      	movs	r0, r3
 80009ee:	f001 fe63 	bl	80026b8 <HAL_RCCEx_PeriphCLKConfig>
 80009f2:	1e03      	subs	r3, r0, #0
 80009f4:	d001      	beq.n	80009fa <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 80009f6:	f7ff ffaf 	bl	8000958 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80009fa:	4b19      	ldr	r3, [pc, #100]	@ (8000a60 <HAL_ADC_MspInit+0xb4>)
 80009fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009fe:	4b18      	ldr	r3, [pc, #96]	@ (8000a60 <HAL_ADC_MspInit+0xb4>)
 8000a00:	2180      	movs	r1, #128	@ 0x80
 8000a02:	0349      	lsls	r1, r1, #13
 8000a04:	430a      	orrs	r2, r1
 8000a06:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a08:	4b15      	ldr	r3, [pc, #84]	@ (8000a60 <HAL_ADC_MspInit+0xb4>)
 8000a0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a0c:	2380      	movs	r3, #128	@ 0x80
 8000a0e:	035b      	lsls	r3, r3, #13
 8000a10:	4013      	ands	r3, r2
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a16:	4b12      	ldr	r3, [pc, #72]	@ (8000a60 <HAL_ADC_MspInit+0xb4>)
 8000a18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a1a:	4b11      	ldr	r3, [pc, #68]	@ (8000a60 <HAL_ADC_MspInit+0xb4>)
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a22:	4b0f      	ldr	r3, [pc, #60]	@ (8000a60 <HAL_ADC_MspInit+0xb4>)
 8000a24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a26:	2201      	movs	r2, #1
 8000a28:	4013      	ands	r3, r2
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA12 [PA10]     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a2e:	212c      	movs	r1, #44	@ 0x2c
 8000a30:	187b      	adds	r3, r7, r1
 8000a32:	2280      	movs	r2, #128	@ 0x80
 8000a34:	0152      	lsls	r2, r2, #5
 8000a36:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a38:	187b      	adds	r3, r7, r1
 8000a3a:	2203      	movs	r2, #3
 8000a3c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	187b      	adds	r3, r7, r1
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a44:	187a      	adds	r2, r7, r1
 8000a46:	23a0      	movs	r3, #160	@ 0xa0
 8000a48:	05db      	lsls	r3, r3, #23
 8000a4a:	0011      	movs	r1, r2
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f001 f96f 	bl	8001d30 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a52:	46c0      	nop			@ (mov r8, r8)
 8000a54:	46bd      	mov	sp, r7
 8000a56:	b011      	add	sp, #68	@ 0x44
 8000a58:	bd90      	pop	{r4, r7, pc}
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	40012400 	.word	0x40012400
 8000a60:	40021000 	.word	0x40021000

08000a64 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a1f      	ldr	r2, [pc, #124]	@ (8000af0 <HAL_TIM_Base_MspInit+0x8c>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d138      	bne.n	8000ae8 <HAL_TIM_Base_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a76:	4b1f      	ldr	r3, [pc, #124]	@ (8000af4 <HAL_TIM_Base_MspInit+0x90>)
 8000a78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a7a:	4b1e      	ldr	r3, [pc, #120]	@ (8000af4 <HAL_TIM_Base_MspInit+0x90>)
 8000a7c:	2180      	movs	r1, #128	@ 0x80
 8000a7e:	0109      	lsls	r1, r1, #4
 8000a80:	430a      	orrs	r2, r1
 8000a82:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a84:	4b1b      	ldr	r3, [pc, #108]	@ (8000af4 <HAL_TIM_Base_MspInit+0x90>)
 8000a86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a88:	2380      	movs	r3, #128	@ 0x80
 8000a8a:	011b      	lsls	r3, r3, #4
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 8000a92:	4b19      	ldr	r3, [pc, #100]	@ (8000af8 <HAL_TIM_Base_MspInit+0x94>)
 8000a94:	4a19      	ldr	r2, [pc, #100]	@ (8000afc <HAL_TIM_Base_MspInit+0x98>)
 8000a96:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 8000a98:	4b17      	ldr	r3, [pc, #92]	@ (8000af8 <HAL_TIM_Base_MspInit+0x94>)
 8000a9a:	2214      	movs	r2, #20
 8000a9c:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a9e:	4b16      	ldr	r3, [pc, #88]	@ (8000af8 <HAL_TIM_Base_MspInit+0x94>)
 8000aa0:	2210      	movs	r2, #16
 8000aa2:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000aa4:	4b14      	ldr	r3, [pc, #80]	@ (8000af8 <HAL_TIM_Base_MspInit+0x94>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000aaa:	4b13      	ldr	r3, [pc, #76]	@ (8000af8 <HAL_TIM_Base_MspInit+0x94>)
 8000aac:	2280      	movs	r2, #128	@ 0x80
 8000aae:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ab0:	4b11      	ldr	r3, [pc, #68]	@ (8000af8 <HAL_TIM_Base_MspInit+0x94>)
 8000ab2:	2280      	movs	r2, #128	@ 0x80
 8000ab4:	0052      	lsls	r2, r2, #1
 8000ab6:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ab8:	4b0f      	ldr	r3, [pc, #60]	@ (8000af8 <HAL_TIM_Base_MspInit+0x94>)
 8000aba:	2280      	movs	r2, #128	@ 0x80
 8000abc:	00d2      	lsls	r2, r2, #3
 8000abe:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8000ac0:	4b0d      	ldr	r3, [pc, #52]	@ (8000af8 <HAL_TIM_Base_MspInit+0x94>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8000af8 <HAL_TIM_Base_MspInit+0x94>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8000acc:	4b0a      	ldr	r3, [pc, #40]	@ (8000af8 <HAL_TIM_Base_MspInit+0x94>)
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f000 feda 	bl	8001888 <HAL_DMA_Init>
 8000ad4:	1e03      	subs	r3, r0, #0
 8000ad6:	d001      	beq.n	8000adc <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8000ad8:	f7ff ff3e 	bl	8000958 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4a06      	ldr	r2, [pc, #24]	@ (8000af8 <HAL_TIM_Base_MspInit+0x94>)
 8000ae0:	625a      	str	r2, [r3, #36]	@ 0x24
 8000ae2:	4b05      	ldr	r3, [pc, #20]	@ (8000af8 <HAL_TIM_Base_MspInit+0x94>)
 8000ae4:	687a      	ldr	r2, [r7, #4]
 8000ae6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000ae8:	46c0      	nop			@ (mov r8, r8)
 8000aea:	46bd      	mov	sp, r7
 8000aec:	b004      	add	sp, #16
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	40012c00 	.word	0x40012c00
 8000af4:	40021000 	.word	0x40021000
 8000af8:	2000073c 	.word	0x2000073c
 8000afc:	40020008 	.word	0x40020008

08000b00 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b089      	sub	sp, #36	@ 0x24
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b08:	240c      	movs	r4, #12
 8000b0a:	193b      	adds	r3, r7, r4
 8000b0c:	0018      	movs	r0, r3
 8000b0e:	2314      	movs	r3, #20
 8000b10:	001a      	movs	r2, r3
 8000b12:	2100      	movs	r1, #0
 8000b14:	f003 f8e8 	bl	8003ce8 <memset>
  if(htim->Instance==TIM1)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a17      	ldr	r2, [pc, #92]	@ (8000b7c <HAL_TIM_MspPostInit+0x7c>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d128      	bne.n	8000b74 <HAL_TIM_MspPostInit+0x74>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b22:	4b17      	ldr	r3, [pc, #92]	@ (8000b80 <HAL_TIM_MspPostInit+0x80>)
 8000b24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b26:	4b16      	ldr	r3, [pc, #88]	@ (8000b80 <HAL_TIM_MspPostInit+0x80>)
 8000b28:	2101      	movs	r1, #1
 8000b2a:	430a      	orrs	r2, r1
 8000b2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b2e:	4b14      	ldr	r3, [pc, #80]	@ (8000b80 <HAL_TIM_MspPostInit+0x80>)
 8000b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b32:	2201      	movs	r2, #1
 8000b34:	4013      	ands	r3, r2
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000b3a:	193b      	adds	r3, r7, r4
 8000b3c:	2280      	movs	r2, #128	@ 0x80
 8000b3e:	0052      	lsls	r2, r2, #1
 8000b40:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b42:	0021      	movs	r1, r4
 8000b44:	187b      	adds	r3, r7, r1
 8000b46:	2202      	movs	r2, #2
 8000b48:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	187b      	adds	r3, r7, r1
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b50:	187b      	adds	r3, r7, r1
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000b56:	187b      	adds	r3, r7, r1
 8000b58:	2202      	movs	r2, #2
 8000b5a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5c:	187a      	adds	r2, r7, r1
 8000b5e:	23a0      	movs	r3, #160	@ 0xa0
 8000b60:	05db      	lsls	r3, r3, #23
 8000b62:	0011      	movs	r1, r2
 8000b64:	0018      	movs	r0, r3
 8000b66:	f001 f8e3 	bl	8001d30 <HAL_GPIO_Init>

    HAL_SYSCFG_SetPinBinding(HAL_BIND_SO8_PIN5_PA8);
 8000b6a:	23c0      	movs	r3, #192	@ 0xc0
 8000b6c:	039b      	lsls	r3, r3, #14
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f000 f926 	bl	8000dc0 <HAL_SYSCFG_SetPinBinding>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000b74:	46c0      	nop			@ (mov r8, r8)
 8000b76:	46bd      	mov	sp, r7
 8000b78:	b009      	add	sp, #36	@ 0x24
 8000b7a:	bd90      	pop	{r4, r7, pc}
 8000b7c:	40012c00 	.word	0x40012c00
 8000b80:	40021000 	.word	0x40021000

08000b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b88:	46c0      	nop			@ (mov r8, r8)
 8000b8a:	e7fd      	b.n	8000b88 <NMI_Handler+0x4>

08000b8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b90:	46c0      	nop			@ (mov r8, r8)
 8000b92:	e7fd      	b.n	8000b90 <HardFault_Handler+0x4>

08000b94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b98:	46c0      	nop			@ (mov r8, r8)
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ba2:	46c0      	nop			@ (mov r8, r8)
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bac:	f000 f8c8 	bl	8000d40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bb0:	46c0      	nop			@ (mov r8, r8)
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000bba:	2080      	movs	r0, #128	@ 0x80
 8000bbc:	f001 fa22 	bl	8002004 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000bc0:	46c0      	nop			@ (mov r8, r8)
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
	...

08000bc8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8000bcc:	4b03      	ldr	r3, [pc, #12]	@ (8000bdc <DMA1_Channel1_IRQHandler+0x14>)
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f000 ff6c 	bl	8001aac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000bd4:	46c0      	nop			@ (mov r8, r8)
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	46c0      	nop			@ (mov r8, r8)
 8000bdc:	2000073c 	.word	0x2000073c

08000be0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000be4:	4b03      	ldr	r3, [pc, #12]	@ (8000bf4 <SystemInit+0x14>)
 8000be6:	2280      	movs	r2, #128	@ 0x80
 8000be8:	0512      	lsls	r2, r2, #20
 8000bea:	609a      	str	r2, [r3, #8]
#endif
}
 8000bec:	46c0      	nop			@ (mov r8, r8)
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			@ (mov r8, r8)
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bf8:	480d      	ldr	r0, [pc, #52]	@ (8000c30 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bfa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bfc:	f7ff fff0 	bl	8000be0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000c00:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000c02:	e003      	b.n	8000c0c <LoopCopyDataInit>

08000c04 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000c04:	4b0b      	ldr	r3, [pc, #44]	@ (8000c34 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000c06:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000c08:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000c0a:	3104      	adds	r1, #4

08000c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000c0c:	480a      	ldr	r0, [pc, #40]	@ (8000c38 <LoopForever+0xa>)
  ldr r3, =_edata
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c3c <LoopForever+0xe>)
  adds r2, r0, r1
 8000c10:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000c12:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000c14:	d3f6      	bcc.n	8000c04 <CopyDataInit>
  ldr r2, =_sbss
 8000c16:	4a0a      	ldr	r2, [pc, #40]	@ (8000c40 <LoopForever+0x12>)
  b LoopFillZerobss
 8000c18:	e002      	b.n	8000c20 <LoopFillZerobss>

08000c1a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000c1a:	2300      	movs	r3, #0
  str  r3, [r2]
 8000c1c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c1e:	3204      	adds	r2, #4

08000c20 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000c20:	4b08      	ldr	r3, [pc, #32]	@ (8000c44 <LoopForever+0x16>)
  cmp r2, r3
 8000c22:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000c24:	d3f9      	bcc.n	8000c1a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000c26:	f003 f867 	bl	8003cf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c2a:	f7ff fc27 	bl	800047c <main>

08000c2e <LoopForever>:

LoopForever:
    b LoopForever
 8000c2e:	e7fe      	b.n	8000c2e <LoopForever>
  ldr   r0, =_estack
 8000c30:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8000c34:	08003e14 	.word	0x08003e14
  ldr r0, =_sdata
 8000c38:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000c3c:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000c40:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000c44:	200007a0 	.word	0x200007a0

08000c48 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c48:	e7fe      	b.n	8000c48 <ADC1_IRQHandler>
	...

08000c4c <LL_SYSCFG_ConfigPinMux>:
  * @rmtoll SYSCFG_CFGR3 CLL   LL_SYSCFG_ConfigPinMux\n
  * @param  mux_cfg This parameter can be a value of @ref SYSTEM_LL_PINMUX_CFG
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_ConfigPinMux(uint32_t mux_cfg)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(SYSCFG->CFGR3, (mux_cfg >> 16U), (mux_cfg & 0x0000FFFFU));
 8000c54:	4b08      	ldr	r3, [pc, #32]	@ (8000c78 <LL_SYSCFG_ConfigPinMux+0x2c>)
 8000c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c58:	687a      	ldr	r2, [r7, #4]
 8000c5a:	0c12      	lsrs	r2, r2, #16
 8000c5c:	43d2      	mvns	r2, r2
 8000c5e:	401a      	ands	r2, r3
 8000c60:	0011      	movs	r1, r2
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	041b      	lsls	r3, r3, #16
 8000c66:	0c1a      	lsrs	r2, r3, #16
 8000c68:	4b03      	ldr	r3, [pc, #12]	@ (8000c78 <LL_SYSCFG_ConfigPinMux+0x2c>)
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000c6e:	46c0      	nop			@ (mov r8, r8)
 8000c70:	46bd      	mov	sp, r7
 8000c72:	b002      	add	sp, #8
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	46c0      	nop			@ (mov r8, r8)
 8000c78:	40010000 	.word	0x40010000

08000c7c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c82:	1dfb      	adds	r3, r7, #7
 8000c84:	2200      	movs	r2, #0
 8000c86:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c88:	2003      	movs	r0, #3
 8000c8a:	f000 f80f 	bl	8000cac <HAL_InitTick>
 8000c8e:	1e03      	subs	r3, r0, #0
 8000c90:	d003      	beq.n	8000c9a <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000c92:	1dfb      	adds	r3, r7, #7
 8000c94:	2201      	movs	r2, #1
 8000c96:	701a      	strb	r2, [r3, #0]
 8000c98:	e001      	b.n	8000c9e <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c9a:	f7ff fe63 	bl	8000964 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c9e:	1dfb      	adds	r3, r7, #7
 8000ca0:	781b      	ldrb	r3, [r3, #0]
}
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	b002      	add	sp, #8
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cac:	b590      	push	{r4, r7, lr}
 8000cae:	b085      	sub	sp, #20
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cb4:	230f      	movs	r3, #15
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	2200      	movs	r2, #0
 8000cba:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000cbc:	4b1d      	ldr	r3, [pc, #116]	@ (8000d34 <HAL_InitTick+0x88>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d02b      	beq.n	8000d1c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000cc4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d38 <HAL_InitTick+0x8c>)
 8000cc6:	681c      	ldr	r4, [r3, #0]
 8000cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d34 <HAL_InitTick+0x88>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	0019      	movs	r1, r3
 8000cce:	23fa      	movs	r3, #250	@ 0xfa
 8000cd0:	0098      	lsls	r0, r3, #2
 8000cd2:	f7ff fa19 	bl	8000108 <__udivsi3>
 8000cd6:	0003      	movs	r3, r0
 8000cd8:	0019      	movs	r1, r3
 8000cda:	0020      	movs	r0, r4
 8000cdc:	f7ff fa14 	bl	8000108 <__udivsi3>
 8000ce0:	0003      	movs	r3, r0
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	f000 fdc3 	bl	800186e <HAL_SYSTICK_Config>
 8000ce8:	1e03      	subs	r3, r0, #0
 8000cea:	d112      	bne.n	8000d12 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2b03      	cmp	r3, #3
 8000cf0:	d80a      	bhi.n	8000d08 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cf2:	6879      	ldr	r1, [r7, #4]
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	425b      	negs	r3, r3
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f000 fd92 	bl	8001824 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d00:	4b0e      	ldr	r3, [pc, #56]	@ (8000d3c <HAL_InitTick+0x90>)
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	e00d      	b.n	8000d24 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000d08:	230f      	movs	r3, #15
 8000d0a:	18fb      	adds	r3, r7, r3
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	701a      	strb	r2, [r3, #0]
 8000d10:	e008      	b.n	8000d24 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d12:	230f      	movs	r3, #15
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	2201      	movs	r2, #1
 8000d18:	701a      	strb	r2, [r3, #0]
 8000d1a:	e003      	b.n	8000d24 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d1c:	230f      	movs	r3, #15
 8000d1e:	18fb      	adds	r3, r7, r3
 8000d20:	2201      	movs	r2, #1
 8000d22:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000d24:	230f      	movs	r3, #15
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	781b      	ldrb	r3, [r3, #0]
}
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	b005      	add	sp, #20
 8000d30:	bd90      	pop	{r4, r7, pc}
 8000d32:	46c0      	nop			@ (mov r8, r8)
 8000d34:	20000008 	.word	0x20000008
 8000d38:	20000000 	.word	0x20000000
 8000d3c:	20000004 	.word	0x20000004

08000d40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d44:	4b05      	ldr	r3, [pc, #20]	@ (8000d5c <HAL_IncTick+0x1c>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	001a      	movs	r2, r3
 8000d4a:	4b05      	ldr	r3, [pc, #20]	@ (8000d60 <HAL_IncTick+0x20>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	18d2      	adds	r2, r2, r3
 8000d50:	4b03      	ldr	r3, [pc, #12]	@ (8000d60 <HAL_IncTick+0x20>)
 8000d52:	601a      	str	r2, [r3, #0]
}
 8000d54:	46c0      	nop			@ (mov r8, r8)
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	46c0      	nop			@ (mov r8, r8)
 8000d5c:	20000008 	.word	0x20000008
 8000d60:	2000079c 	.word	0x2000079c

08000d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  return uwTick;
 8000d68:	4b02      	ldr	r3, [pc, #8]	@ (8000d74 <HAL_GetTick+0x10>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
}
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	46c0      	nop			@ (mov r8, r8)
 8000d74:	2000079c 	.word	0x2000079c

08000d78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d80:	f7ff fff0 	bl	8000d64 <HAL_GetTick>
 8000d84:	0003      	movs	r3, r0
 8000d86:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	d005      	beq.n	8000d9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d92:	4b0a      	ldr	r3, [pc, #40]	@ (8000dbc <HAL_Delay+0x44>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	001a      	movs	r2, r3
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	189b      	adds	r3, r3, r2
 8000d9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d9e:	46c0      	nop			@ (mov r8, r8)
 8000da0:	f7ff ffe0 	bl	8000d64 <HAL_GetTick>
 8000da4:	0002      	movs	r2, r0
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	68fa      	ldr	r2, [r7, #12]
 8000dac:	429a      	cmp	r2, r3
 8000dae:	d8f7      	bhi.n	8000da0 <HAL_Delay+0x28>
  {
  }
}
 8000db0:	46c0      	nop			@ (mov r8, r8)
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	46bd      	mov	sp, r7
 8000db6:	b004      	add	sp, #16
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	46c0      	nop			@ (mov r8, r8)
 8000dbc:	20000008 	.word	0x20000008

08000dc0 <HAL_SYSCFG_SetPinBinding>:
  *         for each die package
  *         This parameter can be a value of @ref HAL_BIND_CFG
  * @retval None
  */
void HAL_SYSCFG_SetPinBinding(uint32_t pin_binding)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_SYSCFG_PINBINDING(pin_binding));
  LL_SYSCFG_ConfigPinMux(pin_binding);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	0018      	movs	r0, r3
 8000dcc:	f7ff ff3e 	bl	8000c4c <LL_SYSCFG_ConfigPinMux>
}
 8000dd0:	46c0      	nop			@ (mov r8, r8)
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	b002      	add	sp, #8
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a05      	ldr	r2, [pc, #20]	@ (8000dfc <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000de8:	401a      	ands	r2, r3
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	431a      	orrs	r2, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	601a      	str	r2, [r3, #0]
}
 8000df2:	46c0      	nop			@ (mov r8, r8)
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b002      	add	sp, #8
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	46c0      	nop			@ (mov r8, r8)
 8000dfc:	ff3fffff 	.word	0xff3fffff

08000e00 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	23c0      	movs	r3, #192	@ 0xc0
 8000e0e:	041b      	lsls	r3, r3, #16
 8000e10:	4013      	ands	r3, r2
}
 8000e12:	0018      	movs	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	b002      	add	sp, #8
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b084      	sub	sp, #16
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	60f8      	str	r0, [r7, #12]
 8000e22:	60b9      	str	r1, [r7, #8]
 8000e24:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	68ba      	ldr	r2, [r7, #8]
 8000e2c:	2104      	movs	r1, #4
 8000e2e:	400a      	ands	r2, r1
 8000e30:	2107      	movs	r1, #7
 8000e32:	4091      	lsls	r1, r2
 8000e34:	000a      	movs	r2, r1
 8000e36:	43d2      	mvns	r2, r2
 8000e38:	401a      	ands	r2, r3
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	2104      	movs	r1, #4
 8000e3e:	400b      	ands	r3, r1
 8000e40:	6879      	ldr	r1, [r7, #4]
 8000e42:	4099      	lsls	r1, r3
 8000e44:	000b      	movs	r3, r1
 8000e46:	431a      	orrs	r2, r3
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000e4c:	46c0      	nop			@ (mov r8, r8)
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b004      	add	sp, #16
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	695b      	ldr	r3, [r3, #20]
 8000e62:	683a      	ldr	r2, [r7, #0]
 8000e64:	2104      	movs	r1, #4
 8000e66:	400a      	ands	r2, r1
 8000e68:	2107      	movs	r1, #7
 8000e6a:	4091      	lsls	r1, r2
 8000e6c:	000a      	movs	r2, r1
 8000e6e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	2104      	movs	r1, #4
 8000e74:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000e76:	40da      	lsrs	r2, r3
 8000e78:	0013      	movs	r3, r2
}
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	b002      	add	sp, #8
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b084      	sub	sp, #16
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	60f8      	str	r0, [r7, #12]
 8000e8a:	60b9      	str	r1, [r7, #8]
 8000e8c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e92:	68ba      	ldr	r2, [r7, #8]
 8000e94:	211f      	movs	r1, #31
 8000e96:	400a      	ands	r2, r1
 8000e98:	210f      	movs	r1, #15
 8000e9a:	4091      	lsls	r1, r2
 8000e9c:	000a      	movs	r2, r1
 8000e9e:	43d2      	mvns	r2, r2
 8000ea0:	401a      	ands	r2, r3
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	0e9b      	lsrs	r3, r3, #26
 8000ea6:	210f      	movs	r1, #15
 8000ea8:	4019      	ands	r1, r3
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	201f      	movs	r0, #31
 8000eae:	4003      	ands	r3, r0
 8000eb0:	4099      	lsls	r1, r3
 8000eb2:	000b      	movs	r3, r1
 8000eb4:	431a      	orrs	r2, r3
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000eba:	46c0      	nop			@ (mov r8, r8)
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	b004      	add	sp, #16
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b082      	sub	sp, #8
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
 8000eca:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	025b      	lsls	r3, r3, #9
 8000ed4:	0a5b      	lsrs	r3, r3, #9
 8000ed6:	431a      	orrs	r2, r3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000edc:	46c0      	nop			@ (mov r8, r8)
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	b002      	add	sp, #8
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ef2:	683a      	ldr	r2, [r7, #0]
 8000ef4:	0252      	lsls	r2, r2, #9
 8000ef6:	0a52      	lsrs	r2, r2, #9
 8000ef8:	43d2      	mvns	r2, r2
 8000efa:	401a      	ands	r2, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000f00:	46c0      	nop			@ (mov r8, r8)
 8000f02:	46bd      	mov	sp, r7
 8000f04:	b002      	add	sp, #8
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	695b      	ldr	r3, [r3, #20]
 8000f18:	68ba      	ldr	r2, [r7, #8]
 8000f1a:	0212      	lsls	r2, r2, #8
 8000f1c:	43d2      	mvns	r2, r2
 8000f1e:	401a      	ands	r2, r3
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	021b      	lsls	r3, r3, #8
 8000f24:	6879      	ldr	r1, [r7, #4]
 8000f26:	400b      	ands	r3, r1
 8000f28:	4904      	ldr	r1, [pc, #16]	@ (8000f3c <LL_ADC_SetChannelSamplingTime+0x34>)
 8000f2a:	400b      	ands	r3, r1
 8000f2c:	431a      	orrs	r2, r3
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000f32:	46c0      	nop			@ (mov r8, r8)
 8000f34:	46bd      	mov	sp, r7
 8000f36:	b004      	add	sp, #16
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	7fffff00 	.word	0x7fffff00

08000f40 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	4a05      	ldr	r2, [pc, #20]	@ (8000f64 <LL_ADC_EnableInternalRegulator+0x24>)
 8000f4e:	4013      	ands	r3, r2
 8000f50:	2280      	movs	r2, #128	@ 0x80
 8000f52:	0552      	lsls	r2, r2, #21
 8000f54:	431a      	orrs	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000f5a:	46c0      	nop			@ (mov r8, r8)
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	b002      	add	sp, #8
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	46c0      	nop			@ (mov r8, r8)
 8000f64:	6fffffe8 	.word	0x6fffffe8

08000f68 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	689a      	ldr	r2, [r3, #8]
 8000f74:	2380      	movs	r3, #128	@ 0x80
 8000f76:	055b      	lsls	r3, r3, #21
 8000f78:	401a      	ands	r2, r3
 8000f7a:	2380      	movs	r3, #128	@ 0x80
 8000f7c:	055b      	lsls	r3, r3, #21
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d101      	bne.n	8000f86 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000f82:	2301      	movs	r3, #1
 8000f84:	e000      	b.n	8000f88 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	0018      	movs	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b002      	add	sp, #8
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d101      	bne.n	8000fa8 <LL_ADC_IsEnabled+0x18>
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	e000      	b.n	8000faa <LL_ADC_IsEnabled+0x1a>
 8000fa8:	2300      	movs	r3, #0
}
 8000faa:	0018      	movs	r0, r3
 8000fac:	46bd      	mov	sp, r7
 8000fae:	b002      	add	sp, #8
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b082      	sub	sp, #8
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	2204      	movs	r2, #4
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	2b04      	cmp	r3, #4
 8000fc4:	d101      	bne.n	8000fca <LL_ADC_REG_IsConversionOngoing+0x18>
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e000      	b.n	8000fcc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000fca:	2300      	movs	r3, #0
}
 8000fcc:	0018      	movs	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	b002      	add	sp, #8
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b088      	sub	sp, #32
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fdc:	231f      	movs	r3, #31
 8000fde:	18fb      	adds	r3, r7, r3
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d101      	bne.n	8000ffa <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e17e      	b.n	80012f8 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d10a      	bne.n	8001018 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	0018      	movs	r0, r3
 8001006:	f7ff fcd1 	bl	80009ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2200      	movs	r2, #0
 800100e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2254      	movs	r2, #84	@ 0x54
 8001014:	2100      	movs	r1, #0
 8001016:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	0018      	movs	r0, r3
 800101e:	f7ff ffa3 	bl	8000f68 <LL_ADC_IsInternalRegulatorEnabled>
 8001022:	1e03      	subs	r3, r0, #0
 8001024:	d114      	bne.n	8001050 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	0018      	movs	r0, r3
 800102c:	f7ff ff88 	bl	8000f40 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001030:	4bb3      	ldr	r3, [pc, #716]	@ (8001300 <HAL_ADC_Init+0x32c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	49b3      	ldr	r1, [pc, #716]	@ (8001304 <HAL_ADC_Init+0x330>)
 8001036:	0018      	movs	r0, r3
 8001038:	f7ff f866 	bl	8000108 <__udivsi3>
 800103c:	0003      	movs	r3, r0
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001042:	e002      	b.n	800104a <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	3b01      	subs	r3, #1
 8001048:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d1f9      	bne.n	8001044 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	0018      	movs	r0, r3
 8001056:	f7ff ff87 	bl	8000f68 <LL_ADC_IsInternalRegulatorEnabled>
 800105a:	1e03      	subs	r3, r0, #0
 800105c:	d10f      	bne.n	800107e <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001062:	2210      	movs	r2, #16
 8001064:	431a      	orrs	r2, r3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800106e:	2201      	movs	r2, #1
 8001070:	431a      	orrs	r2, r3
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001076:	231f      	movs	r3, #31
 8001078:	18fb      	adds	r3, r7, r3
 800107a:	2201      	movs	r2, #1
 800107c:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	0018      	movs	r0, r3
 8001084:	f7ff ff95 	bl	8000fb2 <LL_ADC_REG_IsConversionOngoing>
 8001088:	0003      	movs	r3, r0
 800108a:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001090:	2210      	movs	r2, #16
 8001092:	4013      	ands	r3, r2
 8001094:	d000      	beq.n	8001098 <HAL_ADC_Init+0xc4>
 8001096:	e122      	b.n	80012de <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d000      	beq.n	80010a0 <HAL_ADC_Init+0xcc>
 800109e:	e11e      	b.n	80012de <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a4:	4a98      	ldr	r2, [pc, #608]	@ (8001308 <HAL_ADC_Init+0x334>)
 80010a6:	4013      	ands	r3, r2
 80010a8:	2202      	movs	r2, #2
 80010aa:	431a      	orrs	r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	0018      	movs	r0, r3
 80010b6:	f7ff ff6b 	bl	8000f90 <LL_ADC_IsEnabled>
 80010ba:	1e03      	subs	r3, r0, #0
 80010bc:	d000      	beq.n	80010c0 <HAL_ADC_Init+0xec>
 80010be:	e0ad      	b.n	800121c <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	7e1b      	ldrb	r3, [r3, #24]
 80010c8:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80010ca:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	7e5b      	ldrb	r3, [r3, #25]
 80010d0:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80010d2:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	7e9b      	ldrb	r3, [r3, #26]
 80010d8:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80010da:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d002      	beq.n	80010ea <HAL_ADC_Init+0x116>
 80010e4:	2380      	movs	r3, #128	@ 0x80
 80010e6:	015b      	lsls	r3, r3, #5
 80010e8:	e000      	b.n	80010ec <HAL_ADC_Init+0x118>
 80010ea:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80010ec:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80010f2:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	691b      	ldr	r3, [r3, #16]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	da04      	bge.n	8001106 <HAL_ADC_Init+0x132>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	691b      	ldr	r3, [r3, #16]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	085b      	lsrs	r3, r3, #1
 8001104:	e001      	b.n	800110a <HAL_ADC_Init+0x136>
 8001106:	2380      	movs	r3, #128	@ 0x80
 8001108:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 800110a:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	212c      	movs	r1, #44	@ 0x2c
 8001110:	5c5b      	ldrb	r3, [r3, r1]
 8001112:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001114:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	4313      	orrs	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2220      	movs	r2, #32
 8001120:	5c9b      	ldrb	r3, [r3, r2]
 8001122:	2b01      	cmp	r3, #1
 8001124:	d115      	bne.n	8001152 <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	7e9b      	ldrb	r3, [r3, #26]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d105      	bne.n	800113a <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	2280      	movs	r2, #128	@ 0x80
 8001132:	0252      	lsls	r2, r2, #9
 8001134:	4313      	orrs	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
 8001138:	e00b      	b.n	8001152 <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800113e:	2220      	movs	r2, #32
 8001140:	431a      	orrs	r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800114a:	2201      	movs	r2, #1
 800114c:	431a      	orrs	r2, r3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001156:	2b00      	cmp	r3, #0
 8001158:	d00a      	beq.n	8001170 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800115e:	23e0      	movs	r3, #224	@ 0xe0
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001168:	4313      	orrs	r3, r2
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	4313      	orrs	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	68db      	ldr	r3, [r3, #12]
 8001176:	4a65      	ldr	r2, [pc, #404]	@ (800130c <HAL_ADC_Init+0x338>)
 8001178:	4013      	ands	r3, r2
 800117a:	0019      	movs	r1, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	430a      	orrs	r2, r1
 8001184:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	0f9b      	lsrs	r3, r3, #30
 800118c:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001192:	4313      	orrs	r3, r2
 8001194:	697a      	ldr	r2, [r7, #20]
 8001196:	4313      	orrs	r3, r2
 8001198:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	223c      	movs	r2, #60	@ 0x3c
 800119e:	5c9b      	ldrb	r3, [r3, r2]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d111      	bne.n	80011c8 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	0f9b      	lsrs	r3, r3, #30
 80011aa:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80011b0:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 80011b6:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80011bc:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	2201      	movs	r2, #1
 80011c4:	4313      	orrs	r3, r2
 80011c6:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	691b      	ldr	r3, [r3, #16]
 80011ce:	4a50      	ldr	r2, [pc, #320]	@ (8001310 <HAL_ADC_Init+0x33c>)
 80011d0:	4013      	ands	r3, r2
 80011d2:	0019      	movs	r1, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	697a      	ldr	r2, [r7, #20]
 80011da:	430a      	orrs	r2, r1
 80011dc:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	685a      	ldr	r2, [r3, #4]
 80011e2:	23c0      	movs	r3, #192	@ 0xc0
 80011e4:	061b      	lsls	r3, r3, #24
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d018      	beq.n	800121c <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80011ee:	2380      	movs	r3, #128	@ 0x80
 80011f0:	05db      	lsls	r3, r3, #23
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d012      	beq.n	800121c <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80011fa:	2380      	movs	r3, #128	@ 0x80
 80011fc:	061b      	lsls	r3, r3, #24
 80011fe:	429a      	cmp	r2, r3
 8001200:	d00c      	beq.n	800121c <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001202:	4b44      	ldr	r3, [pc, #272]	@ (8001314 <HAL_ADC_Init+0x340>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a44      	ldr	r2, [pc, #272]	@ (8001318 <HAL_ADC_Init+0x344>)
 8001208:	4013      	ands	r3, r2
 800120a:	0019      	movs	r1, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	685a      	ldr	r2, [r3, #4]
 8001210:	23f0      	movs	r3, #240	@ 0xf0
 8001212:	039b      	lsls	r3, r3, #14
 8001214:	401a      	ands	r2, r3
 8001216:	4b3f      	ldr	r3, [pc, #252]	@ (8001314 <HAL_ADC_Init+0x340>)
 8001218:	430a      	orrs	r2, r1
 800121a:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6818      	ldr	r0, [r3, #0]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001224:	001a      	movs	r2, r3
 8001226:	2100      	movs	r1, #0
 8001228:	f7ff fdf7 	bl	8000e1a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6818      	ldr	r0, [r3, #0]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001234:	4939      	ldr	r1, [pc, #228]	@ (800131c <HAL_ADC_Init+0x348>)
 8001236:	001a      	movs	r2, r3
 8001238:	f7ff fdef 	bl	8000e1a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	691b      	ldr	r3, [r3, #16]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d109      	bne.n	8001258 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2110      	movs	r1, #16
 8001250:	4249      	negs	r1, r1
 8001252:	430a      	orrs	r2, r1
 8001254:	629a      	str	r2, [r3, #40]	@ 0x28
 8001256:	e018      	b.n	800128a <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	691a      	ldr	r2, [r3, #16]
 800125c:	2380      	movs	r3, #128	@ 0x80
 800125e:	039b      	lsls	r3, r3, #14
 8001260:	429a      	cmp	r2, r3
 8001262:	d112      	bne.n	800128a <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	69db      	ldr	r3, [r3, #28]
 800126e:	3b01      	subs	r3, #1
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	221c      	movs	r2, #28
 8001274:	4013      	ands	r3, r2
 8001276:	2210      	movs	r2, #16
 8001278:	4252      	negs	r2, r2
 800127a:	409a      	lsls	r2, r3
 800127c:	0011      	movs	r1, r2
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	430a      	orrs	r2, r1
 8001288:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2100      	movs	r1, #0
 8001290:	0018      	movs	r0, r3
 8001292:	f7ff fddf 	bl	8000e54 <LL_ADC_GetSamplingTimeCommonChannels>
 8001296:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800129c:	429a      	cmp	r2, r3
 800129e:	d10b      	bne.n	80012b8 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2200      	movs	r2, #0
 80012a4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012aa:	2203      	movs	r2, #3
 80012ac:	4393      	bics	r3, r2
 80012ae:	2201      	movs	r2, #1
 80012b0:	431a      	orrs	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80012b6:	e01c      	b.n	80012f2 <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012bc:	2212      	movs	r2, #18
 80012be:	4393      	bics	r3, r2
 80012c0:	2210      	movs	r2, #16
 80012c2:	431a      	orrs	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012cc:	2201      	movs	r2, #1
 80012ce:	431a      	orrs	r2, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80012d4:	231f      	movs	r3, #31
 80012d6:	18fb      	adds	r3, r7, r3
 80012d8:	2201      	movs	r2, #1
 80012da:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80012dc:	e009      	b.n	80012f2 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e2:	2210      	movs	r2, #16
 80012e4:	431a      	orrs	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80012ea:	231f      	movs	r3, #31
 80012ec:	18fb      	adds	r3, r7, r3
 80012ee:	2201      	movs	r2, #1
 80012f0:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80012f2:	231f      	movs	r3, #31
 80012f4:	18fb      	adds	r3, r7, r3
 80012f6:	781b      	ldrb	r3, [r3, #0]
}
 80012f8:	0018      	movs	r0, r3
 80012fa:	46bd      	mov	sp, r7
 80012fc:	b008      	add	sp, #32
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000000 	.word	0x20000000
 8001304:	00030d40 	.word	0x00030d40
 8001308:	fffffefd 	.word	0xfffffefd
 800130c:	ffde0201 	.word	0xffde0201
 8001310:	1ffffc02 	.word	0x1ffffc02
 8001314:	40012708 	.word	0x40012708
 8001318:	ffc3ffff 	.word	0xffc3ffff
 800131c:	7fffff04 	.word	0x7fffff04

08001320 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b086      	sub	sp, #24
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800132a:	2317      	movs	r3, #23
 800132c:	18fb      	adds	r3, r7, r3
 800132e:	2200      	movs	r2, #0
 8001330:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001332:	2300      	movs	r3, #0
 8001334:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2254      	movs	r2, #84	@ 0x54
 800133a:	5c9b      	ldrb	r3, [r3, r2]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d101      	bne.n	8001344 <HAL_ADC_ConfigChannel+0x24>
 8001340:	2302      	movs	r3, #2
 8001342:	e1be      	b.n	80016c2 <HAL_ADC_ConfigChannel+0x3a2>
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2254      	movs	r2, #84	@ 0x54
 8001348:	2101      	movs	r1, #1
 800134a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	0018      	movs	r0, r3
 8001352:	f7ff fe2e 	bl	8000fb2 <LL_ADC_REG_IsConversionOngoing>
 8001356:	1e03      	subs	r3, r0, #0
 8001358:	d000      	beq.n	800135c <HAL_ADC_ConfigChannel+0x3c>
 800135a:	e1a1      	b.n	80016a0 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	2b02      	cmp	r3, #2
 8001362:	d100      	bne.n	8001366 <HAL_ADC_ConfigChannel+0x46>
 8001364:	e152      	b.n	800160c <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	691a      	ldr	r2, [r3, #16]
 800136a:	2380      	movs	r3, #128	@ 0x80
 800136c:	061b      	lsls	r3, r3, #24
 800136e:	429a      	cmp	r2, r3
 8001370:	d004      	beq.n	800137c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001376:	4ac2      	ldr	r2, [pc, #776]	@ (8001680 <HAL_ADC_ConfigChannel+0x360>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d108      	bne.n	800138e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	0019      	movs	r1, r3
 8001386:	0010      	movs	r0, r2
 8001388:	f7ff fd9b 	bl	8000ec2 <LL_ADC_REG_SetSequencerChAdd>
 800138c:	e0ed      	b.n	800156a <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	211f      	movs	r1, #31
 8001398:	400b      	ands	r3, r1
 800139a:	210f      	movs	r1, #15
 800139c:	4099      	lsls	r1, r3
 800139e:	000b      	movs	r3, r1
 80013a0:	43db      	mvns	r3, r3
 80013a2:	4013      	ands	r3, r2
 80013a4:	0019      	movs	r1, r3
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	025b      	lsls	r3, r3, #9
 80013ac:	0a5b      	lsrs	r3, r3, #9
 80013ae:	d105      	bne.n	80013bc <HAL_ADC_ConfigChannel+0x9c>
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	0e9b      	lsrs	r3, r3, #26
 80013b6:	221f      	movs	r2, #31
 80013b8:	4013      	ands	r3, r2
 80013ba:	e0bc      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2201      	movs	r2, #1
 80013c2:	4013      	ands	r3, r2
 80013c4:	d000      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0xa8>
 80013c6:	e0b5      	b.n	8001534 <HAL_ADC_ConfigChannel+0x214>
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2202      	movs	r2, #2
 80013ce:	4013      	ands	r3, r2
 80013d0:	d000      	beq.n	80013d4 <HAL_ADC_ConfigChannel+0xb4>
 80013d2:	e0ad      	b.n	8001530 <HAL_ADC_ConfigChannel+0x210>
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2204      	movs	r2, #4
 80013da:	4013      	ands	r3, r2
 80013dc:	d000      	beq.n	80013e0 <HAL_ADC_ConfigChannel+0xc0>
 80013de:	e0a5      	b.n	800152c <HAL_ADC_ConfigChannel+0x20c>
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2208      	movs	r2, #8
 80013e6:	4013      	ands	r3, r2
 80013e8:	d000      	beq.n	80013ec <HAL_ADC_ConfigChannel+0xcc>
 80013ea:	e09d      	b.n	8001528 <HAL_ADC_ConfigChannel+0x208>
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2210      	movs	r2, #16
 80013f2:	4013      	ands	r3, r2
 80013f4:	d000      	beq.n	80013f8 <HAL_ADC_ConfigChannel+0xd8>
 80013f6:	e095      	b.n	8001524 <HAL_ADC_ConfigChannel+0x204>
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2220      	movs	r2, #32
 80013fe:	4013      	ands	r3, r2
 8001400:	d000      	beq.n	8001404 <HAL_ADC_ConfigChannel+0xe4>
 8001402:	e08d      	b.n	8001520 <HAL_ADC_ConfigChannel+0x200>
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2240      	movs	r2, #64	@ 0x40
 800140a:	4013      	ands	r3, r2
 800140c:	d000      	beq.n	8001410 <HAL_ADC_ConfigChannel+0xf0>
 800140e:	e085      	b.n	800151c <HAL_ADC_ConfigChannel+0x1fc>
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2280      	movs	r2, #128	@ 0x80
 8001416:	4013      	ands	r3, r2
 8001418:	d000      	beq.n	800141c <HAL_ADC_ConfigChannel+0xfc>
 800141a:	e07d      	b.n	8001518 <HAL_ADC_ConfigChannel+0x1f8>
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	2380      	movs	r3, #128	@ 0x80
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	4013      	ands	r3, r2
 8001426:	d000      	beq.n	800142a <HAL_ADC_ConfigChannel+0x10a>
 8001428:	e074      	b.n	8001514 <HAL_ADC_ConfigChannel+0x1f4>
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	2380      	movs	r3, #128	@ 0x80
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	4013      	ands	r3, r2
 8001434:	d000      	beq.n	8001438 <HAL_ADC_ConfigChannel+0x118>
 8001436:	e06b      	b.n	8001510 <HAL_ADC_ConfigChannel+0x1f0>
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	2380      	movs	r3, #128	@ 0x80
 800143e:	00db      	lsls	r3, r3, #3
 8001440:	4013      	ands	r3, r2
 8001442:	d000      	beq.n	8001446 <HAL_ADC_ConfigChannel+0x126>
 8001444:	e062      	b.n	800150c <HAL_ADC_ConfigChannel+0x1ec>
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	2380      	movs	r3, #128	@ 0x80
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	4013      	ands	r3, r2
 8001450:	d000      	beq.n	8001454 <HAL_ADC_ConfigChannel+0x134>
 8001452:	e059      	b.n	8001508 <HAL_ADC_ConfigChannel+0x1e8>
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	2380      	movs	r3, #128	@ 0x80
 800145a:	015b      	lsls	r3, r3, #5
 800145c:	4013      	ands	r3, r2
 800145e:	d151      	bne.n	8001504 <HAL_ADC_ConfigChannel+0x1e4>
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	2380      	movs	r3, #128	@ 0x80
 8001466:	019b      	lsls	r3, r3, #6
 8001468:	4013      	ands	r3, r2
 800146a:	d149      	bne.n	8001500 <HAL_ADC_ConfigChannel+0x1e0>
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	2380      	movs	r3, #128	@ 0x80
 8001472:	01db      	lsls	r3, r3, #7
 8001474:	4013      	ands	r3, r2
 8001476:	d141      	bne.n	80014fc <HAL_ADC_ConfigChannel+0x1dc>
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	2380      	movs	r3, #128	@ 0x80
 800147e:	021b      	lsls	r3, r3, #8
 8001480:	4013      	ands	r3, r2
 8001482:	d139      	bne.n	80014f8 <HAL_ADC_ConfigChannel+0x1d8>
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	2380      	movs	r3, #128	@ 0x80
 800148a:	025b      	lsls	r3, r3, #9
 800148c:	4013      	ands	r3, r2
 800148e:	d131      	bne.n	80014f4 <HAL_ADC_ConfigChannel+0x1d4>
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	2380      	movs	r3, #128	@ 0x80
 8001496:	029b      	lsls	r3, r3, #10
 8001498:	4013      	ands	r3, r2
 800149a:	d129      	bne.n	80014f0 <HAL_ADC_ConfigChannel+0x1d0>
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	2380      	movs	r3, #128	@ 0x80
 80014a2:	02db      	lsls	r3, r3, #11
 80014a4:	4013      	ands	r3, r2
 80014a6:	d121      	bne.n	80014ec <HAL_ADC_ConfigChannel+0x1cc>
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	2380      	movs	r3, #128	@ 0x80
 80014ae:	031b      	lsls	r3, r3, #12
 80014b0:	4013      	ands	r3, r2
 80014b2:	d119      	bne.n	80014e8 <HAL_ADC_ConfigChannel+0x1c8>
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	2380      	movs	r3, #128	@ 0x80
 80014ba:	035b      	lsls	r3, r3, #13
 80014bc:	4013      	ands	r3, r2
 80014be:	d111      	bne.n	80014e4 <HAL_ADC_ConfigChannel+0x1c4>
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	2380      	movs	r3, #128	@ 0x80
 80014c6:	039b      	lsls	r3, r3, #14
 80014c8:	4013      	ands	r3, r2
 80014ca:	d109      	bne.n	80014e0 <HAL_ADC_ConfigChannel+0x1c0>
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	2380      	movs	r3, #128	@ 0x80
 80014d2:	03db      	lsls	r3, r3, #15
 80014d4:	4013      	ands	r3, r2
 80014d6:	d001      	beq.n	80014dc <HAL_ADC_ConfigChannel+0x1bc>
 80014d8:	2316      	movs	r3, #22
 80014da:	e02c      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 80014dc:	2300      	movs	r3, #0
 80014de:	e02a      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 80014e0:	2315      	movs	r3, #21
 80014e2:	e028      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 80014e4:	2314      	movs	r3, #20
 80014e6:	e026      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 80014e8:	2313      	movs	r3, #19
 80014ea:	e024      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 80014ec:	2312      	movs	r3, #18
 80014ee:	e022      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 80014f0:	2311      	movs	r3, #17
 80014f2:	e020      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 80014f4:	2310      	movs	r3, #16
 80014f6:	e01e      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 80014f8:	230f      	movs	r3, #15
 80014fa:	e01c      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 80014fc:	230e      	movs	r3, #14
 80014fe:	e01a      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 8001500:	230d      	movs	r3, #13
 8001502:	e018      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 8001504:	230c      	movs	r3, #12
 8001506:	e016      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 8001508:	230b      	movs	r3, #11
 800150a:	e014      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 800150c:	230a      	movs	r3, #10
 800150e:	e012      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 8001510:	2309      	movs	r3, #9
 8001512:	e010      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 8001514:	2308      	movs	r3, #8
 8001516:	e00e      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 8001518:	2307      	movs	r3, #7
 800151a:	e00c      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 800151c:	2306      	movs	r3, #6
 800151e:	e00a      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 8001520:	2305      	movs	r3, #5
 8001522:	e008      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 8001524:	2304      	movs	r3, #4
 8001526:	e006      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 8001528:	2303      	movs	r3, #3
 800152a:	e004      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 800152c:	2302      	movs	r3, #2
 800152e:	e002      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 8001530:	2301      	movs	r3, #1
 8001532:	e000      	b.n	8001536 <HAL_ADC_ConfigChannel+0x216>
 8001534:	2300      	movs	r3, #0
 8001536:	683a      	ldr	r2, [r7, #0]
 8001538:	6852      	ldr	r2, [r2, #4]
 800153a:	201f      	movs	r0, #31
 800153c:	4002      	ands	r2, r0
 800153e:	4093      	lsls	r3, r2
 8001540:	000a      	movs	r2, r1
 8001542:	431a      	orrs	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	089b      	lsrs	r3, r3, #2
 800154e:	1c5a      	adds	r2, r3, #1
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	69db      	ldr	r3, [r3, #28]
 8001554:	429a      	cmp	r2, r3
 8001556:	d808      	bhi.n	800156a <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6818      	ldr	r0, [r3, #0]
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	6859      	ldr	r1, [r3, #4]
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	001a      	movs	r2, r3
 8001566:	f7ff fc8c 	bl	8000e82 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6818      	ldr	r0, [r3, #0]
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	6819      	ldr	r1, [r3, #0]
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	001a      	movs	r2, r3
 8001578:	f7ff fcc6 	bl	8000f08 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	db00      	blt.n	8001586 <HAL_ADC_ConfigChannel+0x266>
 8001584:	e096      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001586:	4b3f      	ldr	r3, [pc, #252]	@ (8001684 <HAL_ADC_ConfigChannel+0x364>)
 8001588:	0018      	movs	r0, r3
 800158a:	f7ff fc39 	bl	8000e00 <LL_ADC_GetCommonPathInternalCh>
 800158e:	0003      	movs	r3, r0
 8001590:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a3c      	ldr	r2, [pc, #240]	@ (8001688 <HAL_ADC_ConfigChannel+0x368>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d123      	bne.n	80015e4 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800159c:	693a      	ldr	r2, [r7, #16]
 800159e:	2380      	movs	r3, #128	@ 0x80
 80015a0:	041b      	lsls	r3, r3, #16
 80015a2:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80015a4:	d11e      	bne.n	80015e4 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	2280      	movs	r2, #128	@ 0x80
 80015aa:	0412      	lsls	r2, r2, #16
 80015ac:	4313      	orrs	r3, r2
 80015ae:	4a35      	ldr	r2, [pc, #212]	@ (8001684 <HAL_ADC_ConfigChannel+0x364>)
 80015b0:	0019      	movs	r1, r3
 80015b2:	0010      	movs	r0, r2
 80015b4:	f7ff fc10 	bl	8000dd8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 80015b8:	4b34      	ldr	r3, [pc, #208]	@ (800168c <HAL_ADC_ConfigChannel+0x36c>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4934      	ldr	r1, [pc, #208]	@ (8001690 <HAL_ADC_ConfigChannel+0x370>)
 80015be:	0018      	movs	r0, r3
 80015c0:	f7fe fda2 	bl	8000108 <__udivsi3>
 80015c4:	0003      	movs	r3, r0
 80015c6:	001a      	movs	r2, r3
 80015c8:	0013      	movs	r3, r2
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	189b      	adds	r3, r3, r2
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	3301      	adds	r3, #1
 80015d2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80015d4:	e002      	b.n	80015dc <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	3b01      	subs	r3, #1
 80015da:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d1f9      	bne.n	80015d6 <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80015e2:	e067      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a2a      	ldr	r2, [pc, #168]	@ (8001694 <HAL_ADC_ConfigChannel+0x374>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d162      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	2380      	movs	r3, #128	@ 0x80
 80015f2:	03db      	lsls	r3, r3, #15
 80015f4:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80015f6:	d15d      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	2280      	movs	r2, #128	@ 0x80
 80015fc:	03d2      	lsls	r2, r2, #15
 80015fe:	4313      	orrs	r3, r2
 8001600:	4a20      	ldr	r2, [pc, #128]	@ (8001684 <HAL_ADC_ConfigChannel+0x364>)
 8001602:	0019      	movs	r1, r3
 8001604:	0010      	movs	r0, r2
 8001606:	f7ff fbe7 	bl	8000dd8 <LL_ADC_SetCommonPathInternalCh>
 800160a:	e053      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	691a      	ldr	r2, [r3, #16]
 8001610:	2380      	movs	r3, #128	@ 0x80
 8001612:	061b      	lsls	r3, r3, #24
 8001614:	429a      	cmp	r2, r3
 8001616:	d004      	beq.n	8001622 <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800161c:	4a18      	ldr	r2, [pc, #96]	@ (8001680 <HAL_ADC_ConfigChannel+0x360>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d107      	bne.n	8001632 <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	0019      	movs	r1, r3
 800162c:	0010      	movs	r0, r2
 800162e:	f7ff fc59 	bl	8000ee4 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	da3c      	bge.n	80016b4 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800163a:	4b12      	ldr	r3, [pc, #72]	@ (8001684 <HAL_ADC_ConfigChannel+0x364>)
 800163c:	0018      	movs	r0, r3
 800163e:	f7ff fbdf 	bl	8000e00 <LL_ADC_GetCommonPathInternalCh>
 8001642:	0003      	movs	r3, r0
 8001644:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a0f      	ldr	r2, [pc, #60]	@ (8001688 <HAL_ADC_ConfigChannel+0x368>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d108      	bne.n	8001662 <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	4a11      	ldr	r2, [pc, #68]	@ (8001698 <HAL_ADC_ConfigChannel+0x378>)
 8001654:	4013      	ands	r3, r2
 8001656:	4a0b      	ldr	r2, [pc, #44]	@ (8001684 <HAL_ADC_ConfigChannel+0x364>)
 8001658:	0019      	movs	r1, r3
 800165a:	0010      	movs	r0, r2
 800165c:	f7ff fbbc 	bl	8000dd8 <LL_ADC_SetCommonPathInternalCh>
 8001660:	e028      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a0b      	ldr	r2, [pc, #44]	@ (8001694 <HAL_ADC_ConfigChannel+0x374>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d123      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	4a0b      	ldr	r2, [pc, #44]	@ (800169c <HAL_ADC_ConfigChannel+0x37c>)
 8001670:	4013      	ands	r3, r2
 8001672:	4a04      	ldr	r2, [pc, #16]	@ (8001684 <HAL_ADC_ConfigChannel+0x364>)
 8001674:	0019      	movs	r1, r3
 8001676:	0010      	movs	r0, r2
 8001678:	f7ff fbae 	bl	8000dd8 <LL_ADC_SetCommonPathInternalCh>
 800167c:	e01a      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x394>
 800167e:	46c0      	nop			@ (mov r8, r8)
 8001680:	80000004 	.word	0x80000004
 8001684:	40012708 	.word	0x40012708
 8001688:	a4000200 	.word	0xa4000200
 800168c:	20000000 	.word	0x20000000
 8001690:	00030d40 	.word	0x00030d40
 8001694:	a8000400 	.word	0xa8000400
 8001698:	ff7fffff 	.word	0xff7fffff
 800169c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a4:	2220      	movs	r2, #32
 80016a6:	431a      	orrs	r2, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80016ac:	2317      	movs	r3, #23
 80016ae:	18fb      	adds	r3, r7, r3
 80016b0:	2201      	movs	r2, #1
 80016b2:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2254      	movs	r2, #84	@ 0x54
 80016b8:	2100      	movs	r1, #0
 80016ba:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 80016bc:	2317      	movs	r3, #23
 80016be:	18fb      	adds	r3, r7, r3
 80016c0:	781b      	ldrb	r3, [r3, #0]
}
 80016c2:	0018      	movs	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	b006      	add	sp, #24
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	46c0      	nop			@ (mov r8, r8)

080016cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	0002      	movs	r2, r0
 80016d4:	1dfb      	adds	r3, r7, #7
 80016d6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016d8:	1dfb      	adds	r3, r7, #7
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80016de:	d809      	bhi.n	80016f4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016e0:	1dfb      	adds	r3, r7, #7
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	001a      	movs	r2, r3
 80016e6:	231f      	movs	r3, #31
 80016e8:	401a      	ands	r2, r3
 80016ea:	4b04      	ldr	r3, [pc, #16]	@ (80016fc <__NVIC_EnableIRQ+0x30>)
 80016ec:	2101      	movs	r1, #1
 80016ee:	4091      	lsls	r1, r2
 80016f0:	000a      	movs	r2, r1
 80016f2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80016f4:	46c0      	nop			@ (mov r8, r8)
 80016f6:	46bd      	mov	sp, r7
 80016f8:	b002      	add	sp, #8
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	e000e100 	.word	0xe000e100

08001700 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001700:	b590      	push	{r4, r7, lr}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	0002      	movs	r2, r0
 8001708:	6039      	str	r1, [r7, #0]
 800170a:	1dfb      	adds	r3, r7, #7
 800170c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800170e:	1dfb      	adds	r3, r7, #7
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	2b7f      	cmp	r3, #127	@ 0x7f
 8001714:	d828      	bhi.n	8001768 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001716:	4a2f      	ldr	r2, [pc, #188]	@ (80017d4 <__NVIC_SetPriority+0xd4>)
 8001718:	1dfb      	adds	r3, r7, #7
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	b25b      	sxtb	r3, r3
 800171e:	089b      	lsrs	r3, r3, #2
 8001720:	33c0      	adds	r3, #192	@ 0xc0
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	589b      	ldr	r3, [r3, r2]
 8001726:	1dfa      	adds	r2, r7, #7
 8001728:	7812      	ldrb	r2, [r2, #0]
 800172a:	0011      	movs	r1, r2
 800172c:	2203      	movs	r2, #3
 800172e:	400a      	ands	r2, r1
 8001730:	00d2      	lsls	r2, r2, #3
 8001732:	21ff      	movs	r1, #255	@ 0xff
 8001734:	4091      	lsls	r1, r2
 8001736:	000a      	movs	r2, r1
 8001738:	43d2      	mvns	r2, r2
 800173a:	401a      	ands	r2, r3
 800173c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	019b      	lsls	r3, r3, #6
 8001742:	22ff      	movs	r2, #255	@ 0xff
 8001744:	401a      	ands	r2, r3
 8001746:	1dfb      	adds	r3, r7, #7
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	0018      	movs	r0, r3
 800174c:	2303      	movs	r3, #3
 800174e:	4003      	ands	r3, r0
 8001750:	00db      	lsls	r3, r3, #3
 8001752:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001754:	481f      	ldr	r0, [pc, #124]	@ (80017d4 <__NVIC_SetPriority+0xd4>)
 8001756:	1dfb      	adds	r3, r7, #7
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	b25b      	sxtb	r3, r3
 800175c:	089b      	lsrs	r3, r3, #2
 800175e:	430a      	orrs	r2, r1
 8001760:	33c0      	adds	r3, #192	@ 0xc0
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001766:	e031      	b.n	80017cc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001768:	4a1b      	ldr	r2, [pc, #108]	@ (80017d8 <__NVIC_SetPriority+0xd8>)
 800176a:	1dfb      	adds	r3, r7, #7
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	0019      	movs	r1, r3
 8001770:	230f      	movs	r3, #15
 8001772:	400b      	ands	r3, r1
 8001774:	3b08      	subs	r3, #8
 8001776:	089b      	lsrs	r3, r3, #2
 8001778:	3306      	adds	r3, #6
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	18d3      	adds	r3, r2, r3
 800177e:	3304      	adds	r3, #4
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	1dfa      	adds	r2, r7, #7
 8001784:	7812      	ldrb	r2, [r2, #0]
 8001786:	0011      	movs	r1, r2
 8001788:	2203      	movs	r2, #3
 800178a:	400a      	ands	r2, r1
 800178c:	00d2      	lsls	r2, r2, #3
 800178e:	21ff      	movs	r1, #255	@ 0xff
 8001790:	4091      	lsls	r1, r2
 8001792:	000a      	movs	r2, r1
 8001794:	43d2      	mvns	r2, r2
 8001796:	401a      	ands	r2, r3
 8001798:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	019b      	lsls	r3, r3, #6
 800179e:	22ff      	movs	r2, #255	@ 0xff
 80017a0:	401a      	ands	r2, r3
 80017a2:	1dfb      	adds	r3, r7, #7
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	0018      	movs	r0, r3
 80017a8:	2303      	movs	r3, #3
 80017aa:	4003      	ands	r3, r0
 80017ac:	00db      	lsls	r3, r3, #3
 80017ae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017b0:	4809      	ldr	r0, [pc, #36]	@ (80017d8 <__NVIC_SetPriority+0xd8>)
 80017b2:	1dfb      	adds	r3, r7, #7
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	001c      	movs	r4, r3
 80017b8:	230f      	movs	r3, #15
 80017ba:	4023      	ands	r3, r4
 80017bc:	3b08      	subs	r3, #8
 80017be:	089b      	lsrs	r3, r3, #2
 80017c0:	430a      	orrs	r2, r1
 80017c2:	3306      	adds	r3, #6
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	18c3      	adds	r3, r0, r3
 80017c8:	3304      	adds	r3, #4
 80017ca:	601a      	str	r2, [r3, #0]
}
 80017cc:	46c0      	nop			@ (mov r8, r8)
 80017ce:	46bd      	mov	sp, r7
 80017d0:	b003      	add	sp, #12
 80017d2:	bd90      	pop	{r4, r7, pc}
 80017d4:	e000e100 	.word	0xe000e100
 80017d8:	e000ed00 	.word	0xe000ed00

080017dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	1e5a      	subs	r2, r3, #1
 80017e8:	2380      	movs	r3, #128	@ 0x80
 80017ea:	045b      	lsls	r3, r3, #17
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d301      	bcc.n	80017f4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017f0:	2301      	movs	r3, #1
 80017f2:	e010      	b.n	8001816 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001820 <SysTick_Config+0x44>)
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	3a01      	subs	r2, #1
 80017fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017fc:	2301      	movs	r3, #1
 80017fe:	425b      	negs	r3, r3
 8001800:	2103      	movs	r1, #3
 8001802:	0018      	movs	r0, r3
 8001804:	f7ff ff7c 	bl	8001700 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001808:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <SysTick_Config+0x44>)
 800180a:	2200      	movs	r2, #0
 800180c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800180e:	4b04      	ldr	r3, [pc, #16]	@ (8001820 <SysTick_Config+0x44>)
 8001810:	2207      	movs	r2, #7
 8001812:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001814:	2300      	movs	r3, #0
}
 8001816:	0018      	movs	r0, r3
 8001818:	46bd      	mov	sp, r7
 800181a:	b002      	add	sp, #8
 800181c:	bd80      	pop	{r7, pc}
 800181e:	46c0      	nop			@ (mov r8, r8)
 8001820:	e000e010 	.word	0xe000e010

08001824 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
 800182a:	60b9      	str	r1, [r7, #8]
 800182c:	607a      	str	r2, [r7, #4]
 800182e:	210f      	movs	r1, #15
 8001830:	187b      	adds	r3, r7, r1
 8001832:	1c02      	adds	r2, r0, #0
 8001834:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001836:	68ba      	ldr	r2, [r7, #8]
 8001838:	187b      	adds	r3, r7, r1
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	b25b      	sxtb	r3, r3
 800183e:	0011      	movs	r1, r2
 8001840:	0018      	movs	r0, r3
 8001842:	f7ff ff5d 	bl	8001700 <__NVIC_SetPriority>
}
 8001846:	46c0      	nop			@ (mov r8, r8)
 8001848:	46bd      	mov	sp, r7
 800184a:	b004      	add	sp, #16
 800184c:	bd80      	pop	{r7, pc}

0800184e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b082      	sub	sp, #8
 8001852:	af00      	add	r7, sp, #0
 8001854:	0002      	movs	r2, r0
 8001856:	1dfb      	adds	r3, r7, #7
 8001858:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800185a:	1dfb      	adds	r3, r7, #7
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	b25b      	sxtb	r3, r3
 8001860:	0018      	movs	r0, r3
 8001862:	f7ff ff33 	bl	80016cc <__NVIC_EnableIRQ>
}
 8001866:	46c0      	nop			@ (mov r8, r8)
 8001868:	46bd      	mov	sp, r7
 800186a:	b002      	add	sp, #8
 800186c:	bd80      	pop	{r7, pc}

0800186e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b082      	sub	sp, #8
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	0018      	movs	r0, r3
 800187a:	f7ff ffaf 	bl	80017dc <SysTick_Config>
 800187e:	0003      	movs	r3, r0
}
 8001880:	0018      	movs	r0, r3
 8001882:	46bd      	mov	sp, r7
 8001884:	b002      	add	sp, #8
 8001886:	bd80      	pop	{r7, pc}

08001888 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d101      	bne.n	800189a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e077      	b.n	800198a <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a3d      	ldr	r2, [pc, #244]	@ (8001994 <HAL_DMA_Init+0x10c>)
 80018a0:	4694      	mov	ip, r2
 80018a2:	4463      	add	r3, ip
 80018a4:	2114      	movs	r1, #20
 80018a6:	0018      	movs	r0, r3
 80018a8:	f7fe fc2e 	bl	8000108 <__udivsi3>
 80018ac:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 80018ae:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2225      	movs	r2, #37	@ 0x25
 80018b8:	2102      	movs	r1, #2
 80018ba:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4934      	ldr	r1, [pc, #208]	@ (8001998 <HAL_DMA_Init+0x110>)
 80018c8:	400a      	ands	r2, r1
 80018ca:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	6819      	ldr	r1, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	689a      	ldr	r2, [r3, #8]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	431a      	orrs	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	691b      	ldr	r3, [r3, #16]
 80018e0:	431a      	orrs	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	431a      	orrs	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	431a      	orrs	r2, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	431a      	orrs	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6a1b      	ldr	r3, [r3, #32]
 80018f8:	431a      	orrs	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	430a      	orrs	r2, r1
 8001900:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	0018      	movs	r0, r3
 8001906:	f000 f9c3 	bl	8001c90 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	689a      	ldr	r2, [r3, #8]
 800190e:	2380      	movs	r3, #128	@ 0x80
 8001910:	01db      	lsls	r3, r3, #7
 8001912:	429a      	cmp	r2, r3
 8001914:	d102      	bne.n	800191c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001924:	21ff      	movs	r1, #255	@ 0xff
 8001926:	400a      	ands	r2, r1
 8001928:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001932:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d011      	beq.n	8001960 <HAL_DMA_Init+0xd8>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	2b04      	cmp	r3, #4
 8001942:	d80d      	bhi.n	8001960 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	0018      	movs	r0, r3
 8001948:	f000 f9ce 	bl	8001ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	e008      	b.n	8001972 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2225      	movs	r2, #37	@ 0x25
 800197c:	2101      	movs	r1, #1
 800197e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2224      	movs	r2, #36	@ 0x24
 8001984:	2100      	movs	r1, #0
 8001986:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	0018      	movs	r0, r3
 800198c:	46bd      	mov	sp, r7
 800198e:	b002      	add	sp, #8
 8001990:	bd80      	pop	{r7, pc}
 8001992:	46c0      	nop			@ (mov r8, r8)
 8001994:	bffdfff8 	.word	0xbffdfff8
 8001998:	ffff800f 	.word	0xffff800f

0800199c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
 80019a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019aa:	2317      	movs	r3, #23
 80019ac:	18fb      	adds	r3, r7, r3
 80019ae:	2200      	movs	r2, #0
 80019b0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2224      	movs	r2, #36	@ 0x24
 80019b6:	5c9b      	ldrb	r3, [r3, r2]
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d101      	bne.n	80019c0 <HAL_DMA_Start_IT+0x24>
 80019bc:	2302      	movs	r3, #2
 80019be:	e070      	b.n	8001aa2 <HAL_DMA_Start_IT+0x106>
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2224      	movs	r2, #36	@ 0x24
 80019c4:	2101      	movs	r1, #1
 80019c6:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2225      	movs	r2, #37	@ 0x25
 80019cc:	5c9b      	ldrb	r3, [r3, r2]
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d157      	bne.n	8001a84 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2225      	movs	r2, #37	@ 0x25
 80019d8:	2102      	movs	r1, #2
 80019da:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2200      	movs	r2, #0
 80019e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2101      	movs	r1, #1
 80019ee:	438a      	bics	r2, r1
 80019f0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	687a      	ldr	r2, [r7, #4]
 80019f6:	68b9      	ldr	r1, [r7, #8]
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f000 f909 	bl	8001c10 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d008      	beq.n	8001a18 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	210e      	movs	r1, #14
 8001a12:	430a      	orrs	r2, r1
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	e00f      	b.n	8001a38 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2104      	movs	r1, #4
 8001a24:	438a      	bics	r2, r1
 8001a26:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	210a      	movs	r1, #10
 8001a34:	430a      	orrs	r2, r1
 8001a36:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	2380      	movs	r3, #128	@ 0x80
 8001a40:	025b      	lsls	r3, r3, #9
 8001a42:	4013      	ands	r3, r2
 8001a44:	d008      	beq.n	8001a58 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a50:	2180      	movs	r1, #128	@ 0x80
 8001a52:	0049      	lsls	r1, r1, #1
 8001a54:	430a      	orrs	r2, r1
 8001a56:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d008      	beq.n	8001a72 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a6a:	2180      	movs	r1, #128	@ 0x80
 8001a6c:	0049      	lsls	r1, r1, #1
 8001a6e:	430a      	orrs	r2, r1
 8001a70:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2101      	movs	r1, #1
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	e007      	b.n	8001a94 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2224      	movs	r2, #36	@ 0x24
 8001a88:	2100      	movs	r1, #0
 8001a8a:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a8c:	2317      	movs	r3, #23
 8001a8e:	18fb      	adds	r3, r7, r3
 8001a90:	2202      	movs	r2, #2
 8001a92:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2224      	movs	r2, #36	@ 0x24
 8001a98:	2100      	movs	r1, #0
 8001a9a:	5499      	strb	r1, [r3, r2]

  return status;
 8001a9c:	2317      	movs	r3, #23
 8001a9e:	18fb      	adds	r3, r7, r3
 8001aa0:	781b      	ldrb	r3, [r3, #0]
}
 8001aa2:	0018      	movs	r0, r3
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	b006      	add	sp, #24
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 8001ab4:	4b55      	ldr	r3, [pc, #340]	@ (8001c0c <HAL_DMA_IRQHandler+0x160>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac6:	221c      	movs	r2, #28
 8001ac8:	4013      	ands	r3, r2
 8001aca:	2204      	movs	r2, #4
 8001acc:	409a      	lsls	r2, r3
 8001ace:	0013      	movs	r3, r2
 8001ad0:	68fa      	ldr	r2, [r7, #12]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	d027      	beq.n	8001b26 <HAL_DMA_IRQHandler+0x7a>
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	2204      	movs	r2, #4
 8001ada:	4013      	ands	r3, r2
 8001adc:	d023      	beq.n	8001b26 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2220      	movs	r2, #32
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	d107      	bne.n	8001afa <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2104      	movs	r1, #4
 8001af6:	438a      	bics	r2, r1
 8001af8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8001afa:	4b44      	ldr	r3, [pc, #272]	@ (8001c0c <HAL_DMA_IRQHandler+0x160>)
 8001afc:	6859      	ldr	r1, [r3, #4]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b02:	221c      	movs	r2, #28
 8001b04:	4013      	ands	r3, r2
 8001b06:	2204      	movs	r2, #4
 8001b08:	409a      	lsls	r2, r3
 8001b0a:	4b40      	ldr	r3, [pc, #256]	@ (8001c0c <HAL_DMA_IRQHandler+0x160>)
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d100      	bne.n	8001b1a <HAL_DMA_IRQHandler+0x6e>
 8001b18:	e073      	b.n	8001c02 <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	0010      	movs	r0, r2
 8001b22:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001b24:	e06d      	b.n	8001c02 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2a:	221c      	movs	r2, #28
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	2202      	movs	r2, #2
 8001b30:	409a      	lsls	r2, r3
 8001b32:	0013      	movs	r3, r2
 8001b34:	68fa      	ldr	r2, [r7, #12]
 8001b36:	4013      	ands	r3, r2
 8001b38:	d02e      	beq.n	8001b98 <HAL_DMA_IRQHandler+0xec>
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d02a      	beq.n	8001b98 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2220      	movs	r2, #32
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	d10b      	bne.n	8001b66 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	210a      	movs	r1, #10
 8001b5a:	438a      	bics	r2, r1
 8001b5c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2225      	movs	r2, #37	@ 0x25
 8001b62:	2101      	movs	r1, #1
 8001b64:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8001b66:	4b29      	ldr	r3, [pc, #164]	@ (8001c0c <HAL_DMA_IRQHandler+0x160>)
 8001b68:	6859      	ldr	r1, [r3, #4]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6e:	221c      	movs	r2, #28
 8001b70:	4013      	ands	r3, r2
 8001b72:	2202      	movs	r2, #2
 8001b74:	409a      	lsls	r2, r3
 8001b76:	4b25      	ldr	r3, [pc, #148]	@ (8001c0c <HAL_DMA_IRQHandler+0x160>)
 8001b78:	430a      	orrs	r2, r1
 8001b7a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2224      	movs	r2, #36	@ 0x24
 8001b80:	2100      	movs	r1, #0
 8001b82:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d03a      	beq.n	8001c02 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	0010      	movs	r0, r2
 8001b94:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001b96:	e034      	b.n	8001c02 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9c:	221c      	movs	r2, #28
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	2208      	movs	r2, #8
 8001ba2:	409a      	lsls	r2, r3
 8001ba4:	0013      	movs	r3, r2
 8001ba6:	68fa      	ldr	r2, [r7, #12]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d02b      	beq.n	8001c04 <HAL_DMA_IRQHandler+0x158>
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	2208      	movs	r2, #8
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d027      	beq.n	8001c04 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	210e      	movs	r1, #14
 8001bc0:	438a      	bics	r2, r1
 8001bc2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001bc4:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <HAL_DMA_IRQHandler+0x160>)
 8001bc6:	6859      	ldr	r1, [r3, #4]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bcc:	221c      	movs	r2, #28
 8001bce:	4013      	ands	r3, r2
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	409a      	lsls	r2, r3
 8001bd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001c0c <HAL_DMA_IRQHandler+0x160>)
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2201      	movs	r2, #1
 8001bde:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2225      	movs	r2, #37	@ 0x25
 8001be4:	2101      	movs	r1, #1
 8001be6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2224      	movs	r2, #36	@ 0x24
 8001bec:	2100      	movs	r1, #0
 8001bee:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d005      	beq.n	8001c04 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	0010      	movs	r0, r2
 8001c00:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001c02:	46c0      	nop			@ (mov r8, r8)
 8001c04:	46c0      	nop			@ (mov r8, r8)
}
 8001c06:	46bd      	mov	sp, r7
 8001c08:	b004      	add	sp, #16
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40020000 	.word	0x40020000

08001c10 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	60b9      	str	r1, [r7, #8]
 8001c1a:	607a      	str	r2, [r7, #4]
 8001c1c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c22:	68fa      	ldr	r2, [r7, #12]
 8001c24:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001c26:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d004      	beq.n	8001c3a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c34:	68fa      	ldr	r2, [r7, #12]
 8001c36:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001c38:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001c3a:	4b14      	ldr	r3, [pc, #80]	@ (8001c8c <DMA_SetConfig+0x7c>)
 8001c3c:	6859      	ldr	r1, [r3, #4]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c42:	221c      	movs	r2, #28
 8001c44:	4013      	ands	r3, r2
 8001c46:	2201      	movs	r2, #1
 8001c48:	409a      	lsls	r2, r3
 8001c4a:	4b10      	ldr	r3, [pc, #64]	@ (8001c8c <DMA_SetConfig+0x7c>)
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	683a      	ldr	r2, [r7, #0]
 8001c56:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	2b10      	cmp	r3, #16
 8001c5e:	d108      	bne.n	8001c72 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	68ba      	ldr	r2, [r7, #8]
 8001c6e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c70:	e007      	b.n	8001c82 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	68ba      	ldr	r2, [r7, #8]
 8001c78:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	60da      	str	r2, [r3, #12]
}
 8001c82:	46c0      	nop			@ (mov r8, r8)
 8001c84:	46bd      	mov	sp, r7
 8001c86:	b004      	add	sp, #16
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	46c0      	nop			@ (mov r8, r8)
 8001c8c:	40020000 	.word	0x40020000

08001c90 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	001a      	movs	r2, r3
 8001c9e:	23ff      	movs	r3, #255	@ 0xff
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	3b08      	subs	r3, #8
 8001ca4:	2114      	movs	r1, #20
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	f7fe fa2e 	bl	8000108 <__udivsi3>
 8001cac:	0003      	movs	r3, r0
 8001cae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb4:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8001cb6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001cb8:	4694      	mov	ip, r2
 8001cba:	4463      	add	r3, ip
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	001a      	movs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	645a      	str	r2, [r3, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a07      	ldr	r2, [pc, #28]	@ (8001ce4 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001cc8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	221c      	movs	r2, #28
 8001cce:	4013      	ands	r3, r2
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	409a      	lsls	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8001cd8:	46c0      	nop			@ (mov r8, r8)
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	b004      	add	sp, #16
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	10008200 	.word	0x10008200
 8001ce4:	40020880 	.word	0x40020880

08001ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	22ff      	movs	r2, #255	@ 0xff
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8001d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001cfe:	4694      	mov	ip, r2
 8001d00:	4463      	add	r3, ip
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	001a      	movs	r2, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a07      	ldr	r2, [pc, #28]	@ (8001d2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001d0e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	3b01      	subs	r3, #1
 8001d14:	2203      	movs	r2, #3
 8001d16:	4013      	ands	r3, r2
 8001d18:	2201      	movs	r2, #1
 8001d1a:	409a      	lsls	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8001d20:	46c0      	nop			@ (mov r8, r8)
 8001d22:	46bd      	mov	sp, r7
 8001d24:	b004      	add	sp, #16
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	1000823f 	.word	0x1000823f
 8001d2c:	40020940 	.word	0x40020940

08001d30 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001d3e:	e14d      	b.n	8001fdc <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2101      	movs	r1, #1
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	4091      	lsls	r1, r2
 8001d4a:	000a      	movs	r2, r1
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d100      	bne.n	8001d58 <HAL_GPIO_Init+0x28>
 8001d56:	e13e      	b.n	8001fd6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d003      	beq.n	8001d68 <HAL_GPIO_Init+0x38>
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	2b12      	cmp	r3, #18
 8001d66:	d125      	bne.n	8001db4 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	08da      	lsrs	r2, r3, #3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3208      	adds	r2, #8
 8001d70:	0092      	lsls	r2, r2, #2
 8001d72:	58d3      	ldr	r3, [r2, r3]
 8001d74:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	2207      	movs	r2, #7
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	220f      	movs	r2, #15
 8001d80:	409a      	lsls	r2, r3
 8001d82:	0013      	movs	r3, r2
 8001d84:	43da      	mvns	r2, r3
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	691b      	ldr	r3, [r3, #16]
 8001d90:	220f      	movs	r2, #15
 8001d92:	401a      	ands	r2, r3
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	2107      	movs	r1, #7
 8001d98:	400b      	ands	r3, r1
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	409a      	lsls	r2, r3
 8001d9e:	0013      	movs	r3, r2
 8001da0:	697a      	ldr	r2, [r7, #20]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	08da      	lsrs	r2, r3, #3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	3208      	adds	r2, #8
 8001dae:	0092      	lsls	r2, r2, #2
 8001db0:	6979      	ldr	r1, [r7, #20]
 8001db2:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	2203      	movs	r2, #3
 8001dc0:	409a      	lsls	r2, r3
 8001dc2:	0013      	movs	r3, r2
 8001dc4:	43da      	mvns	r2, r3
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2203      	movs	r2, #3
 8001dd2:	401a      	ands	r2, r3
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	409a      	lsls	r2, r3
 8001dda:	0013      	movs	r3, r2
 8001ddc:	697a      	ldr	r2, [r7, #20]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	697a      	ldr	r2, [r7, #20]
 8001de6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d00b      	beq.n	8001e08 <HAL_GPIO_Init+0xd8>
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d007      	beq.n	8001e08 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001dfc:	2b11      	cmp	r3, #17
 8001dfe:	d003      	beq.n	8001e08 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	2b12      	cmp	r3, #18
 8001e06:	d130      	bne.n	8001e6a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	2203      	movs	r2, #3
 8001e14:	409a      	lsls	r2, r3
 8001e16:	0013      	movs	r3, r2
 8001e18:	43da      	mvns	r2, r3
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	68da      	ldr	r2, [r3, #12]
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	409a      	lsls	r2, r3
 8001e2a:	0013      	movs	r3, r2
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	697a      	ldr	r2, [r7, #20]
 8001e36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e3e:	2201      	movs	r2, #1
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	409a      	lsls	r2, r3
 8001e44:	0013      	movs	r3, r2
 8001e46:	43da      	mvns	r2, r3
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	091b      	lsrs	r3, r3, #4
 8001e54:	2201      	movs	r2, #1
 8001e56:	401a      	ands	r2, r3
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	409a      	lsls	r2, r3
 8001e5c:	0013      	movs	r3, r2
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	697a      	ldr	r2, [r7, #20]
 8001e68:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b03      	cmp	r3, #3
 8001e70:	d017      	beq.n	8001ea2 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	2203      	movs	r2, #3
 8001e7e:	409a      	lsls	r2, r3
 8001e80:	0013      	movs	r3, r2
 8001e82:	43da      	mvns	r2, r3
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	4013      	ands	r3, r2
 8001e88:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	689a      	ldr	r2, [r3, #8]
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	409a      	lsls	r2, r3
 8001e94:	0013      	movs	r3, r2
 8001e96:	697a      	ldr	r2, [r7, #20]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	697a      	ldr	r2, [r7, #20]
 8001ea0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	685a      	ldr	r2, [r3, #4]
 8001ea6:	2380      	movs	r3, #128	@ 0x80
 8001ea8:	055b      	lsls	r3, r3, #21
 8001eaa:	4013      	ands	r3, r2
 8001eac:	d100      	bne.n	8001eb0 <HAL_GPIO_Init+0x180>
 8001eae:	e092      	b.n	8001fd6 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001eb0:	4a50      	ldr	r2, [pc, #320]	@ (8001ff4 <HAL_GPIO_Init+0x2c4>)
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	089b      	lsrs	r3, r3, #2
 8001eb6:	3318      	adds	r3, #24
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	589b      	ldr	r3, [r3, r2]
 8001ebc:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	2203      	movs	r2, #3
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	220f      	movs	r2, #15
 8001ec8:	409a      	lsls	r2, r3
 8001eca:	0013      	movs	r3, r2
 8001ecc:	43da      	mvns	r2, r3
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	23a0      	movs	r3, #160	@ 0xa0
 8001ed8:	05db      	lsls	r3, r3, #23
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d013      	beq.n	8001f06 <HAL_GPIO_Init+0x1d6>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a45      	ldr	r2, [pc, #276]	@ (8001ff8 <HAL_GPIO_Init+0x2c8>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d00d      	beq.n	8001f02 <HAL_GPIO_Init+0x1d2>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a44      	ldr	r2, [pc, #272]	@ (8001ffc <HAL_GPIO_Init+0x2cc>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d007      	beq.n	8001efe <HAL_GPIO_Init+0x1ce>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a43      	ldr	r2, [pc, #268]	@ (8002000 <HAL_GPIO_Init+0x2d0>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d101      	bne.n	8001efa <HAL_GPIO_Init+0x1ca>
 8001ef6:	2305      	movs	r3, #5
 8001ef8:	e006      	b.n	8001f08 <HAL_GPIO_Init+0x1d8>
 8001efa:	2306      	movs	r3, #6
 8001efc:	e004      	b.n	8001f08 <HAL_GPIO_Init+0x1d8>
 8001efe:	2302      	movs	r3, #2
 8001f00:	e002      	b.n	8001f08 <HAL_GPIO_Init+0x1d8>
 8001f02:	2301      	movs	r3, #1
 8001f04:	e000      	b.n	8001f08 <HAL_GPIO_Init+0x1d8>
 8001f06:	2300      	movs	r3, #0
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	2103      	movs	r1, #3
 8001f0c:	400a      	ands	r2, r1
 8001f0e:	00d2      	lsls	r2, r2, #3
 8001f10:	4093      	lsls	r3, r2
 8001f12:	697a      	ldr	r2, [r7, #20]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001f18:	4936      	ldr	r1, [pc, #216]	@ (8001ff4 <HAL_GPIO_Init+0x2c4>)
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	089b      	lsrs	r3, r3, #2
 8001f1e:	3318      	adds	r3, #24
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	697a      	ldr	r2, [r7, #20]
 8001f24:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001f26:	4a33      	ldr	r2, [pc, #204]	@ (8001ff4 <HAL_GPIO_Init+0x2c4>)
 8001f28:	2380      	movs	r3, #128	@ 0x80
 8001f2a:	58d3      	ldr	r3, [r2, r3]
 8001f2c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	43da      	mvns	r2, r3
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	4013      	ands	r3, r2
 8001f36:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	2380      	movs	r3, #128	@ 0x80
 8001f3e:	025b      	lsls	r3, r3, #9
 8001f40:	4013      	ands	r3, r2
 8001f42:	d003      	beq.n	8001f4c <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8001f44:	697a      	ldr	r2, [r7, #20]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001f4c:	4929      	ldr	r1, [pc, #164]	@ (8001ff4 <HAL_GPIO_Init+0x2c4>)
 8001f4e:	2280      	movs	r2, #128	@ 0x80
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001f54:	4a27      	ldr	r2, [pc, #156]	@ (8001ff4 <HAL_GPIO_Init+0x2c4>)
 8001f56:	2384      	movs	r3, #132	@ 0x84
 8001f58:	58d3      	ldr	r3, [r2, r3]
 8001f5a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	43da      	mvns	r2, r3
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	4013      	ands	r3, r2
 8001f64:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	2380      	movs	r3, #128	@ 0x80
 8001f6c:	029b      	lsls	r3, r3, #10
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d003      	beq.n	8001f7a <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8001f72:	697a      	ldr	r2, [r7, #20]
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001f7a:	491e      	ldr	r1, [pc, #120]	@ (8001ff4 <HAL_GPIO_Init+0x2c4>)
 8001f7c:	2284      	movs	r2, #132	@ 0x84
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001f82:	4b1c      	ldr	r3, [pc, #112]	@ (8001ff4 <HAL_GPIO_Init+0x2c4>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	43da      	mvns	r2, r3
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685a      	ldr	r2, [r3, #4]
 8001f96:	2380      	movs	r3, #128	@ 0x80
 8001f98:	035b      	lsls	r3, r3, #13
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d003      	beq.n	8001fa6 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8001f9e:	697a      	ldr	r2, [r7, #20]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001fa6:	4b13      	ldr	r3, [pc, #76]	@ (8001ff4 <HAL_GPIO_Init+0x2c4>)
 8001fa8:	697a      	ldr	r2, [r7, #20]
 8001faa:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001fac:	4b11      	ldr	r3, [pc, #68]	@ (8001ff4 <HAL_GPIO_Init+0x2c4>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	43da      	mvns	r2, r3
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685a      	ldr	r2, [r3, #4]
 8001fc0:	2380      	movs	r3, #128	@ 0x80
 8001fc2:	039b      	lsls	r3, r3, #14
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d003      	beq.n	8001fd0 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8001fc8:	697a      	ldr	r2, [r7, #20]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001fd0:	4b08      	ldr	r3, [pc, #32]	@ (8001ff4 <HAL_GPIO_Init+0x2c4>)
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	40da      	lsrs	r2, r3
 8001fe4:	1e13      	subs	r3, r2, #0
 8001fe6:	d000      	beq.n	8001fea <HAL_GPIO_Init+0x2ba>
 8001fe8:	e6aa      	b.n	8001d40 <HAL_GPIO_Init+0x10>
  }
}
 8001fea:	46c0      	nop			@ (mov r8, r8)
 8001fec:	46c0      	nop			@ (mov r8, r8)
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	b006      	add	sp, #24
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40021800 	.word	0x40021800
 8001ff8:	50000400 	.word	0x50000400
 8001ffc:	50000800 	.word	0x50000800
 8002000:	50001400 	.word	0x50001400

08002004 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	0002      	movs	r2, r0
 800200c:	1dbb      	adds	r3, r7, #6
 800200e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8002010:	4b10      	ldr	r3, [pc, #64]	@ (8002054 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	1dba      	adds	r2, r7, #6
 8002016:	8812      	ldrh	r2, [r2, #0]
 8002018:	4013      	ands	r3, r2
 800201a:	d008      	beq.n	800202e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800201c:	4b0d      	ldr	r3, [pc, #52]	@ (8002054 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800201e:	1dba      	adds	r2, r7, #6
 8002020:	8812      	ldrh	r2, [r2, #0]
 8002022:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002024:	1dbb      	adds	r3, r7, #6
 8002026:	881b      	ldrh	r3, [r3, #0]
 8002028:	0018      	movs	r0, r3
 800202a:	f7fe fc7f 	bl	800092c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 800202e:	4b09      	ldr	r3, [pc, #36]	@ (8002054 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	1dba      	adds	r2, r7, #6
 8002034:	8812      	ldrh	r2, [r2, #0]
 8002036:	4013      	ands	r3, r2
 8002038:	d008      	beq.n	800204c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800203a:	4b06      	ldr	r3, [pc, #24]	@ (8002054 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800203c:	1dba      	adds	r2, r7, #6
 800203e:	8812      	ldrh	r2, [r2, #0]
 8002040:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002042:	1dbb      	adds	r3, r7, #6
 8002044:	881b      	ldrh	r3, [r3, #0]
 8002046:	0018      	movs	r0, r3
 8002048:	f000 f806 	bl	8002058 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800204c:	46c0      	nop			@ (mov r8, r8)
 800204e:	46bd      	mov	sp, r7
 8002050:	b002      	add	sp, #8
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40021800 	.word	0x40021800

08002058 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	0002      	movs	r2, r0
 8002060:	1dbb      	adds	r3, r7, #6
 8002062:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8002064:	46c0      	nop			@ (mov r8, r8)
 8002066:	46bd      	mov	sp, r7
 8002068:	b002      	add	sp, #8
 800206a:	bd80      	pop	{r7, pc}

0800206c <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d101      	bne.n	800207e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e1d0      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2201      	movs	r2, #1
 8002084:	4013      	ands	r3, r2
 8002086:	d100      	bne.n	800208a <HAL_RCC_OscConfig+0x1e>
 8002088:	e069      	b.n	800215e <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800208a:	4bc8      	ldr	r3, [pc, #800]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	2238      	movs	r2, #56	@ 0x38
 8002090:	4013      	ands	r3, r2
 8002092:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	2b08      	cmp	r3, #8
 8002098:	d105      	bne.n	80020a6 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d15d      	bne.n	800215e <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e1bc      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685a      	ldr	r2, [r3, #4]
 80020aa:	2380      	movs	r3, #128	@ 0x80
 80020ac:	025b      	lsls	r3, r3, #9
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d107      	bne.n	80020c2 <HAL_RCC_OscConfig+0x56>
 80020b2:	4bbe      	ldr	r3, [pc, #760]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	4bbd      	ldr	r3, [pc, #756]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80020b8:	2180      	movs	r1, #128	@ 0x80
 80020ba:	0249      	lsls	r1, r1, #9
 80020bc:	430a      	orrs	r2, r1
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	e020      	b.n	8002104 <HAL_RCC_OscConfig+0x98>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	23a0      	movs	r3, #160	@ 0xa0
 80020c8:	02db      	lsls	r3, r3, #11
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d10e      	bne.n	80020ec <HAL_RCC_OscConfig+0x80>
 80020ce:	4bb7      	ldr	r3, [pc, #732]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	4bb6      	ldr	r3, [pc, #728]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80020d4:	2180      	movs	r1, #128	@ 0x80
 80020d6:	02c9      	lsls	r1, r1, #11
 80020d8:	430a      	orrs	r2, r1
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	4bb3      	ldr	r3, [pc, #716]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	4bb2      	ldr	r3, [pc, #712]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80020e2:	2180      	movs	r1, #128	@ 0x80
 80020e4:	0249      	lsls	r1, r1, #9
 80020e6:	430a      	orrs	r2, r1
 80020e8:	601a      	str	r2, [r3, #0]
 80020ea:	e00b      	b.n	8002104 <HAL_RCC_OscConfig+0x98>
 80020ec:	4baf      	ldr	r3, [pc, #700]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	4bae      	ldr	r3, [pc, #696]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80020f2:	49af      	ldr	r1, [pc, #700]	@ (80023b0 <HAL_RCC_OscConfig+0x344>)
 80020f4:	400a      	ands	r2, r1
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	4bac      	ldr	r3, [pc, #688]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	4bab      	ldr	r3, [pc, #684]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80020fe:	49ad      	ldr	r1, [pc, #692]	@ (80023b4 <HAL_RCC_OscConfig+0x348>)
 8002100:	400a      	ands	r2, r1
 8002102:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d014      	beq.n	8002136 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210c:	f7fe fe2a 	bl	8000d64 <HAL_GetTick>
 8002110:	0003      	movs	r3, r0
 8002112:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002114:	e008      	b.n	8002128 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002116:	f7fe fe25 	bl	8000d64 <HAL_GetTick>
 800211a:	0002      	movs	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b64      	cmp	r3, #100	@ 0x64
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e17b      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002128:	4ba0      	ldr	r3, [pc, #640]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	2380      	movs	r3, #128	@ 0x80
 800212e:	029b      	lsls	r3, r3, #10
 8002130:	4013      	ands	r3, r2
 8002132:	d0f0      	beq.n	8002116 <HAL_RCC_OscConfig+0xaa>
 8002134:	e013      	b.n	800215e <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002136:	f7fe fe15 	bl	8000d64 <HAL_GetTick>
 800213a:	0003      	movs	r3, r0
 800213c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800213e:	e008      	b.n	8002152 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002140:	f7fe fe10 	bl	8000d64 <HAL_GetTick>
 8002144:	0002      	movs	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b64      	cmp	r3, #100	@ 0x64
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e166      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002152:	4b96      	ldr	r3, [pc, #600]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	2380      	movs	r3, #128	@ 0x80
 8002158:	029b      	lsls	r3, r3, #10
 800215a:	4013      	ands	r3, r2
 800215c:	d1f0      	bne.n	8002140 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2202      	movs	r2, #2
 8002164:	4013      	ands	r3, r2
 8002166:	d100      	bne.n	800216a <HAL_RCC_OscConfig+0xfe>
 8002168:	e086      	b.n	8002278 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800216a:	4b90      	ldr	r3, [pc, #576]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	2238      	movs	r2, #56	@ 0x38
 8002170:	4013      	ands	r3, r2
 8002172:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d12f      	bne.n	80021da <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e14c      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002186:	4b89      	ldr	r3, [pc, #548]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	4a8b      	ldr	r2, [pc, #556]	@ (80023b8 <HAL_RCC_OscConfig+0x34c>)
 800218c:	4013      	ands	r3, r2
 800218e:	0019      	movs	r1, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	695b      	ldr	r3, [r3, #20]
 8002194:	021a      	lsls	r2, r3, #8
 8002196:	4b85      	ldr	r3, [pc, #532]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002198:	430a      	orrs	r2, r1
 800219a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d112      	bne.n	80021c8 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80021a2:	4b82      	ldr	r3, [pc, #520]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a85      	ldr	r2, [pc, #532]	@ (80023bc <HAL_RCC_OscConfig+0x350>)
 80021a8:	4013      	ands	r3, r2
 80021aa:	0019      	movs	r1, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	691a      	ldr	r2, [r3, #16]
 80021b0:	4b7e      	ldr	r3, [pc, #504]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80021b2:	430a      	orrs	r2, r1
 80021b4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80021b6:	4b7d      	ldr	r3, [pc, #500]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	0adb      	lsrs	r3, r3, #11
 80021bc:	2207      	movs	r2, #7
 80021be:	4013      	ands	r3, r2
 80021c0:	4a7f      	ldr	r2, [pc, #508]	@ (80023c0 <HAL_RCC_OscConfig+0x354>)
 80021c2:	40da      	lsrs	r2, r3
 80021c4:	4b7f      	ldr	r3, [pc, #508]	@ (80023c4 <HAL_RCC_OscConfig+0x358>)
 80021c6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80021c8:	4b7f      	ldr	r3, [pc, #508]	@ (80023c8 <HAL_RCC_OscConfig+0x35c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	0018      	movs	r0, r3
 80021ce:	f7fe fd6d 	bl	8000cac <HAL_InitTick>
 80021d2:	1e03      	subs	r3, r0, #0
 80021d4:	d050      	beq.n	8002278 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e122      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d030      	beq.n	8002244 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80021e2:	4b72      	ldr	r3, [pc, #456]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a75      	ldr	r2, [pc, #468]	@ (80023bc <HAL_RCC_OscConfig+0x350>)
 80021e8:	4013      	ands	r3, r2
 80021ea:	0019      	movs	r1, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	691a      	ldr	r2, [r3, #16]
 80021f0:	4b6e      	ldr	r3, [pc, #440]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80021f2:	430a      	orrs	r2, r1
 80021f4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80021f6:	4b6d      	ldr	r3, [pc, #436]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	4b6c      	ldr	r3, [pc, #432]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80021fc:	2180      	movs	r1, #128	@ 0x80
 80021fe:	0049      	lsls	r1, r1, #1
 8002200:	430a      	orrs	r2, r1
 8002202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002204:	f7fe fdae 	bl	8000d64 <HAL_GetTick>
 8002208:	0003      	movs	r3, r0
 800220a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800220c:	e008      	b.n	8002220 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800220e:	f7fe fda9 	bl	8000d64 <HAL_GetTick>
 8002212:	0002      	movs	r2, r0
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b02      	cmp	r3, #2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e0ff      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002220:	4b62      	ldr	r3, [pc, #392]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	2380      	movs	r3, #128	@ 0x80
 8002226:	00db      	lsls	r3, r3, #3
 8002228:	4013      	ands	r3, r2
 800222a:	d0f0      	beq.n	800220e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800222c:	4b5f      	ldr	r3, [pc, #380]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	4a61      	ldr	r2, [pc, #388]	@ (80023b8 <HAL_RCC_OscConfig+0x34c>)
 8002232:	4013      	ands	r3, r2
 8002234:	0019      	movs	r1, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	021a      	lsls	r2, r3, #8
 800223c:	4b5b      	ldr	r3, [pc, #364]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 800223e:	430a      	orrs	r2, r1
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	e019      	b.n	8002278 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8002244:	4b59      	ldr	r3, [pc, #356]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	4b58      	ldr	r3, [pc, #352]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 800224a:	4960      	ldr	r1, [pc, #384]	@ (80023cc <HAL_RCC_OscConfig+0x360>)
 800224c:	400a      	ands	r2, r1
 800224e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002250:	f7fe fd88 	bl	8000d64 <HAL_GetTick>
 8002254:	0003      	movs	r3, r0
 8002256:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002258:	e008      	b.n	800226c <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800225a:	f7fe fd83 	bl	8000d64 <HAL_GetTick>
 800225e:	0002      	movs	r2, r0
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	2b02      	cmp	r3, #2
 8002266:	d901      	bls.n	800226c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e0d9      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800226c:	4b4f      	ldr	r3, [pc, #316]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	2380      	movs	r3, #128	@ 0x80
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	4013      	ands	r3, r2
 8002276:	d1f0      	bne.n	800225a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2208      	movs	r2, #8
 800227e:	4013      	ands	r3, r2
 8002280:	d042      	beq.n	8002308 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002282:	4b4a      	ldr	r3, [pc, #296]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	2238      	movs	r2, #56	@ 0x38
 8002288:	4013      	ands	r3, r2
 800228a:	2b18      	cmp	r3, #24
 800228c:	d105      	bne.n	800229a <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d138      	bne.n	8002308 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e0c2      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d019      	beq.n	80022d6 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80022a2:	4b42      	ldr	r3, [pc, #264]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80022a4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80022a6:	4b41      	ldr	r3, [pc, #260]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80022a8:	2101      	movs	r1, #1
 80022aa:	430a      	orrs	r2, r1
 80022ac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ae:	f7fe fd59 	bl	8000d64 <HAL_GetTick>
 80022b2:	0003      	movs	r3, r0
 80022b4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80022b8:	f7fe fd54 	bl	8000d64 <HAL_GetTick>
 80022bc:	0002      	movs	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e0aa      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80022ca:	4b38      	ldr	r3, [pc, #224]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80022cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ce:	2202      	movs	r2, #2
 80022d0:	4013      	ands	r3, r2
 80022d2:	d0f1      	beq.n	80022b8 <HAL_RCC_OscConfig+0x24c>
 80022d4:	e018      	b.n	8002308 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80022d6:	4b35      	ldr	r3, [pc, #212]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80022d8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80022da:	4b34      	ldr	r3, [pc, #208]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 80022dc:	2101      	movs	r1, #1
 80022de:	438a      	bics	r2, r1
 80022e0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e2:	f7fe fd3f 	bl	8000d64 <HAL_GetTick>
 80022e6:	0003      	movs	r3, r0
 80022e8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80022ec:	f7fe fd3a 	bl	8000d64 <HAL_GetTick>
 80022f0:	0002      	movs	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e090      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80022fe:	4b2b      	ldr	r3, [pc, #172]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002302:	2202      	movs	r2, #2
 8002304:	4013      	ands	r3, r2
 8002306:	d1f1      	bne.n	80022ec <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2204      	movs	r2, #4
 800230e:	4013      	ands	r3, r2
 8002310:	d100      	bne.n	8002314 <HAL_RCC_OscConfig+0x2a8>
 8002312:	e084      	b.n	800241e <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002314:	230f      	movs	r3, #15
 8002316:	18fb      	adds	r3, r7, r3
 8002318:	2200      	movs	r2, #0
 800231a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800231c:	4b23      	ldr	r3, [pc, #140]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	2238      	movs	r2, #56	@ 0x38
 8002322:	4013      	ands	r3, r2
 8002324:	2b20      	cmp	r3, #32
 8002326:	d106      	bne.n	8002336 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d000      	beq.n	8002332 <HAL_RCC_OscConfig+0x2c6>
 8002330:	e075      	b.n	800241e <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e074      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d106      	bne.n	800234c <HAL_RCC_OscConfig+0x2e0>
 800233e:	4b1b      	ldr	r3, [pc, #108]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002340:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002342:	4b1a      	ldr	r3, [pc, #104]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002344:	2101      	movs	r1, #1
 8002346:	430a      	orrs	r2, r1
 8002348:	65da      	str	r2, [r3, #92]	@ 0x5c
 800234a:	e01c      	b.n	8002386 <HAL_RCC_OscConfig+0x31a>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	2b05      	cmp	r3, #5
 8002352:	d10c      	bne.n	800236e <HAL_RCC_OscConfig+0x302>
 8002354:	4b15      	ldr	r3, [pc, #84]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002356:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002358:	4b14      	ldr	r3, [pc, #80]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 800235a:	2104      	movs	r1, #4
 800235c:	430a      	orrs	r2, r1
 800235e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002360:	4b12      	ldr	r3, [pc, #72]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002362:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002364:	4b11      	ldr	r3, [pc, #68]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002366:	2101      	movs	r1, #1
 8002368:	430a      	orrs	r2, r1
 800236a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800236c:	e00b      	b.n	8002386 <HAL_RCC_OscConfig+0x31a>
 800236e:	4b0f      	ldr	r3, [pc, #60]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002370:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002372:	4b0e      	ldr	r3, [pc, #56]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002374:	2101      	movs	r1, #1
 8002376:	438a      	bics	r2, r1
 8002378:	65da      	str	r2, [r3, #92]	@ 0x5c
 800237a:	4b0c      	ldr	r3, [pc, #48]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 800237c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800237e:	4b0b      	ldr	r3, [pc, #44]	@ (80023ac <HAL_RCC_OscConfig+0x340>)
 8002380:	2104      	movs	r1, #4
 8002382:	438a      	bics	r2, r1
 8002384:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d028      	beq.n	80023e0 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800238e:	f7fe fce9 	bl	8000d64 <HAL_GetTick>
 8002392:	0003      	movs	r3, r0
 8002394:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002396:	e01d      	b.n	80023d4 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002398:	f7fe fce4 	bl	8000d64 <HAL_GetTick>
 800239c:	0002      	movs	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	4a0b      	ldr	r2, [pc, #44]	@ (80023d0 <HAL_RCC_OscConfig+0x364>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d915      	bls.n	80023d4 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e039      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
 80023ac:	40021000 	.word	0x40021000
 80023b0:	fffeffff 	.word	0xfffeffff
 80023b4:	fffbffff 	.word	0xfffbffff
 80023b8:	ffff80ff 	.word	0xffff80ff
 80023bc:	ffffc7ff 	.word	0xffffc7ff
 80023c0:	02dc6c00 	.word	0x02dc6c00
 80023c4:	20000000 	.word	0x20000000
 80023c8:	20000004 	.word	0x20000004
 80023cc:	fffffeff 	.word	0xfffffeff
 80023d0:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80023d4:	4b14      	ldr	r3, [pc, #80]	@ (8002428 <HAL_RCC_OscConfig+0x3bc>)
 80023d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023d8:	2202      	movs	r2, #2
 80023da:	4013      	ands	r3, r2
 80023dc:	d0dc      	beq.n	8002398 <HAL_RCC_OscConfig+0x32c>
 80023de:	e013      	b.n	8002408 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e0:	f7fe fcc0 	bl	8000d64 <HAL_GetTick>
 80023e4:	0003      	movs	r3, r0
 80023e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80023e8:	e009      	b.n	80023fe <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ea:	f7fe fcbb 	bl	8000d64 <HAL_GetTick>
 80023ee:	0002      	movs	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	4a0d      	ldr	r2, [pc, #52]	@ (800242c <HAL_RCC_OscConfig+0x3c0>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e010      	b.n	8002420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80023fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002428 <HAL_RCC_OscConfig+0x3bc>)
 8002400:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002402:	2202      	movs	r2, #2
 8002404:	4013      	ands	r3, r2
 8002406:	d1f0      	bne.n	80023ea <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002408:	230f      	movs	r3, #15
 800240a:	18fb      	adds	r3, r7, r3
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d105      	bne.n	800241e <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002412:	4b05      	ldr	r3, [pc, #20]	@ (8002428 <HAL_RCC_OscConfig+0x3bc>)
 8002414:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002416:	4b04      	ldr	r3, [pc, #16]	@ (8002428 <HAL_RCC_OscConfig+0x3bc>)
 8002418:	4905      	ldr	r1, [pc, #20]	@ (8002430 <HAL_RCC_OscConfig+0x3c4>)
 800241a:	400a      	ands	r2, r1
 800241c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 800241e:	2300      	movs	r3, #0
}
 8002420:	0018      	movs	r0, r3
 8002422:	46bd      	mov	sp, r7
 8002424:	b006      	add	sp, #24
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40021000 	.word	0x40021000
 800242c:	00001388 	.word	0x00001388
 8002430:	efffffff 	.word	0xefffffff

08002434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e0df      	b.n	8002608 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002448:	4b71      	ldr	r3, [pc, #452]	@ (8002610 <HAL_RCC_ClockConfig+0x1dc>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2207      	movs	r2, #7
 800244e:	4013      	ands	r3, r2
 8002450:	683a      	ldr	r2, [r7, #0]
 8002452:	429a      	cmp	r2, r3
 8002454:	d91e      	bls.n	8002494 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002456:	4b6e      	ldr	r3, [pc, #440]	@ (8002610 <HAL_RCC_ClockConfig+0x1dc>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2207      	movs	r2, #7
 800245c:	4393      	bics	r3, r2
 800245e:	0019      	movs	r1, r3
 8002460:	4b6b      	ldr	r3, [pc, #428]	@ (8002610 <HAL_RCC_ClockConfig+0x1dc>)
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002468:	f7fe fc7c 	bl	8000d64 <HAL_GetTick>
 800246c:	0003      	movs	r3, r0
 800246e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002470:	e009      	b.n	8002486 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002472:	f7fe fc77 	bl	8000d64 <HAL_GetTick>
 8002476:	0002      	movs	r2, r0
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	4a65      	ldr	r2, [pc, #404]	@ (8002614 <HAL_RCC_ClockConfig+0x1e0>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e0c0      	b.n	8002608 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002486:	4b62      	ldr	r3, [pc, #392]	@ (8002610 <HAL_RCC_ClockConfig+0x1dc>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2207      	movs	r2, #7
 800248c:	4013      	ands	r3, r2
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	429a      	cmp	r2, r3
 8002492:	d1ee      	bne.n	8002472 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2202      	movs	r2, #2
 800249a:	4013      	ands	r3, r2
 800249c:	d017      	beq.n	80024ce <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2204      	movs	r2, #4
 80024a4:	4013      	ands	r3, r2
 80024a6:	d008      	beq.n	80024ba <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80024a8:	4b5b      	ldr	r3, [pc, #364]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	4a5b      	ldr	r2, [pc, #364]	@ (800261c <HAL_RCC_ClockConfig+0x1e8>)
 80024ae:	401a      	ands	r2, r3
 80024b0:	4b59      	ldr	r3, [pc, #356]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 80024b2:	21b0      	movs	r1, #176	@ 0xb0
 80024b4:	0109      	lsls	r1, r1, #4
 80024b6:	430a      	orrs	r2, r1
 80024b8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024ba:	4b57      	ldr	r3, [pc, #348]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	4a58      	ldr	r2, [pc, #352]	@ (8002620 <HAL_RCC_ClockConfig+0x1ec>)
 80024c0:	4013      	ands	r3, r2
 80024c2:	0019      	movs	r1, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	68da      	ldr	r2, [r3, #12]
 80024c8:	4b53      	ldr	r3, [pc, #332]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 80024ca:	430a      	orrs	r2, r1
 80024cc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2201      	movs	r2, #1
 80024d4:	4013      	ands	r3, r2
 80024d6:	d04b      	beq.n	8002570 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d107      	bne.n	80024f0 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024e0:	4b4d      	ldr	r3, [pc, #308]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	2380      	movs	r3, #128	@ 0x80
 80024e6:	029b      	lsls	r3, r3, #10
 80024e8:	4013      	ands	r3, r2
 80024ea:	d11f      	bne.n	800252c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e08b      	b.n	8002608 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d107      	bne.n	8002508 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024f8:	4b47      	ldr	r3, [pc, #284]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	2380      	movs	r3, #128	@ 0x80
 80024fe:	00db      	lsls	r3, r3, #3
 8002500:	4013      	ands	r3, r2
 8002502:	d113      	bne.n	800252c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e07f      	b.n	8002608 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	2b03      	cmp	r3, #3
 800250e:	d106      	bne.n	800251e <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002510:	4b41      	ldr	r3, [pc, #260]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 8002512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002514:	2202      	movs	r2, #2
 8002516:	4013      	ands	r3, r2
 8002518:	d108      	bne.n	800252c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e074      	b.n	8002608 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800251e:	4b3e      	ldr	r3, [pc, #248]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 8002520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002522:	2202      	movs	r2, #2
 8002524:	4013      	ands	r3, r2
 8002526:	d101      	bne.n	800252c <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e06d      	b.n	8002608 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800252c:	4b3a      	ldr	r3, [pc, #232]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	2207      	movs	r2, #7
 8002532:	4393      	bics	r3, r2
 8002534:	0019      	movs	r1, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685a      	ldr	r2, [r3, #4]
 800253a:	4b37      	ldr	r3, [pc, #220]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 800253c:	430a      	orrs	r2, r1
 800253e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002540:	f7fe fc10 	bl	8000d64 <HAL_GetTick>
 8002544:	0003      	movs	r3, r0
 8002546:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002548:	e009      	b.n	800255e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800254a:	f7fe fc0b 	bl	8000d64 <HAL_GetTick>
 800254e:	0002      	movs	r2, r0
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	4a2f      	ldr	r2, [pc, #188]	@ (8002614 <HAL_RCC_ClockConfig+0x1e0>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d901      	bls.n	800255e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e054      	b.n	8002608 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800255e:	4b2e      	ldr	r3, [pc, #184]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	2238      	movs	r2, #56	@ 0x38
 8002564:	401a      	ands	r2, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	429a      	cmp	r2, r3
 800256e:	d1ec      	bne.n	800254a <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002570:	4b27      	ldr	r3, [pc, #156]	@ (8002610 <HAL_RCC_ClockConfig+0x1dc>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2207      	movs	r2, #7
 8002576:	4013      	ands	r3, r2
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	429a      	cmp	r2, r3
 800257c:	d21e      	bcs.n	80025bc <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800257e:	4b24      	ldr	r3, [pc, #144]	@ (8002610 <HAL_RCC_ClockConfig+0x1dc>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	2207      	movs	r2, #7
 8002584:	4393      	bics	r3, r2
 8002586:	0019      	movs	r1, r3
 8002588:	4b21      	ldr	r3, [pc, #132]	@ (8002610 <HAL_RCC_ClockConfig+0x1dc>)
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	430a      	orrs	r2, r1
 800258e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002590:	f7fe fbe8 	bl	8000d64 <HAL_GetTick>
 8002594:	0003      	movs	r3, r0
 8002596:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002598:	e009      	b.n	80025ae <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800259a:	f7fe fbe3 	bl	8000d64 <HAL_GetTick>
 800259e:	0002      	movs	r2, r0
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002614 <HAL_RCC_ClockConfig+0x1e0>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e02c      	b.n	8002608 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80025ae:	4b18      	ldr	r3, [pc, #96]	@ (8002610 <HAL_RCC_ClockConfig+0x1dc>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2207      	movs	r2, #7
 80025b4:	4013      	ands	r3, r2
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d1ee      	bne.n	800259a <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2204      	movs	r2, #4
 80025c2:	4013      	ands	r3, r2
 80025c4:	d009      	beq.n	80025da <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80025c6:	4b14      	ldr	r3, [pc, #80]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	4a16      	ldr	r2, [pc, #88]	@ (8002624 <HAL_RCC_ClockConfig+0x1f0>)
 80025cc:	4013      	ands	r3, r2
 80025ce:	0019      	movs	r1, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691a      	ldr	r2, [r3, #16]
 80025d4:	4b10      	ldr	r3, [pc, #64]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 80025d6:	430a      	orrs	r2, r1
 80025d8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80025da:	f000 f82b 	bl	8002634 <HAL_RCC_GetSysClockFreq>
 80025de:	0001      	movs	r1, r0
 80025e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002618 <HAL_RCC_ClockConfig+0x1e4>)
 80025e2:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80025e4:	0a1b      	lsrs	r3, r3, #8
 80025e6:	220f      	movs	r2, #15
 80025e8:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80025ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002628 <HAL_RCC_ClockConfig+0x1f4>)
 80025ec:	0092      	lsls	r2, r2, #2
 80025ee:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80025f0:	221f      	movs	r2, #31
 80025f2:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80025f4:	000a      	movs	r2, r1
 80025f6:	40da      	lsrs	r2, r3
 80025f8:	4b0c      	ldr	r3, [pc, #48]	@ (800262c <HAL_RCC_ClockConfig+0x1f8>)
 80025fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80025fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002630 <HAL_RCC_ClockConfig+0x1fc>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	0018      	movs	r0, r3
 8002602:	f7fe fb53 	bl	8000cac <HAL_InitTick>
 8002606:	0003      	movs	r3, r0
}
 8002608:	0018      	movs	r0, r3
 800260a:	46bd      	mov	sp, r7
 800260c:	b004      	add	sp, #16
 800260e:	bd80      	pop	{r7, pc}
 8002610:	40022000 	.word	0x40022000
 8002614:	00001388 	.word	0x00001388
 8002618:	40021000 	.word	0x40021000
 800261c:	ffff84ff 	.word	0xffff84ff
 8002620:	fffff0ff 	.word	0xfffff0ff
 8002624:	ffff8fff 	.word	0xffff8fff
 8002628:	08003d78 	.word	0x08003d78
 800262c:	20000000 	.word	0x20000000
 8002630:	20000004 	.word	0x20000004

08002634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800263a:	4b1c      	ldr	r3, [pc, #112]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x78>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	2238      	movs	r2, #56	@ 0x38
 8002640:	4013      	ands	r3, r2
 8002642:	d10f      	bne.n	8002664 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002644:	4b19      	ldr	r3, [pc, #100]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x78>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	0adb      	lsrs	r3, r3, #11
 800264a:	2207      	movs	r2, #7
 800264c:	4013      	ands	r3, r2
 800264e:	2201      	movs	r2, #1
 8002650:	409a      	lsls	r2, r3
 8002652:	0013      	movs	r3, r2
 8002654:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002656:	6839      	ldr	r1, [r7, #0]
 8002658:	4815      	ldr	r0, [pc, #84]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x7c>)
 800265a:	f7fd fd55 	bl	8000108 <__udivsi3>
 800265e:	0003      	movs	r3, r0
 8002660:	607b      	str	r3, [r7, #4]
 8002662:	e01e      	b.n	80026a2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002664:	4b11      	ldr	r3, [pc, #68]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x78>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2238      	movs	r2, #56	@ 0x38
 800266a:	4013      	ands	r3, r2
 800266c:	2b08      	cmp	r3, #8
 800266e:	d102      	bne.n	8002676 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002670:	4b10      	ldr	r3, [pc, #64]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x80>)
 8002672:	607b      	str	r3, [r7, #4]
 8002674:	e015      	b.n	80026a2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002676:	4b0d      	ldr	r3, [pc, #52]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x78>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	2238      	movs	r2, #56	@ 0x38
 800267c:	4013      	ands	r3, r2
 800267e:	2b20      	cmp	r3, #32
 8002680:	d103      	bne.n	800268a <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002682:	2380      	movs	r3, #128	@ 0x80
 8002684:	021b      	lsls	r3, r3, #8
 8002686:	607b      	str	r3, [r7, #4]
 8002688:	e00b      	b.n	80026a2 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800268a:	4b08      	ldr	r3, [pc, #32]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x78>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	2238      	movs	r2, #56	@ 0x38
 8002690:	4013      	ands	r3, r2
 8002692:	2b18      	cmp	r3, #24
 8002694:	d103      	bne.n	800269e <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002696:	23fa      	movs	r3, #250	@ 0xfa
 8002698:	01db      	lsls	r3, r3, #7
 800269a:	607b      	str	r3, [r7, #4]
 800269c:	e001      	b.n	80026a2 <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 800269e:	2300      	movs	r3, #0
 80026a0:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 80026a2:	687b      	ldr	r3, [r7, #4]
}
 80026a4:	0018      	movs	r0, r3
 80026a6:	46bd      	mov	sp, r7
 80026a8:	b002      	add	sp, #8
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40021000 	.word	0x40021000
 80026b0:	02dc6c00 	.word	0x02dc6c00
 80026b4:	007a1200 	.word	0x007a1200

080026b8 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b086      	sub	sp, #24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80026c0:	2313      	movs	r3, #19
 80026c2:	18fb      	adds	r3, r7, r3
 80026c4:	2200      	movs	r2, #0
 80026c6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026c8:	2312      	movs	r3, #18
 80026ca:	18fb      	adds	r3, r7, r3
 80026cc:	2200      	movs	r2, #0
 80026ce:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2240      	movs	r2, #64	@ 0x40
 80026d6:	4013      	ands	r3, r2
 80026d8:	d100      	bne.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x24>
 80026da:	e079      	b.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026dc:	2011      	movs	r0, #17
 80026de:	183b      	adds	r3, r7, r0
 80026e0:	2200      	movs	r2, #0
 80026e2:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026e4:	4b63      	ldr	r3, [pc, #396]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026e8:	2380      	movs	r3, #128	@ 0x80
 80026ea:	055b      	lsls	r3, r3, #21
 80026ec:	4013      	ands	r3, r2
 80026ee:	d110      	bne.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026f0:	4b60      	ldr	r3, [pc, #384]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026f4:	4b5f      	ldr	r3, [pc, #380]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026f6:	2180      	movs	r1, #128	@ 0x80
 80026f8:	0549      	lsls	r1, r1, #21
 80026fa:	430a      	orrs	r2, r1
 80026fc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80026fe:	4b5d      	ldr	r3, [pc, #372]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002700:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002702:	2380      	movs	r3, #128	@ 0x80
 8002704:	055b      	lsls	r3, r3, #21
 8002706:	4013      	ands	r3, r2
 8002708:	60bb      	str	r3, [r7, #8]
 800270a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800270c:	183b      	adds	r3, r7, r0
 800270e:	2201      	movs	r2, #1
 8002710:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002712:	4b58      	ldr	r3, [pc, #352]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002714:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002716:	23c0      	movs	r3, #192	@ 0xc0
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4013      	ands	r3, r2
 800271c:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d019      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	697a      	ldr	r2, [r7, #20]
 800272a:	429a      	cmp	r2, r3
 800272c:	d014      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800272e:	4b51      	ldr	r3, [pc, #324]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002732:	4a51      	ldr	r2, [pc, #324]	@ (8002878 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002734:	4013      	ands	r3, r2
 8002736:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002738:	4b4e      	ldr	r3, [pc, #312]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800273a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800273c:	4b4d      	ldr	r3, [pc, #308]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800273e:	2180      	movs	r1, #128	@ 0x80
 8002740:	0249      	lsls	r1, r1, #9
 8002742:	430a      	orrs	r2, r1
 8002744:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002746:	4b4b      	ldr	r3, [pc, #300]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002748:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800274a:	4b4a      	ldr	r3, [pc, #296]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800274c:	494b      	ldr	r1, [pc, #300]	@ (800287c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800274e:	400a      	ands	r2, r1
 8002750:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002752:	4b48      	ldr	r3, [pc, #288]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002754:	697a      	ldr	r2, [r7, #20]
 8002756:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	2201      	movs	r2, #1
 800275c:	4013      	ands	r3, r2
 800275e:	d016      	beq.n	800278e <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002760:	f7fe fb00 	bl	8000d64 <HAL_GetTick>
 8002764:	0003      	movs	r3, r0
 8002766:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002768:	e00c      	b.n	8002784 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800276a:	f7fe fafb 	bl	8000d64 <HAL_GetTick>
 800276e:	0002      	movs	r2, r0
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	4a42      	ldr	r2, [pc, #264]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d904      	bls.n	8002784 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 800277a:	2313      	movs	r3, #19
 800277c:	18fb      	adds	r3, r7, r3
 800277e:	2203      	movs	r2, #3
 8002780:	701a      	strb	r2, [r3, #0]
          break;
 8002782:	e004      	b.n	800278e <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002784:	4b3b      	ldr	r3, [pc, #236]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002788:	2202      	movs	r2, #2
 800278a:	4013      	ands	r3, r2
 800278c:	d0ed      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 800278e:	2313      	movs	r3, #19
 8002790:	18fb      	adds	r3, r7, r3
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d10a      	bne.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002798:	4b36      	ldr	r3, [pc, #216]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800279a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800279c:	4a36      	ldr	r2, [pc, #216]	@ (8002878 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800279e:	4013      	ands	r3, r2
 80027a0:	0019      	movs	r1, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	699a      	ldr	r2, [r3, #24]
 80027a6:	4b33      	ldr	r3, [pc, #204]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027a8:	430a      	orrs	r2, r1
 80027aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80027ac:	e005      	b.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027ae:	2312      	movs	r3, #18
 80027b0:	18fb      	adds	r3, r7, r3
 80027b2:	2213      	movs	r2, #19
 80027b4:	18ba      	adds	r2, r7, r2
 80027b6:	7812      	ldrb	r2, [r2, #0]
 80027b8:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027ba:	2311      	movs	r3, #17
 80027bc:	18fb      	adds	r3, r7, r3
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d105      	bne.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027c4:	4b2b      	ldr	r3, [pc, #172]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027ca:	492e      	ldr	r1, [pc, #184]	@ (8002884 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80027cc:	400a      	ands	r2, r1
 80027ce:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2201      	movs	r2, #1
 80027d6:	4013      	ands	r3, r2
 80027d8:	d009      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027da:	4b26      	ldr	r3, [pc, #152]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027de:	2203      	movs	r2, #3
 80027e0:	4393      	bics	r3, r2
 80027e2:	0019      	movs	r1, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	4b22      	ldr	r3, [pc, #136]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027ea:	430a      	orrs	r2, r1
 80027ec:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2202      	movs	r2, #2
 80027f4:	4013      	ands	r3, r2
 80027f6:	d009      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027fc:	4a22      	ldr	r2, [pc, #136]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027fe:	4013      	ands	r3, r2
 8002800:	0019      	movs	r1, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68da      	ldr	r2, [r3, #12]
 8002806:	4b1b      	ldr	r3, [pc, #108]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002808:	430a      	orrs	r2, r1
 800280a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2220      	movs	r2, #32
 8002812:	4013      	ands	r3, r2
 8002814:	d008      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002816:	4b17      	ldr	r3, [pc, #92]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	0899      	lsrs	r1, r3, #2
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	695a      	ldr	r2, [r3, #20]
 8002822:	4b14      	ldr	r3, [pc, #80]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002824:	430a      	orrs	r2, r1
 8002826:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2204      	movs	r2, #4
 800282e:	4013      	ands	r3, r2
 8002830:	d009      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002832:	4b10      	ldr	r3, [pc, #64]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002836:	4a15      	ldr	r2, [pc, #84]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002838:	4013      	ands	r3, r2
 800283a:	0019      	movs	r1, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	691a      	ldr	r2, [r3, #16]
 8002840:	4b0c      	ldr	r3, [pc, #48]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002842:	430a      	orrs	r2, r1
 8002844:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2280      	movs	r2, #128	@ 0x80
 800284c:	4013      	ands	r3, r2
 800284e:	d009      	beq.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002850:	4b08      	ldr	r3, [pc, #32]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	22e0      	movs	r2, #224	@ 0xe0
 8002856:	4393      	bics	r3, r2
 8002858:	0019      	movs	r1, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685a      	ldr	r2, [r3, #4]
 800285e:	4b05      	ldr	r3, [pc, #20]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002860:	430a      	orrs	r2, r1
 8002862:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002864:	2312      	movs	r3, #18
 8002866:	18fb      	adds	r3, r7, r3
 8002868:	781b      	ldrb	r3, [r3, #0]
}
 800286a:	0018      	movs	r0, r3
 800286c:	46bd      	mov	sp, r7
 800286e:	b006      	add	sp, #24
 8002870:	bd80      	pop	{r7, pc}
 8002872:	46c0      	nop			@ (mov r8, r8)
 8002874:	40021000 	.word	0x40021000
 8002878:	fffffcff 	.word	0xfffffcff
 800287c:	fffeffff 	.word	0xfffeffff
 8002880:	00001388 	.word	0x00001388
 8002884:	efffffff 	.word	0xefffffff
 8002888:	ffffcfff 	.word	0xffffcfff
 800288c:	ffff3fff 	.word	0xffff3fff

08002890 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e04a      	b.n	8002938 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	223d      	movs	r2, #61	@ 0x3d
 80028a6:	5c9b      	ldrb	r3, [r3, r2]
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d107      	bne.n	80028be <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	223c      	movs	r2, #60	@ 0x3c
 80028b2:	2100      	movs	r1, #0
 80028b4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	0018      	movs	r0, r3
 80028ba:	f7fe f8d3 	bl	8000a64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	223d      	movs	r2, #61	@ 0x3d
 80028c2:	2102      	movs	r1, #2
 80028c4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	3304      	adds	r3, #4
 80028ce:	0019      	movs	r1, r3
 80028d0:	0010      	movs	r0, r2
 80028d2:	f000 fd3d 	bl	8003350 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2248      	movs	r2, #72	@ 0x48
 80028da:	2101      	movs	r1, #1
 80028dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	223e      	movs	r2, #62	@ 0x3e
 80028e2:	2101      	movs	r1, #1
 80028e4:	5499      	strb	r1, [r3, r2]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	223f      	movs	r2, #63	@ 0x3f
 80028ea:	2101      	movs	r1, #1
 80028ec:	5499      	strb	r1, [r3, r2]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2240      	movs	r2, #64	@ 0x40
 80028f2:	2101      	movs	r1, #1
 80028f4:	5499      	strb	r1, [r3, r2]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2241      	movs	r2, #65	@ 0x41
 80028fa:	2101      	movs	r1, #1
 80028fc:	5499      	strb	r1, [r3, r2]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2242      	movs	r2, #66	@ 0x42
 8002902:	2101      	movs	r1, #1
 8002904:	5499      	strb	r1, [r3, r2]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2243      	movs	r2, #67	@ 0x43
 800290a:	2101      	movs	r1, #1
 800290c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2244      	movs	r2, #68	@ 0x44
 8002912:	2101      	movs	r1, #1
 8002914:	5499      	strb	r1, [r3, r2]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2245      	movs	r2, #69	@ 0x45
 800291a:	2101      	movs	r1, #1
 800291c:	5499      	strb	r1, [r3, r2]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2246      	movs	r2, #70	@ 0x46
 8002922:	2101      	movs	r1, #1
 8002924:	5499      	strb	r1, [r3, r2]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2247      	movs	r2, #71	@ 0x47
 800292a:	2101      	movs	r1, #1
 800292c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	223d      	movs	r2, #61	@ 0x3d
 8002932:	2101      	movs	r1, #1
 8002934:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002936:	2300      	movs	r3, #0
}
 8002938:	0018      	movs	r0, r3
 800293a:	46bd      	mov	sp, r7
 800293c:	b002      	add	sp, #8
 800293e:	bd80      	pop	{r7, pc}

08002940 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d101      	bne.n	8002952 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e04a      	b.n	80029e8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	223d      	movs	r2, #61	@ 0x3d
 8002956:	5c9b      	ldrb	r3, [r3, r2]
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d107      	bne.n	800296e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	223c      	movs	r2, #60	@ 0x3c
 8002962:	2100      	movs	r1, #0
 8002964:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	0018      	movs	r0, r3
 800296a:	f000 f841 	bl	80029f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	223d      	movs	r2, #61	@ 0x3d
 8002972:	2102      	movs	r1, #2
 8002974:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	3304      	adds	r3, #4
 800297e:	0019      	movs	r1, r3
 8002980:	0010      	movs	r0, r2
 8002982:	f000 fce5 	bl	8003350 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2248      	movs	r2, #72	@ 0x48
 800298a:	2101      	movs	r1, #1
 800298c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	223e      	movs	r2, #62	@ 0x3e
 8002992:	2101      	movs	r1, #1
 8002994:	5499      	strb	r1, [r3, r2]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	223f      	movs	r2, #63	@ 0x3f
 800299a:	2101      	movs	r1, #1
 800299c:	5499      	strb	r1, [r3, r2]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2240      	movs	r2, #64	@ 0x40
 80029a2:	2101      	movs	r1, #1
 80029a4:	5499      	strb	r1, [r3, r2]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2241      	movs	r2, #65	@ 0x41
 80029aa:	2101      	movs	r1, #1
 80029ac:	5499      	strb	r1, [r3, r2]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2242      	movs	r2, #66	@ 0x42
 80029b2:	2101      	movs	r1, #1
 80029b4:	5499      	strb	r1, [r3, r2]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2243      	movs	r2, #67	@ 0x43
 80029ba:	2101      	movs	r1, #1
 80029bc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2244      	movs	r2, #68	@ 0x44
 80029c2:	2101      	movs	r1, #1
 80029c4:	5499      	strb	r1, [r3, r2]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2245      	movs	r2, #69	@ 0x45
 80029ca:	2101      	movs	r1, #1
 80029cc:	5499      	strb	r1, [r3, r2]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2246      	movs	r2, #70	@ 0x46
 80029d2:	2101      	movs	r1, #1
 80029d4:	5499      	strb	r1, [r3, r2]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2247      	movs	r2, #71	@ 0x47
 80029da:	2101      	movs	r1, #1
 80029dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	223d      	movs	r2, #61	@ 0x3d
 80029e2:	2101      	movs	r1, #1
 80029e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	0018      	movs	r0, r3
 80029ea:	46bd      	mov	sp, r7
 80029ec:	b002      	add	sp, #8
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80029f8:	46c0      	nop			@ (mov r8, r8)
 80029fa:	46bd      	mov	sp, r7
 80029fc:	b002      	add	sp, #8
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	001a      	movs	r2, r3
 8002a0e:	1cbb      	adds	r3, r7, #2
 8002a10:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a12:	2317      	movs	r3, #23
 8002a14:	18fb      	adds	r3, r7, r3
 8002a16:	2200      	movs	r2, #0
 8002a18:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d108      	bne.n	8002a32 <HAL_TIM_PWM_Start_DMA+0x32>
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	223e      	movs	r2, #62	@ 0x3e
 8002a24:	5c9b      	ldrb	r3, [r3, r2]
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	3b02      	subs	r3, #2
 8002a2a:	425a      	negs	r2, r3
 8002a2c:	4153      	adcs	r3, r2
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	e037      	b.n	8002aa2 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	2b04      	cmp	r3, #4
 8002a36:	d108      	bne.n	8002a4a <HAL_TIM_PWM_Start_DMA+0x4a>
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	223f      	movs	r2, #63	@ 0x3f
 8002a3c:	5c9b      	ldrb	r3, [r3, r2]
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	3b02      	subs	r3, #2
 8002a42:	425a      	negs	r2, r3
 8002a44:	4153      	adcs	r3, r2
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	e02b      	b.n	8002aa2 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	2b08      	cmp	r3, #8
 8002a4e:	d108      	bne.n	8002a62 <HAL_TIM_PWM_Start_DMA+0x62>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2240      	movs	r2, #64	@ 0x40
 8002a54:	5c9b      	ldrb	r3, [r3, r2]
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	3b02      	subs	r3, #2
 8002a5a:	425a      	negs	r2, r3
 8002a5c:	4153      	adcs	r3, r2
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	e01f      	b.n	8002aa2 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	2b0c      	cmp	r3, #12
 8002a66:	d108      	bne.n	8002a7a <HAL_TIM_PWM_Start_DMA+0x7a>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2241      	movs	r2, #65	@ 0x41
 8002a6c:	5c9b      	ldrb	r3, [r3, r2]
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	3b02      	subs	r3, #2
 8002a72:	425a      	negs	r2, r3
 8002a74:	4153      	adcs	r3, r2
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	e013      	b.n	8002aa2 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	2b10      	cmp	r3, #16
 8002a7e:	d108      	bne.n	8002a92 <HAL_TIM_PWM_Start_DMA+0x92>
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2242      	movs	r2, #66	@ 0x42
 8002a84:	5c9b      	ldrb	r3, [r3, r2]
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	3b02      	subs	r3, #2
 8002a8a:	425a      	negs	r2, r3
 8002a8c:	4153      	adcs	r3, r2
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	e007      	b.n	8002aa2 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2243      	movs	r2, #67	@ 0x43
 8002a96:	5c9b      	ldrb	r3, [r3, r2]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	3b02      	subs	r3, #2
 8002a9c:	425a      	negs	r2, r3
 8002a9e:	4153      	adcs	r3, r2
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	e183      	b.n	8002db2 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d108      	bne.n	8002ac2 <HAL_TIM_PWM_Start_DMA+0xc2>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	223e      	movs	r2, #62	@ 0x3e
 8002ab4:	5c9b      	ldrb	r3, [r3, r2]
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	425a      	negs	r2, r3
 8002abc:	4153      	adcs	r3, r2
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	e037      	b.n	8002b32 <HAL_TIM_PWM_Start_DMA+0x132>
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	2b04      	cmp	r3, #4
 8002ac6:	d108      	bne.n	8002ada <HAL_TIM_PWM_Start_DMA+0xda>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	223f      	movs	r2, #63	@ 0x3f
 8002acc:	5c9b      	ldrb	r3, [r3, r2]
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	425a      	negs	r2, r3
 8002ad4:	4153      	adcs	r3, r2
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	e02b      	b.n	8002b32 <HAL_TIM_PWM_Start_DMA+0x132>
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	2b08      	cmp	r3, #8
 8002ade:	d108      	bne.n	8002af2 <HAL_TIM_PWM_Start_DMA+0xf2>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2240      	movs	r2, #64	@ 0x40
 8002ae4:	5c9b      	ldrb	r3, [r3, r2]
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	425a      	negs	r2, r3
 8002aec:	4153      	adcs	r3, r2
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	e01f      	b.n	8002b32 <HAL_TIM_PWM_Start_DMA+0x132>
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	2b0c      	cmp	r3, #12
 8002af6:	d108      	bne.n	8002b0a <HAL_TIM_PWM_Start_DMA+0x10a>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2241      	movs	r2, #65	@ 0x41
 8002afc:	5c9b      	ldrb	r3, [r3, r2]
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	3b01      	subs	r3, #1
 8002b02:	425a      	negs	r2, r3
 8002b04:	4153      	adcs	r3, r2
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	e013      	b.n	8002b32 <HAL_TIM_PWM_Start_DMA+0x132>
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	2b10      	cmp	r3, #16
 8002b0e:	d108      	bne.n	8002b22 <HAL_TIM_PWM_Start_DMA+0x122>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2242      	movs	r2, #66	@ 0x42
 8002b14:	5c9b      	ldrb	r3, [r3, r2]
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	425a      	negs	r2, r3
 8002b1c:	4153      	adcs	r3, r2
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	e007      	b.n	8002b32 <HAL_TIM_PWM_Start_DMA+0x132>
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2243      	movs	r2, #67	@ 0x43
 8002b26:	5c9b      	ldrb	r3, [r3, r2]
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	425a      	negs	r2, r3
 8002b2e:	4153      	adcs	r3, r2
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d035      	beq.n	8002ba2 <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d003      	beq.n	8002b44 <HAL_TIM_PWM_Start_DMA+0x144>
 8002b3c:	1cbb      	adds	r3, r7, #2
 8002b3e:	881b      	ldrh	r3, [r3, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e134      	b.n	8002db2 <HAL_TIM_PWM_Start_DMA+0x3b2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d104      	bne.n	8002b58 <HAL_TIM_PWM_Start_DMA+0x158>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	223e      	movs	r2, #62	@ 0x3e
 8002b52:	2102      	movs	r1, #2
 8002b54:	5499      	strb	r1, [r3, r2]
 8002b56:	e026      	b.n	8002ba6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	2b04      	cmp	r3, #4
 8002b5c:	d104      	bne.n	8002b68 <HAL_TIM_PWM_Start_DMA+0x168>
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	223f      	movs	r2, #63	@ 0x3f
 8002b62:	2102      	movs	r1, #2
 8002b64:	5499      	strb	r1, [r3, r2]
 8002b66:	e01e      	b.n	8002ba6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	2b08      	cmp	r3, #8
 8002b6c:	d104      	bne.n	8002b78 <HAL_TIM_PWM_Start_DMA+0x178>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2240      	movs	r2, #64	@ 0x40
 8002b72:	2102      	movs	r1, #2
 8002b74:	5499      	strb	r1, [r3, r2]
 8002b76:	e016      	b.n	8002ba6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	2b0c      	cmp	r3, #12
 8002b7c:	d104      	bne.n	8002b88 <HAL_TIM_PWM_Start_DMA+0x188>
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2241      	movs	r2, #65	@ 0x41
 8002b82:	2102      	movs	r1, #2
 8002b84:	5499      	strb	r1, [r3, r2]
 8002b86:	e00e      	b.n	8002ba6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	2b10      	cmp	r3, #16
 8002b8c:	d104      	bne.n	8002b98 <HAL_TIM_PWM_Start_DMA+0x198>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2242      	movs	r2, #66	@ 0x42
 8002b92:	2102      	movs	r1, #2
 8002b94:	5499      	strb	r1, [r3, r2]
 8002b96:	e006      	b.n	8002ba6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2243      	movs	r2, #67	@ 0x43
 8002b9c:	2102      	movs	r1, #2
 8002b9e:	5499      	strb	r1, [r3, r2]
 8002ba0:	e001      	b.n	8002ba6 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e105      	b.n	8002db2 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }

  switch (Channel)
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	2b0c      	cmp	r3, #12
 8002baa:	d100      	bne.n	8002bae <HAL_TIM_PWM_Start_DMA+0x1ae>
 8002bac:	e080      	b.n	8002cb0 <HAL_TIM_PWM_Start_DMA+0x2b0>
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	2b0c      	cmp	r3, #12
 8002bb2:	d900      	bls.n	8002bb6 <HAL_TIM_PWM_Start_DMA+0x1b6>
 8002bb4:	e0a1      	b.n	8002cfa <HAL_TIM_PWM_Start_DMA+0x2fa>
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	2b08      	cmp	r3, #8
 8002bba:	d054      	beq.n	8002c66 <HAL_TIM_PWM_Start_DMA+0x266>
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	2b08      	cmp	r3, #8
 8002bc0:	d900      	bls.n	8002bc4 <HAL_TIM_PWM_Start_DMA+0x1c4>
 8002bc2:	e09a      	b.n	8002cfa <HAL_TIM_PWM_Start_DMA+0x2fa>
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d003      	beq.n	8002bd2 <HAL_TIM_PWM_Start_DMA+0x1d2>
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b04      	cmp	r3, #4
 8002bce:	d025      	beq.n	8002c1c <HAL_TIM_PWM_Start_DMA+0x21c>
 8002bd0:	e093      	b.n	8002cfa <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd6:	4a79      	ldr	r2, [pc, #484]	@ (8002dbc <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002bd8:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bde:	4a78      	ldr	r2, [pc, #480]	@ (8002dc0 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002be0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be6:	4a77      	ldr	r2, [pc, #476]	@ (8002dc4 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002be8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	3334      	adds	r3, #52	@ 0x34
 8002bf6:	001a      	movs	r2, r3
 8002bf8:	1cbb      	adds	r3, r7, #2
 8002bfa:	881b      	ldrh	r3, [r3, #0]
 8002bfc:	f7fe fece 	bl	800199c <HAL_DMA_Start_IT>
 8002c00:	1e03      	subs	r3, r0, #0
 8002c02:	d001      	beq.n	8002c08 <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e0d4      	b.n	8002db2 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68da      	ldr	r2, [r3, #12]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2180      	movs	r1, #128	@ 0x80
 8002c14:	0089      	lsls	r1, r1, #2
 8002c16:	430a      	orrs	r2, r1
 8002c18:	60da      	str	r2, [r3, #12]
      break;
 8002c1a:	e073      	b.n	8002d04 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c20:	4a66      	ldr	r2, [pc, #408]	@ (8002dbc <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002c22:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c28:	4a65      	ldr	r2, [pc, #404]	@ (8002dc0 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002c2a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c30:	4a64      	ldr	r2, [pc, #400]	@ (8002dc4 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002c32:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	3338      	adds	r3, #56	@ 0x38
 8002c40:	001a      	movs	r2, r3
 8002c42:	1cbb      	adds	r3, r7, #2
 8002c44:	881b      	ldrh	r3, [r3, #0]
 8002c46:	f7fe fea9 	bl	800199c <HAL_DMA_Start_IT>
 8002c4a:	1e03      	subs	r3, r0, #0
 8002c4c:	d001      	beq.n	8002c52 <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e0af      	b.n	8002db2 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68da      	ldr	r2, [r3, #12]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	2180      	movs	r1, #128	@ 0x80
 8002c5e:	00c9      	lsls	r1, r1, #3
 8002c60:	430a      	orrs	r2, r1
 8002c62:	60da      	str	r2, [r3, #12]
      break;
 8002c64:	e04e      	b.n	8002d04 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6a:	4a54      	ldr	r2, [pc, #336]	@ (8002dbc <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002c6c:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c72:	4a53      	ldr	r2, [pc, #332]	@ (8002dc0 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002c74:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7a:	4a52      	ldr	r2, [pc, #328]	@ (8002dc4 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002c7c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002c82:	6879      	ldr	r1, [r7, #4]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	333c      	adds	r3, #60	@ 0x3c
 8002c8a:	001a      	movs	r2, r3
 8002c8c:	1cbb      	adds	r3, r7, #2
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	f7fe fe84 	bl	800199c <HAL_DMA_Start_IT>
 8002c94:	1e03      	subs	r3, r0, #0
 8002c96:	d001      	beq.n	8002c9c <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e08a      	b.n	8002db2 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68da      	ldr	r2, [r3, #12]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2180      	movs	r1, #128	@ 0x80
 8002ca8:	0109      	lsls	r1, r1, #4
 8002caa:	430a      	orrs	r2, r1
 8002cac:	60da      	str	r2, [r3, #12]
      break;
 8002cae:	e029      	b.n	8002d04 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb4:	4a41      	ldr	r2, [pc, #260]	@ (8002dbc <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002cb6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cbc:	4a40      	ldr	r2, [pc, #256]	@ (8002dc0 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002cbe:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc4:	4a3f      	ldr	r2, [pc, #252]	@ (8002dc4 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002cc6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	3340      	adds	r3, #64	@ 0x40
 8002cd4:	001a      	movs	r2, r3
 8002cd6:	1cbb      	adds	r3, r7, #2
 8002cd8:	881b      	ldrh	r3, [r3, #0]
 8002cda:	f7fe fe5f 	bl	800199c <HAL_DMA_Start_IT>
 8002cde:	1e03      	subs	r3, r0, #0
 8002ce0:	d001      	beq.n	8002ce6 <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e065      	b.n	8002db2 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68da      	ldr	r2, [r3, #12]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2180      	movs	r1, #128	@ 0x80
 8002cf2:	0149      	lsls	r1, r1, #5
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	60da      	str	r2, [r3, #12]
      break;
 8002cf8:	e004      	b.n	8002d04 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 8002cfa:	2317      	movs	r3, #23
 8002cfc:	18fb      	adds	r3, r7, r3
 8002cfe:	2201      	movs	r2, #1
 8002d00:	701a      	strb	r2, [r3, #0]
      break;
 8002d02:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8002d04:	2317      	movs	r3, #23
 8002d06:	18fb      	adds	r3, r7, r3
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d14e      	bne.n	8002dac <HAL_TIM_PWM_Start_DMA+0x3ac>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68b9      	ldr	r1, [r7, #8]
 8002d14:	2201      	movs	r2, #1
 8002d16:	0018      	movs	r0, r3
 8002d18:	f000 fec4 	bl	8003aa4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a29      	ldr	r2, [pc, #164]	@ (8002dc8 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d009      	beq.n	8002d3a <HAL_TIM_PWM_Start_DMA+0x33a>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a28      	ldr	r2, [pc, #160]	@ (8002dcc <HAL_TIM_PWM_Start_DMA+0x3cc>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d004      	beq.n	8002d3a <HAL_TIM_PWM_Start_DMA+0x33a>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a26      	ldr	r2, [pc, #152]	@ (8002dd0 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d101      	bne.n	8002d3e <HAL_TIM_PWM_Start_DMA+0x33e>
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e000      	b.n	8002d40 <HAL_TIM_PWM_Start_DMA+0x340>
 8002d3e:	2300      	movs	r3, #0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d008      	beq.n	8002d56 <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2180      	movs	r1, #128	@ 0x80
 8002d50:	0209      	lsls	r1, r1, #8
 8002d52:	430a      	orrs	r2, r1
 8002d54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a1b      	ldr	r2, [pc, #108]	@ (8002dc8 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d004      	beq.n	8002d6a <HAL_TIM_PWM_Start_DMA+0x36a>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a1b      	ldr	r2, [pc, #108]	@ (8002dd4 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d116      	bne.n	8002d98 <HAL_TIM_PWM_Start_DMA+0x398>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	4a19      	ldr	r2, [pc, #100]	@ (8002dd8 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8002d72:	4013      	ands	r3, r2
 8002d74:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	2b06      	cmp	r3, #6
 8002d7a:	d016      	beq.n	8002daa <HAL_TIM_PWM_Start_DMA+0x3aa>
 8002d7c:	693a      	ldr	r2, [r7, #16]
 8002d7e:	2380      	movs	r3, #128	@ 0x80
 8002d80:	025b      	lsls	r3, r3, #9
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d011      	beq.n	8002daa <HAL_TIM_PWM_Start_DMA+0x3aa>
      {
        __HAL_TIM_ENABLE(htim);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2101      	movs	r1, #1
 8002d92:	430a      	orrs	r2, r1
 8002d94:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d96:	e008      	b.n	8002daa <HAL_TIM_PWM_Start_DMA+0x3aa>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2101      	movs	r1, #1
 8002da4:	430a      	orrs	r2, r1
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	e000      	b.n	8002dac <HAL_TIM_PWM_Start_DMA+0x3ac>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002daa:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8002dac:	2317      	movs	r3, #23
 8002dae:	18fb      	adds	r3, r7, r3
 8002db0:	781b      	ldrb	r3, [r3, #0]
}
 8002db2:	0018      	movs	r0, r3
 8002db4:	46bd      	mov	sp, r7
 8002db6:	b006      	add	sp, #24
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	46c0      	nop			@ (mov r8, r8)
 8002dbc:	0800323d 	.word	0x0800323d
 8002dc0:	080032e7 	.word	0x080032e7
 8002dc4:	080031a9 	.word	0x080031a9
 8002dc8:	40012c00 	.word	0x40012c00
 8002dcc:	40014400 	.word	0x40014400
 8002dd0:	40014800 	.word	0x40014800
 8002dd4:	40000400 	.word	0x40000400
 8002dd8:	00010007 	.word	0x00010007

08002ddc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b086      	sub	sp, #24
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002de8:	2317      	movs	r3, #23
 8002dea:	18fb      	adds	r3, r7, r3
 8002dec:	2200      	movs	r2, #0
 8002dee:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	223c      	movs	r2, #60	@ 0x3c
 8002df4:	5c9b      	ldrb	r3, [r3, r2]
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d101      	bne.n	8002dfe <HAL_TIM_PWM_ConfigChannel+0x22>
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	e0e5      	b.n	8002fca <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	223c      	movs	r2, #60	@ 0x3c
 8002e02:	2101      	movs	r1, #1
 8002e04:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2b14      	cmp	r3, #20
 8002e0a:	d900      	bls.n	8002e0e <HAL_TIM_PWM_ConfigChannel+0x32>
 8002e0c:	e0d1      	b.n	8002fb2 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	009a      	lsls	r2, r3, #2
 8002e12:	4b70      	ldr	r3, [pc, #448]	@ (8002fd4 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8002e14:	18d3      	adds	r3, r2, r3
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68ba      	ldr	r2, [r7, #8]
 8002e20:	0011      	movs	r1, r2
 8002e22:	0018      	movs	r0, r3
 8002e24:	f000 fb06 	bl	8003434 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	699a      	ldr	r2, [r3, #24]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2108      	movs	r1, #8
 8002e34:	430a      	orrs	r2, r1
 8002e36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	699a      	ldr	r2, [r3, #24]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2104      	movs	r1, #4
 8002e44:	438a      	bics	r2, r1
 8002e46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	6999      	ldr	r1, [r3, #24]
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	691a      	ldr	r2, [r3, #16]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	430a      	orrs	r2, r1
 8002e58:	619a      	str	r2, [r3, #24]
      break;
 8002e5a:	e0af      	b.n	8002fbc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	68ba      	ldr	r2, [r7, #8]
 8002e62:	0011      	movs	r1, r2
 8002e64:	0018      	movs	r0, r3
 8002e66:	f000 fb65 	bl	8003534 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	699a      	ldr	r2, [r3, #24]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2180      	movs	r1, #128	@ 0x80
 8002e76:	0109      	lsls	r1, r1, #4
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	699a      	ldr	r2, [r3, #24]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4954      	ldr	r1, [pc, #336]	@ (8002fd8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002e88:	400a      	ands	r2, r1
 8002e8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6999      	ldr	r1, [r3, #24]
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	021a      	lsls	r2, r3, #8
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	619a      	str	r2, [r3, #24]
      break;
 8002ea0:	e08c      	b.n	8002fbc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68ba      	ldr	r2, [r7, #8]
 8002ea8:	0011      	movs	r1, r2
 8002eaa:	0018      	movs	r0, r3
 8002eac:	f000 fbc0 	bl	8003630 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	69da      	ldr	r2, [r3, #28]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2108      	movs	r1, #8
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	69da      	ldr	r2, [r3, #28]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2104      	movs	r1, #4
 8002ecc:	438a      	bics	r2, r1
 8002ece:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	69d9      	ldr	r1, [r3, #28]
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	691a      	ldr	r2, [r3, #16]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	61da      	str	r2, [r3, #28]
      break;
 8002ee2:	e06b      	b.n	8002fbc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68ba      	ldr	r2, [r7, #8]
 8002eea:	0011      	movs	r1, r2
 8002eec:	0018      	movs	r0, r3
 8002eee:	f000 fc21 	bl	8003734 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	69da      	ldr	r2, [r3, #28]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2180      	movs	r1, #128	@ 0x80
 8002efe:	0109      	lsls	r1, r1, #4
 8002f00:	430a      	orrs	r2, r1
 8002f02:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	69da      	ldr	r2, [r3, #28]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4932      	ldr	r1, [pc, #200]	@ (8002fd8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002f10:	400a      	ands	r2, r1
 8002f12:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	69d9      	ldr	r1, [r3, #28]
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	021a      	lsls	r2, r3, #8
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	61da      	str	r2, [r3, #28]
      break;
 8002f28:	e048      	b.n	8002fbc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68ba      	ldr	r2, [r7, #8]
 8002f30:	0011      	movs	r1, r2
 8002f32:	0018      	movs	r0, r3
 8002f34:	f000 fc62 	bl	80037fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2108      	movs	r1, #8
 8002f44:	430a      	orrs	r2, r1
 8002f46:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2104      	movs	r1, #4
 8002f54:	438a      	bics	r2, r1
 8002f56:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	691a      	ldr	r2, [r3, #16]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002f6a:	e027      	b.n	8002fbc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68ba      	ldr	r2, [r7, #8]
 8002f72:	0011      	movs	r1, r2
 8002f74:	0018      	movs	r0, r3
 8002f76:	f000 fc9b 	bl	80038b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2180      	movs	r1, #128	@ 0x80
 8002f86:	0109      	lsls	r1, r1, #4
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4910      	ldr	r1, [pc, #64]	@ (8002fd8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002f98:	400a      	ands	r2, r1
 8002f9a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	021a      	lsls	r2, r3, #8
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	430a      	orrs	r2, r1
 8002fae:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002fb0:	e004      	b.n	8002fbc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8002fb2:	2317      	movs	r3, #23
 8002fb4:	18fb      	adds	r3, r7, r3
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	701a      	strb	r2, [r3, #0]
      break;
 8002fba:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	223c      	movs	r2, #60	@ 0x3c
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	5499      	strb	r1, [r3, r2]

  return status;
 8002fc4:	2317      	movs	r3, #23
 8002fc6:	18fb      	adds	r3, r7, r3
 8002fc8:	781b      	ldrb	r3, [r3, #0]
}
 8002fca:	0018      	movs	r0, r3
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	b006      	add	sp, #24
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	46c0      	nop			@ (mov r8, r8)
 8002fd4:	08003db8 	.word	0x08003db8
 8002fd8:	fffffbff 	.word	0xfffffbff

08002fdc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fe6:	230f      	movs	r3, #15
 8002fe8:	18fb      	adds	r3, r7, r3
 8002fea:	2200      	movs	r2, #0
 8002fec:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	223c      	movs	r2, #60	@ 0x3c
 8002ff2:	5c9b      	ldrb	r3, [r3, r2]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d101      	bne.n	8002ffc <HAL_TIM_ConfigClockSource+0x20>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e0bc      	b.n	8003176 <HAL_TIM_ConfigClockSource+0x19a>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	223c      	movs	r2, #60	@ 0x3c
 8003000:	2101      	movs	r1, #1
 8003002:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	223d      	movs	r2, #61	@ 0x3d
 8003008:	2102      	movs	r1, #2
 800300a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	4a5a      	ldr	r2, [pc, #360]	@ (8003180 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003018:	4013      	ands	r3, r2
 800301a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	4a59      	ldr	r2, [pc, #356]	@ (8003184 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003020:	4013      	ands	r3, r2
 8003022:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68ba      	ldr	r2, [r7, #8]
 800302a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2280      	movs	r2, #128	@ 0x80
 8003032:	0192      	lsls	r2, r2, #6
 8003034:	4293      	cmp	r3, r2
 8003036:	d040      	beq.n	80030ba <HAL_TIM_ConfigClockSource+0xde>
 8003038:	2280      	movs	r2, #128	@ 0x80
 800303a:	0192      	lsls	r2, r2, #6
 800303c:	4293      	cmp	r3, r2
 800303e:	d900      	bls.n	8003042 <HAL_TIM_ConfigClockSource+0x66>
 8003040:	e088      	b.n	8003154 <HAL_TIM_ConfigClockSource+0x178>
 8003042:	2280      	movs	r2, #128	@ 0x80
 8003044:	0152      	lsls	r2, r2, #5
 8003046:	4293      	cmp	r3, r2
 8003048:	d100      	bne.n	800304c <HAL_TIM_ConfigClockSource+0x70>
 800304a:	e088      	b.n	800315e <HAL_TIM_ConfigClockSource+0x182>
 800304c:	2280      	movs	r2, #128	@ 0x80
 800304e:	0152      	lsls	r2, r2, #5
 8003050:	4293      	cmp	r3, r2
 8003052:	d900      	bls.n	8003056 <HAL_TIM_ConfigClockSource+0x7a>
 8003054:	e07e      	b.n	8003154 <HAL_TIM_ConfigClockSource+0x178>
 8003056:	2b70      	cmp	r3, #112	@ 0x70
 8003058:	d018      	beq.n	800308c <HAL_TIM_ConfigClockSource+0xb0>
 800305a:	d900      	bls.n	800305e <HAL_TIM_ConfigClockSource+0x82>
 800305c:	e07a      	b.n	8003154 <HAL_TIM_ConfigClockSource+0x178>
 800305e:	2b60      	cmp	r3, #96	@ 0x60
 8003060:	d04f      	beq.n	8003102 <HAL_TIM_ConfigClockSource+0x126>
 8003062:	d900      	bls.n	8003066 <HAL_TIM_ConfigClockSource+0x8a>
 8003064:	e076      	b.n	8003154 <HAL_TIM_ConfigClockSource+0x178>
 8003066:	2b50      	cmp	r3, #80	@ 0x50
 8003068:	d03b      	beq.n	80030e2 <HAL_TIM_ConfigClockSource+0x106>
 800306a:	d900      	bls.n	800306e <HAL_TIM_ConfigClockSource+0x92>
 800306c:	e072      	b.n	8003154 <HAL_TIM_ConfigClockSource+0x178>
 800306e:	2b40      	cmp	r3, #64	@ 0x40
 8003070:	d057      	beq.n	8003122 <HAL_TIM_ConfigClockSource+0x146>
 8003072:	d900      	bls.n	8003076 <HAL_TIM_ConfigClockSource+0x9a>
 8003074:	e06e      	b.n	8003154 <HAL_TIM_ConfigClockSource+0x178>
 8003076:	2b30      	cmp	r3, #48	@ 0x30
 8003078:	d063      	beq.n	8003142 <HAL_TIM_ConfigClockSource+0x166>
 800307a:	d86b      	bhi.n	8003154 <HAL_TIM_ConfigClockSource+0x178>
 800307c:	2b20      	cmp	r3, #32
 800307e:	d060      	beq.n	8003142 <HAL_TIM_ConfigClockSource+0x166>
 8003080:	d868      	bhi.n	8003154 <HAL_TIM_ConfigClockSource+0x178>
 8003082:	2b00      	cmp	r3, #0
 8003084:	d05d      	beq.n	8003142 <HAL_TIM_ConfigClockSource+0x166>
 8003086:	2b10      	cmp	r3, #16
 8003088:	d05b      	beq.n	8003142 <HAL_TIM_ConfigClockSource+0x166>
 800308a:	e063      	b.n	8003154 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800309c:	f000 fce2 	bl	8003a64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	2277      	movs	r2, #119	@ 0x77
 80030ac:	4313      	orrs	r3, r2
 80030ae:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68ba      	ldr	r2, [r7, #8]
 80030b6:	609a      	str	r2, [r3, #8]
      break;
 80030b8:	e052      	b.n	8003160 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030ca:	f000 fccb 	bl	8003a64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2180      	movs	r1, #128	@ 0x80
 80030da:	01c9      	lsls	r1, r1, #7
 80030dc:	430a      	orrs	r2, r1
 80030de:	609a      	str	r2, [r3, #8]
      break;
 80030e0:	e03e      	b.n	8003160 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ee:	001a      	movs	r2, r3
 80030f0:	f000 fc3c 	bl	800396c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2150      	movs	r1, #80	@ 0x50
 80030fa:	0018      	movs	r0, r3
 80030fc:	f000 fc96 	bl	8003a2c <TIM_ITRx_SetConfig>
      break;
 8003100:	e02e      	b.n	8003160 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800310e:	001a      	movs	r2, r3
 8003110:	f000 fc5a 	bl	80039c8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2160      	movs	r1, #96	@ 0x60
 800311a:	0018      	movs	r0, r3
 800311c:	f000 fc86 	bl	8003a2c <TIM_ITRx_SetConfig>
      break;
 8003120:	e01e      	b.n	8003160 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800312e:	001a      	movs	r2, r3
 8003130:	f000 fc1c 	bl	800396c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2140      	movs	r1, #64	@ 0x40
 800313a:	0018      	movs	r0, r3
 800313c:	f000 fc76 	bl	8003a2c <TIM_ITRx_SetConfig>
      break;
 8003140:	e00e      	b.n	8003160 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	0019      	movs	r1, r3
 800314c:	0010      	movs	r0, r2
 800314e:	f000 fc6d 	bl	8003a2c <TIM_ITRx_SetConfig>
      break;
 8003152:	e005      	b.n	8003160 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003154:	230f      	movs	r3, #15
 8003156:	18fb      	adds	r3, r7, r3
 8003158:	2201      	movs	r2, #1
 800315a:	701a      	strb	r2, [r3, #0]
      break;
 800315c:	e000      	b.n	8003160 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800315e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	223d      	movs	r2, #61	@ 0x3d
 8003164:	2101      	movs	r1, #1
 8003166:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	223c      	movs	r2, #60	@ 0x3c
 800316c:	2100      	movs	r1, #0
 800316e:	5499      	strb	r1, [r3, r2]

  return status;
 8003170:	230f      	movs	r3, #15
 8003172:	18fb      	adds	r3, r7, r3
 8003174:	781b      	ldrb	r3, [r3, #0]
}
 8003176:	0018      	movs	r0, r3
 8003178:	46bd      	mov	sp, r7
 800317a:	b004      	add	sp, #16
 800317c:	bd80      	pop	{r7, pc}
 800317e:	46c0      	nop			@ (mov r8, r8)
 8003180:	ffceff88 	.word	0xffceff88
 8003184:	ffff00ff 	.word	0xffff00ff

08003188 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003190:	46c0      	nop			@ (mov r8, r8)
 8003192:	46bd      	mov	sp, r7
 8003194:	b002      	add	sp, #8
 8003196:	bd80      	pop	{r7, pc}

08003198 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80031a0:	46c0      	nop			@ (mov r8, r8)
 80031a2:	46bd      	mov	sp, r7
 80031a4:	b002      	add	sp, #8
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d107      	bne.n	80031d0 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2201      	movs	r2, #1
 80031c4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	223e      	movs	r2, #62	@ 0x3e
 80031ca:	2101      	movs	r1, #1
 80031cc:	5499      	strb	r1, [r3, r2]
 80031ce:	e02a      	b.n	8003226 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d107      	bne.n	80031ea <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2202      	movs	r2, #2
 80031de:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	223f      	movs	r2, #63	@ 0x3f
 80031e4:	2101      	movs	r1, #1
 80031e6:	5499      	strb	r1, [r3, r2]
 80031e8:	e01d      	b.n	8003226 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d107      	bne.n	8003204 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2204      	movs	r2, #4
 80031f8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2240      	movs	r2, #64	@ 0x40
 80031fe:	2101      	movs	r1, #1
 8003200:	5499      	strb	r1, [r3, r2]
 8003202:	e010      	b.n	8003226 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	429a      	cmp	r2, r3
 800320c:	d107      	bne.n	800321e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2208      	movs	r2, #8
 8003212:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2241      	movs	r2, #65	@ 0x41
 8003218:	2101      	movs	r1, #1
 800321a:	5499      	strb	r1, [r3, r2]
 800321c:	e003      	b.n	8003226 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	223d      	movs	r2, #61	@ 0x3d
 8003222:	2101      	movs	r1, #1
 8003224:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	0018      	movs	r0, r3
 800322a:	f7ff ffb5 	bl	8003198 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	771a      	strb	r2, [r3, #28]
}
 8003234:	46c0      	nop			@ (mov r8, r8)
 8003236:	46bd      	mov	sp, r7
 8003238:	b004      	add	sp, #16
 800323a:	bd80      	pop	{r7, pc}

0800323c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003248:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	429a      	cmp	r2, r3
 8003252:	d10b      	bne.n	800326c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2201      	movs	r2, #1
 8003258:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d136      	bne.n	80032d0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	223e      	movs	r2, #62	@ 0x3e
 8003266:	2101      	movs	r1, #1
 8003268:	5499      	strb	r1, [r3, r2]
 800326a:	e031      	b.n	80032d0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	429a      	cmp	r2, r3
 8003274:	d10b      	bne.n	800328e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2202      	movs	r2, #2
 800327a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	69db      	ldr	r3, [r3, #28]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d125      	bne.n	80032d0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	223f      	movs	r2, #63	@ 0x3f
 8003288:	2101      	movs	r1, #1
 800328a:	5499      	strb	r1, [r3, r2]
 800328c:	e020      	b.n	80032d0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	429a      	cmp	r2, r3
 8003296:	d10b      	bne.n	80032b0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2204      	movs	r2, #4
 800329c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69db      	ldr	r3, [r3, #28]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d114      	bne.n	80032d0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2240      	movs	r2, #64	@ 0x40
 80032aa:	2101      	movs	r1, #1
 80032ac:	5499      	strb	r1, [r3, r2]
 80032ae:	e00f      	b.n	80032d0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d10a      	bne.n	80032d0 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2208      	movs	r2, #8
 80032be:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	69db      	ldr	r3, [r3, #28]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d103      	bne.n	80032d0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2241      	movs	r2, #65	@ 0x41
 80032cc:	2101      	movs	r1, #1
 80032ce:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	0018      	movs	r0, r3
 80032d4:	f7fd f8c4 	bl	8000460 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	771a      	strb	r2, [r3, #28]
}
 80032de:	46c0      	nop			@ (mov r8, r8)
 80032e0:	46bd      	mov	sp, r7
 80032e2:	b004      	add	sp, #16
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b084      	sub	sp, #16
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d103      	bne.n	8003306 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2201      	movs	r2, #1
 8003302:	771a      	strb	r2, [r3, #28]
 8003304:	e019      	b.n	800333a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	429a      	cmp	r2, r3
 800330e:	d103      	bne.n	8003318 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2202      	movs	r2, #2
 8003314:	771a      	strb	r2, [r3, #28]
 8003316:	e010      	b.n	800333a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	429a      	cmp	r2, r3
 8003320:	d103      	bne.n	800332a <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2204      	movs	r2, #4
 8003326:	771a      	strb	r2, [r3, #28]
 8003328:	e007      	b.n	800333a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	429a      	cmp	r2, r3
 8003332:	d102      	bne.n	800333a <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2208      	movs	r2, #8
 8003338:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	0018      	movs	r0, r3
 800333e:	f7ff ff23 	bl	8003188 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	771a      	strb	r2, [r3, #28]
}
 8003348:	46c0      	nop			@ (mov r8, r8)
 800334a:	46bd      	mov	sp, r7
 800334c:	b004      	add	sp, #16
 800334e:	bd80      	pop	{r7, pc}

08003350 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a2e      	ldr	r2, [pc, #184]	@ (800341c <TIM_Base_SetConfig+0xcc>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d003      	beq.n	8003370 <TIM_Base_SetConfig+0x20>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a2d      	ldr	r2, [pc, #180]	@ (8003420 <TIM_Base_SetConfig+0xd0>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d108      	bne.n	8003382 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2270      	movs	r2, #112	@ 0x70
 8003374:	4393      	bics	r3, r2
 8003376:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	4313      	orrs	r3, r2
 8003380:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a25      	ldr	r2, [pc, #148]	@ (800341c <TIM_Base_SetConfig+0xcc>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d00f      	beq.n	80033aa <TIM_Base_SetConfig+0x5a>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a24      	ldr	r2, [pc, #144]	@ (8003420 <TIM_Base_SetConfig+0xd0>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d00b      	beq.n	80033aa <TIM_Base_SetConfig+0x5a>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a23      	ldr	r2, [pc, #140]	@ (8003424 <TIM_Base_SetConfig+0xd4>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d007      	beq.n	80033aa <TIM_Base_SetConfig+0x5a>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a22      	ldr	r2, [pc, #136]	@ (8003428 <TIM_Base_SetConfig+0xd8>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d003      	beq.n	80033aa <TIM_Base_SetConfig+0x5a>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a21      	ldr	r2, [pc, #132]	@ (800342c <TIM_Base_SetConfig+0xdc>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d108      	bne.n	80033bc <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	4a20      	ldr	r2, [pc, #128]	@ (8003430 <TIM_Base_SetConfig+0xe0>)
 80033ae:	4013      	ands	r3, r2
 80033b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2280      	movs	r2, #128	@ 0x80
 80033c0:	4393      	bics	r3, r2
 80033c2:	001a      	movs	r2, r3
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	695b      	ldr	r3, [r3, #20]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a0f      	ldr	r2, [pc, #60]	@ (800341c <TIM_Base_SetConfig+0xcc>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d007      	beq.n	80033f4 <TIM_Base_SetConfig+0xa4>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a10      	ldr	r2, [pc, #64]	@ (8003428 <TIM_Base_SetConfig+0xd8>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d003      	beq.n	80033f4 <TIM_Base_SetConfig+0xa4>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a0f      	ldr	r2, [pc, #60]	@ (800342c <TIM_Base_SetConfig+0xdc>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d103      	bne.n	80033fc <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	691a      	ldr	r2, [r3, #16]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2204      	movs	r2, #4
 8003402:	431a      	orrs	r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	68fa      	ldr	r2, [r7, #12]
 8003412:	601a      	str	r2, [r3, #0]
}
 8003414:	46c0      	nop			@ (mov r8, r8)
 8003416:	46bd      	mov	sp, r7
 8003418:	b004      	add	sp, #16
 800341a:	bd80      	pop	{r7, pc}
 800341c:	40012c00 	.word	0x40012c00
 8003420:	40000400 	.word	0x40000400
 8003424:	40002000 	.word	0x40002000
 8003428:	40014400 	.word	0x40014400
 800342c:	40014800 	.word	0x40014800
 8003430:	fffffcff 	.word	0xfffffcff

08003434 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a1b      	ldr	r3, [r3, #32]
 8003442:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	2201      	movs	r2, #1
 800344a:	4393      	bics	r3, r2
 800344c:	001a      	movs	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	699b      	ldr	r3, [r3, #24]
 800345c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	4a2e      	ldr	r2, [pc, #184]	@ (800351c <TIM_OC1_SetConfig+0xe8>)
 8003462:	4013      	ands	r3, r2
 8003464:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2203      	movs	r2, #3
 800346a:	4393      	bics	r3, r2
 800346c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68fa      	ldr	r2, [r7, #12]
 8003474:	4313      	orrs	r3, r2
 8003476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	2202      	movs	r2, #2
 800347c:	4393      	bics	r3, r2
 800347e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	697a      	ldr	r2, [r7, #20]
 8003486:	4313      	orrs	r3, r2
 8003488:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4a24      	ldr	r2, [pc, #144]	@ (8003520 <TIM_OC1_SetConfig+0xec>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d007      	beq.n	80034a2 <TIM_OC1_SetConfig+0x6e>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a23      	ldr	r2, [pc, #140]	@ (8003524 <TIM_OC1_SetConfig+0xf0>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d003      	beq.n	80034a2 <TIM_OC1_SetConfig+0x6e>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4a22      	ldr	r2, [pc, #136]	@ (8003528 <TIM_OC1_SetConfig+0xf4>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d10c      	bne.n	80034bc <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	2208      	movs	r2, #8
 80034a6:	4393      	bics	r3, r2
 80034a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	2204      	movs	r2, #4
 80034b8:	4393      	bics	r3, r2
 80034ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a18      	ldr	r2, [pc, #96]	@ (8003520 <TIM_OC1_SetConfig+0xec>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d007      	beq.n	80034d4 <TIM_OC1_SetConfig+0xa0>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a17      	ldr	r2, [pc, #92]	@ (8003524 <TIM_OC1_SetConfig+0xf0>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d003      	beq.n	80034d4 <TIM_OC1_SetConfig+0xa0>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a16      	ldr	r2, [pc, #88]	@ (8003528 <TIM_OC1_SetConfig+0xf4>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d111      	bne.n	80034f8 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	4a15      	ldr	r2, [pc, #84]	@ (800352c <TIM_OC1_SetConfig+0xf8>)
 80034d8:	4013      	ands	r3, r2
 80034da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	4a14      	ldr	r2, [pc, #80]	@ (8003530 <TIM_OC1_SetConfig+0xfc>)
 80034e0:	4013      	ands	r3, r2
 80034e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68fa      	ldr	r2, [r7, #12]
 8003502:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	621a      	str	r2, [r3, #32]
}
 8003512:	46c0      	nop			@ (mov r8, r8)
 8003514:	46bd      	mov	sp, r7
 8003516:	b006      	add	sp, #24
 8003518:	bd80      	pop	{r7, pc}
 800351a:	46c0      	nop			@ (mov r8, r8)
 800351c:	fffeff8f 	.word	0xfffeff8f
 8003520:	40012c00 	.word	0x40012c00
 8003524:	40014400 	.word	0x40014400
 8003528:	40014800 	.word	0x40014800
 800352c:	fffffeff 	.word	0xfffffeff
 8003530:	fffffdff 	.word	0xfffffdff

08003534 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a1b      	ldr	r3, [r3, #32]
 8003542:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	2210      	movs	r2, #16
 800354a:	4393      	bics	r3, r2
 800354c:	001a      	movs	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	4a2c      	ldr	r2, [pc, #176]	@ (8003614 <TIM_OC2_SetConfig+0xe0>)
 8003562:	4013      	ands	r3, r2
 8003564:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	4a2b      	ldr	r2, [pc, #172]	@ (8003618 <TIM_OC2_SetConfig+0xe4>)
 800356a:	4013      	ands	r3, r2
 800356c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	021b      	lsls	r3, r3, #8
 8003574:	68fa      	ldr	r2, [r7, #12]
 8003576:	4313      	orrs	r3, r2
 8003578:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	2220      	movs	r2, #32
 800357e:	4393      	bics	r3, r2
 8003580:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	011b      	lsls	r3, r3, #4
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	4313      	orrs	r3, r2
 800358c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a22      	ldr	r2, [pc, #136]	@ (800361c <TIM_OC2_SetConfig+0xe8>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d10d      	bne.n	80035b2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	2280      	movs	r2, #128	@ 0x80
 800359a:	4393      	bics	r3, r2
 800359c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	011b      	lsls	r3, r3, #4
 80035a4:	697a      	ldr	r2, [r7, #20]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	2240      	movs	r2, #64	@ 0x40
 80035ae:	4393      	bics	r3, r2
 80035b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a19      	ldr	r2, [pc, #100]	@ (800361c <TIM_OC2_SetConfig+0xe8>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d007      	beq.n	80035ca <TIM_OC2_SetConfig+0x96>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a18      	ldr	r2, [pc, #96]	@ (8003620 <TIM_OC2_SetConfig+0xec>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d003      	beq.n	80035ca <TIM_OC2_SetConfig+0x96>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a17      	ldr	r2, [pc, #92]	@ (8003624 <TIM_OC2_SetConfig+0xf0>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d113      	bne.n	80035f2 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	4a16      	ldr	r2, [pc, #88]	@ (8003628 <TIM_OC2_SetConfig+0xf4>)
 80035ce:	4013      	ands	r3, r2
 80035d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	4a15      	ldr	r2, [pc, #84]	@ (800362c <TIM_OC2_SetConfig+0xf8>)
 80035d6:	4013      	ands	r3, r2
 80035d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	699b      	ldr	r3, [r3, #24]
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685a      	ldr	r2, [r3, #4]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	621a      	str	r2, [r3, #32]
}
 800360c:	46c0      	nop			@ (mov r8, r8)
 800360e:	46bd      	mov	sp, r7
 8003610:	b006      	add	sp, #24
 8003612:	bd80      	pop	{r7, pc}
 8003614:	feff8fff 	.word	0xfeff8fff
 8003618:	fffffcff 	.word	0xfffffcff
 800361c:	40012c00 	.word	0x40012c00
 8003620:	40014400 	.word	0x40014400
 8003624:	40014800 	.word	0x40014800
 8003628:	fffffbff 	.word	0xfffffbff
 800362c:	fffff7ff 	.word	0xfffff7ff

08003630 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a1b      	ldr	r3, [r3, #32]
 800363e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a1b      	ldr	r3, [r3, #32]
 8003644:	4a31      	ldr	r2, [pc, #196]	@ (800370c <TIM_OC3_SetConfig+0xdc>)
 8003646:	401a      	ands	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	69db      	ldr	r3, [r3, #28]
 8003656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	4a2d      	ldr	r2, [pc, #180]	@ (8003710 <TIM_OC3_SetConfig+0xe0>)
 800365c:	4013      	ands	r3, r2
 800365e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2203      	movs	r2, #3
 8003664:	4393      	bics	r3, r2
 8003666:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68fa      	ldr	r2, [r7, #12]
 800366e:	4313      	orrs	r3, r2
 8003670:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	4a27      	ldr	r2, [pc, #156]	@ (8003714 <TIM_OC3_SetConfig+0xe4>)
 8003676:	4013      	ands	r3, r2
 8003678:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	021b      	lsls	r3, r3, #8
 8003680:	697a      	ldr	r2, [r7, #20]
 8003682:	4313      	orrs	r3, r2
 8003684:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a23      	ldr	r2, [pc, #140]	@ (8003718 <TIM_OC3_SetConfig+0xe8>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d10d      	bne.n	80036aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	4a22      	ldr	r2, [pc, #136]	@ (800371c <TIM_OC3_SetConfig+0xec>)
 8003692:	4013      	ands	r3, r2
 8003694:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	021b      	lsls	r3, r3, #8
 800369c:	697a      	ldr	r2, [r7, #20]
 800369e:	4313      	orrs	r3, r2
 80036a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003720 <TIM_OC3_SetConfig+0xf0>)
 80036a6:	4013      	ands	r3, r2
 80036a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003718 <TIM_OC3_SetConfig+0xe8>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d007      	beq.n	80036c2 <TIM_OC3_SetConfig+0x92>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003724 <TIM_OC3_SetConfig+0xf4>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d003      	beq.n	80036c2 <TIM_OC3_SetConfig+0x92>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a1a      	ldr	r2, [pc, #104]	@ (8003728 <TIM_OC3_SetConfig+0xf8>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d113      	bne.n	80036ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	4a19      	ldr	r2, [pc, #100]	@ (800372c <TIM_OC3_SetConfig+0xfc>)
 80036c6:	4013      	ands	r3, r2
 80036c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	4a18      	ldr	r2, [pc, #96]	@ (8003730 <TIM_OC3_SetConfig+0x100>)
 80036ce:	4013      	ands	r3, r2
 80036d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	693a      	ldr	r2, [r7, #16]
 80036da:	4313      	orrs	r3, r2
 80036dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	011b      	lsls	r3, r3, #4
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	693a      	ldr	r2, [r7, #16]
 80036ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685a      	ldr	r2, [r3, #4]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	697a      	ldr	r2, [r7, #20]
 8003702:	621a      	str	r2, [r3, #32]
}
 8003704:	46c0      	nop			@ (mov r8, r8)
 8003706:	46bd      	mov	sp, r7
 8003708:	b006      	add	sp, #24
 800370a:	bd80      	pop	{r7, pc}
 800370c:	fffffeff 	.word	0xfffffeff
 8003710:	fffeff8f 	.word	0xfffeff8f
 8003714:	fffffdff 	.word	0xfffffdff
 8003718:	40012c00 	.word	0x40012c00
 800371c:	fffff7ff 	.word	0xfffff7ff
 8003720:	fffffbff 	.word	0xfffffbff
 8003724:	40014400 	.word	0x40014400
 8003728:	40014800 	.word	0x40014800
 800372c:	ffffefff 	.word	0xffffefff
 8003730:	ffffdfff 	.word	0xffffdfff

08003734 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b086      	sub	sp, #24
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a1b      	ldr	r3, [r3, #32]
 8003748:	4a24      	ldr	r2, [pc, #144]	@ (80037dc <TIM_OC4_SetConfig+0xa8>)
 800374a:	401a      	ands	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	69db      	ldr	r3, [r3, #28]
 800375a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	4a20      	ldr	r2, [pc, #128]	@ (80037e0 <TIM_OC4_SetConfig+0xac>)
 8003760:	4013      	ands	r3, r2
 8003762:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	4a1f      	ldr	r2, [pc, #124]	@ (80037e4 <TIM_OC4_SetConfig+0xb0>)
 8003768:	4013      	ands	r3, r2
 800376a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	021b      	lsls	r3, r3, #8
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	4313      	orrs	r3, r2
 8003776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	4a1b      	ldr	r2, [pc, #108]	@ (80037e8 <TIM_OC4_SetConfig+0xb4>)
 800377c:	4013      	ands	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	031b      	lsls	r3, r3, #12
 8003786:	693a      	ldr	r2, [r7, #16]
 8003788:	4313      	orrs	r3, r2
 800378a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a17      	ldr	r2, [pc, #92]	@ (80037ec <TIM_OC4_SetConfig+0xb8>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d007      	beq.n	80037a4 <TIM_OC4_SetConfig+0x70>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	4a16      	ldr	r2, [pc, #88]	@ (80037f0 <TIM_OC4_SetConfig+0xbc>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d003      	beq.n	80037a4 <TIM_OC4_SetConfig+0x70>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	4a15      	ldr	r2, [pc, #84]	@ (80037f4 <TIM_OC4_SetConfig+0xc0>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d109      	bne.n	80037b8 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	4a14      	ldr	r2, [pc, #80]	@ (80037f8 <TIM_OC4_SetConfig+0xc4>)
 80037a8:	4013      	ands	r3, r2
 80037aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	695b      	ldr	r3, [r3, #20]
 80037b0:	019b      	lsls	r3, r3, #6
 80037b2:	697a      	ldr	r2, [r7, #20]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	697a      	ldr	r2, [r7, #20]
 80037bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685a      	ldr	r2, [r3, #4]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	621a      	str	r2, [r3, #32]
}
 80037d2:	46c0      	nop			@ (mov r8, r8)
 80037d4:	46bd      	mov	sp, r7
 80037d6:	b006      	add	sp, #24
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	46c0      	nop			@ (mov r8, r8)
 80037dc:	ffffefff 	.word	0xffffefff
 80037e0:	feff8fff 	.word	0xfeff8fff
 80037e4:	fffffcff 	.word	0xfffffcff
 80037e8:	ffffdfff 	.word	0xffffdfff
 80037ec:	40012c00 	.word	0x40012c00
 80037f0:	40014400 	.word	0x40014400
 80037f4:	40014800 	.word	0x40014800
 80037f8:	ffffbfff 	.word	0xffffbfff

080037fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a1b      	ldr	r3, [r3, #32]
 800380a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	4a21      	ldr	r2, [pc, #132]	@ (8003898 <TIM_OC5_SetConfig+0x9c>)
 8003812:	401a      	ands	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	4a1d      	ldr	r2, [pc, #116]	@ (800389c <TIM_OC5_SetConfig+0xa0>)
 8003828:	4013      	ands	r3, r2
 800382a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68fa      	ldr	r2, [r7, #12]
 8003832:	4313      	orrs	r3, r2
 8003834:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	4a19      	ldr	r2, [pc, #100]	@ (80038a0 <TIM_OC5_SetConfig+0xa4>)
 800383a:	4013      	ands	r3, r2
 800383c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	041b      	lsls	r3, r3, #16
 8003844:	693a      	ldr	r2, [r7, #16]
 8003846:	4313      	orrs	r3, r2
 8003848:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a15      	ldr	r2, [pc, #84]	@ (80038a4 <TIM_OC5_SetConfig+0xa8>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d007      	beq.n	8003862 <TIM_OC5_SetConfig+0x66>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a14      	ldr	r2, [pc, #80]	@ (80038a8 <TIM_OC5_SetConfig+0xac>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d003      	beq.n	8003862 <TIM_OC5_SetConfig+0x66>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a13      	ldr	r2, [pc, #76]	@ (80038ac <TIM_OC5_SetConfig+0xb0>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d109      	bne.n	8003876 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	4a0c      	ldr	r2, [pc, #48]	@ (8003898 <TIM_OC5_SetConfig+0x9c>)
 8003866:	4013      	ands	r3, r2
 8003868:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	695b      	ldr	r3, [r3, #20]
 800386e:	021b      	lsls	r3, r3, #8
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	4313      	orrs	r3, r2
 8003874:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	697a      	ldr	r2, [r7, #20]
 800387a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	685a      	ldr	r2, [r3, #4]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	693a      	ldr	r2, [r7, #16]
 800388e:	621a      	str	r2, [r3, #32]
}
 8003890:	46c0      	nop			@ (mov r8, r8)
 8003892:	46bd      	mov	sp, r7
 8003894:	b006      	add	sp, #24
 8003896:	bd80      	pop	{r7, pc}
 8003898:	fffeffff 	.word	0xfffeffff
 800389c:	fffeff8f 	.word	0xfffeff8f
 80038a0:	fffdffff 	.word	0xfffdffff
 80038a4:	40012c00 	.word	0x40012c00
 80038a8:	40014400 	.word	0x40014400
 80038ac:	40014800 	.word	0x40014800

080038b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	4a22      	ldr	r2, [pc, #136]	@ (8003950 <TIM_OC6_SetConfig+0xa0>)
 80038c6:	401a      	ands	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	4a1e      	ldr	r2, [pc, #120]	@ (8003954 <TIM_OC6_SetConfig+0xa4>)
 80038dc:	4013      	ands	r3, r2
 80038de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	021b      	lsls	r3, r3, #8
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	4a1a      	ldr	r2, [pc, #104]	@ (8003958 <TIM_OC6_SetConfig+0xa8>)
 80038f0:	4013      	ands	r3, r2
 80038f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	051b      	lsls	r3, r3, #20
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a16      	ldr	r2, [pc, #88]	@ (800395c <TIM_OC6_SetConfig+0xac>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d007      	beq.n	8003918 <TIM_OC6_SetConfig+0x68>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a15      	ldr	r2, [pc, #84]	@ (8003960 <TIM_OC6_SetConfig+0xb0>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d003      	beq.n	8003918 <TIM_OC6_SetConfig+0x68>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a14      	ldr	r2, [pc, #80]	@ (8003964 <TIM_OC6_SetConfig+0xb4>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d109      	bne.n	800392c <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	4a13      	ldr	r2, [pc, #76]	@ (8003968 <TIM_OC6_SetConfig+0xb8>)
 800391c:	4013      	ands	r3, r2
 800391e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	695b      	ldr	r3, [r3, #20]
 8003924:	029b      	lsls	r3, r3, #10
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	4313      	orrs	r3, r2
 800392a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	697a      	ldr	r2, [r7, #20]
 8003930:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685a      	ldr	r2, [r3, #4]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	693a      	ldr	r2, [r7, #16]
 8003944:	621a      	str	r2, [r3, #32]
}
 8003946:	46c0      	nop			@ (mov r8, r8)
 8003948:	46bd      	mov	sp, r7
 800394a:	b006      	add	sp, #24
 800394c:	bd80      	pop	{r7, pc}
 800394e:	46c0      	nop			@ (mov r8, r8)
 8003950:	ffefffff 	.word	0xffefffff
 8003954:	feff8fff 	.word	0xfeff8fff
 8003958:	ffdfffff 	.word	0xffdfffff
 800395c:	40012c00 	.word	0x40012c00
 8003960:	40014400 	.word	0x40014400
 8003964:	40014800 	.word	0x40014800
 8003968:	fffbffff 	.word	0xfffbffff

0800396c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6a1b      	ldr	r3, [r3, #32]
 800397c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	2201      	movs	r2, #1
 8003984:	4393      	bics	r3, r2
 8003986:	001a      	movs	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	699b      	ldr	r3, [r3, #24]
 8003990:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	22f0      	movs	r2, #240	@ 0xf0
 8003996:	4393      	bics	r3, r2
 8003998:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	011b      	lsls	r3, r3, #4
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	220a      	movs	r2, #10
 80039a8:	4393      	bics	r3, r2
 80039aa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	697a      	ldr	r2, [r7, #20]
 80039be:	621a      	str	r2, [r3, #32]
}
 80039c0:	46c0      	nop			@ (mov r8, r8)
 80039c2:	46bd      	mov	sp, r7
 80039c4:	b006      	add	sp, #24
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	2210      	movs	r2, #16
 80039e0:	4393      	bics	r3, r2
 80039e2:	001a      	movs	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003a28 <TIM_TI2_ConfigInputStage+0x60>)
 80039f2:	4013      	ands	r3, r2
 80039f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	031b      	lsls	r3, r3, #12
 80039fa:	693a      	ldr	r2, [r7, #16]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	22a0      	movs	r2, #160	@ 0xa0
 8003a04:	4393      	bics	r3, r2
 8003a06:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	011b      	lsls	r3, r3, #4
 8003a0c:	697a      	ldr	r2, [r7, #20]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	621a      	str	r2, [r3, #32]
}
 8003a1e:	46c0      	nop			@ (mov r8, r8)
 8003a20:	46bd      	mov	sp, r7
 8003a22:	b006      	add	sp, #24
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	46c0      	nop			@ (mov r8, r8)
 8003a28:	ffff0fff 	.word	0xffff0fff

08003a2c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	4a08      	ldr	r2, [pc, #32]	@ (8003a60 <TIM_ITRx_SetConfig+0x34>)
 8003a40:	4013      	ands	r3, r2
 8003a42:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a44:	683a      	ldr	r2, [r7, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	2207      	movs	r2, #7
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68fa      	ldr	r2, [r7, #12]
 8003a54:	609a      	str	r2, [r3, #8]
}
 8003a56:	46c0      	nop			@ (mov r8, r8)
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	b004      	add	sp, #16
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	46c0      	nop			@ (mov r8, r8)
 8003a60:	ffcfff8f 	.word	0xffcfff8f

08003a64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b086      	sub	sp, #24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]
 8003a70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	4a09      	ldr	r2, [pc, #36]	@ (8003aa0 <TIM_ETR_SetConfig+0x3c>)
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	021a      	lsls	r2, r3, #8
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	431a      	orrs	r2, r3
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	609a      	str	r2, [r3, #8]
}
 8003a98:	46c0      	nop			@ (mov r8, r8)
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	b006      	add	sp, #24
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	ffff00ff 	.word	0xffff00ff

08003aa4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	221f      	movs	r2, #31
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	409a      	lsls	r2, r3
 8003aba:	0013      	movs	r3, r2
 8003abc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
 8003ac2:	697a      	ldr	r2, [r7, #20]
 8003ac4:	43d2      	mvns	r2, r2
 8003ac6:	401a      	ands	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6a1a      	ldr	r2, [r3, #32]
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	211f      	movs	r1, #31
 8003ad4:	400b      	ands	r3, r1
 8003ad6:	6879      	ldr	r1, [r7, #4]
 8003ad8:	4099      	lsls	r1, r3
 8003ada:	000b      	movs	r3, r1
 8003adc:	431a      	orrs	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	621a      	str	r2, [r3, #32]
}
 8003ae2:	46c0      	nop			@ (mov r8, r8)
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	b006      	add	sp, #24
 8003ae8:	bd80      	pop	{r7, pc}
	...

08003aec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	223c      	movs	r2, #60	@ 0x3c
 8003afa:	5c9b      	ldrb	r3, [r3, r2]
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d101      	bne.n	8003b04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b00:	2302      	movs	r3, #2
 8003b02:	e04a      	b.n	8003b9a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	223c      	movs	r2, #60	@ 0x3c
 8003b08:	2101      	movs	r1, #1
 8003b0a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	223d      	movs	r2, #61	@ 0x3d
 8003b10:	2102      	movs	r1, #2
 8003b12:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a1e      	ldr	r2, [pc, #120]	@ (8003ba4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d108      	bne.n	8003b40 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	4a1d      	ldr	r2, [pc, #116]	@ (8003ba8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003b32:	4013      	ands	r3, r2
 8003b34:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2270      	movs	r2, #112	@ 0x70
 8003b44:	4393      	bics	r3, r2
 8003b46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68fa      	ldr	r2, [r7, #12]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a11      	ldr	r2, [pc, #68]	@ (8003ba4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d004      	beq.n	8003b6e <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a10      	ldr	r2, [pc, #64]	@ (8003bac <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d10c      	bne.n	8003b88 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	2280      	movs	r2, #128	@ 0x80
 8003b72:	4393      	bics	r3, r2
 8003b74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	68ba      	ldr	r2, [r7, #8]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68ba      	ldr	r2, [r7, #8]
 8003b86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	223d      	movs	r2, #61	@ 0x3d
 8003b8c:	2101      	movs	r1, #1
 8003b8e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	223c      	movs	r2, #60	@ 0x3c
 8003b94:	2100      	movs	r1, #0
 8003b96:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	0018      	movs	r0, r3
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	b004      	add	sp, #16
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	46c0      	nop			@ (mov r8, r8)
 8003ba4:	40012c00 	.word	0x40012c00
 8003ba8:	ff0fffff 	.word	0xff0fffff
 8003bac:	40000400 	.word	0x40000400

08003bb0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	223c      	movs	r2, #60	@ 0x3c
 8003bc2:	5c9b      	ldrb	r3, [r3, r2]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d101      	bne.n	8003bcc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	e06f      	b.n	8003cac <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	223c      	movs	r2, #60	@ 0x3c
 8003bd0:	2101      	movs	r1, #1
 8003bd2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	22ff      	movs	r2, #255	@ 0xff
 8003bd8:	4393      	bics	r3, r2
 8003bda:	001a      	movs	r2, r3
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	4a33      	ldr	r2, [pc, #204]	@ (8003cb4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8003be8:	401a      	ands	r2, r3
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	4a30      	ldr	r2, [pc, #192]	@ (8003cb8 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8003bf6:	401a      	ands	r2, r3
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	4a2e      	ldr	r2, [pc, #184]	@ (8003cbc <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8003c04:	401a      	ands	r2, r3
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	4a2b      	ldr	r2, [pc, #172]	@ (8003cc0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8003c12:	401a      	ands	r2, r3
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	691b      	ldr	r3, [r3, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	4a29      	ldr	r2, [pc, #164]	@ (8003cc4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8003c20:	401a      	ands	r2, r3
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	4a26      	ldr	r2, [pc, #152]	@ (8003cc8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8003c2e:	401a      	ands	r2, r3
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c34:	4313      	orrs	r3, r2
 8003c36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	4a24      	ldr	r2, [pc, #144]	@ (8003ccc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8003c3c:	401a      	ands	r2, r3
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	041b      	lsls	r3, r3, #16
 8003c44:	4313      	orrs	r3, r2
 8003c46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	4a21      	ldr	r2, [pc, #132]	@ (8003cd0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8003c4c:	401a      	ands	r2, r3
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	69db      	ldr	r3, [r3, #28]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a1e      	ldr	r2, [pc, #120]	@ (8003cd4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d11c      	bne.n	8003c9a <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	4a1d      	ldr	r2, [pc, #116]	@ (8003cd8 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8003c64:	401a      	ands	r2, r3
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6a:	051b      	lsls	r3, r3, #20
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	4a1a      	ldr	r2, [pc, #104]	@ (8003cdc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8003c74:	401a      	ands	r2, r3
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	6a1b      	ldr	r3, [r3, #32]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	4a17      	ldr	r2, [pc, #92]	@ (8003ce0 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8003c82:	401a      	ands	r2, r3
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	4a15      	ldr	r2, [pc, #84]	@ (8003ce4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003c90:	401a      	ands	r2, r3
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c96:	4313      	orrs	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	68fa      	ldr	r2, [r7, #12]
 8003ca0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	223c      	movs	r2, #60	@ 0x3c
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	0018      	movs	r0, r3
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	b004      	add	sp, #16
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	fffffcff 	.word	0xfffffcff
 8003cb8:	fffffbff 	.word	0xfffffbff
 8003cbc:	fffff7ff 	.word	0xfffff7ff
 8003cc0:	ffffefff 	.word	0xffffefff
 8003cc4:	ffffdfff 	.word	0xffffdfff
 8003cc8:	ffffbfff 	.word	0xffffbfff
 8003ccc:	fff0ffff 	.word	0xfff0ffff
 8003cd0:	efffffff 	.word	0xefffffff
 8003cd4:	40012c00 	.word	0x40012c00
 8003cd8:	ff0fffff 	.word	0xff0fffff
 8003cdc:	feffffff 	.word	0xfeffffff
 8003ce0:	fdffffff 	.word	0xfdffffff
 8003ce4:	dfffffff 	.word	0xdfffffff

08003ce8 <memset>:
 8003ce8:	0003      	movs	r3, r0
 8003cea:	1882      	adds	r2, r0, r2
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d100      	bne.n	8003cf2 <memset+0xa>
 8003cf0:	4770      	bx	lr
 8003cf2:	7019      	strb	r1, [r3, #0]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	e7f9      	b.n	8003cec <memset+0x4>

08003cf8 <__libc_init_array>:
 8003cf8:	b570      	push	{r4, r5, r6, lr}
 8003cfa:	2600      	movs	r6, #0
 8003cfc:	4c0c      	ldr	r4, [pc, #48]	@ (8003d30 <__libc_init_array+0x38>)
 8003cfe:	4d0d      	ldr	r5, [pc, #52]	@ (8003d34 <__libc_init_array+0x3c>)
 8003d00:	1b64      	subs	r4, r4, r5
 8003d02:	10a4      	asrs	r4, r4, #2
 8003d04:	42a6      	cmp	r6, r4
 8003d06:	d109      	bne.n	8003d1c <__libc_init_array+0x24>
 8003d08:	2600      	movs	r6, #0
 8003d0a:	f000 f823 	bl	8003d54 <_init>
 8003d0e:	4c0a      	ldr	r4, [pc, #40]	@ (8003d38 <__libc_init_array+0x40>)
 8003d10:	4d0a      	ldr	r5, [pc, #40]	@ (8003d3c <__libc_init_array+0x44>)
 8003d12:	1b64      	subs	r4, r4, r5
 8003d14:	10a4      	asrs	r4, r4, #2
 8003d16:	42a6      	cmp	r6, r4
 8003d18:	d105      	bne.n	8003d26 <__libc_init_array+0x2e>
 8003d1a:	bd70      	pop	{r4, r5, r6, pc}
 8003d1c:	00b3      	lsls	r3, r6, #2
 8003d1e:	58eb      	ldr	r3, [r5, r3]
 8003d20:	4798      	blx	r3
 8003d22:	3601      	adds	r6, #1
 8003d24:	e7ee      	b.n	8003d04 <__libc_init_array+0xc>
 8003d26:	00b3      	lsls	r3, r6, #2
 8003d28:	58eb      	ldr	r3, [r5, r3]
 8003d2a:	4798      	blx	r3
 8003d2c:	3601      	adds	r6, #1
 8003d2e:	e7f2      	b.n	8003d16 <__libc_init_array+0x1e>
 8003d30:	08003e0c 	.word	0x08003e0c
 8003d34:	08003e0c 	.word	0x08003e0c
 8003d38:	08003e10 	.word	0x08003e10
 8003d3c:	08003e0c 	.word	0x08003e0c

08003d40 <memcpy>:
 8003d40:	2300      	movs	r3, #0
 8003d42:	b510      	push	{r4, lr}
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d100      	bne.n	8003d4a <memcpy+0xa>
 8003d48:	bd10      	pop	{r4, pc}
 8003d4a:	5ccc      	ldrb	r4, [r1, r3]
 8003d4c:	54c4      	strb	r4, [r0, r3]
 8003d4e:	3301      	adds	r3, #1
 8003d50:	e7f8      	b.n	8003d44 <memcpy+0x4>
	...

08003d54 <_init>:
 8003d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d56:	46c0      	nop			@ (mov r8, r8)
 8003d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d5a:	bc08      	pop	{r3}
 8003d5c:	469e      	mov	lr, r3
 8003d5e:	4770      	bx	lr

08003d60 <_fini>:
 8003d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d62:	46c0      	nop			@ (mov r8, r8)
 8003d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d66:	bc08      	pop	{r3}
 8003d68:	469e      	mov	lr, r3
 8003d6a:	4770      	bx	lr
