<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › clk-provider.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>clk-provider.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/include/linux/clk-provider.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (c) 2010-2011 Jeremy Kerr &lt;jeremy.kerr@canonical.com&gt;</span>
<span class="cm"> *  Copyright (C) 2011-2012 Linaro Ltd &lt;mturquette@linaro.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __LINUX_CLK_PROVIDER_H</span>
<span class="cp">#define __LINUX_CLK_PROVIDER_H</span>

<span class="cp">#include &lt;linux/clk.h&gt;</span>

<span class="cp">#ifdef CONFIG_COMMON_CLK</span>

<span class="cm">/*</span>
<span class="cm"> * flags used across common struct clk.  these flags should only affect the</span>
<span class="cm"> * top-level framework.  custom flags for dealing with hardware specifics</span>
<span class="cm"> * belong in struct clk_foo</span>
<span class="cm"> */</span>
<span class="cp">#define CLK_SET_RATE_GATE	BIT(0) </span><span class="cm">/* must be gated across rate change */</span><span class="cp"></span>
<span class="cp">#define CLK_SET_PARENT_GATE	BIT(1) </span><span class="cm">/* must be gated across re-parent */</span><span class="cp"></span>
<span class="cp">#define CLK_SET_RATE_PARENT	BIT(2) </span><span class="cm">/* propagate rate change up one level */</span><span class="cp"></span>
<span class="cp">#define CLK_IGNORE_UNUSED	BIT(3) </span><span class="cm">/* do not gate even if unused */</span><span class="cp"></span>
<span class="cp">#define CLK_IS_ROOT		BIT(4) </span><span class="cm">/* root clk, has no parent */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">clk_hw</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * struct clk_ops -  Callback operations for hardware clocks; these are to</span>
<span class="cm"> * be provided by the clock implementation, and will be called by drivers</span>
<span class="cm"> * through the clk_* api.</span>
<span class="cm"> *</span>
<span class="cm"> * @prepare:	Prepare the clock for enabling. This must not return until</span>
<span class="cm"> * 		the clock is fully prepared, and it&#39;s safe to call clk_enable.</span>
<span class="cm"> * 		This callback is intended to allow clock implementations to</span>
<span class="cm"> * 		do any initialisation that may sleep. Called with</span>
<span class="cm"> * 		prepare_lock held.</span>
<span class="cm"> *</span>
<span class="cm"> * @unprepare:	Release the clock from its prepared state. This will typically</span>
<span class="cm"> * 		undo any work done in the @prepare callback. Called with</span>
<span class="cm"> * 		prepare_lock held.</span>
<span class="cm"> *</span>
<span class="cm"> * @enable:	Enable the clock atomically. This must not return until the</span>
<span class="cm"> * 		clock is generating a valid clock signal, usable by consumer</span>
<span class="cm"> * 		devices. Called with enable_lock held. This function must not</span>
<span class="cm"> * 		sleep.</span>
<span class="cm"> *</span>
<span class="cm"> * @disable:	Disable the clock atomically. Called with enable_lock held.</span>
<span class="cm"> * 		This function must not sleep.</span>
<span class="cm"> *</span>
<span class="cm"> * @recalc_rate	Recalculate the rate of this clock, by quering hardware.  The</span>
<span class="cm"> * 		parent rate is an input parameter.  It is up to the caller to</span>
<span class="cm"> * 		insure that the prepare_mutex is held across this call.</span>
<span class="cm"> * 		Returns the calculated rate.  Optional, but recommended - if</span>
<span class="cm"> * 		this op is not set then clock rate will be initialized to 0.</span>
<span class="cm"> *</span>
<span class="cm"> * @round_rate:	Given a target rate as input, returns the closest rate actually</span>
<span class="cm"> * 		supported by the clock.</span>
<span class="cm"> *</span>
<span class="cm"> * @get_parent:	Queries the hardware to determine the parent of a clock.  The</span>
<span class="cm"> * 		return value is a u8 which specifies the index corresponding to</span>
<span class="cm"> * 		the parent clock.  This index can be applied to either the</span>
<span class="cm"> * 		.parent_names or .parents arrays.  In short, this function</span>
<span class="cm"> * 		translates the parent value read from hardware into an array</span>
<span class="cm"> * 		index.  Currently only called when the clock is initialized by</span>
<span class="cm"> * 		__clk_init.  This callback is mandatory for clocks with</span>
<span class="cm"> * 		multiple parents.  It is optional (and unnecessary) for clocks</span>
<span class="cm"> * 		with 0 or 1 parents.</span>
<span class="cm"> *</span>
<span class="cm"> * @set_parent:	Change the input source of this clock; for clocks with multiple</span>
<span class="cm"> * 		possible parents specify a new parent by passing in the index</span>
<span class="cm"> * 		as a u8 corresponding to the parent in either the .parent_names</span>
<span class="cm"> * 		or .parents arrays.  This function in affect translates an</span>
<span class="cm"> * 		array index into the value programmed into the hardware.</span>
<span class="cm"> * 		Returns 0 on success, -EERROR otherwise.</span>
<span class="cm"> *</span>
<span class="cm"> * @set_rate:	Change the rate of this clock. The requested rate is specified</span>
<span class="cm"> *		by the second argument, which should typically be the return</span>
<span class="cm"> *		of .round_rate call.  The third argument gives the parent rate</span>
<span class="cm"> *		which is likely helpful for most .set_rate implementation.</span>
<span class="cm"> *		Returns 0 on success, -EERROR otherwise.</span>
<span class="cm"> *</span>
<span class="cm"> * The clk_enable/clk_disable and clk_prepare/clk_unprepare pairs allow</span>
<span class="cm"> * implementations to split any work between atomic (enable) and sleepable</span>
<span class="cm"> * (prepare) contexts.  If enabling a clock requires code that might sleep,</span>
<span class="cm"> * this must be done in clk_prepare.  Clock enable code that will never be</span>
<span class="cm"> * called in a sleepable context may be implement in clk_enable.</span>
<span class="cm"> *</span>
<span class="cm"> * Typically, drivers will call clk_prepare when a clock may be needed later</span>
<span class="cm"> * (eg. when a device is opened), and clk_enable when the clock is actually</span>
<span class="cm"> * required (eg. from an interrupt). Note that clk_prepare MUST have been</span>
<span class="cm"> * called before clk_enable.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk_ops</span> <span class="p">{</span>
	<span class="kt">int</span>		<span class="p">(</span><span class="o">*</span><span class="n">prepare</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">unprepare</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">int</span>		<span class="p">(</span><span class="o">*</span><span class="n">enable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">disable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">int</span>		<span class="p">(</span><span class="o">*</span><span class="n">is_enabled</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="p">(</span><span class="o">*</span><span class="n">recalc_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">);</span>
	<span class="kt">long</span>		<span class="p">(</span><span class="o">*</span><span class="n">round_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span>		<span class="p">(</span><span class="o">*</span><span class="n">set_parent</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">index</span><span class="p">);</span>
	<span class="n">u8</span>		<span class="p">(</span><span class="o">*</span><span class="n">get_parent</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">int</span>		<span class="p">(</span><span class="o">*</span><span class="n">set_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct clk_init_data - holds init data that&#39;s common to all clocks and is</span>
<span class="cm"> * shared between the clock provider and the common clock framework.</span>
<span class="cm"> *</span>
<span class="cm"> * @name: clock name</span>
<span class="cm"> * @ops: operations this clock supports</span>
<span class="cm"> * @parent_names: array of string names for all possible parents</span>
<span class="cm"> * @num_parents: number of possible parents</span>
<span class="cm"> * @flags: framework-level hints and quirks</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk_init_data</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span>		<span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span>	<span class="o">*</span><span class="n">ops</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span>		<span class="o">**</span><span class="n">parent_names</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">num_parents</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">flags</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct clk_hw - handle for traversing from a struct clk to its corresponding</span>
<span class="cm"> * hardware-specific structure.  struct clk_hw should be declared within struct</span>
<span class="cm"> * clk_foo and then referenced by the struct clk instance that uses struct</span>
<span class="cm"> * clk_foo&#39;s clk_ops</span>
<span class="cm"> *</span>
<span class="cm"> * @clk: pointer to the struct clk instance that points back to this struct</span>
<span class="cm"> * clk_hw instance</span>
<span class="cm"> *</span>
<span class="cm"> * @init: pointer to struct clk_init_data that contains the init data shared</span>
<span class="cm"> * with the common clock framework.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk_hw</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk_init_data</span> <span class="o">*</span><span class="n">init</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * DOC: Basic clock implementations common to many platforms</span>
<span class="cm"> *</span>
<span class="cm"> * Each basic clock hardware type is comprised of a structure describing the</span>
<span class="cm"> * clock hardware, implementations of the relevant callbacks in struct clk_ops,</span>
<span class="cm"> * unique flags for that hardware type, a registration function and an</span>
<span class="cm"> * alternative macro for static initialization</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * struct clk_fixed_rate - fixed-rate clock</span>
<span class="cm"> * @hw:		handle between common and hardware-specific interfaces</span>
<span class="cm"> * @fixed_rate:	constant frequency of clock</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk_fixed_rate</span> <span class="p">{</span>
	<span class="k">struct</span>		<span class="n">clk_hw</span> <span class="n">hw</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">fixed_rate</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">flags</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_fixed_rate_ops</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_register_fixed_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">parent_name</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fixed_rate</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * struct clk_gate - gating clock</span>
<span class="cm"> *</span>
<span class="cm"> * @hw:		handle between common and hardware-specific interfaces</span>
<span class="cm"> * @reg:	register controlling gate</span>
<span class="cm"> * @bit_idx:	single bit controlling gate</span>
<span class="cm"> * @flags:	hardware-specific flags</span>
<span class="cm"> * @lock:	register lock</span>
<span class="cm"> *</span>
<span class="cm"> * Clock which can gate its output.  Implements .enable &amp; .disable</span>
<span class="cm"> *</span>
<span class="cm"> * Flags:</span>
<span class="cm"> * CLK_GATE_SET_TO_DISABLE - by default this clock sets the bit at bit_idx to</span>
<span class="cm"> * 	enable the clock.  Setting this flag does the opposite: setting the bit</span>
<span class="cm"> * 	disable the clock and clearing it enables the clock</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk_gate</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_hw</span> <span class="n">hw</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">bit_idx</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">flags</span><span class="p">;</span>
	<span class="n">spinlock_t</span>	<span class="o">*</span><span class="n">lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define CLK_GATE_SET_TO_DISABLE		BIT(0)</span>

<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_gate_ops</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_register_gate</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">parent_name</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bit_idx</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">clk_gate_flags</span><span class="p">,</span> <span class="n">spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * struct clk_divider - adjustable divider clock</span>
<span class="cm"> *</span>
<span class="cm"> * @hw:		handle between common and hardware-specific interfaces</span>
<span class="cm"> * @reg:	register containing the divider</span>
<span class="cm"> * @shift:	shift to the divider bit field</span>
<span class="cm"> * @width:	width of the divider bit field</span>
<span class="cm"> * @lock:	register lock</span>
<span class="cm"> *</span>
<span class="cm"> * Clock with an adjustable divider affecting its output frequency.  Implements</span>
<span class="cm"> * .recalc_rate, .set_rate and .round_rate</span>
<span class="cm"> *</span>
<span class="cm"> * Flags:</span>
<span class="cm"> * CLK_DIVIDER_ONE_BASED - by default the divisor is the value read from the</span>
<span class="cm"> * 	register plus one.  If CLK_DIVIDER_ONE_BASED is set then the divider is</span>
<span class="cm"> * 	the raw value read from the register, with the value of zero considered</span>
<span class="cm"> * 	invalid</span>
<span class="cm"> * CLK_DIVIDER_POWER_OF_TWO - clock divisor is 2 raised to the value read from</span>
<span class="cm"> * 	the hardware register</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk_divider</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_hw</span>	<span class="n">hw</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">shift</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">width</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">flags</span><span class="p">;</span>
	<span class="n">spinlock_t</span>	<span class="o">*</span><span class="n">lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define CLK_DIVIDER_ONE_BASED		BIT(0)</span>
<span class="cp">#define CLK_DIVIDER_POWER_OF_TWO	BIT(1)</span>

<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_divider_ops</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_register_divider</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">parent_name</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">shift</span><span class="p">,</span> <span class="n">u8</span> <span class="n">width</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">clk_divider_flags</span><span class="p">,</span> <span class="n">spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * struct clk_mux - multiplexer clock</span>
<span class="cm"> *</span>
<span class="cm"> * @hw:		handle between common and hardware-specific interfaces</span>
<span class="cm"> * @reg:	register controlling multiplexer</span>
<span class="cm"> * @shift:	shift to multiplexer bit field</span>
<span class="cm"> * @width:	width of mutliplexer bit field</span>
<span class="cm"> * @num_clks:	number of parent clocks</span>
<span class="cm"> * @lock:	register lock</span>
<span class="cm"> *</span>
<span class="cm"> * Clock with multiple selectable parents.  Implements .get_parent, .set_parent</span>
<span class="cm"> * and .recalc_rate</span>
<span class="cm"> *</span>
<span class="cm"> * Flags:</span>
<span class="cm"> * CLK_MUX_INDEX_ONE - register index starts at 1, not 0</span>
<span class="cm"> * CLK_MUX_INDEX_BIT - register index is a single bit (power of two)</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk_mux</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_hw</span>	<span class="n">hw</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">shift</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">width</span><span class="p">;</span>
	<span class="n">u8</span>		<span class="n">flags</span><span class="p">;</span>
	<span class="n">spinlock_t</span>	<span class="o">*</span><span class="n">lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define CLK_MUX_INDEX_ONE		BIT(0)</span>
<span class="cp">#define CLK_MUX_INDEX_BIT		BIT(1)</span>

<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_mux_ops</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_register_mux</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">**</span><span class="n">parent_names</span><span class="p">,</span> <span class="n">u8</span> <span class="n">num_parents</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">shift</span><span class="p">,</span> <span class="n">u8</span> <span class="n">width</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">clk_mux_flags</span><span class="p">,</span> <span class="n">spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * struct clk_fixed_factor - fixed multiplier and divider clock</span>
<span class="cm"> *</span>
<span class="cm"> * @hw:		handle between common and hardware-specific interfaces</span>
<span class="cm"> * @mult:	multiplier</span>
<span class="cm"> * @div:	divider</span>
<span class="cm"> *</span>
<span class="cm"> * Clock with a fixed multiplier and divider. The output frequency is the</span>
<span class="cm"> * parent clock rate divided by div and multiplied by mult.</span>
<span class="cm"> * Implements .recalc_rate, .set_rate and .round_rate</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">clk_fixed_factor</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_hw</span>	<span class="n">hw</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">mult</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">div</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_fixed_factor_ops</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_register_fixed_factor</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">parent_name</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mult</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * clk_register - allocate a new clock, register it and return an opaque cookie</span>
<span class="cm"> * @dev: device that is registering this clock</span>
<span class="cm"> * @hw: link to hardware-specific clock data</span>
<span class="cm"> *</span>
<span class="cm"> * clk_register is the primary interface for populating the clock tree with new</span>
<span class="cm"> * clock nodes.  It returns a pointer to the newly allocated struct clk which</span>
<span class="cm"> * cannot be dereferenced by driver code but may be used in conjuction with the</span>
<span class="cm"> * rest of the clock API.  In the event of an error clk_register will return an</span>
<span class="cm"> * error code; drivers must test for an error code after calling clk_register.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">clk_unregister</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>

<span class="cm">/* helper functions */</span>
<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">__clk_get_name</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">__clk_get_hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="n">u8</span> <span class="n">__clk_get_num_parents</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">__clk_get_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="kr">inline</span> <span class="kt">int</span> <span class="n">__clk_get_enable_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="kr">inline</span> <span class="kt">int</span> <span class="n">__clk_get_prepare_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__clk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__clk_get_flags</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">__clk_is_enabled</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">__clk_lookup</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * FIXME clock api without lock protection</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">__clk_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">__clk_unprepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">__clk_reparent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">new_parent</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__clk_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_COMMON_CLK */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CLK_PROVIDER_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
