{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659028898709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659028898709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 14:21:38 2022 " "Processing started: Thu Jul 28 14:21:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659028898709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659028898709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659028898709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659028899448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659028899448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659028914953 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659028914953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659028914953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_intel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_intel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_intel-SYN " "Found design unit 1: memoria_intel-SYN" {  } { { "MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659028914958 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORIA_INTEL " "Found entity 1: MEMORIA_INTEL" {  } { { "MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659028914958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659028914958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_RAM-behavioral " "Found design unit 1: TB_RAM-behavioral" {  } { { "TB_RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/TB_RAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659028914962 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_RAM " "Found entity 1: TB_RAM" {  } { { "TB_RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/TB_RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659028914962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659028914962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_sreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_sreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_sreg-SYN " "Found design unit 1: ram_sreg-SYN" {  } { { "RAM_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM_SREG.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659028914966 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_SREG " "Found entity 1: RAM_SREG" {  } { { "RAM_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM_SREG.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659028914966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659028914966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM " "Elaborating entity \"RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659028915128 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[0\] RAM.vhd(116) " "Can't infer register for \"o_data\[0\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915294 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[1\] RAM.vhd(116) " "Can't infer register for \"o_data\[1\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915294 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[2\] RAM.vhd(116) " "Can't infer register for \"o_data\[2\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915294 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[3\] RAM.vhd(116) " "Can't infer register for \"o_data\[3\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915294 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[4\] RAM.vhd(116) " "Can't infer register for \"o_data\[4\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915294 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[5\] RAM.vhd(116) " "Can't infer register for \"o_data\[5\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915294 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[6\] RAM.vhd(116) " "Can't infer register for \"o_data\[6\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915295 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[7\] RAM.vhd(116) " "Can't infer register for \"o_data\[7\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915295 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[8\] RAM.vhd(116) " "Can't infer register for \"o_data\[8\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915295 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[9\] RAM.vhd(116) " "Can't infer register for \"o_data\[9\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915295 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[10\] RAM.vhd(116) " "Can't infer register for \"o_data\[10\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915295 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[11\] RAM.vhd(116) " "Can't infer register for \"o_data\[11\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915296 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[12\] RAM.vhd(116) " "Can't infer register for \"o_data\[12\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915296 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[13\] RAM.vhd(116) " "Can't infer register for \"o_data\[13\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915296 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[14\] RAM.vhd(116) " "Can't infer register for \"o_data\[14\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915296 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "o_data\[15\] RAM.vhd(116) " "Can't infer register for \"o_data\[15\]\" at RAM.vhd(116) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 116 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915296 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "w_memoria_ram\[0\]\[0\] RAM.vhd(114) " "Can't infer register for \"w_memoria_ram\[0\]\[0\]\" at RAM.vhd(114) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 114 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915296 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_memoria_ram\[0\]\[0\] RAM.vhd(114) " "Inferred latch for \"w_memoria_ram\[0\]\[0\]\" at RAM.vhd(114)" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659028915297 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "w_memoria_ram\[0\]\[1\] RAM.vhd(114) " "Can't infer register for \"w_memoria_ram\[0\]\[1\]\" at RAM.vhd(114) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 114 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915297 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_memoria_ram\[0\]\[1\] RAM.vhd(114) " "Inferred latch for \"w_memoria_ram\[0\]\[1\]\" at RAM.vhd(114)" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659028915297 "|RAM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "w_memoria_ram\[0\]\[2\] RAM.vhd(114) " "Can't infer register for \"w_memoria_ram\[0\]\[2\]\" at RAM.vhd(114) because it does not hold its value outside the clock edge" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 114 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1659028915297 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_memoria_ram\[0\]\[2\] RAM.vhd(114) " "Inferred latch for \"w_memoria_ram\[0\]\[2\]\" at RAM.vhd(114)" {  } { { "RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1659028915297 "|RAM"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659028917861 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659028918067 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 28 14:21:58 2022 " "Processing ended: Thu Jul 28 14:21:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659028918067 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659028918067 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659028918067 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659028918067 ""}
