

================================================================
== Vitis HLS Report for 'lstm_function_Pipeline_VITIS_LOOP_104_6'
================================================================
* Date:           Fri Mar 28 16:05:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        new_hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.000 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       13|       65|  0.130 us|  0.650 us|   11|   63|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_104_6  |       11|       63|         3|          1|          1|  10 ~ 62|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     102|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|      45|    -|
|Register         |        -|    -|      23|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      23|     147|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_121_p2        |         +|   0|  0|  14|           6|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_fu_115_p2       |      icmp|   0|  0|  14|           6|           6|
    |icmp_ln23_fu_141_p2        |      icmp|   0|  0|  23|          16|          11|
    |icmp_ln24_fu_147_p2        |      icmp|   0|  0|  23|          16|          12|
    |or_ln23_fu_161_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln23_1_fu_153_p3    |    select|   0|  0|  10|           1|           9|
    |select_ln23_fu_167_p3      |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 102|          49|          55|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_fu_62                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   15|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_62                           |   6|   0|    6|          0|
    |select_ln23_reg_206               |  12|   0|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  23|   0|   23|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  lstm_function_Pipeline_VITIS_LOOP_104_6|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  lstm_function_Pipeline_VITIS_LOOP_104_6|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  lstm_function_Pipeline_VITIS_LOOP_104_6|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  lstm_function_Pipeline_VITIS_LOOP_104_6|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  lstm_function_Pipeline_VITIS_LOOP_104_6|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  lstm_function_Pipeline_VITIS_LOOP_104_6|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   16|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   16|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   10|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                                     gmem|       pointer|
|sext_ln8               |   in|    5|     ap_none|                                 sext_ln8|        scalar|
|sext_ln104             |   in|   63|     ap_none|                               sext_ln104|        scalar|
|intermediate_address0  |  out|    8|   ap_memory|                             intermediate|         array|
|intermediate_ce0       |  out|    1|   ap_memory|                             intermediate|         array|
|intermediate_q0        |   in|   16|   ap_memory|                             intermediate|         array|
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+

