Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 17 14:00:27 2022
| Host         : DESKTOP-2D4IHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RunningBlock_timing_summary_routed.rpt -pb RunningBlock_timing_summary_routed.pb -rpx RunningBlock_timing_summary_routed.rpx -warn_on_violation
| Design       : RunningBlock
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    311         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (311)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (674)
5. checking no_input_delay (4)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (311)
--------------------------
 There are 204 register/latch pins with no clock driven by root clock pin: u100/pulse_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: u4/pulse_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_clk50mhz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (674)
--------------------------------------------------
 There are 674 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.220        0.000                      0                  304        0.105        0.000                      0                  304        4.020        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.220        0.000                      0                  304        0.105        0.000                      0                  304        4.020        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.785ns (27.928%)  route 4.606ns (72.072%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.832     5.594    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     6.050 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.790     6.841    spi_master_0/count[5]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.965    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.515    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.629    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.857 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.902     8.758    spi_master_0/busy1
    SLICE_X3Y11          LUT5 (Prop_lut5_I1_O)        0.313     9.071 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           2.914    11.986    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.569    15.052    spi_master_0/clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[10]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X25Y46         FDRE (Setup_fdre_C_CE)      -0.205    15.206    spi_master_0/rx_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.785ns (27.928%)  route 4.606ns (72.072%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.832     5.594    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     6.050 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.790     6.841    spi_master_0/count[5]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.965    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.515    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.629    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.857 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.902     8.758    spi_master_0/busy1
    SLICE_X3Y11          LUT5 (Prop_lut5_I1_O)        0.313     9.071 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           2.914    11.986    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X25Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.569    15.052    spi_master_0/clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[11]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X25Y46         FDRE (Setup_fdre_C_CE)      -0.205    15.206    spi_master_0/rx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.986    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[4]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.785ns (29.868%)  route 4.191ns (70.132%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.832     5.594    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     6.050 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.790     6.841    spi_master_0/count[5]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.965    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.515    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.629    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.857 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.902     8.758    spi_master_0/busy1
    SLICE_X3Y11          LUT5 (Prop_lut5_I1_O)        0.313     9.071 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           2.499    11.571    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X22Y46         SRL16E                                       r  spi_master_0/rx_buffer_reg[4]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.575    15.058    spi_master_0/clk_IBUF_BUFG
    SLICE_X22Y46         SRL16E                                       r  spi_master_0/rx_buffer_reg[4]_srl4/CLK
                         clock pessimism              0.394    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X22Y46         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.900    spi_master_0/rx_buffer_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.810ns (29.866%)  route 4.250ns (70.134%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.832     5.594    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     6.050 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.790     6.841    spi_master_0/count[5]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.965    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.515    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.629    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.857 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.902     8.758    spi_master_0/busy1
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.338     9.096 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           2.559    11.655    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570    15.053    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[10]/C
                         clock pessimism              0.394    15.447    
                         clock uncertainty           -0.035    15.412    
    SLICE_X24Y48         FDRE (Setup_fdre_C_CE)      -0.413    14.999    spi_master_0/rx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.810ns (29.866%)  route 4.250ns (70.134%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.832     5.594    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     6.050 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.790     6.841    spi_master_0/count[5]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.965    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.515    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.629    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.857 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.902     8.758    spi_master_0/busy1
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.338     9.096 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           2.559    11.655    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570    15.053    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[5]/C
                         clock pessimism              0.394    15.447    
                         clock uncertainty           -0.035    15.412    
    SLICE_X24Y48         FDRE (Setup_fdre_C_CE)      -0.413    14.999    spi_master_0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.810ns (29.866%)  route 4.250ns (70.134%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.832     5.594    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     6.050 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.790     6.841    spi_master_0/count[5]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.965    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.515    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.629    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.857 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.902     8.758    spi_master_0/busy1
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.338     9.096 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           2.559    11.655    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570    15.053    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[7]/C
                         clock pessimism              0.394    15.447    
                         clock uncertainty           -0.035    15.412    
    SLICE_X24Y48         FDRE (Setup_fdre_C_CE)      -0.413    14.999    spi_master_0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.810ns (29.866%)  route 4.250ns (70.134%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.832     5.594    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     6.050 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.790     6.841    spi_master_0/count[5]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.965    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.515    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.629    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.857 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.902     8.758    spi_master_0/busy1
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.338     9.096 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           2.559    11.655    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570    15.053    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[8]/C
                         clock pessimism              0.394    15.447    
                         clock uncertainty           -0.035    15.412    
    SLICE_X24Y48         FDRE (Setup_fdre_C_CE)      -0.413    14.999    spi_master_0/rx_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.810ns (29.866%)  route 4.250ns (70.134%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.832     5.594    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     6.050 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.790     6.841    spi_master_0/count[5]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.965    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.515    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.629    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.857 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.902     8.758    spi_master_0/busy1
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.338     9.096 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           2.559    11.655    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570    15.053    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
                         clock pessimism              0.394    15.447    
                         clock uncertainty           -0.035    15.412    
    SLICE_X24Y48         FDRE (Setup_fdre_C_CE)      -0.413    14.999    spi_master_0/rx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.785ns (28.781%)  route 4.417ns (71.219%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.832     5.594    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     6.050 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.790     6.841    spi_master_0/count[5]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.965    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.515    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.629    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.857 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.902     8.758    spi_master_0/busy1
    SLICE_X3Y11          LUT5 (Prop_lut5_I1_O)        0.313     9.071 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           2.725    11.796    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X24Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.569    15.052    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[6]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X24Y46         FDRE (Setup_fdre_C_CE)      -0.205    15.206    spi_master_0/rx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.785ns (28.781%)  route 4.417ns (71.219%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.832     5.594    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  spi_master_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     6.050 r  spi_master_0/count_reg[5]/Q
                         net (fo=2, routed)           0.790     6.841    spi_master_0/count[5]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.965    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.515 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.515    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.629    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.857 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.902     8.758    spi_master_0/busy1
    SLICE_X3Y11          LUT5 (Prop_lut5_I1_O)        0.313     9.071 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           2.725    11.796    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X24Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.569    15.052    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[7]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X24Y46         FDRE (Setup_fdre_C_CE)      -0.205    15.206    spi_master_0/rx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                  3.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u4/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.561     1.508    u4/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  u4/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u4/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.769    u4/count_reg_n_0_[28]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  u4/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    u4/count_reg[28]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  u4/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.984    u4/data0[29]
    SLICE_X45Y50         FDRE                                         r  u4/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.827     2.021    u4/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  u4/count_reg[29]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    u4/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u4/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.561     1.508    u4/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  u4/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u4/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.769    u4/count_reg_n_0_[28]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  u4/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    u4/count_reg[28]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  u4/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.995    u4/data0[31]
    SLICE_X45Y50         FDRE                                         r  u4/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.827     2.021    u4/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  u4/count_reg[31]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    u4/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u4/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.561     1.508    u4/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  u4/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u4/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.769    u4/count_reg_n_0_[28]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  u4/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    u4/count_reg[28]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  u4/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.020    u4/data0[30]
    SLICE_X45Y50         FDRE                                         r  u4/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.827     2.021    u4/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  u4/count_reg[30]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    u4/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.354%)  route 0.168ns (50.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.593     1.540    spi_master_0/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  spi_master_0/rx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.168     1.872    spi_master_0/rx_buffer_reg_n_0_[0]
    SLICE_X22Y46         SRL16E                                       r  spi_master_0/rx_buffer_reg[4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.861     2.055    spi_master_0/clk_IBUF_BUFG
    SLICE_X22Y46         SRL16E                                       r  spi_master_0/rx_buffer_reg[4]_srl4/CLK
                         clock pessimism             -0.480     1.575    
    SLICE_X22Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.692    spi_master_0/rx_buffer_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.867%)  route 0.160ns (53.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.589     1.536    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  spi_master_0/rx_buffer_reg[6]/Q
                         net (fo=2, routed)           0.160     1.837    spi_master_0/rx_buffer__0[6]
    SLICE_X24Y47         FDRE                                         r  spi_master_0/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.858     2.052    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y47         FDRE                                         r  spi_master_0/rx_data_reg[6]/C
                         clock pessimism             -0.499     1.553    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.066     1.619    spi_master_0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.075%)  route 0.179ns (55.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.589     1.536    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  spi_master_0/rx_buffer_reg[9]/Q
                         net (fo=2, routed)           0.179     1.856    spi_master_0/rx_buffer__0[9]
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.858     2.052    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
                         clock pessimism             -0.499     1.553    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.071     1.624    spi_master_0/rx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 spi_master_0/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/clk_toggles_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.568    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  spi_master_0/clk_toggles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.164     1.732 f  spi_master_0/clk_toggles_reg[0]/Q
                         net (fo=7, routed)           0.149     1.881    spi_master_0/clk_toggles[0]
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  spi_master_0/clk_toggles[0]_i_1/O
                         net (fo=1, routed)           0.000     1.926    spi_master_0/clk_toggles[0]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  spi_master_0/clk_toggles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.891     2.085    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  spi_master_0/clk_toggles_reg[0]/C
                         clock pessimism             -0.517     1.568    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.121     1.689    spi_master_0/clk_toggles_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.136%)  route 0.186ns (56.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.589     1.536    spi_master_0/clk_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  spi_master_0/rx_buffer_reg[10]/Q
                         net (fo=2, routed)           0.186     1.863    spi_master_0/rx_buffer__0[10]
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.858     2.052    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[10]/C
                         clock pessimism             -0.499     1.553    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.070     1.623    spi_master_0/rx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u100/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u100/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.559     1.506    u100/clk_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  u100/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 f  u100/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.845    u100/count_reg_n_0_[0]
    SLICE_X46Y40         LUT1 (Prop_lut1_I0_O)        0.043     1.888 r  u100/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.888    u100/count[0]
    SLICE_X46Y40         FDRE                                         r  u100/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.826     2.020    u100/clk_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  u100/count_reg[0]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.133     1.639    u100/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 spi_master_0/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_OBUFT_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.744%)  route 0.159ns (41.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.568    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  spi_master_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.128     1.696 f  spi_master_0/state_reg/Q
                         net (fo=13, routed)          0.159     1.855    spi_master_0/state_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.099     1.954 r  spi_master_0/mosi_OBUFT_inst_i_3/O
                         net (fo=1, routed)           0.000     1.954    spi_master_0_n_2
    SLICE_X0Y10          FDRE                                         r  mosi_OBUFT_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.891     2.085    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  mosi_OBUFT_inst_i_1/C
                         clock pessimism             -0.501     1.584    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.120     1.704    mosi_OBUFT_inst_i_1
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y10    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y11    spi_master_0/assert_data_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y11    spi_master_0/clk_toggles_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y11    spi_master_0/clk_toggles_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y11    spi_master_0/clk_toggles_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y11    spi_master_0/clk_toggles_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y11    spi_master_0/clk_toggles_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y11    spi_master_0/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y13    spi_master_0/count_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y46   spi_master_0/rx_buffer_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y46   spi_master_0/rx_buffer_reg[4]_srl4/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y10    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y10    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y11    spi_master_0/assert_data_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y11    spi_master_0/assert_data_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y11    spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y11    spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y11    spi_master_0/clk_toggles_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y11    spi_master_0/clk_toggles_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y46   spi_master_0/rx_buffer_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y46   spi_master_0/rx_buffer_reg[4]_srl4/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y10    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y10    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y11    spi_master_0/assert_data_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y11    spi_master_0/assert_data_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y11    spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y11    spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y11    spi_master_0/clk_toggles_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y11    spi_master_0/clk_toggles_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           700 Endpoints
Min Delay           700 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcount_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.459ns  (logic 15.574ns (30.865%)  route 34.884ns (69.134%))
  Logic Levels:           45  (CARRY4=20 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=13 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE                         0.000     0.000 r  hcount_reg[0]_rep__0/C
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hcount_reg[0]_rep__0/Q
                         net (fo=124, routed)         4.974     5.452    hcount_reg[0]_rep__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     6.218 r  green_OBUF[3]_inst_i_555/CO[3]
                         net (fo=1, routed)           0.000     6.218    green_OBUF[3]_inst_i_555_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.335 r  green_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000     6.335    green_OBUF[3]_inst_i_557_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.658 f  green_OBUF[3]_inst_i_572/O[1]
                         net (fo=25, routed)          1.599     8.257    green_OBUF[3]_inst_i_572_n_6
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.306     8.563 r  green_OBUF[3]_inst_i_835/O
                         net (fo=1, routed)           0.000     8.563    green_OBUF[3]_inst_i_835_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  green_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000     9.113    green_OBUF[3]_inst_i_571_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  green_OBUF[3]_inst_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.227    green_OBUF[3]_inst_i_567_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  green_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000     9.341    green_OBUF[3]_inst_i_550_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  green_OBUF[3]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     9.455    green_OBUF[3]_inst_i_336_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.677 f  green_OBUF[3]_inst_i_196/O[0]
                         net (fo=14, routed)          1.578    11.255    dot[0,0]4[25]
    SLICE_X57Y37         LUT3 (Prop_lut3_I0_O)        0.325    11.580 f  red_OBUF[3]_inst_i_2586/O
                         net (fo=13, routed)          2.767    14.347    red_OBUF[3]_inst_i_2586_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.326    14.673 r  green_OBUF[3]_inst_i_818/O
                         net (fo=4, routed)           1.166    15.839    green_OBUF[3]_inst_i_818_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  green_OBUF[3]_inst_i_822/O
                         net (fo=1, routed)           0.000    15.963    green_OBUF[3]_inst_i_822_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.361 r  green_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.361    green_OBUF[3]_inst_i_561_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.475 r  green_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.475    green_OBUF[3]_inst_i_559_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.589 r  green_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    16.589    green_OBUF[3]_inst_i_586_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.860 f  red_OBUF[3]_inst_i_5042/CO[0]
                         net (fo=40, routed)          1.409    18.268    red_OBUF[3]_inst_i_5042_n_3
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.373    18.641 r  red_OBUF[3]_inst_i_7729/O
                         net (fo=2, routed)           0.834    19.476    red_OBUF[3]_inst_i_7729_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.600 r  red_OBUF[3]_inst_i_7733/O
                         net (fo=1, routed)           0.000    19.600    red_OBUF[3]_inst_i_7733_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.133 r  red_OBUF[3]_inst_i_6881/CO[3]
                         net (fo=1, routed)           0.000    20.133    red_OBUF[3]_inst_i_6881_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.372 r  red_OBUF[3]_inst_i_5905/O[2]
                         net (fo=3, routed)           1.223    21.595    red_OBUF[3]_inst_i_5905_n_5
    SLICE_X49Y34         LUT3 (Prop_lut3_I2_O)        0.301    21.896 r  red_OBUF[3]_inst_i_5908/O
                         net (fo=2, routed)           1.105    23.001    red_OBUF[3]_inst_i_5908_n_0
    SLICE_X49Y34         LUT5 (Prop_lut5_I0_O)        0.154    23.155 r  red_OBUF[3]_inst_i_5002/O
                         net (fo=2, routed)           1.099    24.253    red_OBUF[3]_inst_i_5002_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.327    24.580 r  red_OBUF[3]_inst_i_5006/O
                         net (fo=1, routed)           0.000    24.580    red_OBUF[3]_inst_i_5006_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  red_OBUF[3]_inst_i_3772/CO[3]
                         net (fo=1, routed)           0.000    25.113    red_OBUF[3]_inst_i_3772_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.428 r  red_OBUF[3]_inst_i_2592/O[3]
                         net (fo=3, routed)           0.879    26.308    red_OBUF[3]_inst_i_2592_n_4
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.307    26.615 r  red_OBUF[3]_inst_i_3768/O
                         net (fo=1, routed)           0.000    26.615    red_OBUF[3]_inst_i_3768_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.016 r  red_OBUF[3]_inst_i_2587/CO[3]
                         net (fo=1, routed)           0.000    27.016    red_OBUF[3]_inst_i_2587_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.329 r  red_OBUF[3]_inst_i_1412/O[3]
                         net (fo=3, routed)           1.199    28.528    red_OBUF[3]_inst_i_1412_n_4
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.306    28.834 r  red_OBUF[3]_inst_i_1406/O
                         net (fo=1, routed)           0.398    29.232    red_OBUF[3]_inst_i_1406_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.758 r  red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    29.758    red_OBUF[3]_inst_i_668_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.029 f  red_OBUF[3]_inst_i_304/CO[0]
                         net (fo=3, routed)           1.238    31.267    red_OBUF[3]_inst_i_304_n_3
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.373    31.640 r  green_OBUF[3]_inst_i_34/O
                         net (fo=6, routed)           0.673    32.313    green_OBUF[3]_inst_i_34_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.150    32.463 f  green_OBUF[3]_inst_i_40/O
                         net (fo=3, routed)           1.025    33.488    green_OBUF[3]_inst_i_40_n_0
    SLICE_X36Y26         LUT4 (Prop_lut4_I1_O)        0.326    33.814 r  red_OBUF[3]_inst_i_4746/O
                         net (fo=1, routed)           1.380    35.193    red_OBUF[3]_inst_i_4746_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    35.317 f  red_OBUF[3]_inst_i_3531/O
                         net (fo=1, routed)           0.804    36.121    red_OBUF[3]_inst_i_3531_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.245 f  red_OBUF[3]_inst_i_2331/O
                         net (fo=1, routed)           0.452    36.697    red_OBUF[3]_inst_i_2331_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    36.821 r  red_OBUF[3]_inst_i_1293/O
                         net (fo=1, routed)           1.556    38.377    red_OBUF[3]_inst_i_1293_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.501 r  red_OBUF[3]_inst_i_606/O
                         net (fo=1, routed)           0.000    38.501    red_OBUF[3]_inst_i_606_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    38.713 r  red_OBUF[3]_inst_i_287/O
                         net (fo=1, routed)           0.601    39.314    red_OBUF[3]_inst_i_287_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.299    39.613 r  red_OBUF[3]_inst_i_105/O
                         net (fo=1, routed)           1.245    40.858    red_OBUF[3]_inst_i_105_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  red_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.911    41.894    red_OBUF[3]_inst_i_24_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.018 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.788    42.806    red_OBUF[3]_inst_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.930 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.982    46.911    blue_OBUF[0]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    50.459 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    50.459    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.308ns  (logic 15.564ns (30.936%)  route 34.744ns (69.063%))
  Logic Levels:           45  (CARRY4=20 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=13 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE                         0.000     0.000 r  hcount_reg[0]_rep__0/C
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hcount_reg[0]_rep__0/Q
                         net (fo=124, routed)         4.974     5.452    hcount_reg[0]_rep__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     6.218 r  green_OBUF[3]_inst_i_555/CO[3]
                         net (fo=1, routed)           0.000     6.218    green_OBUF[3]_inst_i_555_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.335 r  green_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000     6.335    green_OBUF[3]_inst_i_557_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.658 f  green_OBUF[3]_inst_i_572/O[1]
                         net (fo=25, routed)          1.599     8.257    green_OBUF[3]_inst_i_572_n_6
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.306     8.563 r  green_OBUF[3]_inst_i_835/O
                         net (fo=1, routed)           0.000     8.563    green_OBUF[3]_inst_i_835_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  green_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000     9.113    green_OBUF[3]_inst_i_571_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  green_OBUF[3]_inst_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.227    green_OBUF[3]_inst_i_567_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  green_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000     9.341    green_OBUF[3]_inst_i_550_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  green_OBUF[3]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     9.455    green_OBUF[3]_inst_i_336_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.677 f  green_OBUF[3]_inst_i_196/O[0]
                         net (fo=14, routed)          1.578    11.255    dot[0,0]4[25]
    SLICE_X57Y37         LUT3 (Prop_lut3_I0_O)        0.325    11.580 f  red_OBUF[3]_inst_i_2586/O
                         net (fo=13, routed)          2.767    14.347    red_OBUF[3]_inst_i_2586_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.326    14.673 r  green_OBUF[3]_inst_i_818/O
                         net (fo=4, routed)           1.166    15.839    green_OBUF[3]_inst_i_818_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  green_OBUF[3]_inst_i_822/O
                         net (fo=1, routed)           0.000    15.963    green_OBUF[3]_inst_i_822_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.361 r  green_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.361    green_OBUF[3]_inst_i_561_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.475 r  green_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.475    green_OBUF[3]_inst_i_559_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.589 r  green_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    16.589    green_OBUF[3]_inst_i_586_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.860 f  red_OBUF[3]_inst_i_5042/CO[0]
                         net (fo=40, routed)          1.409    18.268    red_OBUF[3]_inst_i_5042_n_3
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.373    18.641 r  red_OBUF[3]_inst_i_7729/O
                         net (fo=2, routed)           0.834    19.476    red_OBUF[3]_inst_i_7729_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.600 r  red_OBUF[3]_inst_i_7733/O
                         net (fo=1, routed)           0.000    19.600    red_OBUF[3]_inst_i_7733_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.133 r  red_OBUF[3]_inst_i_6881/CO[3]
                         net (fo=1, routed)           0.000    20.133    red_OBUF[3]_inst_i_6881_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.372 r  red_OBUF[3]_inst_i_5905/O[2]
                         net (fo=3, routed)           1.223    21.595    red_OBUF[3]_inst_i_5905_n_5
    SLICE_X49Y34         LUT3 (Prop_lut3_I2_O)        0.301    21.896 r  red_OBUF[3]_inst_i_5908/O
                         net (fo=2, routed)           1.105    23.001    red_OBUF[3]_inst_i_5908_n_0
    SLICE_X49Y34         LUT5 (Prop_lut5_I0_O)        0.154    23.155 r  red_OBUF[3]_inst_i_5002/O
                         net (fo=2, routed)           1.099    24.253    red_OBUF[3]_inst_i_5002_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.327    24.580 r  red_OBUF[3]_inst_i_5006/O
                         net (fo=1, routed)           0.000    24.580    red_OBUF[3]_inst_i_5006_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  red_OBUF[3]_inst_i_3772/CO[3]
                         net (fo=1, routed)           0.000    25.113    red_OBUF[3]_inst_i_3772_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.428 r  red_OBUF[3]_inst_i_2592/O[3]
                         net (fo=3, routed)           0.879    26.308    red_OBUF[3]_inst_i_2592_n_4
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.307    26.615 r  red_OBUF[3]_inst_i_3768/O
                         net (fo=1, routed)           0.000    26.615    red_OBUF[3]_inst_i_3768_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.016 r  red_OBUF[3]_inst_i_2587/CO[3]
                         net (fo=1, routed)           0.000    27.016    red_OBUF[3]_inst_i_2587_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.329 r  red_OBUF[3]_inst_i_1412/O[3]
                         net (fo=3, routed)           1.199    28.528    red_OBUF[3]_inst_i_1412_n_4
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.306    28.834 r  red_OBUF[3]_inst_i_1406/O
                         net (fo=1, routed)           0.398    29.232    red_OBUF[3]_inst_i_1406_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.758 r  red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    29.758    red_OBUF[3]_inst_i_668_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.029 f  red_OBUF[3]_inst_i_304/CO[0]
                         net (fo=3, routed)           1.238    31.267    red_OBUF[3]_inst_i_304_n_3
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.373    31.640 r  green_OBUF[3]_inst_i_34/O
                         net (fo=6, routed)           0.673    32.313    green_OBUF[3]_inst_i_34_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.150    32.463 f  green_OBUF[3]_inst_i_40/O
                         net (fo=3, routed)           1.025    33.488    green_OBUF[3]_inst_i_40_n_0
    SLICE_X36Y26         LUT4 (Prop_lut4_I1_O)        0.326    33.814 r  red_OBUF[3]_inst_i_4746/O
                         net (fo=1, routed)           1.380    35.193    red_OBUF[3]_inst_i_4746_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    35.317 f  red_OBUF[3]_inst_i_3531/O
                         net (fo=1, routed)           0.804    36.121    red_OBUF[3]_inst_i_3531_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.245 f  red_OBUF[3]_inst_i_2331/O
                         net (fo=1, routed)           0.452    36.697    red_OBUF[3]_inst_i_2331_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    36.821 r  red_OBUF[3]_inst_i_1293/O
                         net (fo=1, routed)           1.556    38.377    red_OBUF[3]_inst_i_1293_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.501 r  red_OBUF[3]_inst_i_606/O
                         net (fo=1, routed)           0.000    38.501    red_OBUF[3]_inst_i_606_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    38.713 r  red_OBUF[3]_inst_i_287/O
                         net (fo=1, routed)           0.601    39.314    red_OBUF[3]_inst_i_287_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.299    39.613 r  red_OBUF[3]_inst_i_105/O
                         net (fo=1, routed)           1.245    40.858    red_OBUF[3]_inst_i_105_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  red_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.911    41.894    red_OBUF[3]_inst_i_24_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.018 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.788    42.806    red_OBUF[3]_inst_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.930 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.842    46.771    blue_OBUF[0]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    50.308 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    50.308    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.154ns  (logic 15.559ns (31.023%)  route 34.595ns (68.977%))
  Logic Levels:           45  (CARRY4=20 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=13 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE                         0.000     0.000 r  hcount_reg[0]_rep__0/C
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hcount_reg[0]_rep__0/Q
                         net (fo=124, routed)         4.974     5.452    hcount_reg[0]_rep__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     6.218 r  green_OBUF[3]_inst_i_555/CO[3]
                         net (fo=1, routed)           0.000     6.218    green_OBUF[3]_inst_i_555_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.335 r  green_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000     6.335    green_OBUF[3]_inst_i_557_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.658 f  green_OBUF[3]_inst_i_572/O[1]
                         net (fo=25, routed)          1.599     8.257    green_OBUF[3]_inst_i_572_n_6
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.306     8.563 r  green_OBUF[3]_inst_i_835/O
                         net (fo=1, routed)           0.000     8.563    green_OBUF[3]_inst_i_835_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  green_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000     9.113    green_OBUF[3]_inst_i_571_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  green_OBUF[3]_inst_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.227    green_OBUF[3]_inst_i_567_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  green_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000     9.341    green_OBUF[3]_inst_i_550_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  green_OBUF[3]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     9.455    green_OBUF[3]_inst_i_336_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.677 f  green_OBUF[3]_inst_i_196/O[0]
                         net (fo=14, routed)          1.578    11.255    dot[0,0]4[25]
    SLICE_X57Y37         LUT3 (Prop_lut3_I0_O)        0.325    11.580 f  red_OBUF[3]_inst_i_2586/O
                         net (fo=13, routed)          2.767    14.347    red_OBUF[3]_inst_i_2586_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.326    14.673 r  green_OBUF[3]_inst_i_818/O
                         net (fo=4, routed)           1.166    15.839    green_OBUF[3]_inst_i_818_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  green_OBUF[3]_inst_i_822/O
                         net (fo=1, routed)           0.000    15.963    green_OBUF[3]_inst_i_822_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.361 r  green_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.361    green_OBUF[3]_inst_i_561_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.475 r  green_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.475    green_OBUF[3]_inst_i_559_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.589 r  green_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    16.589    green_OBUF[3]_inst_i_586_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.860 f  red_OBUF[3]_inst_i_5042/CO[0]
                         net (fo=40, routed)          1.409    18.268    red_OBUF[3]_inst_i_5042_n_3
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.373    18.641 r  red_OBUF[3]_inst_i_7729/O
                         net (fo=2, routed)           0.834    19.476    red_OBUF[3]_inst_i_7729_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.600 r  red_OBUF[3]_inst_i_7733/O
                         net (fo=1, routed)           0.000    19.600    red_OBUF[3]_inst_i_7733_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.133 r  red_OBUF[3]_inst_i_6881/CO[3]
                         net (fo=1, routed)           0.000    20.133    red_OBUF[3]_inst_i_6881_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.372 r  red_OBUF[3]_inst_i_5905/O[2]
                         net (fo=3, routed)           1.223    21.595    red_OBUF[3]_inst_i_5905_n_5
    SLICE_X49Y34         LUT3 (Prop_lut3_I2_O)        0.301    21.896 r  red_OBUF[3]_inst_i_5908/O
                         net (fo=2, routed)           1.105    23.001    red_OBUF[3]_inst_i_5908_n_0
    SLICE_X49Y34         LUT5 (Prop_lut5_I0_O)        0.154    23.155 r  red_OBUF[3]_inst_i_5002/O
                         net (fo=2, routed)           1.099    24.253    red_OBUF[3]_inst_i_5002_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.327    24.580 r  red_OBUF[3]_inst_i_5006/O
                         net (fo=1, routed)           0.000    24.580    red_OBUF[3]_inst_i_5006_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  red_OBUF[3]_inst_i_3772/CO[3]
                         net (fo=1, routed)           0.000    25.113    red_OBUF[3]_inst_i_3772_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.428 r  red_OBUF[3]_inst_i_2592/O[3]
                         net (fo=3, routed)           0.879    26.308    red_OBUF[3]_inst_i_2592_n_4
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.307    26.615 r  red_OBUF[3]_inst_i_3768/O
                         net (fo=1, routed)           0.000    26.615    red_OBUF[3]_inst_i_3768_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.016 r  red_OBUF[3]_inst_i_2587/CO[3]
                         net (fo=1, routed)           0.000    27.016    red_OBUF[3]_inst_i_2587_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.329 r  red_OBUF[3]_inst_i_1412/O[3]
                         net (fo=3, routed)           1.199    28.528    red_OBUF[3]_inst_i_1412_n_4
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.306    28.834 r  red_OBUF[3]_inst_i_1406/O
                         net (fo=1, routed)           0.398    29.232    red_OBUF[3]_inst_i_1406_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.758 r  red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    29.758    red_OBUF[3]_inst_i_668_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.029 f  red_OBUF[3]_inst_i_304/CO[0]
                         net (fo=3, routed)           1.238    31.267    red_OBUF[3]_inst_i_304_n_3
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.373    31.640 r  green_OBUF[3]_inst_i_34/O
                         net (fo=6, routed)           0.673    32.313    green_OBUF[3]_inst_i_34_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.150    32.463 f  green_OBUF[3]_inst_i_40/O
                         net (fo=3, routed)           1.025    33.488    green_OBUF[3]_inst_i_40_n_0
    SLICE_X36Y26         LUT4 (Prop_lut4_I1_O)        0.326    33.814 r  red_OBUF[3]_inst_i_4746/O
                         net (fo=1, routed)           1.380    35.193    red_OBUF[3]_inst_i_4746_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    35.317 f  red_OBUF[3]_inst_i_3531/O
                         net (fo=1, routed)           0.804    36.121    red_OBUF[3]_inst_i_3531_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.245 f  red_OBUF[3]_inst_i_2331/O
                         net (fo=1, routed)           0.452    36.697    red_OBUF[3]_inst_i_2331_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    36.821 r  red_OBUF[3]_inst_i_1293/O
                         net (fo=1, routed)           1.556    38.377    red_OBUF[3]_inst_i_1293_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.501 r  red_OBUF[3]_inst_i_606/O
                         net (fo=1, routed)           0.000    38.501    red_OBUF[3]_inst_i_606_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    38.713 r  red_OBUF[3]_inst_i_287/O
                         net (fo=1, routed)           0.601    39.314    red_OBUF[3]_inst_i_287_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.299    39.613 r  red_OBUF[3]_inst_i_105/O
                         net (fo=1, routed)           1.245    40.858    red_OBUF[3]_inst_i_105_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  red_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.911    41.894    red_OBUF[3]_inst_i_24_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.018 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.788    42.806    red_OBUF[3]_inst_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.930 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.692    46.622    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    50.154 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    50.154    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.003ns  (logic 15.558ns (31.114%)  route 34.445ns (68.885%))
  Logic Levels:           45  (CARRY4=20 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=13 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE                         0.000     0.000 r  hcount_reg[0]_rep__0/C
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hcount_reg[0]_rep__0/Q
                         net (fo=124, routed)         4.974     5.452    hcount_reg[0]_rep__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     6.218 r  green_OBUF[3]_inst_i_555/CO[3]
                         net (fo=1, routed)           0.000     6.218    green_OBUF[3]_inst_i_555_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.335 r  green_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000     6.335    green_OBUF[3]_inst_i_557_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.658 f  green_OBUF[3]_inst_i_572/O[1]
                         net (fo=25, routed)          1.599     8.257    green_OBUF[3]_inst_i_572_n_6
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.306     8.563 r  green_OBUF[3]_inst_i_835/O
                         net (fo=1, routed)           0.000     8.563    green_OBUF[3]_inst_i_835_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  green_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000     9.113    green_OBUF[3]_inst_i_571_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  green_OBUF[3]_inst_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.227    green_OBUF[3]_inst_i_567_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  green_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000     9.341    green_OBUF[3]_inst_i_550_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  green_OBUF[3]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     9.455    green_OBUF[3]_inst_i_336_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.677 f  green_OBUF[3]_inst_i_196/O[0]
                         net (fo=14, routed)          1.578    11.255    dot[0,0]4[25]
    SLICE_X57Y37         LUT3 (Prop_lut3_I0_O)        0.325    11.580 f  red_OBUF[3]_inst_i_2586/O
                         net (fo=13, routed)          2.767    14.347    red_OBUF[3]_inst_i_2586_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.326    14.673 r  green_OBUF[3]_inst_i_818/O
                         net (fo=4, routed)           1.166    15.839    green_OBUF[3]_inst_i_818_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  green_OBUF[3]_inst_i_822/O
                         net (fo=1, routed)           0.000    15.963    green_OBUF[3]_inst_i_822_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.361 r  green_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.361    green_OBUF[3]_inst_i_561_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.475 r  green_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.475    green_OBUF[3]_inst_i_559_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.589 r  green_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    16.589    green_OBUF[3]_inst_i_586_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.860 f  red_OBUF[3]_inst_i_5042/CO[0]
                         net (fo=40, routed)          1.409    18.268    red_OBUF[3]_inst_i_5042_n_3
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.373    18.641 r  red_OBUF[3]_inst_i_7729/O
                         net (fo=2, routed)           0.834    19.476    red_OBUF[3]_inst_i_7729_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.600 r  red_OBUF[3]_inst_i_7733/O
                         net (fo=1, routed)           0.000    19.600    red_OBUF[3]_inst_i_7733_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.133 r  red_OBUF[3]_inst_i_6881/CO[3]
                         net (fo=1, routed)           0.000    20.133    red_OBUF[3]_inst_i_6881_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.372 r  red_OBUF[3]_inst_i_5905/O[2]
                         net (fo=3, routed)           1.223    21.595    red_OBUF[3]_inst_i_5905_n_5
    SLICE_X49Y34         LUT3 (Prop_lut3_I2_O)        0.301    21.896 r  red_OBUF[3]_inst_i_5908/O
                         net (fo=2, routed)           1.105    23.001    red_OBUF[3]_inst_i_5908_n_0
    SLICE_X49Y34         LUT5 (Prop_lut5_I0_O)        0.154    23.155 r  red_OBUF[3]_inst_i_5002/O
                         net (fo=2, routed)           1.099    24.253    red_OBUF[3]_inst_i_5002_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.327    24.580 r  red_OBUF[3]_inst_i_5006/O
                         net (fo=1, routed)           0.000    24.580    red_OBUF[3]_inst_i_5006_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  red_OBUF[3]_inst_i_3772/CO[3]
                         net (fo=1, routed)           0.000    25.113    red_OBUF[3]_inst_i_3772_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.428 r  red_OBUF[3]_inst_i_2592/O[3]
                         net (fo=3, routed)           0.879    26.308    red_OBUF[3]_inst_i_2592_n_4
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.307    26.615 r  red_OBUF[3]_inst_i_3768/O
                         net (fo=1, routed)           0.000    26.615    red_OBUF[3]_inst_i_3768_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.016 r  red_OBUF[3]_inst_i_2587/CO[3]
                         net (fo=1, routed)           0.000    27.016    red_OBUF[3]_inst_i_2587_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.329 r  red_OBUF[3]_inst_i_1412/O[3]
                         net (fo=3, routed)           1.199    28.528    red_OBUF[3]_inst_i_1412_n_4
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.306    28.834 r  red_OBUF[3]_inst_i_1406/O
                         net (fo=1, routed)           0.398    29.232    red_OBUF[3]_inst_i_1406_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.758 r  red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    29.758    red_OBUF[3]_inst_i_668_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.029 f  red_OBUF[3]_inst_i_304/CO[0]
                         net (fo=3, routed)           1.238    31.267    red_OBUF[3]_inst_i_304_n_3
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.373    31.640 r  green_OBUF[3]_inst_i_34/O
                         net (fo=6, routed)           0.673    32.313    green_OBUF[3]_inst_i_34_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.150    32.463 f  green_OBUF[3]_inst_i_40/O
                         net (fo=3, routed)           1.025    33.488    green_OBUF[3]_inst_i_40_n_0
    SLICE_X36Y26         LUT4 (Prop_lut4_I1_O)        0.326    33.814 r  red_OBUF[3]_inst_i_4746/O
                         net (fo=1, routed)           1.380    35.193    red_OBUF[3]_inst_i_4746_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    35.317 f  red_OBUF[3]_inst_i_3531/O
                         net (fo=1, routed)           0.804    36.121    red_OBUF[3]_inst_i_3531_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.245 f  red_OBUF[3]_inst_i_2331/O
                         net (fo=1, routed)           0.452    36.697    red_OBUF[3]_inst_i_2331_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    36.821 r  red_OBUF[3]_inst_i_1293/O
                         net (fo=1, routed)           1.556    38.377    red_OBUF[3]_inst_i_1293_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.501 r  red_OBUF[3]_inst_i_606/O
                         net (fo=1, routed)           0.000    38.501    red_OBUF[3]_inst_i_606_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    38.713 r  red_OBUF[3]_inst_i_287/O
                         net (fo=1, routed)           0.601    39.314    red_OBUF[3]_inst_i_287_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.299    39.613 r  red_OBUF[3]_inst_i_105/O
                         net (fo=1, routed)           1.245    40.858    red_OBUF[3]_inst_i_105_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  red_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.911    41.894    red_OBUF[3]_inst_i_24_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.018 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.788    42.806    red_OBUF[3]_inst_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.930 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.542    46.472    blue_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    50.002 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    50.002    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.844ns  (logic 15.585ns (31.268%)  route 34.258ns (68.731%))
  Logic Levels:           45  (CARRY4=20 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=13 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE                         0.000     0.000 r  hcount_reg[0]_rep__0/C
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hcount_reg[0]_rep__0/Q
                         net (fo=124, routed)         4.974     5.452    hcount_reg[0]_rep__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     6.218 r  green_OBUF[3]_inst_i_555/CO[3]
                         net (fo=1, routed)           0.000     6.218    green_OBUF[3]_inst_i_555_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.335 r  green_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000     6.335    green_OBUF[3]_inst_i_557_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.658 f  green_OBUF[3]_inst_i_572/O[1]
                         net (fo=25, routed)          1.599     8.257    green_OBUF[3]_inst_i_572_n_6
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.306     8.563 r  green_OBUF[3]_inst_i_835/O
                         net (fo=1, routed)           0.000     8.563    green_OBUF[3]_inst_i_835_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  green_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000     9.113    green_OBUF[3]_inst_i_571_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  green_OBUF[3]_inst_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.227    green_OBUF[3]_inst_i_567_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  green_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000     9.341    green_OBUF[3]_inst_i_550_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  green_OBUF[3]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     9.455    green_OBUF[3]_inst_i_336_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.677 f  green_OBUF[3]_inst_i_196/O[0]
                         net (fo=14, routed)          1.578    11.255    dot[0,0]4[25]
    SLICE_X57Y37         LUT3 (Prop_lut3_I0_O)        0.325    11.580 f  red_OBUF[3]_inst_i_2586/O
                         net (fo=13, routed)          2.767    14.347    red_OBUF[3]_inst_i_2586_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.326    14.673 r  green_OBUF[3]_inst_i_818/O
                         net (fo=4, routed)           1.166    15.839    green_OBUF[3]_inst_i_818_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  green_OBUF[3]_inst_i_822/O
                         net (fo=1, routed)           0.000    15.963    green_OBUF[3]_inst_i_822_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.361 r  green_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.361    green_OBUF[3]_inst_i_561_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.475 r  green_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.475    green_OBUF[3]_inst_i_559_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.589 r  green_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    16.589    green_OBUF[3]_inst_i_586_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.860 f  red_OBUF[3]_inst_i_5042/CO[0]
                         net (fo=40, routed)          1.409    18.268    red_OBUF[3]_inst_i_5042_n_3
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.373    18.641 r  red_OBUF[3]_inst_i_7729/O
                         net (fo=2, routed)           0.834    19.476    red_OBUF[3]_inst_i_7729_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.600 r  red_OBUF[3]_inst_i_7733/O
                         net (fo=1, routed)           0.000    19.600    red_OBUF[3]_inst_i_7733_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.133 r  red_OBUF[3]_inst_i_6881/CO[3]
                         net (fo=1, routed)           0.000    20.133    red_OBUF[3]_inst_i_6881_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.372 r  red_OBUF[3]_inst_i_5905/O[2]
                         net (fo=3, routed)           1.223    21.595    red_OBUF[3]_inst_i_5905_n_5
    SLICE_X49Y34         LUT3 (Prop_lut3_I2_O)        0.301    21.896 r  red_OBUF[3]_inst_i_5908/O
                         net (fo=2, routed)           1.105    23.001    red_OBUF[3]_inst_i_5908_n_0
    SLICE_X49Y34         LUT5 (Prop_lut5_I0_O)        0.154    23.155 r  red_OBUF[3]_inst_i_5002/O
                         net (fo=2, routed)           1.099    24.253    red_OBUF[3]_inst_i_5002_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.327    24.580 r  red_OBUF[3]_inst_i_5006/O
                         net (fo=1, routed)           0.000    24.580    red_OBUF[3]_inst_i_5006_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  red_OBUF[3]_inst_i_3772/CO[3]
                         net (fo=1, routed)           0.000    25.113    red_OBUF[3]_inst_i_3772_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.428 r  red_OBUF[3]_inst_i_2592/O[3]
                         net (fo=3, routed)           0.879    26.308    red_OBUF[3]_inst_i_2592_n_4
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.307    26.615 r  red_OBUF[3]_inst_i_3768/O
                         net (fo=1, routed)           0.000    26.615    red_OBUF[3]_inst_i_3768_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.016 r  red_OBUF[3]_inst_i_2587/CO[3]
                         net (fo=1, routed)           0.000    27.016    red_OBUF[3]_inst_i_2587_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.329 r  red_OBUF[3]_inst_i_1412/O[3]
                         net (fo=3, routed)           1.199    28.528    red_OBUF[3]_inst_i_1412_n_4
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.306    28.834 r  red_OBUF[3]_inst_i_1406/O
                         net (fo=1, routed)           0.398    29.232    red_OBUF[3]_inst_i_1406_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.758 r  red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    29.758    red_OBUF[3]_inst_i_668_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.029 f  red_OBUF[3]_inst_i_304/CO[0]
                         net (fo=3, routed)           1.238    31.267    red_OBUF[3]_inst_i_304_n_3
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.373    31.640 r  green_OBUF[3]_inst_i_34/O
                         net (fo=6, routed)           0.673    32.313    green_OBUF[3]_inst_i_34_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.150    32.463 f  green_OBUF[3]_inst_i_40/O
                         net (fo=3, routed)           1.025    33.488    green_OBUF[3]_inst_i_40_n_0
    SLICE_X36Y26         LUT4 (Prop_lut4_I1_O)        0.326    33.814 r  red_OBUF[3]_inst_i_4746/O
                         net (fo=1, routed)           1.380    35.193    red_OBUF[3]_inst_i_4746_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    35.317 f  red_OBUF[3]_inst_i_3531/O
                         net (fo=1, routed)           0.804    36.121    red_OBUF[3]_inst_i_3531_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.245 f  red_OBUF[3]_inst_i_2331/O
                         net (fo=1, routed)           0.452    36.697    red_OBUF[3]_inst_i_2331_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    36.821 r  red_OBUF[3]_inst_i_1293/O
                         net (fo=1, routed)           1.556    38.377    red_OBUF[3]_inst_i_1293_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.501 r  red_OBUF[3]_inst_i_606/O
                         net (fo=1, routed)           0.000    38.501    red_OBUF[3]_inst_i_606_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    38.713 r  red_OBUF[3]_inst_i_287/O
                         net (fo=1, routed)           0.601    39.314    red_OBUF[3]_inst_i_287_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.299    39.613 r  red_OBUF[3]_inst_i_105/O
                         net (fo=1, routed)           1.245    40.858    red_OBUF[3]_inst_i_105_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  red_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.871    41.853    red_OBUF[3]_inst_i_24_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I1_O)        0.124    41.977 r  green_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    42.410    green_OBUF[3]_inst_i_3_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124    42.534 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.751    46.285    green_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    49.844 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.844    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.843ns  (logic 15.574ns (31.246%)  route 34.269ns (68.754%))
  Logic Levels:           45  (CARRY4=20 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=13 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE                         0.000     0.000 r  hcount_reg[0]_rep__0/C
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hcount_reg[0]_rep__0/Q
                         net (fo=124, routed)         4.974     5.452    hcount_reg[0]_rep__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     6.218 r  green_OBUF[3]_inst_i_555/CO[3]
                         net (fo=1, routed)           0.000     6.218    green_OBUF[3]_inst_i_555_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.335 r  green_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000     6.335    green_OBUF[3]_inst_i_557_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.658 f  green_OBUF[3]_inst_i_572/O[1]
                         net (fo=25, routed)          1.599     8.257    green_OBUF[3]_inst_i_572_n_6
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.306     8.563 r  green_OBUF[3]_inst_i_835/O
                         net (fo=1, routed)           0.000     8.563    green_OBUF[3]_inst_i_835_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  green_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000     9.113    green_OBUF[3]_inst_i_571_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  green_OBUF[3]_inst_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.227    green_OBUF[3]_inst_i_567_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  green_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000     9.341    green_OBUF[3]_inst_i_550_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  green_OBUF[3]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     9.455    green_OBUF[3]_inst_i_336_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.677 f  green_OBUF[3]_inst_i_196/O[0]
                         net (fo=14, routed)          1.578    11.255    dot[0,0]4[25]
    SLICE_X57Y37         LUT3 (Prop_lut3_I0_O)        0.325    11.580 f  red_OBUF[3]_inst_i_2586/O
                         net (fo=13, routed)          2.767    14.347    red_OBUF[3]_inst_i_2586_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.326    14.673 r  green_OBUF[3]_inst_i_818/O
                         net (fo=4, routed)           1.166    15.839    green_OBUF[3]_inst_i_818_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  green_OBUF[3]_inst_i_822/O
                         net (fo=1, routed)           0.000    15.963    green_OBUF[3]_inst_i_822_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.361 r  green_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.361    green_OBUF[3]_inst_i_561_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.475 r  green_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.475    green_OBUF[3]_inst_i_559_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.589 r  green_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    16.589    green_OBUF[3]_inst_i_586_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.860 f  red_OBUF[3]_inst_i_5042/CO[0]
                         net (fo=40, routed)          1.409    18.268    red_OBUF[3]_inst_i_5042_n_3
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.373    18.641 r  red_OBUF[3]_inst_i_7729/O
                         net (fo=2, routed)           0.834    19.476    red_OBUF[3]_inst_i_7729_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.600 r  red_OBUF[3]_inst_i_7733/O
                         net (fo=1, routed)           0.000    19.600    red_OBUF[3]_inst_i_7733_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.133 r  red_OBUF[3]_inst_i_6881/CO[3]
                         net (fo=1, routed)           0.000    20.133    red_OBUF[3]_inst_i_6881_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.372 r  red_OBUF[3]_inst_i_5905/O[2]
                         net (fo=3, routed)           1.223    21.595    red_OBUF[3]_inst_i_5905_n_5
    SLICE_X49Y34         LUT3 (Prop_lut3_I2_O)        0.301    21.896 r  red_OBUF[3]_inst_i_5908/O
                         net (fo=2, routed)           1.105    23.001    red_OBUF[3]_inst_i_5908_n_0
    SLICE_X49Y34         LUT5 (Prop_lut5_I0_O)        0.154    23.155 r  red_OBUF[3]_inst_i_5002/O
                         net (fo=2, routed)           1.099    24.253    red_OBUF[3]_inst_i_5002_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.327    24.580 r  red_OBUF[3]_inst_i_5006/O
                         net (fo=1, routed)           0.000    24.580    red_OBUF[3]_inst_i_5006_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  red_OBUF[3]_inst_i_3772/CO[3]
                         net (fo=1, routed)           0.000    25.113    red_OBUF[3]_inst_i_3772_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.428 r  red_OBUF[3]_inst_i_2592/O[3]
                         net (fo=3, routed)           0.879    26.308    red_OBUF[3]_inst_i_2592_n_4
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.307    26.615 r  red_OBUF[3]_inst_i_3768/O
                         net (fo=1, routed)           0.000    26.615    red_OBUF[3]_inst_i_3768_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.016 r  red_OBUF[3]_inst_i_2587/CO[3]
                         net (fo=1, routed)           0.000    27.016    red_OBUF[3]_inst_i_2587_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.329 r  red_OBUF[3]_inst_i_1412/O[3]
                         net (fo=3, routed)           1.199    28.528    red_OBUF[3]_inst_i_1412_n_4
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.306    28.834 r  red_OBUF[3]_inst_i_1406/O
                         net (fo=1, routed)           0.398    29.232    red_OBUF[3]_inst_i_1406_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.758 r  red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    29.758    red_OBUF[3]_inst_i_668_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.029 f  red_OBUF[3]_inst_i_304/CO[0]
                         net (fo=3, routed)           1.238    31.267    red_OBUF[3]_inst_i_304_n_3
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.373    31.640 r  green_OBUF[3]_inst_i_34/O
                         net (fo=6, routed)           0.673    32.313    green_OBUF[3]_inst_i_34_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.150    32.463 f  green_OBUF[3]_inst_i_40/O
                         net (fo=3, routed)           1.025    33.488    green_OBUF[3]_inst_i_40_n_0
    SLICE_X36Y26         LUT4 (Prop_lut4_I1_O)        0.326    33.814 r  red_OBUF[3]_inst_i_4746/O
                         net (fo=1, routed)           1.380    35.193    red_OBUF[3]_inst_i_4746_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    35.317 f  red_OBUF[3]_inst_i_3531/O
                         net (fo=1, routed)           0.804    36.121    red_OBUF[3]_inst_i_3531_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.245 f  red_OBUF[3]_inst_i_2331/O
                         net (fo=1, routed)           0.452    36.697    red_OBUF[3]_inst_i_2331_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    36.821 r  red_OBUF[3]_inst_i_1293/O
                         net (fo=1, routed)           1.556    38.377    red_OBUF[3]_inst_i_1293_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.501 r  red_OBUF[3]_inst_i_606/O
                         net (fo=1, routed)           0.000    38.501    red_OBUF[3]_inst_i_606_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    38.713 r  red_OBUF[3]_inst_i_287/O
                         net (fo=1, routed)           0.601    39.314    red_OBUF[3]_inst_i_287_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.299    39.613 r  red_OBUF[3]_inst_i_105/O
                         net (fo=1, routed)           1.245    40.858    red_OBUF[3]_inst_i_105_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  red_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.871    41.853    red_OBUF[3]_inst_i_24_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I1_O)        0.124    41.977 r  green_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    42.410    green_OBUF[3]_inst_i_3_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124    42.534 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.762    46.296    green_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    49.843 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.843    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.702ns  (logic 15.574ns (31.335%)  route 34.128ns (68.665%))
  Logic Levels:           45  (CARRY4=20 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=13 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE                         0.000     0.000 r  hcount_reg[0]_rep__0/C
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hcount_reg[0]_rep__0/Q
                         net (fo=124, routed)         4.974     5.452    hcount_reg[0]_rep__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     6.218 r  green_OBUF[3]_inst_i_555/CO[3]
                         net (fo=1, routed)           0.000     6.218    green_OBUF[3]_inst_i_555_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.335 r  green_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000     6.335    green_OBUF[3]_inst_i_557_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.658 f  green_OBUF[3]_inst_i_572/O[1]
                         net (fo=25, routed)          1.599     8.257    green_OBUF[3]_inst_i_572_n_6
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.306     8.563 r  green_OBUF[3]_inst_i_835/O
                         net (fo=1, routed)           0.000     8.563    green_OBUF[3]_inst_i_835_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  green_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000     9.113    green_OBUF[3]_inst_i_571_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  green_OBUF[3]_inst_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.227    green_OBUF[3]_inst_i_567_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  green_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000     9.341    green_OBUF[3]_inst_i_550_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  green_OBUF[3]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     9.455    green_OBUF[3]_inst_i_336_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.677 f  green_OBUF[3]_inst_i_196/O[0]
                         net (fo=14, routed)          1.578    11.255    dot[0,0]4[25]
    SLICE_X57Y37         LUT3 (Prop_lut3_I0_O)        0.325    11.580 f  red_OBUF[3]_inst_i_2586/O
                         net (fo=13, routed)          2.767    14.347    red_OBUF[3]_inst_i_2586_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.326    14.673 r  green_OBUF[3]_inst_i_818/O
                         net (fo=4, routed)           1.166    15.839    green_OBUF[3]_inst_i_818_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  green_OBUF[3]_inst_i_822/O
                         net (fo=1, routed)           0.000    15.963    green_OBUF[3]_inst_i_822_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.361 r  green_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.361    green_OBUF[3]_inst_i_561_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.475 r  green_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.475    green_OBUF[3]_inst_i_559_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.589 r  green_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    16.589    green_OBUF[3]_inst_i_586_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.860 f  red_OBUF[3]_inst_i_5042/CO[0]
                         net (fo=40, routed)          1.409    18.268    red_OBUF[3]_inst_i_5042_n_3
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.373    18.641 r  red_OBUF[3]_inst_i_7729/O
                         net (fo=2, routed)           0.834    19.476    red_OBUF[3]_inst_i_7729_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.600 r  red_OBUF[3]_inst_i_7733/O
                         net (fo=1, routed)           0.000    19.600    red_OBUF[3]_inst_i_7733_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.133 r  red_OBUF[3]_inst_i_6881/CO[3]
                         net (fo=1, routed)           0.000    20.133    red_OBUF[3]_inst_i_6881_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.372 r  red_OBUF[3]_inst_i_5905/O[2]
                         net (fo=3, routed)           1.223    21.595    red_OBUF[3]_inst_i_5905_n_5
    SLICE_X49Y34         LUT3 (Prop_lut3_I2_O)        0.301    21.896 r  red_OBUF[3]_inst_i_5908/O
                         net (fo=2, routed)           1.105    23.001    red_OBUF[3]_inst_i_5908_n_0
    SLICE_X49Y34         LUT5 (Prop_lut5_I0_O)        0.154    23.155 r  red_OBUF[3]_inst_i_5002/O
                         net (fo=2, routed)           1.099    24.253    red_OBUF[3]_inst_i_5002_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.327    24.580 r  red_OBUF[3]_inst_i_5006/O
                         net (fo=1, routed)           0.000    24.580    red_OBUF[3]_inst_i_5006_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  red_OBUF[3]_inst_i_3772/CO[3]
                         net (fo=1, routed)           0.000    25.113    red_OBUF[3]_inst_i_3772_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.428 r  red_OBUF[3]_inst_i_2592/O[3]
                         net (fo=3, routed)           0.879    26.308    red_OBUF[3]_inst_i_2592_n_4
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.307    26.615 r  red_OBUF[3]_inst_i_3768/O
                         net (fo=1, routed)           0.000    26.615    red_OBUF[3]_inst_i_3768_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.016 r  red_OBUF[3]_inst_i_2587/CO[3]
                         net (fo=1, routed)           0.000    27.016    red_OBUF[3]_inst_i_2587_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.329 r  red_OBUF[3]_inst_i_1412/O[3]
                         net (fo=3, routed)           1.199    28.528    red_OBUF[3]_inst_i_1412_n_4
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.306    28.834 r  red_OBUF[3]_inst_i_1406/O
                         net (fo=1, routed)           0.398    29.232    red_OBUF[3]_inst_i_1406_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.758 r  red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    29.758    red_OBUF[3]_inst_i_668_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.029 f  red_OBUF[3]_inst_i_304/CO[0]
                         net (fo=3, routed)           1.238    31.267    red_OBUF[3]_inst_i_304_n_3
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.373    31.640 r  green_OBUF[3]_inst_i_34/O
                         net (fo=6, routed)           0.673    32.313    green_OBUF[3]_inst_i_34_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.150    32.463 f  green_OBUF[3]_inst_i_40/O
                         net (fo=3, routed)           1.025    33.488    green_OBUF[3]_inst_i_40_n_0
    SLICE_X36Y26         LUT4 (Prop_lut4_I1_O)        0.326    33.814 r  red_OBUF[3]_inst_i_4746/O
                         net (fo=1, routed)           1.380    35.193    red_OBUF[3]_inst_i_4746_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    35.317 f  red_OBUF[3]_inst_i_3531/O
                         net (fo=1, routed)           0.804    36.121    red_OBUF[3]_inst_i_3531_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.245 f  red_OBUF[3]_inst_i_2331/O
                         net (fo=1, routed)           0.452    36.697    red_OBUF[3]_inst_i_2331_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    36.821 r  red_OBUF[3]_inst_i_1293/O
                         net (fo=1, routed)           1.556    38.377    red_OBUF[3]_inst_i_1293_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.501 r  red_OBUF[3]_inst_i_606/O
                         net (fo=1, routed)           0.000    38.501    red_OBUF[3]_inst_i_606_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    38.713 r  red_OBUF[3]_inst_i_287/O
                         net (fo=1, routed)           0.601    39.314    red_OBUF[3]_inst_i_287_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.299    39.613 r  red_OBUF[3]_inst_i_105/O
                         net (fo=1, routed)           1.245    40.858    red_OBUF[3]_inst_i_105_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  red_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.871    41.853    red_OBUF[3]_inst_i_24_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I1_O)        0.124    41.977 r  green_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    42.410    green_OBUF[3]_inst_i_3_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124    42.534 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.621    46.155    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    49.702 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.702    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.550ns  (logic 15.584ns (31.450%)  route 33.967ns (68.550%))
  Logic Levels:           45  (CARRY4=20 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=13 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE                         0.000     0.000 r  hcount_reg[0]_rep__0/C
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hcount_reg[0]_rep__0/Q
                         net (fo=124, routed)         4.974     5.452    hcount_reg[0]_rep__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     6.218 r  green_OBUF[3]_inst_i_555/CO[3]
                         net (fo=1, routed)           0.000     6.218    green_OBUF[3]_inst_i_555_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.335 r  green_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000     6.335    green_OBUF[3]_inst_i_557_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.658 f  green_OBUF[3]_inst_i_572/O[1]
                         net (fo=25, routed)          1.599     8.257    green_OBUF[3]_inst_i_572_n_6
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.306     8.563 r  green_OBUF[3]_inst_i_835/O
                         net (fo=1, routed)           0.000     8.563    green_OBUF[3]_inst_i_835_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  green_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000     9.113    green_OBUF[3]_inst_i_571_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  green_OBUF[3]_inst_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.227    green_OBUF[3]_inst_i_567_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  green_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000     9.341    green_OBUF[3]_inst_i_550_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  green_OBUF[3]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     9.455    green_OBUF[3]_inst_i_336_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.677 f  green_OBUF[3]_inst_i_196/O[0]
                         net (fo=14, routed)          1.578    11.255    dot[0,0]4[25]
    SLICE_X57Y37         LUT3 (Prop_lut3_I0_O)        0.325    11.580 f  red_OBUF[3]_inst_i_2586/O
                         net (fo=13, routed)          2.767    14.347    red_OBUF[3]_inst_i_2586_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.326    14.673 r  green_OBUF[3]_inst_i_818/O
                         net (fo=4, routed)           1.166    15.839    green_OBUF[3]_inst_i_818_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  green_OBUF[3]_inst_i_822/O
                         net (fo=1, routed)           0.000    15.963    green_OBUF[3]_inst_i_822_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.361 r  green_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.361    green_OBUF[3]_inst_i_561_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.475 r  green_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.475    green_OBUF[3]_inst_i_559_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.589 r  green_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    16.589    green_OBUF[3]_inst_i_586_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.860 f  red_OBUF[3]_inst_i_5042/CO[0]
                         net (fo=40, routed)          1.409    18.268    red_OBUF[3]_inst_i_5042_n_3
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.373    18.641 r  red_OBUF[3]_inst_i_7729/O
                         net (fo=2, routed)           0.834    19.476    red_OBUF[3]_inst_i_7729_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.600 r  red_OBUF[3]_inst_i_7733/O
                         net (fo=1, routed)           0.000    19.600    red_OBUF[3]_inst_i_7733_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.133 r  red_OBUF[3]_inst_i_6881/CO[3]
                         net (fo=1, routed)           0.000    20.133    red_OBUF[3]_inst_i_6881_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.372 r  red_OBUF[3]_inst_i_5905/O[2]
                         net (fo=3, routed)           1.223    21.595    red_OBUF[3]_inst_i_5905_n_5
    SLICE_X49Y34         LUT3 (Prop_lut3_I2_O)        0.301    21.896 r  red_OBUF[3]_inst_i_5908/O
                         net (fo=2, routed)           1.105    23.001    red_OBUF[3]_inst_i_5908_n_0
    SLICE_X49Y34         LUT5 (Prop_lut5_I0_O)        0.154    23.155 r  red_OBUF[3]_inst_i_5002/O
                         net (fo=2, routed)           1.099    24.253    red_OBUF[3]_inst_i_5002_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.327    24.580 r  red_OBUF[3]_inst_i_5006/O
                         net (fo=1, routed)           0.000    24.580    red_OBUF[3]_inst_i_5006_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  red_OBUF[3]_inst_i_3772/CO[3]
                         net (fo=1, routed)           0.000    25.113    red_OBUF[3]_inst_i_3772_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.428 r  red_OBUF[3]_inst_i_2592/O[3]
                         net (fo=3, routed)           0.879    26.308    red_OBUF[3]_inst_i_2592_n_4
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.307    26.615 r  red_OBUF[3]_inst_i_3768/O
                         net (fo=1, routed)           0.000    26.615    red_OBUF[3]_inst_i_3768_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.016 r  red_OBUF[3]_inst_i_2587/CO[3]
                         net (fo=1, routed)           0.000    27.016    red_OBUF[3]_inst_i_2587_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.329 r  red_OBUF[3]_inst_i_1412/O[3]
                         net (fo=3, routed)           1.199    28.528    red_OBUF[3]_inst_i_1412_n_4
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.306    28.834 r  red_OBUF[3]_inst_i_1406/O
                         net (fo=1, routed)           0.398    29.232    red_OBUF[3]_inst_i_1406_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.758 r  red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    29.758    red_OBUF[3]_inst_i_668_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.029 f  red_OBUF[3]_inst_i_304/CO[0]
                         net (fo=3, routed)           1.238    31.267    red_OBUF[3]_inst_i_304_n_3
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.373    31.640 r  green_OBUF[3]_inst_i_34/O
                         net (fo=6, routed)           0.673    32.313    green_OBUF[3]_inst_i_34_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.150    32.463 f  green_OBUF[3]_inst_i_40/O
                         net (fo=3, routed)           1.025    33.488    green_OBUF[3]_inst_i_40_n_0
    SLICE_X36Y26         LUT4 (Prop_lut4_I1_O)        0.326    33.814 r  red_OBUF[3]_inst_i_4746/O
                         net (fo=1, routed)           1.380    35.193    red_OBUF[3]_inst_i_4746_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    35.317 f  red_OBUF[3]_inst_i_3531/O
                         net (fo=1, routed)           0.804    36.121    red_OBUF[3]_inst_i_3531_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.245 f  red_OBUF[3]_inst_i_2331/O
                         net (fo=1, routed)           0.452    36.697    red_OBUF[3]_inst_i_2331_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    36.821 r  red_OBUF[3]_inst_i_1293/O
                         net (fo=1, routed)           1.556    38.377    red_OBUF[3]_inst_i_1293_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.501 r  red_OBUF[3]_inst_i_606/O
                         net (fo=1, routed)           0.000    38.501    red_OBUF[3]_inst_i_606_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    38.713 r  red_OBUF[3]_inst_i_287/O
                         net (fo=1, routed)           0.601    39.314    red_OBUF[3]_inst_i_287_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.299    39.613 r  red_OBUF[3]_inst_i_105/O
                         net (fo=1, routed)           1.245    40.858    red_OBUF[3]_inst_i_105_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  red_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.871    41.853    red_OBUF[3]_inst_i_24_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I1_O)        0.124    41.977 r  green_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    42.410    green_OBUF[3]_inst_i_3_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124    42.534 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.460    45.994    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    49.550 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.550    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.544ns  (logic 15.538ns (31.361%)  route 34.006ns (68.638%))
  Logic Levels:           45  (CARRY4=20 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=13 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE                         0.000     0.000 r  hcount_reg[0]_rep__0/C
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hcount_reg[0]_rep__0/Q
                         net (fo=124, routed)         4.974     5.452    hcount_reg[0]_rep__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     6.218 r  green_OBUF[3]_inst_i_555/CO[3]
                         net (fo=1, routed)           0.000     6.218    green_OBUF[3]_inst_i_555_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.335 r  green_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000     6.335    green_OBUF[3]_inst_i_557_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.658 f  green_OBUF[3]_inst_i_572/O[1]
                         net (fo=25, routed)          1.599     8.257    green_OBUF[3]_inst_i_572_n_6
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.306     8.563 r  green_OBUF[3]_inst_i_835/O
                         net (fo=1, routed)           0.000     8.563    green_OBUF[3]_inst_i_835_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  green_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000     9.113    green_OBUF[3]_inst_i_571_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  green_OBUF[3]_inst_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.227    green_OBUF[3]_inst_i_567_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  green_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000     9.341    green_OBUF[3]_inst_i_550_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  green_OBUF[3]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     9.455    green_OBUF[3]_inst_i_336_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.677 f  green_OBUF[3]_inst_i_196/O[0]
                         net (fo=14, routed)          1.578    11.255    dot[0,0]4[25]
    SLICE_X57Y37         LUT3 (Prop_lut3_I0_O)        0.325    11.580 f  red_OBUF[3]_inst_i_2586/O
                         net (fo=13, routed)          2.767    14.347    red_OBUF[3]_inst_i_2586_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.326    14.673 r  green_OBUF[3]_inst_i_818/O
                         net (fo=4, routed)           1.166    15.839    green_OBUF[3]_inst_i_818_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  green_OBUF[3]_inst_i_822/O
                         net (fo=1, routed)           0.000    15.963    green_OBUF[3]_inst_i_822_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.361 r  green_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.361    green_OBUF[3]_inst_i_561_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.475 r  green_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.475    green_OBUF[3]_inst_i_559_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.589 r  green_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    16.589    green_OBUF[3]_inst_i_586_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.860 f  red_OBUF[3]_inst_i_5042/CO[0]
                         net (fo=40, routed)          1.409    18.268    red_OBUF[3]_inst_i_5042_n_3
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.373    18.641 r  red_OBUF[3]_inst_i_7729/O
                         net (fo=2, routed)           0.834    19.476    red_OBUF[3]_inst_i_7729_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.600 r  red_OBUF[3]_inst_i_7733/O
                         net (fo=1, routed)           0.000    19.600    red_OBUF[3]_inst_i_7733_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.133 r  red_OBUF[3]_inst_i_6881/CO[3]
                         net (fo=1, routed)           0.000    20.133    red_OBUF[3]_inst_i_6881_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.372 r  red_OBUF[3]_inst_i_5905/O[2]
                         net (fo=3, routed)           1.223    21.595    red_OBUF[3]_inst_i_5905_n_5
    SLICE_X49Y34         LUT3 (Prop_lut3_I2_O)        0.301    21.896 r  red_OBUF[3]_inst_i_5908/O
                         net (fo=2, routed)           1.105    23.001    red_OBUF[3]_inst_i_5908_n_0
    SLICE_X49Y34         LUT5 (Prop_lut5_I0_O)        0.154    23.155 r  red_OBUF[3]_inst_i_5002/O
                         net (fo=2, routed)           1.099    24.253    red_OBUF[3]_inst_i_5002_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.327    24.580 r  red_OBUF[3]_inst_i_5006/O
                         net (fo=1, routed)           0.000    24.580    red_OBUF[3]_inst_i_5006_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  red_OBUF[3]_inst_i_3772/CO[3]
                         net (fo=1, routed)           0.000    25.113    red_OBUF[3]_inst_i_3772_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.428 r  red_OBUF[3]_inst_i_2592/O[3]
                         net (fo=3, routed)           0.879    26.308    red_OBUF[3]_inst_i_2592_n_4
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.307    26.615 r  red_OBUF[3]_inst_i_3768/O
                         net (fo=1, routed)           0.000    26.615    red_OBUF[3]_inst_i_3768_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.016 r  red_OBUF[3]_inst_i_2587/CO[3]
                         net (fo=1, routed)           0.000    27.016    red_OBUF[3]_inst_i_2587_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.329 r  red_OBUF[3]_inst_i_1412/O[3]
                         net (fo=3, routed)           1.199    28.528    red_OBUF[3]_inst_i_1412_n_4
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.306    28.834 r  red_OBUF[3]_inst_i_1406/O
                         net (fo=1, routed)           0.398    29.232    red_OBUF[3]_inst_i_1406_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.758 r  red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    29.758    red_OBUF[3]_inst_i_668_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.029 f  red_OBUF[3]_inst_i_304/CO[0]
                         net (fo=3, routed)           1.238    31.267    red_OBUF[3]_inst_i_304_n_3
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.373    31.640 r  green_OBUF[3]_inst_i_34/O
                         net (fo=6, routed)           0.673    32.313    green_OBUF[3]_inst_i_34_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.150    32.463 f  green_OBUF[3]_inst_i_40/O
                         net (fo=3, routed)           1.025    33.488    green_OBUF[3]_inst_i_40_n_0
    SLICE_X36Y26         LUT4 (Prop_lut4_I1_O)        0.326    33.814 r  red_OBUF[3]_inst_i_4746/O
                         net (fo=1, routed)           1.380    35.193    red_OBUF[3]_inst_i_4746_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    35.317 f  red_OBUF[3]_inst_i_3531/O
                         net (fo=1, routed)           0.804    36.121    red_OBUF[3]_inst_i_3531_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.245 f  red_OBUF[3]_inst_i_2331/O
                         net (fo=1, routed)           0.452    36.697    red_OBUF[3]_inst_i_2331_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    36.821 r  red_OBUF[3]_inst_i_1293/O
                         net (fo=1, routed)           1.556    38.377    red_OBUF[3]_inst_i_1293_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.501 r  red_OBUF[3]_inst_i_606/O
                         net (fo=1, routed)           0.000    38.501    red_OBUF[3]_inst_i_606_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    38.713 r  red_OBUF[3]_inst_i_287/O
                         net (fo=1, routed)           0.601    39.314    red_OBUF[3]_inst_i_287_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.299    39.613 r  red_OBUF[3]_inst_i_105/O
                         net (fo=1, routed)           1.245    40.858    red_OBUF[3]_inst_i_105_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  red_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.911    41.894    red_OBUF[3]_inst_i_24_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.018 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.788    42.806    red_OBUF[3]_inst_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.930 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.104    46.033    blue_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.511    49.544 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.544    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.412ns  (logic 15.556ns (31.481%)  route 33.856ns (68.518%))
  Logic Levels:           45  (CARRY4=20 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=13 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE                         0.000     0.000 r  hcount_reg[0]_rep__0/C
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hcount_reg[0]_rep__0/Q
                         net (fo=124, routed)         4.974     5.452    hcount_reg[0]_rep__0_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766     6.218 r  green_OBUF[3]_inst_i_555/CO[3]
                         net (fo=1, routed)           0.000     6.218    green_OBUF[3]_inst_i_555_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.335 r  green_OBUF[3]_inst_i_557/CO[3]
                         net (fo=1, routed)           0.000     6.335    green_OBUF[3]_inst_i_557_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.658 f  green_OBUF[3]_inst_i_572/O[1]
                         net (fo=25, routed)          1.599     8.257    green_OBUF[3]_inst_i_572_n_6
    SLICE_X57Y29         LUT1 (Prop_lut1_I0_O)        0.306     8.563 r  green_OBUF[3]_inst_i_835/O
                         net (fo=1, routed)           0.000     8.563    green_OBUF[3]_inst_i_835_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.113 r  green_OBUF[3]_inst_i_571/CO[3]
                         net (fo=1, routed)           0.000     9.113    green_OBUF[3]_inst_i_571_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  green_OBUF[3]_inst_i_567/CO[3]
                         net (fo=1, routed)           0.000     9.227    green_OBUF[3]_inst_i_567_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  green_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000     9.341    green_OBUF[3]_inst_i_550_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  green_OBUF[3]_inst_i_336/CO[3]
                         net (fo=1, routed)           0.000     9.455    green_OBUF[3]_inst_i_336_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.677 f  green_OBUF[3]_inst_i_196/O[0]
                         net (fo=14, routed)          1.578    11.255    dot[0,0]4[25]
    SLICE_X57Y37         LUT3 (Prop_lut3_I0_O)        0.325    11.580 f  red_OBUF[3]_inst_i_2586/O
                         net (fo=13, routed)          2.767    14.347    red_OBUF[3]_inst_i_2586_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.326    14.673 r  green_OBUF[3]_inst_i_818/O
                         net (fo=4, routed)           1.166    15.839    green_OBUF[3]_inst_i_818_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  green_OBUF[3]_inst_i_822/O
                         net (fo=1, routed)           0.000    15.963    green_OBUF[3]_inst_i_822_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.361 r  green_OBUF[3]_inst_i_561/CO[3]
                         net (fo=1, routed)           0.000    16.361    green_OBUF[3]_inst_i_561_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.475 r  green_OBUF[3]_inst_i_559/CO[3]
                         net (fo=1, routed)           0.000    16.475    green_OBUF[3]_inst_i_559_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.589 r  green_OBUF[3]_inst_i_586/CO[3]
                         net (fo=1, routed)           0.000    16.589    green_OBUF[3]_inst_i_586_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.860 f  red_OBUF[3]_inst_i_5042/CO[0]
                         net (fo=40, routed)          1.409    18.268    red_OBUF[3]_inst_i_5042_n_3
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.373    18.641 r  red_OBUF[3]_inst_i_7729/O
                         net (fo=2, routed)           0.834    19.476    red_OBUF[3]_inst_i_7729_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.600 r  red_OBUF[3]_inst_i_7733/O
                         net (fo=1, routed)           0.000    19.600    red_OBUF[3]_inst_i_7733_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.133 r  red_OBUF[3]_inst_i_6881/CO[3]
                         net (fo=1, routed)           0.000    20.133    red_OBUF[3]_inst_i_6881_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.372 r  red_OBUF[3]_inst_i_5905/O[2]
                         net (fo=3, routed)           1.223    21.595    red_OBUF[3]_inst_i_5905_n_5
    SLICE_X49Y34         LUT3 (Prop_lut3_I2_O)        0.301    21.896 r  red_OBUF[3]_inst_i_5908/O
                         net (fo=2, routed)           1.105    23.001    red_OBUF[3]_inst_i_5908_n_0
    SLICE_X49Y34         LUT5 (Prop_lut5_I0_O)        0.154    23.155 r  red_OBUF[3]_inst_i_5002/O
                         net (fo=2, routed)           1.099    24.253    red_OBUF[3]_inst_i_5002_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.327    24.580 r  red_OBUF[3]_inst_i_5006/O
                         net (fo=1, routed)           0.000    24.580    red_OBUF[3]_inst_i_5006_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.113 r  red_OBUF[3]_inst_i_3772/CO[3]
                         net (fo=1, routed)           0.000    25.113    red_OBUF[3]_inst_i_3772_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.428 r  red_OBUF[3]_inst_i_2592/O[3]
                         net (fo=3, routed)           0.879    26.308    red_OBUF[3]_inst_i_2592_n_4
    SLICE_X51Y35         LUT2 (Prop_lut2_I0_O)        0.307    26.615 r  red_OBUF[3]_inst_i_3768/O
                         net (fo=1, routed)           0.000    26.615    red_OBUF[3]_inst_i_3768_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.016 r  red_OBUF[3]_inst_i_2587/CO[3]
                         net (fo=1, routed)           0.000    27.016    red_OBUF[3]_inst_i_2587_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.329 r  red_OBUF[3]_inst_i_1412/O[3]
                         net (fo=3, routed)           1.199    28.528    red_OBUF[3]_inst_i_1412_n_4
    SLICE_X54Y37         LUT4 (Prop_lut4_I0_O)        0.306    28.834 r  red_OBUF[3]_inst_i_1406/O
                         net (fo=1, routed)           0.398    29.232    red_OBUF[3]_inst_i_1406_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.758 r  red_OBUF[3]_inst_i_668/CO[3]
                         net (fo=1, routed)           0.000    29.758    red_OBUF[3]_inst_i_668_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.029 f  red_OBUF[3]_inst_i_304/CO[0]
                         net (fo=3, routed)           1.238    31.267    red_OBUF[3]_inst_i_304_n_3
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.373    31.640 r  green_OBUF[3]_inst_i_34/O
                         net (fo=6, routed)           0.673    32.313    green_OBUF[3]_inst_i_34_n_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I3_O)        0.150    32.463 f  green_OBUF[3]_inst_i_40/O
                         net (fo=3, routed)           1.025    33.488    green_OBUF[3]_inst_i_40_n_0
    SLICE_X36Y26         LUT4 (Prop_lut4_I1_O)        0.326    33.814 r  red_OBUF[3]_inst_i_4746/O
                         net (fo=1, routed)           1.380    35.193    red_OBUF[3]_inst_i_4746_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I4_O)        0.124    35.317 f  red_OBUF[3]_inst_i_3531/O
                         net (fo=1, routed)           0.804    36.121    red_OBUF[3]_inst_i_3531_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    36.245 f  red_OBUF[3]_inst_i_2331/O
                         net (fo=1, routed)           0.452    36.697    red_OBUF[3]_inst_i_2331_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    36.821 r  red_OBUF[3]_inst_i_1293/O
                         net (fo=1, routed)           1.556    38.377    red_OBUF[3]_inst_i_1293_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.501 r  red_OBUF[3]_inst_i_606/O
                         net (fo=1, routed)           0.000    38.501    red_OBUF[3]_inst_i_606_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    38.713 r  red_OBUF[3]_inst_i_287/O
                         net (fo=1, routed)           0.601    39.314    red_OBUF[3]_inst_i_287_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I3_O)        0.299    39.613 r  red_OBUF[3]_inst_i_105/O
                         net (fo=1, routed)           1.245    40.858    red_OBUF[3]_inst_i_105_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.124    40.982 r  red_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.911    41.894    red_OBUF[3]_inst_i_24_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I3_O)        0.124    42.018 r  red_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.788    42.806    red_OBUF[3]_inst_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    42.930 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.954    45.883    blue_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.529    49.412 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.412    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor_state2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motorB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE                         0.000     0.000 r  motor_state2_reg[1]/C
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  motor_state2_reg[1]/Q
                         net (fo=36, routed)          0.122     0.263    motor_state2_reg_n_0_[1]
    SLICE_X26Y61         LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  motorB[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    motorB[0]_i_1_n_0
    SLICE_X26Y61         FDRE                                         r  motorB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motorB_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE                         0.000     0.000 r  motor_state2_reg[1]/C
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  motor_state2_reg[1]/Q
                         net (fo=36, routed)          0.122     0.263    motor_state2_reg_n_0_[1]
    SLICE_X26Y61         LUT5 (Prop_lut5_I4_O)        0.048     0.311 r  motorB[2]_i_1/O
                         net (fo=1, routed)           0.000     0.311    motorB[2]_i_1_n_0
    SLICE_X26Y61         FDRE                                         r  motorB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motorB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE                         0.000     0.000 r  motor_state2_reg[1]/C
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  motor_state2_reg[1]/Q
                         net (fo=36, routed)          0.126     0.267    motor_state2_reg_n_0_[1]
    SLICE_X26Y61         LUT5 (Prop_lut5_I4_O)        0.045     0.312 r  motorB[1]_i_1/O
                         net (fo=1, routed)           0.000     0.312    motorB[1]_i_1_n_0
    SLICE_X26Y61         FDRE                                         r  motorB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motorB_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.189ns (59.909%)  route 0.126ns (40.091%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE                         0.000     0.000 r  motor_state2_reg[1]/C
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  motor_state2_reg[1]/Q
                         net (fo=36, routed)          0.126     0.267    motor_state2_reg_n_0_[1]
    SLICE_X26Y61         LUT5 (Prop_lut5_I3_O)        0.048     0.315 r  motorB[3]_i_1/O
                         net (fo=1, routed)           0.000     0.315    motorB[3]_i_1_n_0
    SLICE_X26Y61         FDRE                                         r  motorB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE                         0.000     0.000 r  motor_state1_reg[0]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  motor_state1_reg[0]/Q
                         net (fo=37, routed)          0.117     0.281    motor_state1_reg_n_0_[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045     0.326 r  motor_state1[12]_i_1/O
                         net (fo=1, routed)           0.000     0.326    motor_state1[12]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  motor_state1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.705%)  route 0.148ns (44.295%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE                         0.000     0.000 r  motor_state2_reg[0]/C
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  motor_state2_reg[0]/Q
                         net (fo=37, routed)          0.148     0.289    motor_state2_reg_n_0_[0]
    SLICE_X30Y63         LUT6 (Prop_lut6_I5_O)        0.045     0.334 r  motor_state2[11]_i_1/O
                         net (fo=1, routed)           0.000     0.334    motor_state2[11]_i_1_n_0
    SLICE_X30Y63         FDRE                                         r  motor_state2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.539%)  route 0.161ns (46.461%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  motor_state1_reg[1]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  motor_state1_reg[1]/Q
                         net (fo=36, routed)          0.161     0.302    motor_state1_reg_n_0_[1]
    SLICE_X3Y34          LUT6 (Prop_lut6_I4_O)        0.045     0.347 r  motor_state1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.347    motor_state1[6]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  motor_state1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.771%)  route 0.166ns (47.229%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE                         0.000     0.000 r  motor_state2_reg[1]/C
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  motor_state2_reg[1]/Q
                         net (fo=36, routed)          0.166     0.307    motor_state2_reg_n_0_[1]
    SLICE_X27Y61         LUT6 (Prop_lut6_I4_O)        0.045     0.352 r  motor_state2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.352    motor_state2[3]_i_1_n_0
    SLICE_X27Y61         FDRE                                         r  motor_state2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.622%)  route 0.167ns (47.378%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE                         0.000     0.000 r  motor_state2_reg[1]/C
    SLICE_X27Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  motor_state2_reg[1]/Q
                         net (fo=36, routed)          0.167     0.308    motor_state2_reg_n_0_[1]
    SLICE_X27Y61         LUT6 (Prop_lut6_I4_O)        0.045     0.353 r  motor_state2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    motor_state2[1]_i_1_n_0
    SLICE_X27Y61         FDRE                                         r  motor_state2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE                         0.000     0.000 r  motor_reg[2]/C
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  motor_reg[2]/Q
                         net (fo=38, routed)          0.168     0.309    spi_master_0/p_0_in
    SLICE_X25Y48         LUT5 (Prop_lut5_I3_O)        0.045     0.354 r  spi_master_0/motor[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    spi_master_0_n_8
    SLICE_X25Y48         FDRE                                         r  motor_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 4.029ns (68.557%)  route 1.848ns (31.443%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.518     6.113 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.848     7.961    mosi_TRI
    W7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.511    11.472 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.472    mosi
    W7                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.828ns  (logic 3.950ns (67.786%)  route 1.877ns (32.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.832     5.594    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     6.050 r  spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.877     7.928    sclk_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.494    11.422 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.422    sclk
    V4                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.805ns  (logic 3.948ns (68.013%)  route 1.857ns (31.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     6.051 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.857     7.908    lopt
    V7                   OBUF (Prop_obuf_I_O)         3.492    11.400 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.400    cs[0]
    V7                                                                r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.558ns  (logic 1.182ns (25.935%)  route 3.376ns (74.065%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.747     5.509    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y47         FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     5.965 f  spi_master_0/rx_data_reg[11]/Q
                         net (fo=2, routed)           1.057     7.022    spi_master_0/light[11]
    SLICE_X24Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.146 r  spi_master_0/coin_i_2/O
                         net (fo=2, routed)           0.674     7.820    spi_master_0/coin_i_2_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I3_O)        0.152     7.972 r  spi_master_0/motor[2]_i_2/O
                         net (fo=2, routed)           0.676     8.648    spi_master_0/motor[2]_i_2_n_0
    SLICE_X25Y48         LUT4 (Prop_lut4_I3_O)        0.326     8.974 f  spi_master_0/motor[1]_i_2/O
                         net (fo=3, routed)           0.969     9.943    spi_master_0/motor[1]_i_2_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.067 r  spi_master_0/running_i_1/O
                         net (fo=1, routed)           0.000    10.067    spi_master_0_n_4
    SLICE_X29Y49         FDRE                                         r  running_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.408ns  (logic 1.182ns (26.817%)  route 3.226ns (73.183%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.747     5.509    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y47         FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     5.965 f  spi_master_0/rx_data_reg[11]/Q
                         net (fo=2, routed)           1.057     7.022    spi_master_0/light[11]
    SLICE_X24Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.146 r  spi_master_0/coin_i_2/O
                         net (fo=2, routed)           0.674     7.820    spi_master_0/coin_i_2_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I3_O)        0.152     7.972 r  spi_master_0/motor[2]_i_2/O
                         net (fo=2, routed)           0.676     8.648    spi_master_0/motor[2]_i_2_n_0
    SLICE_X25Y48         LUT4 (Prop_lut4_I3_O)        0.326     8.974 f  spi_master_0/motor[1]_i_2/O
                         net (fo=3, routed)           0.819     9.793    spi_master_0/motor[1]_i_2_n_0
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.917 r  spi_master_0/motor[0]_i_1/O
                         net (fo=1, routed)           0.000     9.917    spi_master_0_n_3
    SLICE_X29Y48         FDRE                                         r  motor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.365ns  (logic 1.182ns (27.078%)  route 3.183ns (72.922%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.747     5.509    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y47         FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     5.965 f  spi_master_0/rx_data_reg[11]/Q
                         net (fo=2, routed)           1.057     7.022    spi_master_0/light[11]
    SLICE_X24Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.146 r  spi_master_0/coin_i_2/O
                         net (fo=2, routed)           0.674     7.820    spi_master_0/coin_i_2_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I3_O)        0.152     7.972 r  spi_master_0/motor[2]_i_2/O
                         net (fo=2, routed)           0.676     8.648    spi_master_0/motor[2]_i_2_n_0
    SLICE_X25Y48         LUT4 (Prop_lut4_I3_O)        0.326     8.974 f  spi_master_0/motor[1]_i_2/O
                         net (fo=3, routed)           0.777     9.751    spi_master_0/motor[1]_i_2_n_0
    SLICE_X28Y50         LUT5 (Prop_lut5_I0_O)        0.124     9.875 r  spi_master_0/motor[1]_i_1/O
                         net (fo=1, routed)           0.000     9.875    spi_master_0_n_6
    SLICE_X28Y50         FDRE                                         r  motor_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 1.058ns (28.901%)  route 2.603ns (71.099%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.747     5.509    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y47         FDRE                                         r  spi_master_0/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.456     5.965 f  spi_master_0/rx_data_reg[11]/Q
                         net (fo=2, routed)           1.057     7.022    spi_master_0/light[11]
    SLICE_X24Y48         LUT5 (Prop_lut5_I3_O)        0.124     7.146 r  spi_master_0/coin_i_2/O
                         net (fo=2, routed)           0.674     7.820    spi_master_0/coin_i_2_n_0
    SLICE_X24Y48         LUT4 (Prop_lut4_I3_O)        0.152     7.972 r  spi_master_0/motor[2]_i_2/O
                         net (fo=2, routed)           0.872     8.844    spi_master_0/motor[2]_i_2_n_0
    SLICE_X25Y48         LUT5 (Prop_lut5_I0_O)        0.326     9.170 r  spi_master_0/motor[2]_i_1/O
                         net (fo=1, routed)           0.000     9.170    spi_master_0_n_8
    SLICE_X25Y48         FDRE                                         r  motor_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.467ns  (logic 0.704ns (20.307%)  route 2.763ns (79.693%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.747     5.509    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.456     5.965 f  spi_master_0/rx_data_reg[10]/Q
                         net (fo=2, routed)           0.984     6.950    spi_master_0/light[10]
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.074 r  spi_master_0/insert[0]_i_5/O
                         net (fo=1, routed)           0.487     7.560    spi_master_0/insert[0]_i_5_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          1.292     8.976    sel
    SLICE_X29Y64         FDRE                                         r  insert_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.467ns  (logic 0.704ns (20.307%)  route 2.763ns (79.693%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.747     5.509    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.456     5.965 f  spi_master_0/rx_data_reg[10]/Q
                         net (fo=2, routed)           0.984     6.950    spi_master_0/light[10]
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.074 r  spi_master_0/insert[0]_i_5/O
                         net (fo=1, routed)           0.487     7.560    spi_master_0/insert[0]_i_5_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          1.292     8.976    sel
    SLICE_X29Y64         FDRE                                         r  insert_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.467ns  (logic 0.704ns (20.307%)  route 2.763ns (79.693%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.747     5.509    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.456     5.965 f  spi_master_0/rx_data_reg[10]/Q
                         net (fo=2, routed)           0.984     6.950    spi_master_0/light[10]
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.074 r  spi_master_0/insert[0]_i_5/O
                         net (fo=1, routed)           0.487     7.560    spi_master_0/insert[0]_i_5_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.684 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          1.292     8.976    sel
    SLICE_X29Y64         FDRE                                         r  insert_reg[30]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coin_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.222%)  route 0.208ns (52.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.537    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y47         FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.153     1.831    spi_master_0/light[6]
    SLICE_X24Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.876 r  spi_master_0/coin_i_1/O
                         net (fo=1, routed)           0.055     1.931    spi_master_0_n_7
    SLICE_X25Y48         FDRE                                         r  coin_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.296ns (39.583%)  route 0.452ns (60.417%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.537    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y47         FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  spi_master_0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.153     1.831    spi_master_0/light[6]
    SLICE_X24Y48         LUT4 (Prop_lut4_I0_O)        0.048     1.879 r  spi_master_0/motor[2]_i_2/O
                         net (fo=2, routed)           0.299     2.178    spi_master_0/motor[2]_i_2_n_0
    SLICE_X25Y48         LUT5 (Prop_lut5_I0_O)        0.107     2.285 r  spi_master_0/motor[2]_i_1/O
                         net (fo=1, routed)           0.000     2.285    spi_master_0_n_8
    SLICE_X25Y48         FDRE                                         r  motor_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.271ns (34.009%)  route 0.526ns (65.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.537    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.128     1.665 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.121     1.786    spi_master_0/light[9]
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.098     1.884 r  spi_master_0/insert[0]_i_5/O
                         net (fo=1, routed)           0.186     2.070    spi_master_0/insert[0]_i_5_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.115 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.219     2.334    sel
    SLICE_X29Y59         FDRE                                         r  insert_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.271ns (34.009%)  route 0.526ns (65.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.537    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.128     1.665 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.121     1.786    spi_master_0/light[9]
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.098     1.884 r  spi_master_0/insert[0]_i_5/O
                         net (fo=1, routed)           0.186     2.070    spi_master_0/insert[0]_i_5_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.115 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.219     2.334    sel
    SLICE_X29Y59         FDRE                                         r  insert_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.271ns (34.009%)  route 0.526ns (65.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.537    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.128     1.665 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.121     1.786    spi_master_0/light[9]
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.098     1.884 r  spi_master_0/insert[0]_i_5/O
                         net (fo=1, routed)           0.186     2.070    spi_master_0/insert[0]_i_5_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.115 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.219     2.334    sel
    SLICE_X29Y59         FDRE                                         r  insert_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.271ns (34.009%)  route 0.526ns (65.991%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.537    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.128     1.665 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.121     1.786    spi_master_0/light[9]
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.098     1.884 r  spi_master_0/insert[0]_i_5/O
                         net (fo=1, routed)           0.186     2.070    spi_master_0/insert[0]_i_5_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.115 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.219     2.334    sel
    SLICE_X29Y59         FDRE                                         r  insert_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.271ns (31.453%)  route 0.591ns (68.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.537    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.128     1.665 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.121     1.786    spi_master_0/light[9]
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.098     1.884 r  spi_master_0/insert[0]_i_5/O
                         net (fo=1, routed)           0.186     2.070    spi_master_0/insert[0]_i_5_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.115 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.284     2.398    sel
    SLICE_X29Y60         FDRE                                         r  insert_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.271ns (31.453%)  route 0.591ns (68.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.537    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.128     1.665 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.121     1.786    spi_master_0/light[9]
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.098     1.884 r  spi_master_0/insert[0]_i_5/O
                         net (fo=1, routed)           0.186     2.070    spi_master_0/insert[0]_i_5_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.115 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.284     2.398    sel
    SLICE_X29Y60         FDRE                                         r  insert_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.271ns (31.453%)  route 0.591ns (68.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.537    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.128     1.665 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.121     1.786    spi_master_0/light[9]
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.098     1.884 r  spi_master_0/insert[0]_i_5/O
                         net (fo=1, routed)           0.186     2.070    spi_master_0/insert[0]_i_5_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.115 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.284     2.398    sel
    SLICE_X29Y60         FDRE                                         r  insert_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.271ns (31.453%)  route 0.591ns (68.547%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.590     1.537    spi_master_0/clk_IBUF_BUFG
    SLICE_X24Y48         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.128     1.665 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.121     1.786    spi_master_0/light[9]
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.098     1.884 r  spi_master_0/insert[0]_i_5/O
                         net (fo=1, routed)           0.186     2.070    spi_master_0/insert[0]_i_5_n_0
    SLICE_X29Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.115 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.284     2.398    sel
    SLICE_X29Y60         FDRE                                         r  insert_reg[15]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.435ns (34.049%)  route 2.780ns (65.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    V5                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  miso_IBUF_inst/O
                         net (fo=1, routed)           2.780     4.216    spi_master_0/miso_IBUF
    SLICE_X20Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.576     5.059    spi_master_0/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.204ns (14.501%)  route 1.201ns (85.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    V5                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.201     1.405    spi_master_0/miso_IBUF
    SLICE_X20Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.862     2.056    spi_master_0/clk_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





