###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       549518   # Number of WRITE/WRITEP commands
num_reads_done                 =      1260368   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       955128   # Number of read row buffer hits
num_read_cmds                  =      1260360   # Number of READ/READP commands
num_writes_done                =       549523   # Number of read requests issued
num_write_row_hits             =       477564   # Number of write row buffer hits
num_act_cmds                   =       380764   # Number of ACT commands
num_pre_cmds                   =       380734   # Number of PRE commands
num_ondemand_pres              =       354362   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9577746   # Cyles of rank active rank.0
rank_active_cycles.1           =      9414545   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       422254   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       585455   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1743689   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        21052   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9241   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5750   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2403   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1789   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          874   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          912   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          783   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          868   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22531   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          152   # Write cmd latency (cycles)
write_latency[20-39]           =         1754   # Write cmd latency (cycles)
write_latency[40-59]           =         2215   # Write cmd latency (cycles)
write_latency[60-79]           =         3242   # Write cmd latency (cycles)
write_latency[80-99]           =         4466   # Write cmd latency (cycles)
write_latency[100-119]         =         5433   # Write cmd latency (cycles)
write_latency[120-139]         =         6499   # Write cmd latency (cycles)
write_latency[140-159]         =         7321   # Write cmd latency (cycles)
write_latency[160-179]         =         8392   # Write cmd latency (cycles)
write_latency[180-199]         =         9620   # Write cmd latency (cycles)
write_latency[200-]            =       500424   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       233555   # Read request latency (cycles)
read_latency[40-59]            =       102990   # Read request latency (cycles)
read_latency[60-79]            =       106765   # Read request latency (cycles)
read_latency[80-99]            =        71165   # Read request latency (cycles)
read_latency[100-119]          =        61108   # Read request latency (cycles)
read_latency[120-139]          =        54730   # Read request latency (cycles)
read_latency[140-159]          =        45589   # Read request latency (cycles)
read_latency[160-179]          =        39866   # Read request latency (cycles)
read_latency[180-199]          =        35389   # Read request latency (cycles)
read_latency[200-]             =       509203   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.74319e+09   # Write energy
read_energy                    =  5.08177e+09   # Read energy
act_energy                     =  1.04177e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.02682e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.81018e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97651e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87468e+09   # Active standby energy rank.1
average_read_latency           =      294.593   # Average read request latency (cycles)
average_interarrival           =      5.52505   # Average request interarrival latency (cycles)
total_energy                   =  2.19063e+10   # Total energy (pJ)
average_power                  =      2190.63   # Average power (mW)
average_bandwidth              =      15.4444   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       531229   # Number of WRITE/WRITEP commands
num_reads_done                 =      1208289   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       892599   # Number of read row buffer hits
num_read_cmds                  =      1208284   # Number of READ/READP commands
num_writes_done                =       531272   # Number of read requests issued
num_write_row_hits             =       439209   # Number of write row buffer hits
num_act_cmds                   =       410843   # Number of ACT commands
num_pre_cmds                   =       410812   # Number of PRE commands
num_ondemand_pres              =       385111   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9523202   # Cyles of rank active rank.0
rank_active_cycles.1           =      9504030   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       476798   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       495970   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1669486   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24764   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9108   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5958   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2393   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1825   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          904   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          958   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          741   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          856   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22626   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          280   # Write cmd latency (cycles)
write_latency[20-39]           =         2112   # Write cmd latency (cycles)
write_latency[40-59]           =         2181   # Write cmd latency (cycles)
write_latency[60-79]           =         3268   # Write cmd latency (cycles)
write_latency[80-99]           =         4339   # Write cmd latency (cycles)
write_latency[100-119]         =         5244   # Write cmd latency (cycles)
write_latency[120-139]         =         6417   # Write cmd latency (cycles)
write_latency[140-159]         =         8057   # Write cmd latency (cycles)
write_latency[160-179]         =         9724   # Write cmd latency (cycles)
write_latency[180-199]         =        11984   # Write cmd latency (cycles)
write_latency[200-]            =       477623   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       249044   # Read request latency (cycles)
read_latency[40-59]            =       112807   # Read request latency (cycles)
read_latency[60-79]            =       127681   # Read request latency (cycles)
read_latency[80-99]            =        80204   # Read request latency (cycles)
read_latency[100-119]          =        66839   # Read request latency (cycles)
read_latency[120-139]          =        58366   # Read request latency (cycles)
read_latency[140-159]          =        46377   # Read request latency (cycles)
read_latency[160-179]          =        38485   # Read request latency (cycles)
read_latency[180-199]          =        33150   # Read request latency (cycles)
read_latency[200-]             =       395327   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.6519e+09   # Write energy
read_energy                    =   4.8718e+09   # Read energy
act_energy                     =  1.12407e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.28863e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.38066e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94248e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93051e+09   # Active standby energy rank.1
average_read_latency           =      217.405   # Average read request latency (cycles)
average_interarrival           =      5.74824   # Average request interarrival latency (cycles)
total_energy                   =  2.16923e+10   # Total energy (pJ)
average_power                  =      2169.23   # Average power (mW)
average_bandwidth              =      14.8443   # Average bandwidth
