NEGATIVE_EXAMPLE_1:
  name: rd
  description: Destination register (instruction operand)
  why_excluded: "This is an INSTRUCTION parameter, not an ARCHITECTURAL parameter"
  category: "Instruction Operand"
  type_error: "Instruction encoding field, not implementation configuration"
  appears_in_spec: "Yes, in every instruction definition section"
  false_positive_risk: "HIGH - very common in specifications"
  correct_classification: "NOT an architectural parameter"

NEGATIVE_EXAMPLE_2:
  name: rs1
  description: Source register 1 (instruction operand)
  why_excluded: "This is an INSTRUCTION parameter, not an ARCHITECTURAL parameter"
  category: "Instruction Operand"
  type_error: "Instruction encoding field, not implementation configuration"
  appears_in_spec: "Yes, in instruction encoding tables"
  false_positive_risk: "HIGH - very common in specifications"
  correct_classification: "NOT an architectural parameter"

NEGATIVE_EXAMPLE_3:
  name: funct3
  description: Function code field (instruction encoding)
  why_excluded: "This is an INSTRUCTION ENCODING field, not an architectural parameter"
  category: "Instruction Encoding"
  type_error: "Fixed instruction field, not configurable implementation choice"
  appears_in_spec: "Yes, in instruction format definitions"
  false_positive_risk: "HIGH - appears frequently in encoding tables"
  correct_classification: "NOT an architectural parameter"

NEGATIVE_EXAMPLE_4:
  name: funct7
  description: Function code field for 32-bit instructions
  why_excluded: "This is an INSTRUCTION ENCODING field, not an architectural parameter"
  category: "Instruction Encoding"
  type_error: "Fixed instruction field, not configurable implementation choice"
  appears_in_spec: "Yes, in instruction format definitions"
  false_positive_risk: "HIGH - appears frequently in encoding tables"
  correct_classification: "NOT an architectural parameter"

NEGATIVE_EXAMPLE_5:
  name: opcode
  description: Instruction opcode field
  why_excluded: "This is an INSTRUCTION ENCODING field, not an architectural parameter"
  category: "Instruction Encoding"
  type_error: "Fixed instruction field, not configurable implementation choice"
  appears_in_spec: "Yes, in instruction definitions"
  false_positive_risk: "HIGH - very common in specifications"
  correct_classification: "NOT an architectural parameter"

NEGATIVE_EXAMPLE_6:
  name: imm
  description: Immediate field (instruction operand)
  why_excluded: "This is an INSTRUCTION parameter, not an ARCHITECTURAL parameter"
  category: "Instruction Operand"
  type_error: "Instruction encoding field, not implementation configuration"
  appears_in_spec: "Yes, in instruction encoding descriptions"
  false_positive_risk: "HIGH - common in instruction definitions"
  correct_classification: "NOT an architectural parameter"

NEGATIVE_EXAMPLE_7:
  name: Hypothetical_Register_Width
  description: "Some made-up parameter that doesn't appear in spec"
  why_excluded: "Never mentioned in RISC-V specifications"
  category: "Hallucination"
  type_error: "LLM inventing parameters that don't exist"
  appears_in_spec: "No, completely fabricated"
  false_positive_risk: "MEDIUM - plausible-sounding but false"
  correct_classification: "NOT a parameter - HALLUCINATION"

NEGATIVE_EXAMPLE_8:
  name: Instruction width
  description: "Width of instructions in bytes"
  why_excluded: "NOT implementation-defined (always 4 bytes or 2 bytes for C extension)"
  category: "Fixed Requirement"
  type_error: "Specified requirement, not implementation choice"
  appears_in_spec: "Yes, but as mandatory requirement not parameter"
  false_positive_risk: "MEDIUM - seems parameterizable but is fixed"
  correct_classification: "NOT a parameter - FIXED REQUIREMENT"

NEGATIVE_EXAMPLE_9:
  name: Number of registers
  description: "Total number of integer registers"
  why_excluded: "FIXED by RISC-V spec (always 32 for all base ISAs)"
  category: "Fixed Requirement"
  type_error: "Specified requirement, not implementation choice"
  appears_in_spec: "Yes, as mandatory requirement"
  false_positive_risk: "MEDIUM-HIGH - seems parameterizable but is fixed"
  correct_classification: "NOT a parameter - FIXED REQUIREMENT"

NEGATIVE_EXAMPLE_10:
  name: Page size
  description: "Memory page size in bytes"
  why_excluded: "NOT universally implementation-defined (often fixed at 4096)"
  category: "Ambiguous Case"
  type_error: "May appear implementation-defined in some contexts but is fixed in base ISA"
  appears_in_spec: "Yes, in virtual memory section"
  false_positive_risk: "HIGH - subtle distinction"
  note: "Only include if spec explicitly states 'may vary' or 'implementation-defined'"
  correct_classification: "QUESTIONABLE - requires careful spec reading"

NEGATIVE_EXAMPLE_11:
  name: CSR register name
  description: "A specific CSR like MSTATUS"
  why_excluded: "CSR names are defined, not parameters. Parameters are WITHIN CSRs"
  category: "Wrong Level of Abstraction"
  type_error: "Confusing register with register parameters"
  appears_in_spec: "Yes, CSR definitions"
  false_positive_risk: "MEDIUM - easy to confuse"
  example: "MSTATUS is a CSR. MSTATUS.MIE is closer to a parameter."
  correct_classification: "NOT a parameter at this level of abstraction"

NEGATIVE_EXAMPLE_12:
  name: Instruction format
  description: "The format of instruction encoding"
  why_excluded: "Instruction formats are fixed/specified, not implementation parameters"
  category: "Instruction Specification"
  type_error: "Instruction structure is specified, not configurable"
  appears_in_spec: "Yes, in instruction encoding sections"
  false_positive_risk: "MEDIUM - could be confused with parameters"
  correct_classification: "NOT a parameter - INSTRUCTION SPECIFICATION"