$date
	Thu Oct 17 17:17:18 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_tb $end
$var wire 1 ! led1 $end
$var reg 1 " btn1 $end
$scope module toptest $end
$var wire 1 " BTN1 $end
$var wire 1 ! LED1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#5
0!
1"
#10
1!
0"
#15
0!
1"
#20
1!
0"
#25
0!
1"
#30
1!
0"
#35
0!
1"
#40
1!
0"
#45
0!
1"
#50
1!
0"
#55
0!
1"
#60
1!
0"
#65
0!
1"
#70
1!
0"
#75
0!
1"
#80
1!
0"
#85
0!
1"
#90
1!
0"
#95
0!
1"
#100
