VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml helloworldfpga.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/vedula/qorc-sdk/fpga-examples/incdec/build/helloworldfpga_dummy.sdc --fix_clusters helloworldfpga_constraints.place --place

Using up to 1 parallel worker(s)

Architecture file: /home/vedula/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: helloworldfpga

# Loading Architecture Description
# Loading Architecture Description took 0.38 seconds (max_rss 31.2 MiB, delta_rss +24.9 MiB)
# Building complex block graph
# Building complex block graph took 0.08 seconds (max_rss 39.9 MiB, delta_rss +8.7 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 39.9 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 114 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 3
# Clean circuit took 0.00 seconds (max_rss 39.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 39.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 39.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 31
    .input      :       4
    .output     :       7
    BIDIR_CELL  :       9
    C_FRAG      :       6
    GND         :       1
    SDIOMUX_CELL:       2
    T_FRAG      :       1
    VCC         :       1
  Nets  : 24
    Avg Fanout:     5.2
    Max Fanout:    43.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 149
  Timing Graph Edges: 232
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 40.2 MiB, delta_rss +0.4 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/home/vedula/qorc-sdk/fpga-examples/incdec/build/helloworldfpga_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 40.2 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: helloworldfpga.net
Circuit placement file: helloworldfpga.place
Circuit routing file: helloworldfpga.route
Circuit SDC file: /home/vedula/qorc-sdk/fpga-examples/incdec/build/helloworldfpga_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'helloworldfpga_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'helloworldfpga.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.00957 seconds).
# Load Packing took 0.01 seconds (max_rss 40.5 MiB, delta_rss +0.3 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #18 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #19 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 13
Netlist num_blocks: 20
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 9.
Netlist PB-ASSP blocks: 0.
Netlist PB-LOGIC blocks: 7.
Netlist PB-SDIOMUX blocks: 2.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 4
Netlist output pins: 29


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 9
   BIDIR            : 9
    INPUT           : 2
     bidir          : 2
     inpad          : 2
    OUTPUT          : 7
     bidir          : 7
     outpad         : 7
  PB-LOGIC          : 7
   LOGIC            : 7
    FRAGS           : 7
     c_frag_modes   : 7
      SINGLE        : 6
       c_frag       : 6
      SPLIT         : 1
       b_frag       : 1
  PB-SDIOMUX        : 2
   SDIOMUX          : 2
    INPUT           : 2
     inpad          : 2
     sdiomux        : 2
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		9	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		7	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		2	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.01 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.28 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.14 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 40.8 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.56 seconds (max_rss 350.1 MiB, delta_rss +309.3 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.14 seconds (max_rss 351.8 MiB, delta_rss +311.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 22.13 seconds (max_rss 351.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 351.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 22.13 seconds (max_rss 351.8 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.62 seconds (max_rss 401.2 MiB, delta_rss +49.4 MiB)
Warning 8: CHANX place cost fac is 0 at 2 2
Warning 9: CHANX place cost fac is 0 at 34 34
Warning 10: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading helloworldfpga_constraints.place.

Successfully read helloworldfpga_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 401.2 MiB, delta_rss +0.0 MiB)

There are 114 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 800

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.18908 td_cost: 5.1283e-07
Initial placement estimated Critical Path Delay (CPD): 47.6583 ns
Initial placement estimated setup Total Negative Slack (sTNS): -311.283 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -47.6583 ns

Initial placement estimated setup slack histogram:
[ -4.8e-08: -4.7e-08) 1 ( 14.3%) |*************************
[ -4.7e-08: -4.6e-08) 0 (  0.0%) |
[ -4.6e-08: -4.6e-08) 2 ( 28.6%) |*************************************************
[ -4.6e-08: -4.5e-08) 0 (  0.0%) |
[ -4.5e-08: -4.5e-08) 0 (  0.0%) |
[ -4.5e-08: -4.4e-08) 1 ( 14.3%) |*************************
[ -4.4e-08: -4.3e-08) 1 ( 14.3%) |*************************
[ -4.3e-08: -4.3e-08) 0 (  0.0%) |
[ -4.3e-08: -4.2e-08) 1 ( 14.3%) |*************************
[ -4.2e-08: -4.2e-08) 1 ( 14.3%) |*************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 54
Warning 11: Starting t: 13 of 20 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 8.4e-01   1.025       1.15 4.8587e-07  46.958       -303  -46.958   0.815  0.0436   38.0     1.00        54  0.200
   2    0.0 7.5e-01   0.993       1.17 5.4058e-07  48.019       -314  -48.019   0.685  0.0305   38.0     1.00       108  0.900
   3    0.0 7.2e-01   1.032       1.21 5.0978e-07  47.511       -315  -47.511   0.759  0.0554   38.0     1.00       162  0.950
   4    0.0 6.8e-01   0.999       1.18 5.0366e-07  48.430       -310  -48.430   0.704  0.0715   38.0     1.00       216  0.950
   5    0.0 6.5e-01   0.958       1.14 4.4692e-07  52.261       -312  -52.261   0.815  0.0668   38.0     1.00       270  0.950
   6    0.0 5.8e-01   0.996       1.18 5.3095e-07  48.187       -313  -48.187   0.815  0.0393   38.0     1.00       324  0.900
   7    0.0 5.2e-01   0.926       1.16 4.7796e-07  50.105       -316  -50.105   0.759  0.0532   38.0     1.00       378  0.900
   8    0.0 5.0e-01   1.063       1.14 5.1956e-07  47.476       -304  -47.476   0.741  0.0545   38.0     1.00       432  0.950
   9    0.0 4.7e-01   1.032       1.21 5.2564e-07  48.560       -314  -48.560   0.722  0.0705   38.0     1.00       486  0.950
  10    0.0 4.5e-01   0.923       1.18 5.0501e-07  52.351       -328  -52.351   0.796  0.0335   38.0     1.00       540  0.950
  11    0.0 4.3e-01   0.940       1.09 4.4578e-07  48.907       -310  -48.907   0.741  0.0522   38.0     1.00       594  0.950
  12    0.0 4.1e-01   1.104       1.17 5.264e-07   46.020       -304  -46.020   0.741  0.0570   38.0     1.00       648  0.950
  13    0.0 3.9e-01   0.903       1.07 4.7206e-07  48.413       -322  -48.413   0.722  0.0617   38.0     1.00       702  0.950
  14    0.0 3.7e-01   1.023       1.15 4.3263e-07  47.848       -303  -47.848   0.870  0.0736   38.0     1.00       756  0.950
  15    0.0 3.3e-01   1.013       1.14 5.1516e-07  48.248       -306  -48.248   0.704  0.0511   38.0     1.00       810  0.900
  16    0.0 3.1e-01   0.915       1.13 5.1444e-07  49.321       -318  -49.321   0.685  0.0444   38.0     1.00       864  0.950
  17    0.0 3.0e-01   0.951       1.20 4.131e-07   50.911       -314  -50.911   0.574  0.0719   38.0     1.00       918  0.950
  18    0.0 2.8e-01   1.083       1.11 4.615e-07   44.728       -298  -44.728   0.815  0.0566   38.0     1.00       972  0.950
  19    0.0 2.5e-01   1.022       1.15 4.6804e-07  47.499       -305  -47.499   0.759  0.0513   38.0     1.00      1026  0.900
  20    0.0 2.4e-01   1.087       1.12 4.9407e-07  46.541       -304  -46.541   0.704  0.0857   38.0     1.00      1080  0.950
  21    0.0 2.3e-01   0.959       1.06 4.2685e-07  46.425       -302  -46.425   0.630  0.0770   38.0     1.00      1134  0.950
  22    0.0 2.2e-01   1.004       1.10 4.6071e-07  48.208       -301  -48.208   0.796  0.0628   38.0     1.00      1188  0.950
  23    0.0 2.1e-01   1.017       1.09 5.001e-07   45.787       -301  -45.787   0.685  0.0605   38.0     1.00      1242  0.950
  24    0.0 2.0e-01   1.025       1.17 5.2259e-07  47.115       -303  -47.115   0.704  0.0719   38.0     1.00      1296  0.950
  25    0.0 1.9e-01   1.018       1.16 4.6314e-07  49.116       -307  -49.116   0.796  0.0546   38.0     1.00      1350  0.950
  26    0.0 1.8e-01   0.993       1.09 5.0817e-07  46.618       -303  -46.618   0.630  0.0790   38.0     1.00      1404  0.950
  27    0.0 1.7e-01   0.941       1.13 4.7666e-07  49.493       -309  -49.493   0.667  0.0361   38.0     1.00      1458  0.950
  28    0.0 1.6e-01   1.061       1.12 4.7948e-07  45.304       -298  -45.304   0.685  0.0704   38.0     1.00      1512  0.950
  29    0.0 1.5e-01   1.022       1.14 4.7276e-07  48.339       -306  -48.339   0.759  0.0647   38.0     1.00      1566  0.950
  30    0.0 1.4e-01   0.963       1.19 4.923e-07   48.831       -311  -48.831   0.759  0.0420   38.0     1.00      1620  0.950
  31    0.0 1.4e-01   0.960       1.17 4.7962e-07  50.405       -320  -50.405   0.574  0.0429   38.0     1.00      1674  0.950
  32    0.0 1.3e-01   0.942       1.14 5.1744e-07  47.057       -309  -47.057   0.722  0.0317   38.0     1.00      1728  0.950
  33    0.0 1.2e-01   1.014       1.17 4.7753e-07  49.105       -311  -49.105   0.722  0.0493   38.0     1.00      1782  0.950
  34    0.0 1.2e-01   0.976       1.19 4.8776e-07  49.500       -311  -49.500   0.685  0.0453   38.0     1.00      1836  0.950
  35    0.0 1.1e-01   0.936       1.10 4.333e-07   50.238       -314  -50.238   0.741  0.0704   38.0     1.00      1890  0.950
  36    0.0 1.1e-01   0.899       1.08 4.3206e-07  48.978       -308  -48.978   0.759  0.0533   38.0     1.00      1944  0.950
  37    0.0 1.0e-01   1.020       1.15 4.589e-07   47.472       -302  -47.472   0.556  0.0589   38.0     1.00      1998  0.950
  38    0.0 9.6e-02   1.063       1.18 4.496e-07   50.557       -305  -50.557   0.778  0.0511   38.0     1.00      2052  0.950
  39    0.0 9.1e-02   0.925       1.06 4.6218e-07  45.776       -308  -45.776   0.648  0.0386   38.0     1.00      2106  0.950
  40    0.0 8.7e-02   1.137       1.11 4.7517e-07  47.034       -305  -47.034   0.611  0.1094   38.0     1.00      2160  0.950
  41    0.0 8.2e-02   0.917       1.13 4.6949e-07  49.311       -318  -49.311   0.593  0.0737   38.0     1.00      2214  0.950
  42    0.0 7.8e-02   1.107       1.07 4.6224e-07  44.536       -306  -44.536   0.630  0.0614   38.0     1.00      2268  0.950
  43    0.0 7.4e-02   1.230       1.17 5.2632e-07  43.972       -301  -43.972   0.648  0.0813   38.0     1.00      2322  0.950
  44    0.0 7.0e-02   0.936       1.12 4.3476e-07  49.871       -309  -49.871   0.741  0.0875   38.0     1.00      2376  0.950
  45    0.0 6.7e-02   0.890       1.09 4.1833e-07  50.388       -318  -50.388   0.556  0.0768   38.0     1.00      2430  0.950
  46    0.0 6.4e-02   1.059       1.17 4.5258e-07  45.247       -301  -45.247   0.593  0.0641   38.0     1.00      2484  0.950
  47    0.0 6.0e-02   1.071       1.18 4.4123e-07  48.011       -301  -48.011   0.667  0.0769   38.0     1.00      2538  0.950
  48    0.0 5.7e-02   1.062       1.06 4.3851e-07  44.650       -301  -44.650   0.481  0.0611   38.0     1.00      2592  0.950
  49    0.0 5.5e-02   1.067       1.13 5.0577e-07  47.136       -308  -47.136   0.648  0.0586   38.0     1.00      2646  0.950
  50    0.0 5.2e-02   1.031       1.07 4.3279e-07  44.491       -297  -44.491   0.370  0.0756   38.0     1.00      2700  0.950
  51    0.0 4.9e-02   1.023       1.15 4.079e-07   46.128       -301  -46.128   0.481  0.0726   35.4     1.50      2754  0.950
  52    0.0 4.7e-02   0.867       1.14 3.7726e-07  49.831       -313  -49.831   0.500  0.0741   36.8     1.22      2808  0.950
  53    0.0 4.4e-02   1.065       1.15 4.2921e-07  47.626       -302  -47.626   0.463  0.0442   38.0     1.00      2862  0.950
  54    0.0 4.2e-02   0.898       1.07 4.1376e-07  49.214       -308  -49.214   0.500  0.0419   38.0     1.00      2916  0.950
  55    0.0 4.0e-02   1.017       1.02 3.935e-07   45.488       -296  -45.488   0.352  0.0430   38.0     1.00      2970  0.950
  56    0.0 3.8e-02   1.065       0.98 3.8923e-07  44.354       -294  -44.354   0.370  0.0519   34.7     1.63      3024  0.950
  57    0.0 3.6e-02   1.004       1.15 3.4412e-07  47.486       -307  -47.486   0.370  0.0537   32.2     2.09      3078  0.950
  58    0.0 3.4e-02   1.049       1.15 3.3146e-07  49.686       -309  -49.686   0.574  0.0415   30.0     2.51      3132  0.950
  59    0.0 3.3e-02   0.968       1.09 3.6891e-07  47.486       -304  -47.486   0.426  0.0416   34.0     1.75      3186  0.950
  60    0.0 3.1e-02   0.908       1.11 2.9644e-07  50.442       -305  -50.442   0.259  0.0325   33.5     1.84      3240  0.950
  61    0.0 2.9e-02   0.984       0.99 2.969e-07   48.019       -302  -48.019   0.370  0.0357   27.5     2.99      3294  0.950
  62    0.0 2.8e-02   0.963       0.94 3.0211e-07  44.441       -296  -44.441   0.333  0.0270   25.6     3.35      3348  0.950
  63    0.0 2.7e-02   1.048       1.01 2.6378e-07  44.690       -295  -44.690   0.370  0.0689   22.8     3.87      3402  0.950
  64    0.0 2.5e-02   0.996       0.93 2.4656e-07  44.690       -295  -44.690   0.278  0.0166   21.2     4.17      3456  0.950
  65    0.0 2.4e-02   1.019       0.95 2.4268e-07  44.278       -293  -44.278   0.352  0.0231   17.8     4.82      3510  0.950
  66    0.0 2.3e-02   1.029       0.92 2.5325e-07  44.278       -294  -44.278   0.222  0.0307   16.2     5.12      3564  0.950
  67    0.0 2.2e-02   1.014       0.92 2.3148e-07  44.422       -292  -44.422   0.463  0.0254   12.7     5.79      3618  0.950
  68    0.0 2.1e-02   0.976       0.92 2.6624e-07  44.266       -298  -44.266   0.352  0.0146   13.0     5.73      3672  0.950
  69    0.0 2.0e-02   1.038       0.95 2.8161e-07  43.902       -295  -43.902   0.556  0.0251   11.8     5.95      3726  0.950
  70    0.0 1.9e-02   1.000       0.91 2.8159e-07  43.598       -295  -43.598   0.259  0.0185   13.2     5.69      3780  0.950
  71    0.0 1.8e-02   1.006       0.92 2.8507e-07  43.814       -298  -43.814   0.352  0.0132   10.8     6.14      3834  0.950
  72    0.0 1.7e-02   0.993       0.92 2.586e-07   44.276       -295  -44.276   0.500  0.0086    9.9     6.32      3888  0.950
  73    0.0 1.6e-02   0.968       0.92 2.723e-07   43.714       -293  -43.714   0.519  0.0275   10.5     6.21      3942  0.950
  74    0.0 1.5e-02   1.016       0.90 2.5556e-07  44.369       -294  -44.369   0.426  0.0123   11.3     6.05      3996  0.950
  75    0.0 1.4e-02   1.035       0.97 2.7082e-07  44.417       -298  -44.417   0.481  0.0154   11.1     6.08      4050  0.950
  76    0.0 1.4e-02   1.088       1.05 2.656e-07   44.616       -297  -44.616   0.556  0.0405   11.6     6.00      4104  0.950
  77    0.0 1.3e-02   0.984       0.95 2.7546e-07  44.437       -298  -44.437   0.333  0.0131   12.9     5.74      4158  0.950
  78    0.0 1.2e-02   1.023       0.95 2.3857e-07  44.653       -294  -44.653   0.389  0.0169   11.5     6.01      4212  0.950
  79    0.0 1.2e-02   0.949       0.96 2.4371e-07  44.536       -297  -44.536   0.556  0.0151   11.0     6.12      4266  0.950
  80    0.0 1.1e-02   0.989       0.94 2.2147e-07  44.567       -293  -44.567   0.222  0.0129   12.2     5.88      4320  0.950
  81    0.0 1.1e-02   0.970       0.93 2.2837e-07  43.912       -294  -43.912   0.370  0.0167    9.6     6.38      4374  0.950
  82    0.0 1.0e-02   1.003       0.91 2.2392e-07  44.315       -295  -44.315   0.426  0.0146    8.9     6.51      4428  0.950
  83    0.0 9.5e-03   0.976       0.90 2.0148e-07  44.640       -294  -44.640   0.389  0.0085    8.8     6.53      4482  0.950
  84    0.0 9.1e-03   0.978       0.89 1.9994e-07  44.640       -295  -44.640   0.389  0.0100    8.3     6.62      4536  0.950
  85    0.0 8.6e-03   0.993       0.88 1.9168e-07  44.544       -293  -44.544   0.426  0.0112    7.9     6.70      4590  0.950
  86    0.0 8.2e-03   0.964       0.88 1.7905e-07  44.640       -293  -44.640   0.333  0.0100    7.8     6.72      4644  0.950
  87    0.0 7.8e-03   0.995       0.89 1.7439e-07  44.931       -293  -44.931   0.333  0.0096    7.0     6.87      4698  0.950
  88    0.0 7.4e-03   0.979       0.87 1.7964e-07  44.340       -293  -44.340   0.389  0.0095    6.2     7.01      4752  0.950
  89    0.0 7.0e-03   0.978       0.87 1.7815e-07  44.338       -295  -44.338   0.296  0.0167    5.9     7.07      4806  0.950
  90    0.0 6.7e-03   0.990       0.86 1.6726e-07  44.363       -293  -44.363   0.222  0.0038    5.0     7.23      4860  0.950
  91    0.0 6.3e-03   1.010       0.86 1.6043e-07  44.931       -293  -44.931   0.444  0.0068    3.9     7.44      4914  0.950
  92    0.0 6.0e-03   0.995       0.86 1.7778e-07  44.311       -295  -44.311   0.519  0.0082    4.0     7.44      4968  0.950
  93    0.0 5.7e-03   0.989       0.87 1.585e-07   44.363       -291  -44.363   0.315  0.0199    4.3     7.38      5022  0.950
  94    0.0 5.4e-03   0.984       0.88 1.8048e-07  43.945       -293  -43.945   0.426  0.0151    3.7     7.48      5076  0.950
  95    0.0 5.2e-03   0.992       0.86 1.6953e-07  43.945       -291  -43.945   0.389  0.0070    3.7     7.49      5130  0.950
  96    0.0 4.9e-03   0.999       0.86 1.7117e-07  44.311       -293  -44.311   0.241  0.0046    3.5     7.53      5184  0.950
  97    0.0 4.6e-03   0.994       0.86 1.8193e-07  43.945       -293  -43.945   0.259  0.0056    2.8     7.66      5238  0.950
  98    0.0 4.4e-03   1.006       0.86 1.5885e-07  44.311       -291  -44.311   0.259  0.0034    2.3     7.75      5292  0.950
  99    0.0 4.2e-03   1.004       0.87 1.6108e-07  44.311       -291  -44.311   0.481  0.0036    1.9     7.83      5346  0.950
 100    0.0 4.0e-03   1.001       0.88 1.6938e-07  43.945       -291  -43.945   0.519  0.0043    2.0     7.82      5400  0.950
 101    0.0 3.8e-03   0.988       0.87 1.6113e-07  44.311       -292  -44.311   0.500  0.0088    2.1     7.79      5454  0.950
 102    0.0 3.6e-03   1.002       0.87 1.5797e-07  44.311       -292  -44.311   0.463  0.0040    2.2     7.77      5508  0.950
 103    0.0 3.4e-03   1.006       0.87 1.6324e-07  43.923       -291  -43.923   0.259  0.0052    2.3     7.76      5562  0.950
 104    0.0 3.2e-03   0.982       0.86 1.763e-07   43.923       -293  -43.923   0.463  0.0125    1.9     7.83      5616  0.950
 105    0.0 3.1e-03   1.008       0.88 1.6818e-07  43.588       -290  -43.588   0.444  0.0036    1.9     7.83      5670  0.950
 106    0.0 2.9e-03   1.001       0.87 1.6485e-07  43.588       -289  -43.588   0.463  0.0031    1.9     7.82      5724  0.950
 107    0.0 2.8e-03   0.998       0.86 1.5947e-07  43.588       -288  -43.588   0.185  0.0031    2.0     7.82      5778  0.950
 108    0.0 2.6e-03   1.003       0.87 1.5964e-07  44.095       -291  -44.095   0.315  0.0034    1.5     7.91      5832  0.950
 109    0.0 2.5e-03   0.989       0.86 1.8117e-07  43.588       -294  -43.588   0.389  0.0058    1.3     7.95      5886  0.950
 110    0.0 2.4e-03   0.999       0.86 1.6674e-07  43.588       -289  -43.588   0.407  0.0037    1.2     7.96      5940  0.950
 111    0.0 2.3e-03   0.995       0.86 1.6867e-07  43.588       -291  -43.588   0.389  0.0023    1.2     7.97      5994  0.950
 112    0.0 2.2e-03   0.996       0.86 1.6291e-07  43.726       -291  -43.726   0.167  0.0010    1.1     7.98      6048  0.950
 113    0.0 2.0e-03   1.002       0.86 1.6159e-07  43.588       -290  -43.588   0.315  0.0022    1.0     8.00      6102  0.950
 114    0.0 1.9e-03   0.996       0.85 1.6468e-07  43.588       -291  -43.588   0.296  0.0052    1.0     8.00      6156  0.950
 115    0.0 1.8e-03   0.996       0.86 1.5907e-07  43.588       -289  -43.588   0.296  0.0038    1.0     8.00      6210  0.950
 116    0.0 1.8e-03   0.999       0.85 1.596e-07   43.588       -288  -43.588   0.204  0.0014    1.0     8.00      6264  0.950
 117    0.0 1.7e-03   1.000       0.85 1.5562e-07  43.588       -289  -43.588   0.222  0.0011    1.0     8.00      6318  0.950
 118    0.0 1.6e-03   0.998       0.85 1.6334e-07  43.588       -290  -43.588   0.241  0.0019    1.0     8.00      6372  0.950
 119    0.0 1.5e-03   0.995       0.86 1.657e-07   43.588       -290  -43.588   0.222  0.0021    1.0     8.00      6426  0.950
 120    0.0 1.4e-03   1.001       0.86 1.662e-07   43.588       -291  -43.588   0.259  0.0033    1.0     8.00      6480  0.950
 121    0.0 1.4e-03   1.001       0.86 1.6235e-07  43.588       -290  -43.588   0.222  0.0009    1.0     8.00      6534  0.950
 122    0.0 1.3e-03   1.004       0.86 1.6137e-07  43.852       -291  -43.852   0.278  0.0018    1.0     8.00      6588  0.950
 123    0.0 1.2e-03   1.003       0.85 1.6787e-07  43.852       -292  -43.852   0.259  0.0019    1.0     8.00      6642  0.950
 124    0.0 1.2e-03   0.999       0.85 1.7261e-07  43.852       -294  -43.852   0.111  0.0024    1.0     8.00      6696  0.950
 125    0.0 9.3e-04   0.997       0.85 1.7232e-07  43.588       -293  -43.588   0.259  0.0018    1.0     8.00      6750  0.800
 126    0.0 8.8e-04   0.994       0.86 1.6546e-07  43.588       -291  -43.588   0.037  0.0008    1.0     8.00      6804  0.950
 127    0.0 7.1e-04   1.001       0.85 1.6895e-07  43.588       -292  -43.588   0.185  0.0007    1.0     8.00      6858  0.800
 128    0.0 6.7e-04   1.000       0.86 1.7083e-07  43.588       -293  -43.588   0.093  0.0007    1.0     8.00      6912  0.950
 129    0.0 5.4e-04   0.999       0.86 1.6778e-07  43.588       -292  -43.588   0.093  0.0011    1.0     8.00      6966  0.800
 130    0.0 4.3e-04   0.998       0.86 1.6489e-07  43.588       -291  -43.588   0.037  0.0018    1.0     8.00      7020  0.800
 131    0.0 0.0e+00   1.000       0.86 1.594e-07   43.588       -290  -43.588   0.019  0.0000    1.0     8.00      7074  0.800
## Placement Quench took 0.00 seconds (max_rss 401.2 MiB)

BB estimate of min-dist (placement) wire length: 592

Completed placement consistency check successfully.

Swaps called: 7094

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 43.588 ns, Fmax: 22.9421 MHz
Placement estimated setup Worst Negative Slack (sWNS): -43.588 ns
Placement estimated setup Total Negative Slack (sTNS): -291.041 ns

Placement estimated setup slack histogram:
[ -4.4e-08: -4.3e-08) 3 ( 42.9%) |*************************************************
[ -4.3e-08: -4.3e-08) 0 (  0.0%) |
[ -4.3e-08: -4.2e-08) 0 (  0.0%) |
[ -4.2e-08: -4.2e-08) 0 (  0.0%) |
[ -4.2e-08: -4.1e-08) 1 ( 14.3%) |****************
[ -4.1e-08: -4.1e-08) 0 (  0.0%) |
[ -4.1e-08:   -4e-08) 2 ( 28.6%) |*********************************
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 1 ( 14.3%) |****************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999865, bb_cost: 0.861293, td_cost: 1.62265e-07, 

Placement resource usage:
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-BIDIR   implemented as TL-BIDIR  : 9
  PB-LOGIC   implemented as TL-LOGIC  : 7
  PB-SDIOMUX implemented as TL-SDIOMUX: 2
  PB-SYN_VCC implemented as TL-SYN_VCC: 1

Placement number of temperatures: 131
Placement total # of swap attempts: 7094
	Swaps accepted: 3386 (47.7 %)
	Swaps rejected: 2197 (31.0 %)
	Swaps aborted : 1511 (21.3 %)
Placement Quench timing analysis took 5.4318e-05 seconds (3.9637e-05 STA, 1.4681e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00764502 seconds (0.00553631 STA, 0.00210871 slack) (133 full updates: 133 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 133 in 0.000849704 sec
Full Max Req/Worst Slack updates 63 in 4.8316e-05 sec
Incr Max Req/Worst Slack updates 70 in 4.4741e-05 sec
Incr Criticality updates 28 in 0.000221202 sec
Full Criticality updates 105 in 0.000793763 sec
# Placement took 0.64 seconds (max_rss 401.2 MiB, delta_rss +49.4 MiB)

Flow timing analysis took 0.00764502 seconds (0.00553631 STA, 0.00210871 slack) (133 full updates: 133 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 24.41 seconds (max_rss 401.2 MiB)
