<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>iflaggen.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/nasm-2.13.01/x86/iflaggen.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/nasm-2.13.01/x86/iflaggen.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>vpp_1804</a>/<a href='../../../..'>build-root</a>/<a href='../../..'>build-vpp_debug-native</a>/<a href='../..'>dpdk</a>/<a href='..'>nasm-2.13.01</a>/<a href='./'>x86</a>/<a href='iflaggen.h.html'>iflaggen.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* This file is auto-generated. Don't edit. */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/NASM_IFLAGGEN_H">NASM_IFLAGGEN_H</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/NASM_IFLAGGEN_H" data-ref="_M/NASM_IFLAGGEN_H">NASM_IFLAGGEN_H</dfn> 1</u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#define <dfn class="macro" id="_M/IF_SM" data-ref="_M/IF_SM">IF_SM</dfn>                 0 /* Size match                                                       */</u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/IF_SM2" data-ref="_M/IF_SM2">IF_SM2</dfn>                1 /* Size match first two operands                                    */</u></td></tr>
<tr><th id="7">7</th><td><u>#define <dfn class="macro" id="_M/IF_SB" data-ref="_M/IF_SB">IF_SB</dfn>                 2 /* Unsized operands can't be non-byte                               */</u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/IF_SW" data-ref="_M/IF_SW">IF_SW</dfn>                 3 /* Unsized operands can't be non-word                               */</u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/IF_SD" data-ref="_M/IF_SD">IF_SD</dfn>                 4 /* Unsized operands can't be non-dword                              */</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/IF_SQ" data-ref="_M/IF_SQ">IF_SQ</dfn>                 5 /* Unsized operands can't be non-qword                              */</u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/IF_SO" data-ref="_M/IF_SO">IF_SO</dfn>                 6 /* Unsized operands can't be non-oword                              */</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/IF_SY" data-ref="_M/IF_SY">IF_SY</dfn>                 7 /* Unsized operands can't be non-yword                              */</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/IF_SZ" data-ref="_M/IF_SZ">IF_SZ</dfn>                 8 /* Unsized operands can't be non-zword                              */</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/IF_SIZE" data-ref="_M/IF_SIZE">IF_SIZE</dfn>               9 /* Unsized operands must match the bitsize                          */</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/IF_SX" data-ref="_M/IF_SX">IF_SX</dfn>                10 /* Unsized operands not allowed                                     */</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/IF_AR0" data-ref="_M/IF_AR0">IF_AR0</dfn>               11 /* SB, SW, SD applies to argument 0                                 */</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/IF_AR1" data-ref="_M/IF_AR1">IF_AR1</dfn>               12 /* SB, SW, SD applies to argument 1                                 */</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/IF_AR2" data-ref="_M/IF_AR2">IF_AR2</dfn>               13 /* SB, SW, SD applies to argument 2                                 */</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/IF_AR3" data-ref="_M/IF_AR3">IF_AR3</dfn>               14 /* SB, SW, SD applies to argument 3                                 */</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/IF_AR4" data-ref="_M/IF_AR4">IF_AR4</dfn>               15 /* SB, SW, SD applies to argument 4                                 */</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/IF_OPT" data-ref="_M/IF_OPT">IF_OPT</dfn>               16 /* Optimizing assembly only                                         */</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/IF_PRIV" data-ref="_M/IF_PRIV">IF_PRIV</dfn>              32 /* Privileged instruction                                           */</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/IF_SMM" data-ref="_M/IF_SMM">IF_SMM</dfn>               33 /* Only valid in SMM                                                */</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/IF_PROT" data-ref="_M/IF_PROT">IF_PROT</dfn>              34 /* Protected mode only                                              */</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/IF_LOCK" data-ref="_M/IF_LOCK">IF_LOCK</dfn>              35 /* Lockable if operand 0 is memory                                  */</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/IF_NOLONG" data-ref="_M/IF_NOLONG">IF_NOLONG</dfn>            36 /* Not available in long mode                                       */</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/IF_LONG" data-ref="_M/IF_LONG">IF_LONG</dfn>              37 /* Long mode                                                        */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/IF_NOHLE" data-ref="_M/IF_NOHLE">IF_NOHLE</dfn>             38 /* HLE prefixes forbidden                                           */</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/IF_MIB" data-ref="_M/IF_MIB">IF_MIB</dfn>               39 /* disassemble with split EA                                        */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/IF_BND" data-ref="_M/IF_BND">IF_BND</dfn>               40 /* BND (0xF2) prefix available                                      */</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/IF_UNDOC" data-ref="_M/IF_UNDOC">IF_UNDOC</dfn>             41 /* Undocumented                                                     */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/IF_HLE" data-ref="_M/IF_HLE">IF_HLE</dfn>               42 /* HLE prefixed                                                     */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/IF_FPU" data-ref="_M/IF_FPU">IF_FPU</dfn>               43 /* FPU                                                              */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/IF_MMX" data-ref="_M/IF_MMX">IF_MMX</dfn>               44 /* MMX                                                              */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/IF_3DNOW" data-ref="_M/IF_3DNOW">IF_3DNOW</dfn>             45 /* 3DNow!                                                           */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/IF_SSE" data-ref="_M/IF_SSE">IF_SSE</dfn>               46 /* SSE (KNI, MMX2)                                                  */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/IF_SSE2" data-ref="_M/IF_SSE2">IF_SSE2</dfn>              47 /* SSE2                                                             */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/IF_SSE3" data-ref="_M/IF_SSE3">IF_SSE3</dfn>              48 /* SSE3 (PNI)                                                       */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/IF_VMX" data-ref="_M/IF_VMX">IF_VMX</dfn>               49 /* VMX                                                              */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/IF_SSSE3" data-ref="_M/IF_SSSE3">IF_SSSE3</dfn>             50 /* SSSE3                                                            */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/IF_SSE4A" data-ref="_M/IF_SSE4A">IF_SSE4A</dfn>             51 /* AMD SSE4a                                                        */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/IF_SSE41" data-ref="_M/IF_SSE41">IF_SSE41</dfn>             52 /* SSE4.1                                                           */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/IF_SSE42" data-ref="_M/IF_SSE42">IF_SSE42</dfn>             53 /* SSE4.2                                                           */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/IF_SSE5" data-ref="_M/IF_SSE5">IF_SSE5</dfn>              54 /* SSE5                                                             */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/IF_AVX" data-ref="_M/IF_AVX">IF_AVX</dfn>               55 /* AVX (128b)                                                       */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/IF_AVX2" data-ref="_M/IF_AVX2">IF_AVX2</dfn>              56 /* AVX2 (256b)                                                      */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/IF_FMA" data-ref="_M/IF_FMA">IF_FMA</dfn>               57 /*                                                                  */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/IF_BMI1" data-ref="_M/IF_BMI1">IF_BMI1</dfn>              58 /*                                                                  */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/IF_BMI2" data-ref="_M/IF_BMI2">IF_BMI2</dfn>              59 /*                                                                  */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/IF_TBM" data-ref="_M/IF_TBM">IF_TBM</dfn>               60 /*                                                                  */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/IF_RTM" data-ref="_M/IF_RTM">IF_RTM</dfn>               61 /*                                                                  */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/IF_INVPCID" data-ref="_M/IF_INVPCID">IF_INVPCID</dfn>           62 /*                                                                  */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/IF_AVX512" data-ref="_M/IF_AVX512">IF_AVX512</dfn>            64 /* AVX-512F (512b)                                                  */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/IF_AVX512CD" data-ref="_M/IF_AVX512CD">IF_AVX512CD</dfn>          65 /* AVX-512 Conflict Detection                                       */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/IF_AVX512ER" data-ref="_M/IF_AVX512ER">IF_AVX512ER</dfn>          66 /* AVX-512 Exponential and Reciprocal                               */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/IF_AVX512PF" data-ref="_M/IF_AVX512PF">IF_AVX512PF</dfn>          67 /* AVX-512 Prefetch                                                 */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/IF_MPX" data-ref="_M/IF_MPX">IF_MPX</dfn>               68 /* MPX                                                              */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/IF_SHA" data-ref="_M/IF_SHA">IF_SHA</dfn>               69 /* SHA                                                              */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/IF_PREFETCHWT1" data-ref="_M/IF_PREFETCHWT1">IF_PREFETCHWT1</dfn>       70 /* PREFETCHWT1                                                      */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/IF_AVX512VL" data-ref="_M/IF_AVX512VL">IF_AVX512VL</dfn>          71 /* AVX-512 Vector Length Orthogonality                              */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/IF_AVX512DQ" data-ref="_M/IF_AVX512DQ">IF_AVX512DQ</dfn>          72 /* AVX-512 Dword and Qword                                          */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/IF_AVX512BW" data-ref="_M/IF_AVX512BW">IF_AVX512BW</dfn>          73 /* AVX-512 Byte and Word                                            */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/IF_AVX512IFMA" data-ref="_M/IF_AVX512IFMA">IF_AVX512IFMA</dfn>        74 /* AVX-512 IFMA instructions                                        */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/IF_AVX512VBMI" data-ref="_M/IF_AVX512VBMI">IF_AVX512VBMI</dfn>        75 /* AVX-512 VBMI instructions                                        */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/IF_OBSOLETE" data-ref="_M/IF_OBSOLETE">IF_OBSOLETE</dfn>          93 /* Instruction removed from architecture                            */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/IF_VEX" data-ref="_M/IF_VEX">IF_VEX</dfn>               94 /* VEX or XOP encoded instruction                                   */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/IF_EVEX" data-ref="_M/IF_EVEX">IF_EVEX</dfn>              95 /* EVEX encoded instruction                                         */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/IF_8086" data-ref="_M/IF_8086">IF_8086</dfn>              96 /* 8086                                                             */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/IF_186" data-ref="_M/IF_186">IF_186</dfn>               97 /* 186+                                                             */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/IF_286" data-ref="_M/IF_286">IF_286</dfn>               98 /* 286+                                                             */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/IF_386" data-ref="_M/IF_386">IF_386</dfn>               99 /* 386+                                                             */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/IF_486" data-ref="_M/IF_486">IF_486</dfn>              100 /* 486+                                                             */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/IF_PENT" data-ref="_M/IF_PENT">IF_PENT</dfn>             101 /* Pentium                                                          */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/IF_P6" data-ref="_M/IF_P6">IF_P6</dfn>               102 /* P6                                                               */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/IF_KATMAI" data-ref="_M/IF_KATMAI">IF_KATMAI</dfn>           103 /* Katmai                                                           */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/IF_WILLAMETTE" data-ref="_M/IF_WILLAMETTE">IF_WILLAMETTE</dfn>       104 /* Willamette                                                       */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/IF_PRESCOTT" data-ref="_M/IF_PRESCOTT">IF_PRESCOTT</dfn>         105 /* Prescott                                                         */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/IF_X86_64" data-ref="_M/IF_X86_64">IF_X86_64</dfn>           106 /* x86-64 (long or legacy mode)                                     */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/IF_NEHALEM" data-ref="_M/IF_NEHALEM">IF_NEHALEM</dfn>          107 /* Nehalem                                                          */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/IF_WESTMERE" data-ref="_M/IF_WESTMERE">IF_WESTMERE</dfn>         108 /* Westmere                                                         */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/IF_SANDYBRIDGE" data-ref="_M/IF_SANDYBRIDGE">IF_SANDYBRIDGE</dfn>      109 /* Sandy Bridge                                                     */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/IF_FUTURE" data-ref="_M/IF_FUTURE">IF_FUTURE</dfn>           110 /* Future processor (not yet disclosed)                             */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/IF_IA64" data-ref="_M/IF_IA64">IF_IA64</dfn>             111 /* IA64 (in x86 mode)                                               */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/IF_CYRIX" data-ref="_M/IF_CYRIX">IF_CYRIX</dfn>            126 /* Cyrix-specific                                                   */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/IF_AMD" data-ref="_M/IF_AMD">IF_AMD</dfn>              127 /* AMD-specific                                                     */</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="88">88</th><td>    <a class="typedef" href="../../../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="(anonymous)::field" title='(anonymous struct)::field' data-ref="(anonymous)::field">field</dfn>[<var>4</var>];</td></tr>
<tr><th id="89">89</th><td>} <dfn class="typedef" id="iflag_t" title='iflag_t' data-type='struct iflag_t' data-ref="iflag_t">iflag_t</dfn>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><b>extern</b> <em>const</em> <a class="typedef" href="#iflag_t" title='iflag_t' data-type='struct iflag_t' data-ref="iflag_t">iflag_t</a> <dfn class="decl" id="insns_flags" title='insns_flags' data-ref="insns_flags">insns_flags</dfn>[<var>235</var>];</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#<span data-ppcond="2">endif</span> /* NASM_IFLAGGEN_H */</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../asm/assemble.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/nasm-2.13.01/asm/assemble.c</a><br/>Generated on <em>2018-Jul-29</em> from project vpp_1804 revision <em>18.04</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
