$date
	Wed Nov 23 12:41:42 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module aComputer $end
$var wire 1 ! clock $end
$var reg 32 " acc [31:0] $end
$var reg 16 # ir [15:0] $end
$var reg 13 $ pc [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
bx #
b0 "
0!
$end
#1
b1 $
b0 #
1!
#2
0!
#3
b11 $
b10000000000001 #
1!
#4
0!
#5
b100 $
b110000000000011 #
1!
#6
0!
#7
b101 $
b11111111111111110101111111111100 "
b1010000000000100 #
1!
#8
0!
#9
b111 $
b101 "
b1100000000000101 #
1!
#10
0!
#11
b0 $
b11111111111111110111111111111110 "
b1000000000000111 #
1!
#12
0!
#13
b1 $
b0 #
1!
#14
0!
#15
b11 $
b10000000000001 #
1!
#16
0!
#17
b1 $
b0 #
1!
#18
0!
#19
b11 $
b10000000000001 #
1!
#20
0!
#21
b1 $
b0 #
1!
#22
0!
#23
b11 $
b10000000000001 #
1!
#24
0!
#25
b1 $
b0 #
1!
#26
0!
#27
b11 $
b10000000000001 #
1!
#28
0!
#29
b1 $
b0 #
1!
#30
0!
#31
b11 $
b10000000000001 #
1!
#32
0!
