0.7
2020.2
May 22 2024
19:03:11
C:/Harman/Lecture Files/SoC Peripheral Design/24_06_25/Veriog_source_평가용_공유/eth_task.v,1721044567,verilog,,C:/Harman/Lecture Files/SoC Peripheral Design/24_06_25/Veriog_source_평가용_공유/tb_eth_task.v,,eth_task,,,,,,,,
C:/Harman/Lecture Files/SoC Peripheral Design/24_06_25/Veriog_source_평가용_공유/tb_eth_task.v,1721044567,verilog,,,,tb_eth_task,,,,,,,,
C:/Harman/Verilog/SoC_07_15_TEST/SoC_07_15_TEST.gen/sources_1/ip/spram_2048x32/sim/spram_2048x32.v,1721045266,verilog,,C:/Harman/Lecture Files/SoC Peripheral Design/24_06_25/Veriog_source_평가용_공유/eth_task.v,,spram_2048x32,,,,,,,,
C:/Harman/Verilog/SoC_07_15_TEST/SoC_07_15_TEST.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
