ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB337:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <string.h>
  25:Core/Src/main.c **** #include <stdio.h>
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c ****  ADC_HandleTypeDef hadc1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** TIM_HandleTypeDef htim16;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** int timer_lap = 0;
  52:Core/Src/main.c **** int flag_sensor = 0;
  53:Core/Src/main.c **** int flag_tension = 0;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/main.c **** void SystemClock_Config(void);
  59:Core/Src/main.c **** static void MX_GPIO_Init(void);
  60:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  61:Core/Src/main.c **** static void MX_TIM16_Init(void);
  62:Core/Src/main.c **** static void MX_ADC1_Init(void);
  63:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****   * @brief  The application entry point.
  74:Core/Src/main.c ****   * @retval int
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  79:Core/Src/main.c ****   
  80:Core/Src/main.c ****   uint16_t raw;
  81:Core/Src/main.c ****   char msg[10];
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  88:Core/Src/main.c ****   HAL_Init();
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Configure the system clock */
  95:Core/Src/main.c ****   SystemClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 104:Core/Src/main.c ****   MX_TIM16_Init();
 105:Core/Src/main.c ****   MX_ADC1_Init();
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   //Start timer
 110:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim16);
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END 2 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Infinite loop */
 115:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 116:Core/Src/main.c ****   while (1)
 117:Core/Src/main.c ****   { 
 118:Core/Src/main.c ****     
 119:Core/Src/main.c ****     //check flag sensor
 120:Core/Src/main.c ****     if(flag_sensor == 1){
 121:Core/Src/main.c ****       //read sensor
 122:Core/Src/main.c ****       flag_sensor = 0;
 123:Core/Src/main.c ****     }
 124:Core/Src/main.c ****     
 125:Core/Src/main.c ****     //check flag tension
 126:Core/Src/main.c ****     if(flag_tension == 1){
 127:Core/Src/main.c ****       //read tension
 128:Core/Src/main.c ****       flag_tension = 0;
 129:Core/Src/main.c ****     }
 130:Core/Src/main.c ****     
 131:Core/Src/main.c ****     //Set GPIO high
 132:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****     HAL_ADC_Start(&hadc1);
 135:Core/Src/main.c ****     HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 136:Core/Src/main.c ****     raw = (HAL_ADC_GetValue(&hadc1)/4096)*3.3; //conversion to voltage
 137:Core/Src/main.c ****     // HAL_ADC_Stop(&hadc1);
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****     // Convert to string and print
 140:Core/Src/main.c ****     sprintf(msg, "%hu\r\n", raw);
 141:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****     HAL_Delay(1);
 144:Core/Src/main.c ****       
 145:Core/Src/main.c ****     /* USER CODE END WHILE */
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 148:Core/Src/main.c ****   
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****     /* USER CODE END WHILE */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 153:Core/Src/main.c ****   }
 154:Core/Src/main.c ****   /* USER CODE END 3 */
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /**
 158:Core/Src/main.c ****   * @brief System Clock Configuration
 159:Core/Src/main.c ****   * @retval None
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c **** void SystemClock_Config(void)
 162:Core/Src/main.c **** {
 163:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 167:Core/Src/main.c ****   */
 168:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 171:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 183:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****     Error_Handler();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 189:Core/Src/main.c ****   */
 190:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 191:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 198:Core/Src/main.c ****   {
 199:Core/Src/main.c ****     Error_Handler();
 200:Core/Src/main.c ****   }
 201:Core/Src/main.c **** }
 202:Core/Src/main.c **** 
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 5


 203:Core/Src/main.c **** /**
 204:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 205:Core/Src/main.c ****   * @param None
 206:Core/Src/main.c ****   * @retval None
 207:Core/Src/main.c ****   */
 208:Core/Src/main.c **** static void MX_ADC1_Init(void)
 209:Core/Src/main.c **** {
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 216:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /** Common config
 223:Core/Src/main.c ****   */
 224:Core/Src/main.c ****   hadc1.Instance = ADC1;
 225:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 226:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 227:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 228:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 229:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 230:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 231:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 232:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 233:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 234:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 235:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 236:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 237:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 238:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 239:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 240:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 241:Core/Src/main.c ****   {
 242:Core/Src/main.c ****     Error_Handler();
 243:Core/Src/main.c ****   }
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /** Configure the ADC multi-mode
 246:Core/Src/main.c ****   */
 247:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 248:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 249:Core/Src/main.c ****   {
 250:Core/Src/main.c ****     Error_Handler();
 251:Core/Src/main.c ****   }
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /** Configure Regular Channel
 254:Core/Src/main.c ****   */
 255:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 256:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 257:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 258:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 259:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 6


 260:Core/Src/main.c ****   sConfig.Offset = 0;
 261:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 262:Core/Src/main.c ****   {
 263:Core/Src/main.c ****     Error_Handler();
 264:Core/Src/main.c ****   }
 265:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 268:Core/Src/main.c **** 
 269:Core/Src/main.c **** }
 270:Core/Src/main.c **** 
 271:Core/Src/main.c **** /**
 272:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 273:Core/Src/main.c ****   * @param None
 274:Core/Src/main.c ****   * @retval None
 275:Core/Src/main.c ****   */
 276:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 277:Core/Src/main.c **** {
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 286:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 287:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 288:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 289:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 290:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 291:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 292:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 293:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 294:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 295:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 296:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 297:Core/Src/main.c ****   {
 298:Core/Src/main.c ****     Error_Handler();
 299:Core/Src/main.c ****   }
 300:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****     Error_Handler();
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 305:Core/Src/main.c ****   {
 306:Core/Src/main.c ****     Error_Handler();
 307:Core/Src/main.c ****   }
 308:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 309:Core/Src/main.c ****   {
 310:Core/Src/main.c ****     Error_Handler();
 311:Core/Src/main.c ****   }
 312:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** }
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c **** /**
 319:Core/Src/main.c ****   * @brief TIM16 Initialization Function
 320:Core/Src/main.c ****   * @param None
 321:Core/Src/main.c ****   * @retval None
 322:Core/Src/main.c ****   */
 323:Core/Src/main.c **** static void MX_TIM16_Init(void)
 324:Core/Src/main.c **** {
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE END TIM16_Init 0 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE END TIM16_Init 1 */
 333:Core/Src/main.c ****   htim16.Instance = TIM16;
 334:Core/Src/main.c ****   htim16.Init.Prescaler = 13281-1;
 335:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 336:Core/Src/main.c ****   htim16.Init.Period = 99;
 337:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 338:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 339:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 340:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 341:Core/Src/main.c ****   {
 342:Core/Src/main.c ****     Error_Handler();
 343:Core/Src/main.c ****   }
 344:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /* USER CODE END TIM16_Init 2 */
 347:Core/Src/main.c **** 
 348:Core/Src/main.c **** }
 349:Core/Src/main.c **** 
 350:Core/Src/main.c **** /**
 351:Core/Src/main.c ****   * @brief GPIO Initialization Function
 352:Core/Src/main.c ****   * @param None
 353:Core/Src/main.c ****   * @retval None
 354:Core/Src/main.c ****   */
 355:Core/Src/main.c **** static void MX_GPIO_Init(void)
 356:Core/Src/main.c **** {
  28              		.loc 1 356 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 8AB0     		sub	sp, sp, #40
  39              		.cfi_def_cfa_offset 56
 357:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 357 3 view .LVU1
  41              		.loc 1 357 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0594     		str	r4, [sp, #20]
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 8


  44 0008 0694     		str	r4, [sp, #24]
  45 000a 0794     		str	r4, [sp, #28]
  46 000c 0894     		str	r4, [sp, #32]
  47 000e 0994     		str	r4, [sp, #36]
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 360:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 360 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 360 3 view .LVU4
  51              		.loc 1 360 3 view .LVU5
  52 0010 2D4B     		ldr	r3, .L3
  53 0012 DA6C     		ldr	r2, [r3, #76]
  54 0014 42F00402 		orr	r2, r2, #4
  55 0018 DA64     		str	r2, [r3, #76]
  56              		.loc 1 360 3 view .LVU6
  57 001a DA6C     		ldr	r2, [r3, #76]
  58 001c 02F00402 		and	r2, r2, #4
  59 0020 0192     		str	r2, [sp, #4]
  60              		.loc 1 360 3 view .LVU7
  61 0022 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 360 3 view .LVU8
 361:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  64              		.loc 1 361 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 361 3 view .LVU10
  67              		.loc 1 361 3 view .LVU11
  68 0024 DA6C     		ldr	r2, [r3, #76]
  69 0026 42F02002 		orr	r2, r2, #32
  70 002a DA64     		str	r2, [r3, #76]
  71              		.loc 1 361 3 view .LVU12
  72 002c DA6C     		ldr	r2, [r3, #76]
  73 002e 02F02002 		and	r2, r2, #32
  74 0032 0292     		str	r2, [sp, #8]
  75              		.loc 1 361 3 view .LVU13
  76 0034 029A     		ldr	r2, [sp, #8]
  77              	.LBE5:
  78              		.loc 1 361 3 view .LVU14
 362:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  79              		.loc 1 362 3 view .LVU15
  80              	.LBB6:
  81              		.loc 1 362 3 view .LVU16
  82              		.loc 1 362 3 view .LVU17
  83 0036 DA6C     		ldr	r2, [r3, #76]
  84 0038 42F00102 		orr	r2, r2, #1
  85 003c DA64     		str	r2, [r3, #76]
  86              		.loc 1 362 3 view .LVU18
  87 003e DA6C     		ldr	r2, [r3, #76]
  88 0040 02F00102 		and	r2, r2, #1
  89 0044 0392     		str	r2, [sp, #12]
  90              		.loc 1 362 3 view .LVU19
  91 0046 039A     		ldr	r2, [sp, #12]
  92              	.LBE6:
  93              		.loc 1 362 3 view .LVU20
 363:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  94              		.loc 1 363 3 view .LVU21
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 9


  95              	.LBB7:
  96              		.loc 1 363 3 view .LVU22
  97              		.loc 1 363 3 view .LVU23
  98 0048 DA6C     		ldr	r2, [r3, #76]
  99 004a 42F00202 		orr	r2, r2, #2
 100 004e DA64     		str	r2, [r3, #76]
 101              		.loc 1 363 3 view .LVU24
 102 0050 DB6C     		ldr	r3, [r3, #76]
 103 0052 03F00203 		and	r3, r3, #2
 104 0056 0493     		str	r3, [sp, #16]
 105              		.loc 1 363 3 view .LVU25
 106 0058 049B     		ldr	r3, [sp, #16]
 107              	.LBE7:
 108              		.loc 1 363 3 view .LVU26
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 366:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 109              		.loc 1 366 3 view .LVU27
 110 005a 2246     		mov	r2, r4
 111 005c 2021     		movs	r1, #32
 112 005e 4FF09040 		mov	r0, #1207959552
 113 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 114              	.LVL0:
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 369:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 115              		.loc 1 369 3 view .LVU28
 116 0066 194D     		ldr	r5, .L3+4
 117 0068 2246     		mov	r2, r4
 118 006a 4FF48061 		mov	r1, #1024
 119 006e 2846     		mov	r0, r5
 120 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 121              	.LVL1:
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 372:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 122              		.loc 1 372 3 view .LVU29
 123              		.loc 1 372 23 is_stmt 0 view .LVU30
 124 0074 4FF40053 		mov	r3, #8192
 125 0078 0593     		str	r3, [sp, #20]
 373:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 126              		.loc 1 373 3 is_stmt 1 view .LVU31
 127              		.loc 1 373 24 is_stmt 0 view .LVU32
 128 007a 4FF48813 		mov	r3, #1114112
 129 007e 0693     		str	r3, [sp, #24]
 374:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 130              		.loc 1 374 3 is_stmt 1 view .LVU33
 131              		.loc 1 374 24 is_stmt 0 view .LVU34
 132 0080 0794     		str	r4, [sp, #28]
 375:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 133              		.loc 1 375 3 is_stmt 1 view .LVU35
 134 0082 05A9     		add	r1, sp, #20
 135 0084 2846     		mov	r0, r5
 136 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 137              	.LVL2:
 376:Core/Src/main.c **** 
 377:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 10


 378:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 138              		.loc 1 378 3 view .LVU36
 139              		.loc 1 378 23 is_stmt 0 view .LVU37
 140 008a 2023     		movs	r3, #32
 141 008c 0593     		str	r3, [sp, #20]
 379:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 142              		.loc 1 379 3 is_stmt 1 view .LVU38
 143              		.loc 1 379 24 is_stmt 0 view .LVU39
 144 008e 0126     		movs	r6, #1
 145 0090 0696     		str	r6, [sp, #24]
 380:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 146              		.loc 1 380 3 is_stmt 1 view .LVU40
 147              		.loc 1 380 24 is_stmt 0 view .LVU41
 148 0092 0794     		str	r4, [sp, #28]
 381:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 149              		.loc 1 381 3 is_stmt 1 view .LVU42
 150              		.loc 1 381 25 is_stmt 0 view .LVU43
 151 0094 0894     		str	r4, [sp, #32]
 382:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 152              		.loc 1 382 3 is_stmt 1 view .LVU44
 153 0096 05A9     		add	r1, sp, #20
 154 0098 4FF09040 		mov	r0, #1207959552
 155 009c FFF7FEFF 		bl	HAL_GPIO_Init
 156              	.LVL3:
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /*Configure GPIO pin : PC10 */
 385:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10;
 157              		.loc 1 385 3 view .LVU45
 158              		.loc 1 385 23 is_stmt 0 view .LVU46
 159 00a0 4FF48063 		mov	r3, #1024
 160 00a4 0593     		str	r3, [sp, #20]
 386:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 161              		.loc 1 386 3 is_stmt 1 view .LVU47
 162              		.loc 1 386 24 is_stmt 0 view .LVU48
 163 00a6 0696     		str	r6, [sp, #24]
 387:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 164              		.loc 1 387 3 is_stmt 1 view .LVU49
 165              		.loc 1 387 24 is_stmt 0 view .LVU50
 166 00a8 0794     		str	r4, [sp, #28]
 388:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 167              		.loc 1 388 3 is_stmt 1 view .LVU51
 168              		.loc 1 388 25 is_stmt 0 view .LVU52
 169 00aa 0894     		str	r4, [sp, #32]
 389:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 170              		.loc 1 389 3 is_stmt 1 view .LVU53
 171 00ac 05A9     		add	r1, sp, #20
 172 00ae 2846     		mov	r0, r5
 173 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL4:
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /* EXTI interrupt init*/
 392:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 175              		.loc 1 392 3 view .LVU54
 176 00b4 2246     		mov	r2, r4
 177 00b6 2146     		mov	r1, r4
 178 00b8 2820     		movs	r0, #40
 179 00ba FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 11


 180              	.LVL5:
 393:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 181              		.loc 1 393 3 view .LVU55
 182 00be 2820     		movs	r0, #40
 183 00c0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 184              	.LVL6:
 394:Core/Src/main.c **** 
 395:Core/Src/main.c **** }
 185              		.loc 1 395 1 is_stmt 0 view .LVU56
 186 00c4 0AB0     		add	sp, sp, #40
 187              		.cfi_def_cfa_offset 16
 188              		@ sp needed
 189 00c6 70BD     		pop	{r4, r5, r6, pc}
 190              	.L4:
 191              		.align	2
 192              	.L3:
 193 00c8 00100240 		.word	1073876992
 194 00cc 00080048 		.word	1207961600
 195              		.cfi_endproc
 196              	.LFE337:
 198              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 199              		.align	1
 200              		.global	HAL_TIM_PeriodElapsedCallback
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 205              	HAL_TIM_PeriodElapsedCallback:
 206              	.LVL7:
 207              	.LFB338:
 396:Core/Src/main.c **** 
 397:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 398:Core/Src/main.c **** 
 399:Core/Src/main.c **** //function that is called every 50 ms
 400:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 401:Core/Src/main.c **** {
 208              		.loc 1 401 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 401 1 is_stmt 0 view .LVU58
 213 0000 10B5     		push	{r4, lr}
 214              		.cfi_def_cfa_offset 8
 215              		.cfi_offset 4, -8
 216              		.cfi_offset 14, -4
 217 0002 0446     		mov	r4, r0
 402:Core/Src/main.c ****   //toggle a pin 
 403:Core/Src/main.c ****   HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
 218              		.loc 1 403 3 is_stmt 1 view .LVU59
 219 0004 4FF48061 		mov	r1, #1024
 220 0008 1048     		ldr	r0, .L10
 221              	.LVL8:
 222              		.loc 1 403 3 is_stmt 0 view .LVU60
 223 000a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 224              	.LVL9:
 404:Core/Src/main.c ****   if (htim->Instance == TIM16)
 225              		.loc 1 404 3 is_stmt 1 view .LVU61
 226              		.loc 1 404 11 is_stmt 0 view .LVU62
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 12


 227 000e 2268     		ldr	r2, [r4]
 228              		.loc 1 404 6 view .LVU63
 229 0010 0F4B     		ldr	r3, .L10+4
 230 0012 9A42     		cmp	r2, r3
 231 0014 00D0     		beq	.L9
 232              	.L5:
 405:Core/Src/main.c ****   {
 406:Core/Src/main.c ****     timer_lap += 1;
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****     if ((timer_lap % 4) == 0)
 409:Core/Src/main.c ****     {
 410:Core/Src/main.c ****       flag_sensor = 1; //flag for checking the sensor
 411:Core/Src/main.c ****     }  else if ((timer_lap % 7) == 0)
 412:Core/Src/main.c ****     {
 413:Core/Src/main.c ****       flag_tension = 1; //flag for checking the tension
 414:Core/Src/main.c ****     }
 415:Core/Src/main.c ****   }
 416:Core/Src/main.c **** }
 233              		.loc 1 416 1 view .LVU64
 234 0016 10BD     		pop	{r4, pc}
 235              	.LVL10:
 236              	.L9:
 406:Core/Src/main.c **** 
 237              		.loc 1 406 5 is_stmt 1 view .LVU65
 406:Core/Src/main.c **** 
 238              		.loc 1 406 15 is_stmt 0 view .LVU66
 239 0018 0E4A     		ldr	r2, .L10+8
 240 001a 1368     		ldr	r3, [r2]
 241 001c 0133     		adds	r3, r3, #1
 242 001e 1360     		str	r3, [r2]
 408:Core/Src/main.c ****     {
 243              		.loc 1 408 5 is_stmt 1 view .LVU67
 408:Core/Src/main.c ****     {
 244              		.loc 1 408 8 is_stmt 0 view .LVU68
 245 0020 13F0030F 		tst	r3, #3
 246 0024 03D1     		bne	.L7
 410:Core/Src/main.c ****     }  else if ((timer_lap % 7) == 0)
 247              		.loc 1 410 7 is_stmt 1 view .LVU69
 410:Core/Src/main.c ****     }  else if ((timer_lap % 7) == 0)
 248              		.loc 1 410 19 is_stmt 0 view .LVU70
 249 0026 0C4B     		ldr	r3, .L10+12
 250 0028 0122     		movs	r2, #1
 251 002a 1A60     		str	r2, [r3]
 252 002c F3E7     		b	.L5
 253              	.L7:
 411:Core/Src/main.c ****     {
 254              		.loc 1 411 13 is_stmt 1 view .LVU71
 411:Core/Src/main.c ****     {
 255              		.loc 1 411 28 is_stmt 0 view .LVU72
 256 002e 0B49     		ldr	r1, .L10+16
 257 0030 81FB0321 		smull	r2, r1, r1, r3
 258 0034 1944     		add	r1, r1, r3
 259 0036 DA17     		asrs	r2, r3, #31
 260 0038 C2EBA102 		rsb	r2, r2, r1, asr #2
 261 003c C2EBC202 		rsb	r2, r2, r2, lsl #3
 411:Core/Src/main.c ****     {
 262              		.loc 1 411 16 view .LVU73
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 13


 263 0040 9342     		cmp	r3, r2
 264 0042 E8D1     		bne	.L5
 413:Core/Src/main.c ****     }
 265              		.loc 1 413 7 is_stmt 1 view .LVU74
 413:Core/Src/main.c ****     }
 266              		.loc 1 413 20 is_stmt 0 view .LVU75
 267 0044 064B     		ldr	r3, .L10+20
 268 0046 0122     		movs	r2, #1
 269 0048 1A60     		str	r2, [r3]
 270              		.loc 1 416 1 view .LVU76
 271 004a E4E7     		b	.L5
 272              	.L11:
 273              		.align	2
 274              	.L10:
 275 004c 00080048 		.word	1207961600
 276 0050 00440140 		.word	1073824768
 277 0054 00000000 		.word	.LANCHOR0
 278 0058 00000000 		.word	.LANCHOR1
 279 005c 93244992 		.word	-1840700269
 280 0060 00000000 		.word	.LANCHOR2
 281              		.cfi_endproc
 282              	.LFE338:
 284              		.section	.text.Error_Handler,"ax",%progbits
 285              		.align	1
 286              		.global	Error_Handler
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
 291              	Error_Handler:
 292              	.LFB339:
 417:Core/Src/main.c **** 
 418:Core/Src/main.c **** /* USER CODE END 4 */
 419:Core/Src/main.c **** 
 420:Core/Src/main.c **** /**
 421:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 422:Core/Src/main.c ****   * @retval None
 423:Core/Src/main.c ****   */
 424:Core/Src/main.c **** void Error_Handler(void)
 425:Core/Src/main.c **** {
 293              		.loc 1 425 1 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ Volatile: function does not return.
 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 298              		@ link register save eliminated.
 426:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 427:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 428:Core/Src/main.c ****   __disable_irq();
 299              		.loc 1 428 3 view .LVU78
 300              	.LBB8:
 301              	.LBI8:
 302              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 14


   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 15


  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 16


 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 17


 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 303              		.loc 2 207 27 view .LVU79
 304              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 305              		.loc 2 209 3 view .LVU80
 306              		.syntax unified
 307              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 308 0000 72B6     		cpsid i
 309              	@ 0 "" 2
 310              		.thumb
 311              		.syntax unified
 312              	.L13:
 313              	.LBE9:
 314              	.LBE8:
 429:Core/Src/main.c ****   while (1)
 315              		.loc 1 429 3 discriminator 1 view .LVU81
 430:Core/Src/main.c ****   {
 431:Core/Src/main.c ****   }
 316              		.loc 1 431 3 discriminator 1 view .LVU82
 429:Core/Src/main.c ****   while (1)
 317              		.loc 1 429 9 discriminator 1 view .LVU83
 318 0002 FEE7     		b	.L13
 319              		.cfi_endproc
 320              	.LFE339:
 322              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 323              		.align	1
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 18


 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	MX_LPUART1_UART_Init:
 329              	.LFB335:
 277:Core/Src/main.c **** 
 330              		.loc 1 277 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334 0000 08B5     		push	{r3, lr}
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 3, -8
 337              		.cfi_offset 14, -4
 286:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 338              		.loc 1 286 3 view .LVU85
 286:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 339              		.loc 1 286 21 is_stmt 0 view .LVU86
 340 0002 1548     		ldr	r0, .L24
 341 0004 154B     		ldr	r3, .L24+4
 342 0006 0360     		str	r3, [r0]
 287:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 343              		.loc 1 287 3 is_stmt 1 view .LVU87
 287:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 344              		.loc 1 287 26 is_stmt 0 view .LVU88
 345 0008 4FF4E133 		mov	r3, #115200
 346 000c 4360     		str	r3, [r0, #4]
 288:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 347              		.loc 1 288 3 is_stmt 1 view .LVU89
 288:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 348              		.loc 1 288 28 is_stmt 0 view .LVU90
 349 000e 0023     		movs	r3, #0
 350 0010 8360     		str	r3, [r0, #8]
 289:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 351              		.loc 1 289 3 is_stmt 1 view .LVU91
 289:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 352              		.loc 1 289 26 is_stmt 0 view .LVU92
 353 0012 C360     		str	r3, [r0, #12]
 290:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 354              		.loc 1 290 3 is_stmt 1 view .LVU93
 290:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 355              		.loc 1 290 24 is_stmt 0 view .LVU94
 356 0014 0361     		str	r3, [r0, #16]
 291:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 357              		.loc 1 291 3 is_stmt 1 view .LVU95
 291:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 358              		.loc 1 291 22 is_stmt 0 view .LVU96
 359 0016 0C22     		movs	r2, #12
 360 0018 4261     		str	r2, [r0, #20]
 292:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 361              		.loc 1 292 3 is_stmt 1 view .LVU97
 292:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 362              		.loc 1 292 27 is_stmt 0 view .LVU98
 363 001a 8361     		str	r3, [r0, #24]
 293:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 364              		.loc 1 293 3 is_stmt 1 view .LVU99
 293:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 19


 365              		.loc 1 293 32 is_stmt 0 view .LVU100
 366 001c 0362     		str	r3, [r0, #32]
 294:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 367              		.loc 1 294 3 is_stmt 1 view .LVU101
 294:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 368              		.loc 1 294 32 is_stmt 0 view .LVU102
 369 001e 4362     		str	r3, [r0, #36]
 295:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 370              		.loc 1 295 3 is_stmt 1 view .LVU103
 295:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 371              		.loc 1 295 40 is_stmt 0 view .LVU104
 372 0020 8362     		str	r3, [r0, #40]
 296:Core/Src/main.c ****   {
 373              		.loc 1 296 3 is_stmt 1 view .LVU105
 296:Core/Src/main.c ****   {
 374              		.loc 1 296 7 is_stmt 0 view .LVU106
 375 0022 FFF7FEFF 		bl	HAL_UART_Init
 376              	.LVL11:
 296:Core/Src/main.c ****   {
 377              		.loc 1 296 6 view .LVU107
 378 0026 70B9     		cbnz	r0, .L20
 300:Core/Src/main.c ****   {
 379              		.loc 1 300 3 is_stmt 1 view .LVU108
 300:Core/Src/main.c ****   {
 380              		.loc 1 300 7 is_stmt 0 view .LVU109
 381 0028 0021     		movs	r1, #0
 382 002a 0B48     		ldr	r0, .L24
 383 002c FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 384              	.LVL12:
 300:Core/Src/main.c ****   {
 385              		.loc 1 300 6 view .LVU110
 386 0030 58B9     		cbnz	r0, .L21
 304:Core/Src/main.c ****   {
 387              		.loc 1 304 3 is_stmt 1 view .LVU111
 304:Core/Src/main.c ****   {
 388              		.loc 1 304 7 is_stmt 0 view .LVU112
 389 0032 0021     		movs	r1, #0
 390 0034 0848     		ldr	r0, .L24
 391 0036 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 392              	.LVL13:
 304:Core/Src/main.c ****   {
 393              		.loc 1 304 6 view .LVU113
 394 003a 40B9     		cbnz	r0, .L22
 308:Core/Src/main.c ****   {
 395              		.loc 1 308 3 is_stmt 1 view .LVU114
 308:Core/Src/main.c ****   {
 396              		.loc 1 308 7 is_stmt 0 view .LVU115
 397 003c 0648     		ldr	r0, .L24
 398 003e FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 399              	.LVL14:
 308:Core/Src/main.c ****   {
 400              		.loc 1 308 6 view .LVU116
 401 0042 30B9     		cbnz	r0, .L23
 316:Core/Src/main.c **** 
 402              		.loc 1 316 1 view .LVU117
 403 0044 08BD     		pop	{r3, pc}
 404              	.L20:
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 20


 298:Core/Src/main.c ****   }
 405              		.loc 1 298 5 is_stmt 1 view .LVU118
 406 0046 FFF7FEFF 		bl	Error_Handler
 407              	.LVL15:
 408              	.L21:
 302:Core/Src/main.c ****   }
 409              		.loc 1 302 5 view .LVU119
 410 004a FFF7FEFF 		bl	Error_Handler
 411              	.LVL16:
 412              	.L22:
 306:Core/Src/main.c ****   }
 413              		.loc 1 306 5 view .LVU120
 414 004e FFF7FEFF 		bl	Error_Handler
 415              	.LVL17:
 416              	.L23:
 310:Core/Src/main.c ****   }
 417              		.loc 1 310 5 view .LVU121
 418 0052 FFF7FEFF 		bl	Error_Handler
 419              	.LVL18:
 420              	.L25:
 421 0056 00BF     		.align	2
 422              	.L24:
 423 0058 00000000 		.word	.LANCHOR3
 424 005c 00800040 		.word	1073774592
 425              		.cfi_endproc
 426              	.LFE335:
 428              		.section	.text.MX_TIM16_Init,"ax",%progbits
 429              		.align	1
 430              		.syntax unified
 431              		.thumb
 432              		.thumb_func
 434              	MX_TIM16_Init:
 435              	.LFB336:
 324:Core/Src/main.c **** 
 436              		.loc 1 324 1 view -0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440 0000 08B5     		push	{r3, lr}
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 3, -8
 443              		.cfi_offset 14, -4
 333:Core/Src/main.c ****   htim16.Init.Prescaler = 13281-1;
 444              		.loc 1 333 3 view .LVU123
 333:Core/Src/main.c ****   htim16.Init.Prescaler = 13281-1;
 445              		.loc 1 333 19 is_stmt 0 view .LVU124
 446 0002 0948     		ldr	r0, .L30
 447 0004 094B     		ldr	r3, .L30+4
 448 0006 0360     		str	r3, [r0]
 334:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 449              		.loc 1 334 3 is_stmt 1 view .LVU125
 334:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 450              		.loc 1 334 25 is_stmt 0 view .LVU126
 451 0008 43F2E033 		movw	r3, #13280
 452 000c 4360     		str	r3, [r0, #4]
 335:Core/Src/main.c ****   htim16.Init.Period = 99;
 453              		.loc 1 335 3 is_stmt 1 view .LVU127
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 21


 335:Core/Src/main.c ****   htim16.Init.Period = 99;
 454              		.loc 1 335 27 is_stmt 0 view .LVU128
 455 000e 0023     		movs	r3, #0
 456 0010 8360     		str	r3, [r0, #8]
 336:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 457              		.loc 1 336 3 is_stmt 1 view .LVU129
 336:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 458              		.loc 1 336 22 is_stmt 0 view .LVU130
 459 0012 6322     		movs	r2, #99
 460 0014 C260     		str	r2, [r0, #12]
 337:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 461              		.loc 1 337 3 is_stmt 1 view .LVU131
 337:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 462              		.loc 1 337 29 is_stmt 0 view .LVU132
 463 0016 0361     		str	r3, [r0, #16]
 338:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 464              		.loc 1 338 3 is_stmt 1 view .LVU133
 338:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 465              		.loc 1 338 33 is_stmt 0 view .LVU134
 466 0018 4361     		str	r3, [r0, #20]
 339:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 467              		.loc 1 339 3 is_stmt 1 view .LVU135
 339:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 468              		.loc 1 339 33 is_stmt 0 view .LVU136
 469 001a 8361     		str	r3, [r0, #24]
 340:Core/Src/main.c ****   {
 470              		.loc 1 340 3 is_stmt 1 view .LVU137
 340:Core/Src/main.c ****   {
 471              		.loc 1 340 7 is_stmt 0 view .LVU138
 472 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 473              	.LVL19:
 340:Core/Src/main.c ****   {
 474              		.loc 1 340 6 view .LVU139
 475 0020 00B9     		cbnz	r0, .L29
 348:Core/Src/main.c **** 
 476              		.loc 1 348 1 view .LVU140
 477 0022 08BD     		pop	{r3, pc}
 478              	.L29:
 342:Core/Src/main.c ****   }
 479              		.loc 1 342 5 is_stmt 1 view .LVU141
 480 0024 FFF7FEFF 		bl	Error_Handler
 481              	.LVL20:
 482              	.L31:
 483              		.align	2
 484              	.L30:
 485 0028 00000000 		.word	.LANCHOR4
 486 002c 00440140 		.word	1073824768
 487              		.cfi_endproc
 488              	.LFE336:
 490              		.section	.text.MX_ADC1_Init,"ax",%progbits
 491              		.align	1
 492              		.syntax unified
 493              		.thumb
 494              		.thumb_func
 496              	MX_ADC1_Init:
 497              	.LFB334:
 209:Core/Src/main.c **** 
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 22


 498              		.loc 1 209 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 48
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502 0000 10B5     		push	{r4, lr}
 503              		.cfi_def_cfa_offset 8
 504              		.cfi_offset 4, -8
 505              		.cfi_offset 14, -4
 506 0002 8CB0     		sub	sp, sp, #48
 507              		.cfi_def_cfa_offset 56
 215:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 508              		.loc 1 215 3 view .LVU143
 215:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 509              		.loc 1 215 24 is_stmt 0 view .LVU144
 510 0004 0024     		movs	r4, #0
 511 0006 0994     		str	r4, [sp, #36]
 512 0008 0A94     		str	r4, [sp, #40]
 513 000a 0B94     		str	r4, [sp, #44]
 216:Core/Src/main.c **** 
 514              		.loc 1 216 3 is_stmt 1 view .LVU145
 216:Core/Src/main.c **** 
 515              		.loc 1 216 26 is_stmt 0 view .LVU146
 516 000c 2022     		movs	r2, #32
 517 000e 2146     		mov	r1, r4
 518 0010 01A8     		add	r0, sp, #4
 519 0012 FFF7FEFF 		bl	memset
 520              	.LVL21:
 224:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 521              		.loc 1 224 3 is_stmt 1 view .LVU147
 224:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 522              		.loc 1 224 18 is_stmt 0 view .LVU148
 523 0016 1E48     		ldr	r0, .L40
 524 0018 4FF0A043 		mov	r3, #1342177280
 525 001c 0360     		str	r3, [r0]
 225:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 526              		.loc 1 225 3 is_stmt 1 view .LVU149
 225:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 527              		.loc 1 225 29 is_stmt 0 view .LVU150
 528 001e 4FF40033 		mov	r3, #131072
 529 0022 4360     		str	r3, [r0, #4]
 226:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 530              		.loc 1 226 3 is_stmt 1 view .LVU151
 226:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 531              		.loc 1 226 25 is_stmt 0 view .LVU152
 532 0024 8460     		str	r4, [r0, #8]
 227:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 533              		.loc 1 227 3 is_stmt 1 view .LVU153
 227:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 534              		.loc 1 227 24 is_stmt 0 view .LVU154
 535 0026 C460     		str	r4, [r0, #12]
 228:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 536              		.loc 1 228 3 is_stmt 1 view .LVU155
 228:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 537              		.loc 1 228 31 is_stmt 0 view .LVU156
 538 0028 0461     		str	r4, [r0, #16]
 229:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 539              		.loc 1 229 3 is_stmt 1 view .LVU157
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 23


 229:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 540              		.loc 1 229 27 is_stmt 0 view .LVU158
 541 002a 4461     		str	r4, [r0, #20]
 230:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 542              		.loc 1 230 3 is_stmt 1 view .LVU159
 230:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 543              		.loc 1 230 27 is_stmt 0 view .LVU160
 544 002c 0423     		movs	r3, #4
 545 002e 8361     		str	r3, [r0, #24]
 231:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 546              		.loc 1 231 3 is_stmt 1 view .LVU161
 231:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 547              		.loc 1 231 31 is_stmt 0 view .LVU162
 548 0030 0477     		strb	r4, [r0, #28]
 232:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 549              		.loc 1 232 3 is_stmt 1 view .LVU163
 232:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 550              		.loc 1 232 33 is_stmt 0 view .LVU164
 551 0032 4477     		strb	r4, [r0, #29]
 233:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 552              		.loc 1 233 3 is_stmt 1 view .LVU165
 233:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 553              		.loc 1 233 30 is_stmt 0 view .LVU166
 554 0034 0123     		movs	r3, #1
 555 0036 0362     		str	r3, [r0, #32]
 234:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 556              		.loc 1 234 3 is_stmt 1 view .LVU167
 234:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 557              		.loc 1 234 36 is_stmt 0 view .LVU168
 558 0038 80F82440 		strb	r4, [r0, #36]
 235:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 559              		.loc 1 235 3 is_stmt 1 view .LVU169
 235:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 560              		.loc 1 235 31 is_stmt 0 view .LVU170
 561 003c C462     		str	r4, [r0, #44]
 236:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 562              		.loc 1 236 3 is_stmt 1 view .LVU171
 236:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 563              		.loc 1 236 35 is_stmt 0 view .LVU172
 564 003e 0463     		str	r4, [r0, #48]
 237:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 565              		.loc 1 237 3 is_stmt 1 view .LVU173
 237:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 566              		.loc 1 237 36 is_stmt 0 view .LVU174
 567 0040 80F83840 		strb	r4, [r0, #56]
 238:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 568              		.loc 1 238 3 is_stmt 1 view .LVU175
 238:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 569              		.loc 1 238 22 is_stmt 0 view .LVU176
 570 0044 C463     		str	r4, [r0, #60]
 239:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 571              		.loc 1 239 3 is_stmt 1 view .LVU177
 239:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 572              		.loc 1 239 31 is_stmt 0 view .LVU178
 573 0046 80F84040 		strb	r4, [r0, #64]
 240:Core/Src/main.c ****   {
 574              		.loc 1 240 3 is_stmt 1 view .LVU179
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 24


 240:Core/Src/main.c ****   {
 575              		.loc 1 240 7 is_stmt 0 view .LVU180
 576 004a FFF7FEFF 		bl	HAL_ADC_Init
 577              	.LVL22:
 240:Core/Src/main.c ****   {
 578              		.loc 1 240 6 view .LVU181
 579 004e C8B9     		cbnz	r0, .L37
 247:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 580              		.loc 1 247 3 is_stmt 1 view .LVU182
 247:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 581              		.loc 1 247 18 is_stmt 0 view .LVU183
 582 0050 0023     		movs	r3, #0
 583 0052 0993     		str	r3, [sp, #36]
 248:Core/Src/main.c ****   {
 584              		.loc 1 248 3 is_stmt 1 view .LVU184
 248:Core/Src/main.c ****   {
 585              		.loc 1 248 7 is_stmt 0 view .LVU185
 586 0054 09A9     		add	r1, sp, #36
 587 0056 0E48     		ldr	r0, .L40
 588 0058 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 589              	.LVL23:
 248:Core/Src/main.c ****   {
 590              		.loc 1 248 6 view .LVU186
 591 005c A0B9     		cbnz	r0, .L38
 255:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 592              		.loc 1 255 3 is_stmt 1 view .LVU187
 255:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 593              		.loc 1 255 19 is_stmt 0 view .LVU188
 594 005e 0D4B     		ldr	r3, .L40+4
 595 0060 0193     		str	r3, [sp, #4]
 256:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 596              		.loc 1 256 3 is_stmt 1 view .LVU189
 256:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 597              		.loc 1 256 16 is_stmt 0 view .LVU190
 598 0062 0623     		movs	r3, #6
 599 0064 0293     		str	r3, [sp, #8]
 257:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 600              		.loc 1 257 3 is_stmt 1 view .LVU191
 257:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 601              		.loc 1 257 24 is_stmt 0 view .LVU192
 602 0066 0023     		movs	r3, #0
 603 0068 0393     		str	r3, [sp, #12]
 258:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 604              		.loc 1 258 3 is_stmt 1 view .LVU193
 258:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 605              		.loc 1 258 22 is_stmt 0 view .LVU194
 606 006a 7F22     		movs	r2, #127
 607 006c 0492     		str	r2, [sp, #16]
 259:Core/Src/main.c ****   sConfig.Offset = 0;
 608              		.loc 1 259 3 is_stmt 1 view .LVU195
 259:Core/Src/main.c ****   sConfig.Offset = 0;
 609              		.loc 1 259 24 is_stmt 0 view .LVU196
 610 006e 0422     		movs	r2, #4
 611 0070 0592     		str	r2, [sp, #20]
 260:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 612              		.loc 1 260 3 is_stmt 1 view .LVU197
 260:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 25


 613              		.loc 1 260 18 is_stmt 0 view .LVU198
 614 0072 0693     		str	r3, [sp, #24]
 261:Core/Src/main.c ****   {
 615              		.loc 1 261 3 is_stmt 1 view .LVU199
 261:Core/Src/main.c ****   {
 616              		.loc 1 261 7 is_stmt 0 view .LVU200
 617 0074 0DEB0201 		add	r1, sp, r2
 618 0078 0548     		ldr	r0, .L40
 619 007a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 620              	.LVL24:
 261:Core/Src/main.c ****   {
 621              		.loc 1 261 6 view .LVU201
 622 007e 28B9     		cbnz	r0, .L39
 269:Core/Src/main.c **** 
 623              		.loc 1 269 1 view .LVU202
 624 0080 0CB0     		add	sp, sp, #48
 625              		.cfi_remember_state
 626              		.cfi_def_cfa_offset 8
 627              		@ sp needed
 628 0082 10BD     		pop	{r4, pc}
 629              	.L37:
 630              		.cfi_restore_state
 242:Core/Src/main.c ****   }
 631              		.loc 1 242 5 is_stmt 1 view .LVU203
 632 0084 FFF7FEFF 		bl	Error_Handler
 633              	.LVL25:
 634              	.L38:
 250:Core/Src/main.c ****   }
 635              		.loc 1 250 5 view .LVU204
 636 0088 FFF7FEFF 		bl	Error_Handler
 637              	.LVL26:
 638              	.L39:
 263:Core/Src/main.c ****   }
 639              		.loc 1 263 5 view .LVU205
 640 008c FFF7FEFF 		bl	Error_Handler
 641              	.LVL27:
 642              	.L41:
 643              		.align	2
 644              	.L40:
 645 0090 00000000 		.word	.LANCHOR5
 646 0094 02003004 		.word	70254594
 647              		.cfi_endproc
 648              	.LFE334:
 650              		.section	.text.SystemClock_Config,"ax",%progbits
 651              		.align	1
 652              		.global	SystemClock_Config
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 657              	SystemClock_Config:
 658              	.LFB333:
 162:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 659              		.loc 1 162 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 80
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663 0000 00B5     		push	{lr}
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 26


 664              		.cfi_def_cfa_offset 4
 665              		.cfi_offset 14, -4
 666 0002 95B0     		sub	sp, sp, #84
 667              		.cfi_def_cfa_offset 88
 163:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 668              		.loc 1 163 3 view .LVU207
 163:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 669              		.loc 1 163 22 is_stmt 0 view .LVU208
 670 0004 3822     		movs	r2, #56
 671 0006 0021     		movs	r1, #0
 672 0008 06A8     		add	r0, sp, #24
 673 000a FFF7FEFF 		bl	memset
 674              	.LVL28:
 164:Core/Src/main.c **** 
 675              		.loc 1 164 3 is_stmt 1 view .LVU209
 164:Core/Src/main.c **** 
 676              		.loc 1 164 22 is_stmt 0 view .LVU210
 677 000e 0023     		movs	r3, #0
 678 0010 0193     		str	r3, [sp, #4]
 679 0012 0293     		str	r3, [sp, #8]
 680 0014 0393     		str	r3, [sp, #12]
 681 0016 0493     		str	r3, [sp, #16]
 682 0018 0593     		str	r3, [sp, #20]
 168:Core/Src/main.c **** 
 683              		.loc 1 168 3 is_stmt 1 view .LVU211
 684 001a 4FF40070 		mov	r0, #512
 685 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 686              	.LVL29:
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 687              		.loc 1 173 3 view .LVU212
 173:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 688              		.loc 1 173 36 is_stmt 0 view .LVU213
 689 0022 0223     		movs	r3, #2
 690 0024 0693     		str	r3, [sp, #24]
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 691              		.loc 1 174 3 is_stmt 1 view .LVU214
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 692              		.loc 1 174 30 is_stmt 0 view .LVU215
 693 0026 4FF48072 		mov	r2, #256
 694 002a 0992     		str	r2, [sp, #36]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 695              		.loc 1 175 3 is_stmt 1 view .LVU216
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 696              		.loc 1 175 41 is_stmt 0 view .LVU217
 697 002c 4022     		movs	r2, #64
 698 002e 0A92     		str	r2, [sp, #40]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 699              		.loc 1 176 3 is_stmt 1 view .LVU218
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 700              		.loc 1 176 34 is_stmt 0 view .LVU219
 701 0030 0D93     		str	r3, [sp, #52]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 702              		.loc 1 177 3 is_stmt 1 view .LVU220
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 703              		.loc 1 177 35 is_stmt 0 view .LVU221
 704 0032 0E93     		str	r3, [sp, #56]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 27


 705              		.loc 1 178 3 is_stmt 1 view .LVU222
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 706              		.loc 1 178 30 is_stmt 0 view .LVU223
 707 0034 0422     		movs	r2, #4
 708 0036 0F92     		str	r2, [sp, #60]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 709              		.loc 1 179 3 is_stmt 1 view .LVU224
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 710              		.loc 1 179 30 is_stmt 0 view .LVU225
 711 0038 5522     		movs	r2, #85
 712 003a 1092     		str	r2, [sp, #64]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 713              		.loc 1 180 3 is_stmt 1 view .LVU226
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 714              		.loc 1 180 30 is_stmt 0 view .LVU227
 715 003c 1193     		str	r3, [sp, #68]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 716              		.loc 1 181 3 is_stmt 1 view .LVU228
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 717              		.loc 1 181 30 is_stmt 0 view .LVU229
 718 003e 1293     		str	r3, [sp, #72]
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 719              		.loc 1 182 3 is_stmt 1 view .LVU230
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 720              		.loc 1 182 30 is_stmt 0 view .LVU231
 721 0040 1393     		str	r3, [sp, #76]
 183:Core/Src/main.c ****   {
 722              		.loc 1 183 3 is_stmt 1 view .LVU232
 183:Core/Src/main.c ****   {
 723              		.loc 1 183 7 is_stmt 0 view .LVU233
 724 0042 06A8     		add	r0, sp, #24
 725 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 726              	.LVL30:
 183:Core/Src/main.c ****   {
 727              		.loc 1 183 6 view .LVU234
 728 0048 88B9     		cbnz	r0, .L46
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 729              		.loc 1 190 3 is_stmt 1 view .LVU235
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 730              		.loc 1 190 31 is_stmt 0 view .LVU236
 731 004a 0F23     		movs	r3, #15
 732 004c 0193     		str	r3, [sp, #4]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 733              		.loc 1 192 3 is_stmt 1 view .LVU237
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 734              		.loc 1 192 34 is_stmt 0 view .LVU238
 735 004e 0323     		movs	r3, #3
 736 0050 0293     		str	r3, [sp, #8]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 737              		.loc 1 193 3 is_stmt 1 view .LVU239
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 738              		.loc 1 193 35 is_stmt 0 view .LVU240
 739 0052 A023     		movs	r3, #160
 740 0054 0393     		str	r3, [sp, #12]
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 741              		.loc 1 194 3 is_stmt 1 view .LVU241
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 28


 742              		.loc 1 194 36 is_stmt 0 view .LVU242
 743 0056 0021     		movs	r1, #0
 744 0058 0491     		str	r1, [sp, #16]
 195:Core/Src/main.c **** 
 745              		.loc 1 195 3 is_stmt 1 view .LVU243
 195:Core/Src/main.c **** 
 746              		.loc 1 195 36 is_stmt 0 view .LVU244
 747 005a 4FF4E063 		mov	r3, #1792
 748 005e 0593     		str	r3, [sp, #20]
 197:Core/Src/main.c ****   {
 749              		.loc 1 197 3 is_stmt 1 view .LVU245
 197:Core/Src/main.c ****   {
 750              		.loc 1 197 7 is_stmt 0 view .LVU246
 751 0060 01A8     		add	r0, sp, #4
 752 0062 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 753              	.LVL31:
 197:Core/Src/main.c ****   {
 754              		.loc 1 197 6 view .LVU247
 755 0066 20B9     		cbnz	r0, .L47
 201:Core/Src/main.c **** 
 756              		.loc 1 201 1 view .LVU248
 757 0068 15B0     		add	sp, sp, #84
 758              		.cfi_remember_state
 759              		.cfi_def_cfa_offset 4
 760              		@ sp needed
 761 006a 5DF804FB 		ldr	pc, [sp], #4
 762              	.L46:
 763              		.cfi_restore_state
 185:Core/Src/main.c ****   }
 764              		.loc 1 185 5 is_stmt 1 view .LVU249
 765 006e FFF7FEFF 		bl	Error_Handler
 766              	.LVL32:
 767              	.L47:
 199:Core/Src/main.c ****   }
 768              		.loc 1 199 5 view .LVU250
 769 0072 FFF7FEFF 		bl	Error_Handler
 770              	.LVL33:
 771              		.cfi_endproc
 772              	.LFE333:
 774              		.global	__aeabi_ui2d
 775              		.global	__aeabi_dmul
 776              		.global	__aeabi_d2uiz
 777              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 778              		.align	2
 779              	.LC0:
 780 0000 2568750D 		.ascii	"%hu\015\012\000"
 780      0A00
 781              		.section	.text.main,"ax",%progbits
 782              		.align	1
 783              		.global	main
 784              		.syntax unified
 785              		.thumb
 786              		.thumb_func
 788              	main:
 789              	.LFB332:
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 790              		.loc 1 77 1 view -0
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 29


 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 16
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794 0000 10B5     		push	{r4, lr}
 795              		.cfi_def_cfa_offset 8
 796              		.cfi_offset 4, -8
 797              		.cfi_offset 14, -4
 798 0002 84B0     		sub	sp, sp, #16
 799              		.cfi_def_cfa_offset 24
  80:Core/Src/main.c ****   char msg[10];
 800              		.loc 1 80 3 view .LVU252
  81:Core/Src/main.c **** 
 801              		.loc 1 81 3 view .LVU253
  88:Core/Src/main.c **** 
 802              		.loc 1 88 3 view .LVU254
 803 0004 FFF7FEFF 		bl	HAL_Init
 804              	.LVL34:
  95:Core/Src/main.c **** 
 805              		.loc 1 95 3 view .LVU255
 806 0008 FFF7FEFF 		bl	SystemClock_Config
 807              	.LVL35:
 102:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 808              		.loc 1 102 3 view .LVU256
 809 000c FFF7FEFF 		bl	MX_GPIO_Init
 810              	.LVL36:
 103:Core/Src/main.c ****   MX_TIM16_Init();
 811              		.loc 1 103 3 view .LVU257
 812 0010 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 813              	.LVL37:
 104:Core/Src/main.c ****   MX_ADC1_Init();
 814              		.loc 1 104 3 view .LVU258
 815 0014 FFF7FEFF 		bl	MX_TIM16_Init
 816              	.LVL38:
 105:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 817              		.loc 1 105 3 view .LVU259
 818 0018 FFF7FEFF 		bl	MX_ADC1_Init
 819              	.LVL39:
 110:Core/Src/main.c **** 
 820              		.loc 1 110 3 view .LVU260
 821 001c 2248     		ldr	r0, .L55+8
 822 001e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 823              	.LVL40:
 824 0022 34E0     		b	.L51
 825              	.L53:
 122:Core/Src/main.c ****     }
 826              		.loc 1 122 7 view .LVU261
 122:Core/Src/main.c ****     }
 827              		.loc 1 122 19 is_stmt 0 view .LVU262
 828 0024 214B     		ldr	r3, .L55+12
 829 0026 0022     		movs	r2, #0
 830 0028 1A60     		str	r2, [r3]
 831 002a 34E0     		b	.L49
 832              	.L54:
 128:Core/Src/main.c ****     }
 833              		.loc 1 128 7 is_stmt 1 view .LVU263
 128:Core/Src/main.c ****     }
 834              		.loc 1 128 20 is_stmt 0 view .LVU264
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 30


 835 002c 204B     		ldr	r3, .L55+16
 836 002e 0022     		movs	r2, #0
 837 0030 1A60     		str	r2, [r3]
 838              	.L50:
 132:Core/Src/main.c **** 
 839              		.loc 1 132 5 is_stmt 1 view .LVU265
 840 0032 0122     		movs	r2, #1
 841 0034 1146     		mov	r1, r2
 842 0036 4FF09040 		mov	r0, #1207959552
 843 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 844              	.LVL41:
 134:Core/Src/main.c ****     HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 845              		.loc 1 134 5 view .LVU266
 846 003e 1D4C     		ldr	r4, .L55+20
 847 0040 2046     		mov	r0, r4
 848 0042 FFF7FEFF 		bl	HAL_ADC_Start
 849              	.LVL42:
 135:Core/Src/main.c ****     raw = (HAL_ADC_GetValue(&hadc1)/4096)*3.3; //conversion to voltage
 850              		.loc 1 135 5 view .LVU267
 851 0046 4FF0FF31 		mov	r1, #-1
 852 004a 2046     		mov	r0, r4
 853 004c FFF7FEFF 		bl	HAL_ADC_PollForConversion
 854              	.LVL43:
 136:Core/Src/main.c ****     // HAL_ADC_Stop(&hadc1);
 855              		.loc 1 136 5 view .LVU268
 136:Core/Src/main.c ****     // HAL_ADC_Stop(&hadc1);
 856              		.loc 1 136 12 is_stmt 0 view .LVU269
 857 0050 2046     		mov	r0, r4
 858 0052 FFF7FEFF 		bl	HAL_ADC_GetValue
 859              	.LVL44:
 136:Core/Src/main.c ****     // HAL_ADC_Stop(&hadc1);
 860              		.loc 1 136 42 view .LVU270
 861 0056 000B     		lsrs	r0, r0, #12
 862 0058 FFF7FEFF 		bl	__aeabi_ui2d
 863              	.LVL45:
 864 005c 10A3     		adr	r3, .L55
 865 005e D3E90023 		ldrd	r2, [r3]
 866 0062 FFF7FEFF 		bl	__aeabi_dmul
 867              	.LVL46:
 136:Core/Src/main.c ****     // HAL_ADC_Stop(&hadc1);
 868              		.loc 1 136 9 view .LVU271
 869 0066 FFF7FEFF 		bl	__aeabi_d2uiz
 870              	.LVL47:
 140:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 871              		.loc 1 140 5 is_stmt 1 view .LVU272
 872 006a 82B2     		uxth	r2, r0
 873 006c 1249     		ldr	r1, .L55+24
 874 006e 01A8     		add	r0, sp, #4
 875              	.LVL48:
 140:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 876              		.loc 1 140 5 is_stmt 0 view .LVU273
 877 0070 FFF7FEFF 		bl	sprintf
 878              	.LVL49:
 141:Core/Src/main.c **** 
 879              		.loc 1 141 5 is_stmt 1 view .LVU274
 141:Core/Src/main.c **** 
 880              		.loc 1 141 49 is_stmt 0 view .LVU275
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 31


 881 0074 01A8     		add	r0, sp, #4
 882 0076 FFF7FEFF 		bl	strlen
 883              	.LVL50:
 141:Core/Src/main.c **** 
 884              		.loc 1 141 5 view .LVU276
 885 007a 4FF0FF33 		mov	r3, #-1
 886 007e 82B2     		uxth	r2, r0
 887 0080 01A9     		add	r1, sp, #4
 888 0082 0E48     		ldr	r0, .L55+28
 889 0084 FFF7FEFF 		bl	HAL_UART_Transmit
 890              	.LVL51:
 143:Core/Src/main.c ****       
 891              		.loc 1 143 5 is_stmt 1 view .LVU277
 892 0088 0120     		movs	r0, #1
 893 008a FFF7FEFF 		bl	HAL_Delay
 894              	.LVL52:
 116:Core/Src/main.c ****   { 
 895              		.loc 1 116 9 view .LVU278
 896              	.L51:
 116:Core/Src/main.c ****   { 
 897              		.loc 1 116 3 view .LVU279
 120:Core/Src/main.c ****       //read sensor
 898              		.loc 1 120 5 view .LVU280
 120:Core/Src/main.c ****       //read sensor
 899              		.loc 1 120 20 is_stmt 0 view .LVU281
 900 008e 074B     		ldr	r3, .L55+12
 901 0090 1B68     		ldr	r3, [r3]
 120:Core/Src/main.c ****       //read sensor
 902              		.loc 1 120 7 view .LVU282
 903 0092 012B     		cmp	r3, #1
 904 0094 C6D0     		beq	.L53
 905              	.L49:
 126:Core/Src/main.c ****       //read tension
 906              		.loc 1 126 5 is_stmt 1 view .LVU283
 126:Core/Src/main.c ****       //read tension
 907              		.loc 1 126 21 is_stmt 0 view .LVU284
 908 0096 064B     		ldr	r3, .L55+16
 909 0098 1B68     		ldr	r3, [r3]
 126:Core/Src/main.c ****       //read tension
 910              		.loc 1 126 7 view .LVU285
 911 009a 012B     		cmp	r3, #1
 912 009c C6D0     		beq	.L54
 913 009e C8E7     		b	.L50
 914              	.L56:
 915              		.align	3
 916              	.L55:
 917 00a0 66666666 		.word	1717986918
 918 00a4 66660A40 		.word	1074423398
 919 00a8 00000000 		.word	.LANCHOR4
 920 00ac 00000000 		.word	.LANCHOR1
 921 00b0 00000000 		.word	.LANCHOR2
 922 00b4 00000000 		.word	.LANCHOR5
 923 00b8 00000000 		.word	.LC0
 924 00bc 00000000 		.word	.LANCHOR3
 925              		.cfi_endproc
 926              	.LFE332:
 928              		.global	flag_tension
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 32


 929              		.global	flag_sensor
 930              		.global	timer_lap
 931              		.global	htim16
 932              		.global	hlpuart1
 933              		.global	hadc1
 934              		.section	.bss.flag_sensor,"aw",%nobits
 935              		.align	2
 936              		.set	.LANCHOR1,. + 0
 939              	flag_sensor:
 940 0000 00000000 		.space	4
 941              		.section	.bss.flag_tension,"aw",%nobits
 942              		.align	2
 943              		.set	.LANCHOR2,. + 0
 946              	flag_tension:
 947 0000 00000000 		.space	4
 948              		.section	.bss.hadc1,"aw",%nobits
 949              		.align	2
 950              		.set	.LANCHOR5,. + 0
 953              	hadc1:
 954 0000 00000000 		.space	108
 954      00000000 
 954      00000000 
 954      00000000 
 954      00000000 
 955              		.section	.bss.hlpuart1,"aw",%nobits
 956              		.align	2
 957              		.set	.LANCHOR3,. + 0
 960              	hlpuart1:
 961 0000 00000000 		.space	144
 961      00000000 
 961      00000000 
 961      00000000 
 961      00000000 
 962              		.section	.bss.htim16,"aw",%nobits
 963              		.align	2
 964              		.set	.LANCHOR4,. + 0
 967              	htim16:
 968 0000 00000000 		.space	76
 968      00000000 
 968      00000000 
 968      00000000 
 968      00000000 
 969              		.section	.bss.timer_lap,"aw",%nobits
 970              		.align	2
 971              		.set	.LANCHOR0,. + 0
 974              	timer_lap:
 975 0000 00000000 		.space	4
 976              		.text
 977              	.Letext0:
 978              		.file 3 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 979              		.file 4 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-fo
 980              		.file 5 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-fo
 981              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 982              		.file 7 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-fo
 983              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 984              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 985              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 33


 986              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 987              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 988              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc_ex.h"
 989              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 990              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 991              		.file 16 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 992              		.file 17 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart_ex.h"
 993              		.file 18 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 994              		.file 19 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 995              		.file 20 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-f
 996              		.file 21 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-f
 997              		.file 22 "<built-in>"
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:20     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:193    .text.MX_GPIO_Init:00000000000000c8 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:199    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:205    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:275    .text.HAL_TIM_PeriodElapsedCallback:000000000000004c $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:285    .text.Error_Handler:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:291    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:323    .text.MX_LPUART1_UART_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:328    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:423    .text.MX_LPUART1_UART_Init:0000000000000058 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:429    .text.MX_TIM16_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:434    .text.MX_TIM16_Init:0000000000000000 MX_TIM16_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:485    .text.MX_TIM16_Init:0000000000000028 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:491    .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:496    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:645    .text.MX_ADC1_Init:0000000000000090 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:651    .text.SystemClock_Config:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:657    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:778    .rodata.main.str1.4:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:782    .text.main:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:788    .text.main:0000000000000000 main
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:917    .text.main:00000000000000a0 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:946    .bss.flag_tension:0000000000000000 flag_tension
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:939    .bss.flag_sensor:0000000000000000 flag_sensor
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:974    .bss.timer_lap:0000000000000000 timer_lap
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:967    .bss.htim16:0000000000000000 htim16
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:960    .bss.hlpuart1:0000000000000000 hlpuart1
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:953    .bss.hadc1:0000000000000000 hadc1
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:935    .bss.flag_sensor:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:942    .bss.flag_tension:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:949    .bss.hadc1:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:956    .bss.hlpuart1:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:963    .bss.htim16:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s:970    .bss.timer_lap:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_TogglePin
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_TIM_Base_Init
memset
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_ui2d
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccpokqRH.s 			page 35


__aeabi_dmul
__aeabi_d2uiz
HAL_Init
HAL_TIM_Base_Start_IT
HAL_ADC_Start
HAL_ADC_PollForConversion
HAL_ADC_GetValue
sprintf
strlen
HAL_UART_Transmit
HAL_Delay
