Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 21:44:08 2024
| Host         : DESKTOP-FT6A7VT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MemoryController_timing_summary_routed.rpt -pb MemoryController_timing_summary_routed.pb -rpx MemoryController_timing_summary_routed.rpx -warn_on_violation
| Design       : MemoryController
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (135)
5. checking no_input_delay (50)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (135)
--------------------------------------------------
 There are 135 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (50)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  168          inf        0.000                      0                  168           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSMQ_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mem/RamMemory/ram_reg/DIADI[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.326ns  (logic 0.828ns (9.945%)  route 7.498ns (90.055%))
  Logic Levels:           4  (FDRE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  FSMQ_reg[4]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSMQ_reg[4]/Q
                         net (fo=40, routed)          1.419     1.875    Mem/RamMemory/ram_reg_0[4]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.124     1.999 f  Mem/RamMemory/ram_reg_i_19/O
                         net (fo=9, routed)           3.263     5.262    Mem/RamMemory/FSMQ_reg[3]
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.386 r  Mem/RamMemory/ram_reg_i_13/O
                         net (fo=1, routed)           0.655     6.042    Mem/RamMemory/ram_reg_i_13_n_0
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.166 r  Mem/RamMemory/ram_reg_i_3/O
                         net (fo=1, routed)           2.160     8.326    Mem/RamMemory/ram_reg_i_3_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  Mem/RamMemory/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSMQ_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mem/RamMemory/ram_reg/DIADI[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.988ns  (logic 0.828ns (10.366%)  route 7.160ns (89.634%))
  Logic Levels:           4  (FDRE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  FSMQ_reg[4]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSMQ_reg[4]/Q
                         net (fo=40, routed)          1.419     1.875    Mem/RamMemory/ram_reg_0[4]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.124     1.999 f  Mem/RamMemory/ram_reg_i_19/O
                         net (fo=9, routed)           2.904     4.904    Mem/RamMemory/FSMQ_reg[3]
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.028 r  Mem/RamMemory/ram_reg_i_12/O
                         net (fo=1, routed)           0.653     5.681    Mem/RamMemory/ram_reg_i_12_n_0
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.805 r  Mem/RamMemory/ram_reg_i_2/O
                         net (fo=1, routed)           2.183     7.988    Mem/RamMemory/ram_reg_i_2_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  Mem/RamMemory/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSMQ_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mem/RamMemory/ram_reg/DIADI[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 0.828ns (10.694%)  route 6.915ns (89.306%))
  Logic Levels:           4  (FDRE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  FSMQ_reg[4]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSMQ_reg[4]/Q
                         net (fo=40, routed)          1.419     1.875    Mem/RamMemory/ram_reg_0[4]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.124     1.999 f  Mem/RamMemory/ram_reg_i_19/O
                         net (fo=9, routed)           2.667     4.667    Mem/RamMemory/FSMQ_reg[3]
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.791 r  Mem/RamMemory/ram_reg_i_11/O
                         net (fo=1, routed)           0.520     5.311    Mem/RamMemory/ram_reg_i_11_n_0
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.435 r  Mem/RamMemory/ram_reg_i_1/O
                         net (fo=1, routed)           2.308     7.743    Mem/RamMemory/ram_reg_i_1_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  Mem/RamMemory/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSMQ_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mem/RamMemory/ram_reg/DIADI[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 0.828ns (10.733%)  route 6.887ns (89.267%))
  Logic Levels:           4  (FDRE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  FSMQ_reg[4]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSMQ_reg[4]/Q
                         net (fo=40, routed)          1.419     1.875    Mem/RamMemory/ram_reg_0[4]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.124     1.999 f  Mem/RamMemory/ram_reg_i_19/O
                         net (fo=9, routed)           2.612     4.611    Mem/RamMemory/FSMQ_reg[3]
    SLICE_X65Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.735 r  Mem/RamMemory/ram_reg_i_16/O
                         net (fo=1, routed)           0.520     5.256    Mem/RamMemory/ram_reg_i_16_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.380 r  Mem/RamMemory/ram_reg_i_6/O
                         net (fo=1, routed)           2.335     7.715    Mem/RamMemory/ram_reg_i_6_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  Mem/RamMemory/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSMQ_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mem/RamMemory/ram_reg/DIADI[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 0.828ns (10.856%)  route 6.799ns (89.144%))
  Logic Levels:           4  (FDRE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  FSMQ_reg[4]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSMQ_reg[4]/Q
                         net (fo=40, routed)          1.419     1.875    Mem/RamMemory/ram_reg_0[4]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.124     1.999 f  Mem/RamMemory/ram_reg_i_19/O
                         net (fo=9, routed)           3.230     5.229    Mem/RamMemory/FSMQ_reg[3]
    SLICE_X65Y31         LUT6 (Prop_lut6_I5_O)        0.124     5.353 r  Mem/RamMemory/ram_reg_i_14/O
                         net (fo=1, routed)           0.526     5.879    Mem/RamMemory/ram_reg_i_14_n_0
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.003 r  Mem/RamMemory/ram_reg_i_4/O
                         net (fo=1, routed)           1.625     7.627    Mem/RamMemory/ram_reg_i_4_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  Mem/RamMemory/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSMQ_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mem/RamMemory/ram_reg/DIADI[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 0.828ns (11.037%)  route 6.674ns (88.963%))
  Logic Levels:           4  (FDRE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  FSMQ_reg[4]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSMQ_reg[4]/Q
                         net (fo=40, routed)          1.419     1.875    Mem/RamMemory/ram_reg_0[4]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.124     1.999 f  Mem/RamMemory/ram_reg_i_19/O
                         net (fo=9, routed)           2.387     4.386    Mem/RamMemory/FSMQ_reg[3]
    SLICE_X65Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.510 r  Mem/RamMemory/ram_reg_i_17/O
                         net (fo=1, routed)           0.653     5.163    Mem/RamMemory/ram_reg_i_17_n_0
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.287 r  Mem/RamMemory/ram_reg_i_7/O
                         net (fo=1, routed)           2.215     7.502    Mem/RamMemory/ram_reg_i_7_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  Mem/RamMemory/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSMQ_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mem/RamMemory/ram_reg/DIADI[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 0.828ns (11.416%)  route 6.425ns (88.584%))
  Logic Levels:           4  (FDRE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  FSMQ_reg[4]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSMQ_reg[4]/Q
                         net (fo=40, routed)          1.419     1.875    Mem/RamMemory/ram_reg_0[4]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.124     1.999 f  Mem/RamMemory/ram_reg_i_19/O
                         net (fo=9, routed)           2.763     4.762    Mem/RamMemory/FSMQ_reg[3]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.886 r  Mem/RamMemory/ram_reg_i_15/O
                         net (fo=1, routed)           0.264     5.151    Mem/RamMemory/ram_reg_i_15_n_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.124     5.275 r  Mem/RamMemory/ram_reg_i_5/O
                         net (fo=1, routed)           1.979     7.253    Mem/RamMemory/ram_reg_i_5_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  Mem/RamMemory/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSMQ_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mem/RamMemory/ram_reg/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 0.828ns (11.598%)  route 6.311ns (88.402%))
  Logic Levels:           4  (FDRE=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  FSMQ_reg[4]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSMQ_reg[4]/Q
                         net (fo=40, routed)          1.419     1.875    Mem/RamMemory/ram_reg_0[4]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.124     1.999 f  Mem/RamMemory/ram_reg_i_19/O
                         net (fo=9, routed)           2.408     4.408    Mem/RamMemory/FSMQ_reg[3]
    SLICE_X65Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.532 r  Mem/RamMemory/ram_reg_i_18/O
                         net (fo=1, routed)           0.433     4.965    Mem/RamMemory/ram_reg_i_18_n_0
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.089 r  Mem/RamMemory/ram_reg_i_8/O
                         net (fo=1, routed)           2.050     7.139    Mem/RamMemory/ram_reg_i_8_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  Mem/RamMemory/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSMQ_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readyOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 3.264ns (48.007%)  route 3.535ns (51.993%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE                         0.000     0.000 r  FSMQ_reg[1]/C
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  FSMQ_reg[1]/Q
                         net (fo=44, routed)          1.419     1.937    FSMQ[1]
    SLICE_X0Y30          LUT5 (Prop_lut5_I0_O)        0.124     2.061 r  readyOut_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.117     4.177    readyOut_OBUF
    D18                  OBUF (Prop_obuf_I_O)         2.622     6.800 r  readyOut_OBUF_inst/O
                         net (fo=0)                   0.000     6.800    readyOut
    D18                                                               r  readyOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetIn
                            (input port)
  Destination:            FSMQ_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.320ns (19.620%)  route 5.408ns (80.380%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  resetIn (IN)
                         net (fo=0)                   0.000     0.000    resetIn
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  resetIn_IBUF_inst/O
                         net (fo=13, routed)          3.959     4.907    resetIn_IBUF
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.124     5.031 r  FSMQ[2]_i_6/O
                         net (fo=4, routed)           0.619     5.650    FSMQ[2]_i_6_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124     5.774 r  FSMQ[1]_i_3/O
                         net (fo=1, routed)           0.830     6.604    FSMQ[1]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.124     6.728 r  FSMQ[1]_i_1/O
                         net (fo=1, routed)           0.000     6.728    FSMD[1]
    SLICE_X2Y28          FDRE                                         r  FSMQ_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addressInQ_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            addressInQ_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  addressInQ_reg[0]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  addressInQ_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    addressInQ[0]
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.045     0.354 r  addressInQ[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    addressInD[0]
    SLICE_X1Y22          FDRE                                         r  addressInQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataFromMemQ_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataFromMemQ_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  dataFromMemQ_reg[21]/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataFromMemQ_reg[21]/Q
                         net (fo=2, routed)           0.170     0.311    Mem/RamMemory/dataFromMemQ_reg[23][13]
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  Mem/RamMemory/dataFromMemQ[21]_i_1/O
                         net (fo=1, routed)           0.000     0.356    dataFromMemD[21]
    SLICE_X1Y31          FDRE                                         r  dataFromMemQ_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataFromMemQ_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataFromMemQ_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  dataFromMemQ_reg[10]/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataFromMemQ_reg[10]/Q
                         net (fo=2, routed)           0.173     0.314    Mem/RamMemory/dataFromMemQ_reg[23][2]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.045     0.359 r  Mem/RamMemory/dataFromMemQ[10]_i_1/O
                         net (fo=1, routed)           0.000     0.359    dataFromMemD[10]
    SLICE_X0Y27          FDRE                                         r  dataFromMemQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataFromMemQ_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataFromMemQ_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.481%)  route 0.175ns (48.519%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  dataFromMemQ_reg[22]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataFromMemQ_reg[22]/Q
                         net (fo=2, routed)           0.175     0.316    Mem/RamMemory/dataFromMemQ_reg[23][14]
    SLICE_X0Y32          LUT5 (Prop_lut5_I0_O)        0.045     0.361 r  Mem/RamMemory/dataFromMemQ[22]_i_1/O
                         net (fo=1, routed)           0.000     0.361    dataFromMemD[22]
    SLICE_X0Y32          FDRE                                         r  dataFromMemQ_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataFromMemQ_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataFromMemQ_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE                         0.000     0.000 r  dataFromMemQ_reg[11]/C
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataFromMemQ_reg[11]/Q
                         net (fo=2, routed)           0.185     0.326    Mem/RamMemory/dataFromMemQ_reg[23][3]
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  Mem/RamMemory/dataFromMemQ[11]_i_1/O
                         net (fo=1, routed)           0.000     0.371    dataFromMemD[11]
    SLICE_X0Y28          FDRE                                         r  dataFromMemQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataFromMemQ_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataFromMemQ_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  dataFromMemQ_reg[12]/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataFromMemQ_reg[12]/Q
                         net (fo=2, routed)           0.185     0.326    Mem/RamMemory/dataFromMemQ_reg[23][4]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  Mem/RamMemory/dataFromMemQ[12]_i_1/O
                         net (fo=1, routed)           0.000     0.371    dataFromMemD[12]
    SLICE_X0Y27          FDRE                                         r  dataFromMemQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataFromMemQ_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataFromMemQ_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  dataFromMemQ_reg[13]/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataFromMemQ_reg[13]/Q
                         net (fo=2, routed)           0.185     0.326    Mem/RamMemory/dataFromMemQ_reg[23][5]
    SLICE_X0Y29          LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  Mem/RamMemory/dataFromMemQ[13]_i_1/O
                         net (fo=1, routed)           0.000     0.371    dataFromMemD[13]
    SLICE_X0Y29          FDRE                                         r  dataFromMemQ_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataFromMemQ_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataFromMemQ_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  dataFromMemQ_reg[15]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataFromMemQ_reg[15]/Q
                         net (fo=2, routed)           0.185     0.326    Mem/RamMemory/dataFromMemQ_reg[23][7]
    SLICE_X0Y30          LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  Mem/RamMemory/dataFromMemQ[15]_i_2/O
                         net (fo=1, routed)           0.000     0.371    dataFromMemD[15]
    SLICE_X0Y30          FDRE                                         r  dataFromMemQ_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataFromMemQ_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataFromMemQ_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE                         0.000     0.000 r  dataFromMemQ_reg[17]/C
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataFromMemQ_reg[17]/Q
                         net (fo=2, routed)           0.185     0.326    Mem/RamMemory/dataFromMemQ_reg[23][9]
    SLICE_X0Y32          LUT5 (Prop_lut5_I0_O)        0.045     0.371 r  Mem/RamMemory/dataFromMemQ[17]_i_1/O
                         net (fo=1, routed)           0.000     0.371    dataFromMemD[17]
    SLICE_X0Y32          FDRE                                         r  dataFromMemQ_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSMQ_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSMQ_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.894%)  route 0.202ns (52.106%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  FSMQ_reg[3]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSMQ_reg[3]/Q
                         net (fo=40, routed)          0.202     0.343    FSMQ[3]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045     0.388 r  FSMQ[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    FSMD[1]
    SLICE_X2Y28          FDRE                                         r  FSMQ_reg[1]/D
  -------------------------------------------------------------------    -------------------





