

================================================================
== Vitis HLS Report for 'float_safe_softmax2_Pipeline_reduce_partial'
================================================================
* Date:           Thu Oct 16 15:27:30 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.226 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.980 us|  0.980 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- reduce_partial  |       96|       96|         4|          3|          1|    32|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 7 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add104_3180_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_3180_reload"   --->   Operation 9 'read' 'add104_3180_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add104_3078_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_3078_reload"   --->   Operation 10 'read' 'add104_3078_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add104_2976_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_2976_reload"   --->   Operation 11 'read' 'add104_2976_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add104_2874_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_2874_reload"   --->   Operation 12 'read' 'add104_2874_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add104_2772_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_2772_reload"   --->   Operation 13 'read' 'add104_2772_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add104_2670_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_2670_reload"   --->   Operation 14 'read' 'add104_2670_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add104_2568_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_2568_reload"   --->   Operation 15 'read' 'add104_2568_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add104_2466_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_2466_reload"   --->   Operation 16 'read' 'add104_2466_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add104_2364_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_2364_reload"   --->   Operation 17 'read' 'add104_2364_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add104_2262_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_2262_reload"   --->   Operation 18 'read' 'add104_2262_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add104_2160_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_2160_reload"   --->   Operation 19 'read' 'add104_2160_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add104_2058_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_2058_reload"   --->   Operation 20 'read' 'add104_2058_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add104_1956_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_1956_reload"   --->   Operation 21 'read' 'add104_1956_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add104_1854_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_1854_reload"   --->   Operation 22 'read' 'add104_1854_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add104_1752_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_1752_reload"   --->   Operation 23 'read' 'add104_1752_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add104_1650_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_1650_reload"   --->   Operation 24 'read' 'add104_1650_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add104_1548_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_1548_reload"   --->   Operation 25 'read' 'add104_1548_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add104_1446_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_1446_reload"   --->   Operation 26 'read' 'add104_1446_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add104_1344_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_1344_reload"   --->   Operation 27 'read' 'add104_1344_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add104_1242_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_1242_reload"   --->   Operation 28 'read' 'add104_1242_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add104_1140_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_1140_reload"   --->   Operation 29 'read' 'add104_1140_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add104_1038_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_1038_reload"   --->   Operation 30 'read' 'add104_1038_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add104_936_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_936_reload"   --->   Operation 31 'read' 'add104_936_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add104_834_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_834_reload"   --->   Operation 32 'read' 'add104_834_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add104_732_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_732_reload"   --->   Operation 33 'read' 'add104_732_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add104_630_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_630_reload"   --->   Operation 34 'read' 'add104_630_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add104_528_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_528_reload"   --->   Operation 35 'read' 'add104_528_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add104_426_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_426_reload"   --->   Operation 36 'read' 'add104_426_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add104_324_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_324_reload"   --->   Operation 37 'read' 'add104_324_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add104_222_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_222_reload"   --->   Operation 38 'read' 'add104_222_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add104_120_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add104_120_reload"   --->   Operation 39 'read' 'add104_120_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add10418_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add10418_reload"   --->   Operation 40 'read' 'add10418_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %k"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc120"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.22>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%k_1 = load i6 %k" [activation_accelerator.cpp:893]   --->   Operation 44 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%icmp_ln891 = icmp_eq  i6 %k_1, i6 32" [activation_accelerator.cpp:891]   --->   Operation 46 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln891 = add i6 %k_1, i6 1" [activation_accelerator.cpp:891]   --->   Operation 48 'add' 'add_ln891' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln891 = br i1 %icmp_ln891, void %for.inc120.split, void %for.inc143.31.preheader.exitStub" [activation_accelerator.cpp:891]   --->   Operation 49 'br' 'br_ln891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [activation_accelerator.cpp:893]   --->   Operation 50 'load' 'sum_load' <Predicate = (!icmp_ln891)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i6 %k_1" [activation_accelerator.cpp:893]   --->   Operation 51 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln891)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %add10418_reload_read, i32 %add104_120_reload_read, i32 %add104_222_reload_read, i32 %add104_324_reload_read, i32 %add104_426_reload_read, i32 %add104_528_reload_read, i32 %add104_630_reload_read, i32 %add104_732_reload_read, i32 %add104_834_reload_read, i32 %add104_936_reload_read, i32 %add104_1038_reload_read, i32 %add104_1140_reload_read, i32 %add104_1242_reload_read, i32 %add104_1344_reload_read, i32 %add104_1446_reload_read, i32 %add104_1548_reload_read, i32 %add104_1650_reload_read, i32 %add104_1752_reload_read, i32 %add104_1854_reload_read, i32 %add104_1956_reload_read, i32 %add104_2058_reload_read, i32 %add104_2160_reload_read, i32 %add104_2262_reload_read, i32 %add104_2364_reload_read, i32 %add104_2466_reload_read, i32 %add104_2568_reload_read, i32 %add104_2670_reload_read, i32 %add104_2772_reload_read, i32 %add104_2874_reload_read, i32 %add104_2976_reload_read, i32 %add104_3078_reload_read, i32 %add104_3180_reload_read, i5 %trunc_ln893" [activation_accelerator.cpp:893]   --->   Operation 52 'mux' 'tmp' <Predicate = (!icmp_ln891)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [4/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [activation_accelerator.cpp:893]   --->   Operation 53 'fadd' 'sum_1' <Predicate = (!icmp_ln891)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln891 = store i6 %add_ln891, i6 %k" [activation_accelerator.cpp:891]   --->   Operation 54 'store' 'store_ln891' <Predicate = (!icmp_ln891)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 61 'load' 'sum_load_1' <Predicate = (icmp_ln891)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln891)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln891)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 55 [3/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [activation_accelerator.cpp:893]   --->   Operation 55 'fadd' 'sum_1' <Predicate = (!icmp_ln891)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 56 [2/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [activation_accelerator.cpp:893]   --->   Operation 56 'fadd' 'sum_1' <Predicate = (!icmp_ln891)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln889 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [activation_accelerator.cpp:889]   --->   Operation 57 'specloopname' 'specloopname_ln889' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [activation_accelerator.cpp:893]   --->   Operation 58 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln891 = store i32 %sum_1, i32 %sum" [activation_accelerator.cpp:891]   --->   Operation 59 'store' 'store_ln891' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln891 = br void %for.inc120" [activation_accelerator.cpp:891]   --->   Operation 60 'br' 'br_ln891' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('k') [35]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'k' [68]  (0.427 ns)

 <State 2>: 7.23ns
The critical path consists of the following:
	'load' operation ('k', activation_accelerator.cpp:893) on local variable 'k' [72]  (0 ns)
	'mux' operation ('tmp', activation_accelerator.cpp:893) [82]  (0.789 ns)
	'fadd' operation ('sum', activation_accelerator.cpp:893) [83]  (6.44 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:893) [83]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:893) [83]  (6.44 ns)

 <State 5>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('sum', activation_accelerator.cpp:893) [83]  (6.44 ns)
	'store' operation ('store_ln891', activation_accelerator.cpp:891) of variable 'sum', activation_accelerator.cpp:893 on local variable 'sum' [85]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
