$date
	Tue Nov 13 13:10:33 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter_tb $end
$var wire 32 ! data_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # data_in [31:0] $end
$var reg 1 $ en $end
$var reg 1 % ld $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 ' data_in [31:0] $end
$var wire 1 $ en $end
$var wire 1 % ld $end
$var wire 1 & rst $end
$var reg 32 ( data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
1&
0%
0$
b0 #
0"
b0 !
$end
#5
b0 !
b1 !
b1 (
0&
1"
1$
#10
0"
#15
b10 !
b10 (
1"
#20
0"
b10 #
b10 '
#25
b11 !
b11 (
1"
#30
0"
#35
b100 !
b100 (
1"
#40
0"
#45
b101 !
b101 (
1"
#50
0"
b11 #
b11 '
1%
#55
b11 !
b11 (
1"
#60
0"
