Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 13 19:49:39 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.131        0.000                      0                 1088        0.081        0.000                      0                 1088        3.750        0.000                       0                   424  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.131        0.000                      0                 1084        0.081        0.000                      0                 1084        3.750        0.000                       0                   424  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.524        0.000                      0                    4        0.989        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 2.881ns (31.045%)  route 6.399ns (68.955%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         1.204     6.786    sm/D_states_q[7]
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.910 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.347     7.257    sm/ram_reg_i_158_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.698     8.079    sm/ram_reg_i_128_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.203 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.457     8.660    L_reg/M_sm_ra2[1]
    SLICE_X43Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.784 f  L_reg/ram_reg_i_45/O
                         net (fo=10, routed)          0.679     9.464    sm/M_sm_rd2[1]
    SLICE_X45Y81         LUT3 (Prop_lut3_I2_O)        0.150     9.614 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.746    10.360    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.326    10.686 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.686    alum/ram_reg_i_97_1[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.236 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.236    alum/out_sig0_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.350 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.350    alum/out_sig0_carry__0_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.589 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.651    12.240    alum/data0[10]
    SLICE_X43Y80         LUT3 (Prop_lut3_I2_O)        0.302    12.542 r  alum/ram_reg_i_67/O
                         net (fo=1, routed)           0.316    12.858    sm/D_registers_q_reg[7][10]
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.124    12.982 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.617    13.599    display/ram_reg_4
    SLICE_X47Y81         LUT5 (Prop_lut5_I3_O)        0.124    13.723 r  display/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.683    14.406    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.476    14.881    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.537    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.406    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 2.881ns (31.358%)  route 6.306ns (68.642%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         1.204     6.786    sm/D_states_q[7]
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.910 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.347     7.257    sm/ram_reg_i_158_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.698     8.079    sm/ram_reg_i_128_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.203 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.457     8.660    L_reg/M_sm_ra2[1]
    SLICE_X43Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.784 f  L_reg/ram_reg_i_45/O
                         net (fo=10, routed)          0.679     9.464    sm/M_sm_rd2[1]
    SLICE_X45Y81         LUT3 (Prop_lut3_I2_O)        0.150     9.614 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.746    10.360    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.326    10.686 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.686    alum/ram_reg_i_97_1[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.236 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.236    alum/out_sig0_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.350 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.350    alum/out_sig0_carry__0_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.589 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.651    12.240    alum/data0[10]
    SLICE_X43Y80         LUT3 (Prop_lut3_I2_O)        0.302    12.542 r  alum/ram_reg_i_67/O
                         net (fo=1, routed)           0.316    12.858    sm/D_registers_q_reg[7][10]
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.124    12.982 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.485    13.467    sm/ram_reg_i_55_1
    SLICE_X47Y79         LUT5 (Prop_lut5_I4_O)        0.124    13.591 r  sm/ram_reg_i_3/O
                         net (fo=1, routed)           0.722    14.313    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y33         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.476    14.881    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.537    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.313    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 2.558ns (28.059%)  route 6.558ns (71.941%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         1.204     6.786    sm/D_states_q[7]
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.910 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.347     7.257    sm/ram_reg_i_158_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.698     8.079    sm/ram_reg_i_128_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.203 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.457     8.660    L_reg/M_sm_ra2[1]
    SLICE_X43Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.784 f  L_reg/ram_reg_i_45/O
                         net (fo=10, routed)          0.679     9.464    sm/M_sm_rd2[1]
    SLICE_X45Y81         LUT3 (Prop_lut3_I2_O)        0.150     9.614 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.746    10.360    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.326    10.686 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.686    alum/ram_reg_i_97_1[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.266 r  alum/out_sig0_carry/O[2]
                         net (fo=1, routed)           0.785    12.051    alum/data0[2]
    SLICE_X47Y79         LUT3 (Prop_lut3_I2_O)        0.302    12.353 r  alum/ram_reg_i_91/O
                         net (fo=1, routed)           0.447    12.799    sm/D_registers_q_reg[7][2]
    SLICE_X46Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.923 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           0.557    13.481    display/ram_reg_20
    SLICE_X48Y80         LUT5 (Prop_lut5_I3_O)        0.124    13.605 r  display/ram_reg_i_11__0/O
                         net (fo=1, routed)           0.638    14.242    brams/bram1/ADDRARDADDR[2]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.476    14.881    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.537    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.242    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 2.767ns (30.431%)  route 6.326ns (69.569%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         1.204     6.786    sm/D_states_q[7]
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.910 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.347     7.257    sm/ram_reg_i_158_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.698     8.079    sm/ram_reg_i_128_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.203 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.457     8.660    L_reg/M_sm_ra2[1]
    SLICE_X43Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.784 f  L_reg/ram_reg_i_45/O
                         net (fo=10, routed)          0.679     9.464    sm/M_sm_rd2[1]
    SLICE_X45Y81         LUT3 (Prop_lut3_I2_O)        0.150     9.614 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.746    10.360    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.326    10.686 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.686    alum/ram_reg_i_97_1[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.236 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.236    alum/out_sig0_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.475 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           0.570    12.044    alum/data0[6]
    SLICE_X47Y78         LUT3 (Prop_lut3_I2_O)        0.302    12.346 r  alum/ram_reg_i_79/O
                         net (fo=1, routed)           0.436    12.782    sm/D_registers_q_reg[7][6]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I4_O)        0.124    12.906 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.521    13.427    display/ram_reg_12
    SLICE_X46Y80         LUT5 (Prop_lut5_I3_O)        0.124    13.551 r  display/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.667    14.219    brams/bram2/ram_reg_0[6]
    RAMB18_X1Y33         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.476    14.881    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.537    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 2.832ns (31.261%)  route 6.227ns (68.739%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         1.204     6.786    sm/D_states_q[7]
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.910 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.347     7.257    sm/ram_reg_i_158_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.698     8.079    sm/ram_reg_i_128_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.203 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.883     9.087    L_reg/M_sm_ra2[1]
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.211 f  L_reg/out_sig0_carry_i_13/O
                         net (fo=9, routed)           0.660     9.871    sm/M_sm_rd2[3]
    SLICE_X47Y78         LUT3 (Prop_lut3_I2_O)        0.153    10.024 r  sm/out_sig0_carry_i_9/O
                         net (fo=3, routed)           0.572    10.596    L_reg/out_sig0_inferred__0/i__carry_2
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.327    10.923 r  L_reg/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    10.923    alum/ram_reg_i_97_3[3]
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.324 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.324    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.438    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.772 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.586    12.358    alum/data1[9]
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.303    12.661 r  alum/ram_reg_i_70/O
                         net (fo=1, routed)           0.432    13.093    sm/D_registers_q_reg[7][9]
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.217 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.179    13.396    sm/ram_reg_i_55_2
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.124    13.520 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.665    14.185    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y33         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.476    14.881    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.537    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.185    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 2.832ns (31.264%)  route 6.226ns (68.736%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         1.204     6.786    sm/D_states_q[7]
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.910 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.347     7.257    sm/ram_reg_i_158_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.698     8.079    sm/ram_reg_i_128_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.203 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.883     9.087    L_reg/M_sm_ra2[1]
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.211 f  L_reg/out_sig0_carry_i_13/O
                         net (fo=9, routed)           0.660     9.871    sm/M_sm_rd2[3]
    SLICE_X47Y78         LUT3 (Prop_lut3_I2_O)        0.153    10.024 r  sm/out_sig0_carry_i_9/O
                         net (fo=3, routed)           0.572    10.596    L_reg/out_sig0_inferred__0/i__carry_2
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.327    10.923 r  L_reg/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    10.923    alum/ram_reg_i_97_3[3]
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.324 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.324    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.438    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.772 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.586    12.358    alum/data1[9]
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.303    12.661 r  alum/ram_reg_i_70/O
                         net (fo=1, routed)           0.432    13.093    sm/D_registers_q_reg[7][9]
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.217 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.319    13.536    display/ram_reg_6
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124    13.660 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.524    14.184    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.476    14.881    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.537    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.184    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 2.814ns (31.209%)  route 6.203ns (68.791%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         1.204     6.786    sm/D_states_q[7]
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.910 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.347     7.257    sm/ram_reg_i_158_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.698     8.079    sm/ram_reg_i_128_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.203 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.883     9.087    L_reg/M_sm_ra2[1]
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.211 f  L_reg/out_sig0_carry_i_13/O
                         net (fo=9, routed)           0.660     9.871    sm/M_sm_rd2[3]
    SLICE_X47Y78         LUT3 (Prop_lut3_I2_O)        0.153    10.024 r  sm/out_sig0_carry_i_9/O
                         net (fo=3, routed)           0.572    10.596    L_reg/out_sig0_inferred__0/i__carry_2
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.327    10.923 r  L_reg/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    10.923    alum/ram_reg_i_97_3[3]
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.324 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.324    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.438 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.438    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.751 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.689    12.440    alum/data1[11]
    SLICE_X45Y82         LUT3 (Prop_lut3_I0_O)        0.306    12.746 r  alum/ram_reg_i_64/O
                         net (fo=1, routed)           0.154    12.901    sm/D_registers_q_reg[7][11]
    SLICE_X45Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.025 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.316    13.340    display/ram_reg_2
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124    13.464 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.678    14.143    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.476    14.881    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.537    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.143    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 2.602ns (28.859%)  route 6.414ns (71.141%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         1.204     6.786    sm/D_states_q[7]
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.910 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.347     7.257    sm/ram_reg_i_158_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.698     8.079    sm/ram_reg_i_128_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.203 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.883     9.087    L_reg/M_sm_ra2[1]
    SLICE_X44Y77         LUT6 (Prop_lut6_I2_O)        0.124     9.211 f  L_reg/out_sig0_carry_i_13/O
                         net (fo=9, routed)           0.660     9.871    sm/M_sm_rd2[3]
    SLICE_X47Y78         LUT3 (Prop_lut3_I2_O)        0.153    10.024 r  sm/out_sig0_carry_i_9/O
                         net (fo=3, routed)           0.572    10.596    L_reg/out_sig0_inferred__0/i__carry_2
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.327    10.923 r  L_reg/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    10.923    alum/ram_reg_i_97_3[3]
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.324 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.324    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.546 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.779    12.324    alum/data1[4]
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.299    12.623 r  alum/ram_reg_i_85/O
                         net (fo=1, routed)           0.165    12.788    sm/D_registers_q_reg[7][4]_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.912 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.434    13.346    display/ram_reg_16
    SLICE_X44Y82         LUT5 (Prop_lut5_I3_O)        0.124    13.470 r  display/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.672    14.142    brams/bram2/ram_reg_0[4]
    RAMB18_X1Y33         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.476    14.881    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.537    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.998ns  (logic 2.863ns (31.819%)  route 6.135ns (68.181%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         1.204     6.786    sm/D_states_q[7]
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.124     6.910 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           0.347     7.257    sm/ram_reg_i_158_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.381 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.698     8.079    sm/ram_reg_i_128_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.203 r  sm/ram_reg_i_100/O
                         net (fo=13, routed)          0.457     8.660    L_reg/M_sm_ra2[1]
    SLICE_X43Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.784 f  L_reg/ram_reg_i_45/O
                         net (fo=10, routed)          0.679     9.464    sm/M_sm_rd2[1]
    SLICE_X45Y81         LUT3 (Prop_lut3_I2_O)        0.150     9.614 r  sm/out_sig0_carry_i_11/O
                         net (fo=3, routed)           0.746    10.360    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.326    10.686 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.686    alum/ram_reg_i_97_1[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.236 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.236    alum/out_sig0_carry_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.570 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.711    12.281    alum/data0[5]
    SLICE_X44Y82         LUT3 (Prop_lut3_I2_O)        0.303    12.584 r  alum/ram_reg_i_82/O
                         net (fo=1, routed)           0.296    12.880    sm/D_registers_q_reg[7][5]_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I4_O)        0.124    13.004 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           0.317    13.321    display/ram_reg_14
    SLICE_X46Y83         LUT5 (Prop_lut5_I3_O)        0.124    13.445 r  display/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.679    14.124    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y33         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.476    14.881    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.537    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.124    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 2.571ns (27.666%)  route 6.722ns (72.334%))
  Logic Levels:           9  (LUT2=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X44Y79         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         1.053     6.635    sm/D_states_q[7]
    SLICE_X39Y78         LUT2 (Prop_lut2_I0_O)        0.149     6.784 f  sm/D_game_tick_q_i_5/O
                         net (fo=8, routed)           0.971     7.755    sm/D_game_tick_q_i_5_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.332     8.087 r  sm/ram_reg_i_157/O
                         net (fo=1, routed)           0.000     8.087    sm/ram_reg_i_157_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     8.304 r  sm/ram_reg_i_127/O
                         net (fo=26, routed)          0.719     9.023    L_reg/M_sm_ra1[0]
    SLICE_X45Y77         LUT6 (Prop_lut6_I4_O)        0.299     9.322 f  L_reg/ram_reg_i_96/O
                         net (fo=1, routed)           0.000     9.322    L_reg/ram_reg_i_96_n_0
    SLICE_X45Y77         MUXF7 (Prop_muxf7_I1_O)      0.217     9.539 f  L_reg/ram_reg_i_41/O
                         net (fo=29, routed)          1.136    10.675    forLoop_idx_0_1722467765[1].cond_butt_sel_desel/D_states_q[7]_i_23
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.327    11.002 r  forLoop_idx_0_1722467765[1].cond_butt_sel_desel/D_states_q[7]_i_50/O
                         net (fo=7, routed)           0.500    11.502    L_reg/D_states_q[7]_i_7
    SLICE_X47Y73         LUT2 (Prop_lut2_I1_O)        0.326    11.828 f  L_reg/D_states_q[7]_i_23/O
                         net (fo=2, routed)           0.680    12.508    sm/D_states_q_reg[5]_rep__0_1
    SLICE_X51Y74         LUT6 (Prop_lut6_I3_O)        0.124    12.632 f  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.585    13.217    sm/D_states_q[7]_i_7_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.341 r  sm/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.078    14.419    sm/D_states_q[7]_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.430    14.834    sm/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X40Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.852    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                  0.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.149%)  route 0.284ns (66.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.929    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.149%)  route 0.284ns (66.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.929    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.149%)  route 0.284ns (66.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.929    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.149%)  route 0.284ns (66.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.929    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.538    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.189%)  route 0.271ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.918    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.189%)  route 0.271ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.918    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.189%)  route 0.271ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.918    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.189%)  route 0.271ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.918    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X56Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.923    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.828    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.923    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.519    
    SLICE_X56Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.828    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y80   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y81   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y81   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y85   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.704ns (17.370%)  route 3.349ns (82.630%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X47Y79         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=118, routed)         1.586     7.168    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X48Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.292 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=11, routed)          1.073     8.365    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.489 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.690     9.179    fifo_reset_cond/AS[0]
    SLICE_X48Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X48Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    14.703    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.704ns (17.370%)  route 3.349ns (82.630%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X47Y79         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=118, routed)         1.586     7.168    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X48Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.292 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=11, routed)          1.073     8.365    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.489 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.690     9.179    fifo_reset_cond/AS[0]
    SLICE_X48Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X48Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    14.703    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.704ns (17.370%)  route 3.349ns (82.630%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X47Y79         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=118, routed)         1.586     7.168    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X48Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.292 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=11, routed)          1.073     8.365    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.489 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.690     9.179    fifo_reset_cond/AS[0]
    SLICE_X48Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X48Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    14.703    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.704ns (17.370%)  route 3.349ns (82.630%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X47Y79         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=118, routed)         1.586     7.168    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X48Y74         LUT2 (Prop_lut2_I1_O)        0.124     7.292 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=11, routed)          1.073     8.365    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.489 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.690     9.179    fifo_reset_cond/AS[0]
    SLICE_X48Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.435    14.839    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X48Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    14.703    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.967%)  route 0.746ns (80.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  sm/D_states_q_reg[3]/Q
                         net (fo=15, routed)          0.486     2.127    sm/D_states_q[3]
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.172 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.259     2.431    fifo_reset_cond/AS[0]
    SLICE_X48Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X48Y84         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.967%)  route 0.746ns (80.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  sm/D_states_q_reg[3]/Q
                         net (fo=15, routed)          0.486     2.127    sm/D_states_q[3]
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.172 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.259     2.431    fifo_reset_cond/AS[0]
    SLICE_X48Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X48Y84         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.967%)  route 0.746ns (80.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  sm/D_states_q_reg[3]/Q
                         net (fo=15, routed)          0.486     2.127    sm/D_states_q[3]
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.172 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.259     2.431    fifo_reset_cond/AS[0]
    SLICE_X48Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X48Y84         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.967%)  route 0.746ns (80.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  sm/D_states_q_reg[3]/Q
                         net (fo=15, routed)          0.486     2.127    sm/D_states_q[3]
    SLICE_X49Y80         LUT6 (Prop_lut6_I2_O)        0.045     2.172 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.259     2.431    fifo_reset_cond/AS[0]
    SLICE_X48Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X48Y84         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.989    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.183ns  (logic 10.674ns (30.338%)  route 24.509ns (69.662%))
  Logic Levels:           29  (CARRY4=6 LUT2=6 LUT3=2 LUT4=4 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=19, routed)          2.358     7.939    L_reg/M_reg_timer[6]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.063 f  L_reg/L_6c8918b0_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.713     8.777    L_reg/L_6c8918b0_remainder0__0_carry_i_20__0_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.901 f  L_reg/L_6c8918b0_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.599     9.500    L_reg/L_6c8918b0_remainder0__0_carry_i_13__1_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.624 r  L_reg/L_6c8918b0_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.008    10.632    L_reg/L_6c8918b0_remainder0__0_carry_i_12__1_n_0
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.152    10.784 r  L_reg/L_6c8918b0_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.081    11.865    L_reg/L_6c8918b0_remainder0__0_carry_i_9__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I2_O)        0.326    12.191 r  L_reg/L_6c8918b0_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.191    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.724 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.724    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.943 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.293    14.235    L_reg/L_6c8918b0_remainder0_3[4]
    SLICE_X51Y69         LUT3 (Prop_lut3_I2_O)        0.323    14.558 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          0.843    15.402    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.326    15.728 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.818    16.546    L_reg/i__carry__1_i_8_n_0
    SLICE_X51Y68         LUT4 (Prop_lut4_I3_O)        0.152    16.698 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.896    17.593    L_reg/i__carry_i_16__4_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.352    17.945 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.820    18.765    L_reg/i__carry_i_19__4_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.350    19.115 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.966    20.081    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.328    20.409 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.100    21.509    L_reg/i__carry_i_12__1_n_0
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.124    21.633 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.526    22.159    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X48Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.566 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.187    23.753    timerseg_driver/decimal_renderer/O[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I4_O)        0.303    24.056 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.827    24.884    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    25.008 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=8, routed)           1.273    26.281    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124    26.405 r  L_reg/i__carry_i_22__2/O
                         net (fo=1, routed)           0.659    27.064    L_reg/i__carry_i_22__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.124    27.188 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.641    27.829    L_reg/i__carry_i_12__2_n_0
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124    27.953 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.503 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.503    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.617    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.839 f  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.873    29.711    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y70         LUT6 (Prop_lut6_I2_O)        0.299    30.010 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.830    30.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124    30.965 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.704    31.669    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.150    31.819 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.466    32.285    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I3_O)        0.328    32.613 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.143    33.756    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.124    33.880 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.884    36.764    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    40.308 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.308    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.136ns  (logic 10.653ns (30.319%)  route 24.483ns (69.681%))
  Logic Levels:           29  (CARRY4=6 LUT2=6 LUT3=2 LUT4=4 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=19, routed)          2.358     7.939    L_reg/M_reg_timer[6]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.063 f  L_reg/L_6c8918b0_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.713     8.777    L_reg/L_6c8918b0_remainder0__0_carry_i_20__0_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.901 f  L_reg/L_6c8918b0_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.599     9.500    L_reg/L_6c8918b0_remainder0__0_carry_i_13__1_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.624 r  L_reg/L_6c8918b0_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.008    10.632    L_reg/L_6c8918b0_remainder0__0_carry_i_12__1_n_0
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.152    10.784 r  L_reg/L_6c8918b0_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.081    11.865    L_reg/L_6c8918b0_remainder0__0_carry_i_9__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I2_O)        0.326    12.191 r  L_reg/L_6c8918b0_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.191    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.724 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.724    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.943 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.293    14.235    L_reg/L_6c8918b0_remainder0_3[4]
    SLICE_X51Y69         LUT3 (Prop_lut3_I2_O)        0.323    14.558 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          0.843    15.402    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.326    15.728 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.818    16.546    L_reg/i__carry__1_i_8_n_0
    SLICE_X51Y68         LUT4 (Prop_lut4_I3_O)        0.152    16.698 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.896    17.593    L_reg/i__carry_i_16__4_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.352    17.945 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.820    18.765    L_reg/i__carry_i_19__4_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.350    19.115 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.966    20.081    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.328    20.409 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.100    21.509    L_reg/i__carry_i_12__1_n_0
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.124    21.633 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.526    22.159    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X48Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.566 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.187    23.753    timerseg_driver/decimal_renderer/O[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I4_O)        0.303    24.056 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.827    24.884    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    25.008 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=8, routed)           1.273    26.281    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124    26.405 r  L_reg/i__carry_i_22__2/O
                         net (fo=1, routed)           0.659    27.064    L_reg/i__carry_i_22__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.124    27.188 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.641    27.829    L_reg/i__carry_i_12__2_n_0
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124    27.953 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.503 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.503    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.617    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.839 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.873    29.711    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y70         LUT6 (Prop_lut6_I2_O)        0.299    30.010 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.830    30.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124    30.965 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.704    31.669    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.150    31.819 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.860    32.679    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.328    33.007 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.968    33.974    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124    34.098 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.640    36.738    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    40.261 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.261    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.131ns  (logic 10.656ns (30.331%)  route 24.475ns (69.669%))
  Logic Levels:           29  (CARRY4=6 LUT2=6 LUT3=2 LUT4=4 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=19, routed)          2.358     7.939    L_reg/M_reg_timer[6]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.063 f  L_reg/L_6c8918b0_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.713     8.777    L_reg/L_6c8918b0_remainder0__0_carry_i_20__0_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.901 f  L_reg/L_6c8918b0_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.599     9.500    L_reg/L_6c8918b0_remainder0__0_carry_i_13__1_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.624 r  L_reg/L_6c8918b0_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.008    10.632    L_reg/L_6c8918b0_remainder0__0_carry_i_12__1_n_0
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.152    10.784 r  L_reg/L_6c8918b0_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.081    11.865    L_reg/L_6c8918b0_remainder0__0_carry_i_9__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I2_O)        0.326    12.191 r  L_reg/L_6c8918b0_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.191    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.724 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.724    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.943 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.293    14.235    L_reg/L_6c8918b0_remainder0_3[4]
    SLICE_X51Y69         LUT3 (Prop_lut3_I2_O)        0.323    14.558 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          0.843    15.402    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.326    15.728 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.818    16.546    L_reg/i__carry__1_i_8_n_0
    SLICE_X51Y68         LUT4 (Prop_lut4_I3_O)        0.152    16.698 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.896    17.593    L_reg/i__carry_i_16__4_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.352    17.945 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.820    18.765    L_reg/i__carry_i_19__4_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.350    19.115 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.966    20.081    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.328    20.409 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.100    21.509    L_reg/i__carry_i_12__1_n_0
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.124    21.633 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.526    22.159    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X48Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.566 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.187    23.753    timerseg_driver/decimal_renderer/O[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I4_O)        0.303    24.056 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.827    24.884    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    25.008 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=8, routed)           1.273    26.281    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124    26.405 r  L_reg/i__carry_i_22__2/O
                         net (fo=1, routed)           0.659    27.064    L_reg/i__carry_i_22__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.124    27.188 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.641    27.829    L_reg/i__carry_i_12__2_n_0
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124    27.953 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.503 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.503    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.617    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.839 f  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.873    29.711    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y70         LUT6 (Prop_lut6_I2_O)        0.299    30.010 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.830    30.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124    30.965 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.704    31.669    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.150    31.819 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.860    32.679    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.328    33.007 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.785    33.792    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I2_O)        0.124    33.916 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.815    36.730    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.256 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.256    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.056ns  (logic 10.677ns (30.457%)  route 24.379ns (69.543%))
  Logic Levels:           29  (CARRY4=6 LUT2=6 LUT3=2 LUT4=4 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=19, routed)          2.358     7.939    L_reg/M_reg_timer[6]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.063 f  L_reg/L_6c8918b0_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.713     8.777    L_reg/L_6c8918b0_remainder0__0_carry_i_20__0_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.901 f  L_reg/L_6c8918b0_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.599     9.500    L_reg/L_6c8918b0_remainder0__0_carry_i_13__1_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.624 r  L_reg/L_6c8918b0_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.008    10.632    L_reg/L_6c8918b0_remainder0__0_carry_i_12__1_n_0
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.152    10.784 r  L_reg/L_6c8918b0_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.081    11.865    L_reg/L_6c8918b0_remainder0__0_carry_i_9__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I2_O)        0.326    12.191 r  L_reg/L_6c8918b0_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.191    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.724 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.724    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.943 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.293    14.235    L_reg/L_6c8918b0_remainder0_3[4]
    SLICE_X51Y69         LUT3 (Prop_lut3_I2_O)        0.323    14.558 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          0.843    15.402    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.326    15.728 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.818    16.546    L_reg/i__carry__1_i_8_n_0
    SLICE_X51Y68         LUT4 (Prop_lut4_I3_O)        0.152    16.698 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.896    17.593    L_reg/i__carry_i_16__4_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.352    17.945 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.820    18.765    L_reg/i__carry_i_19__4_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.350    19.115 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.966    20.081    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.328    20.409 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.100    21.509    L_reg/i__carry_i_12__1_n_0
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.124    21.633 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.526    22.159    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X48Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.566 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.187    23.753    timerseg_driver/decimal_renderer/O[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I4_O)        0.303    24.056 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.827    24.884    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    25.008 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=8, routed)           1.273    26.281    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124    26.405 r  L_reg/i__carry_i_22__2/O
                         net (fo=1, routed)           0.659    27.064    L_reg/i__carry_i_22__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.124    27.188 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.641    27.829    L_reg/i__carry_i_12__2_n_0
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124    27.953 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.503 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.503    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.617    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.839 f  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.873    29.711    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y70         LUT6 (Prop_lut6_I2_O)        0.299    30.010 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.830    30.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124    30.965 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.704    31.669    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.150    31.819 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.466    32.285    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I3_O)        0.328    32.613 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           0.920    33.533    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I1_O)        0.124    33.657 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.977    36.634    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.181 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.181    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.012ns  (logic 10.647ns (30.409%)  route 24.365ns (69.591%))
  Logic Levels:           29  (CARRY4=6 LUT2=6 LUT3=2 LUT4=4 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=19, routed)          2.358     7.939    L_reg/M_reg_timer[6]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.063 f  L_reg/L_6c8918b0_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.713     8.777    L_reg/L_6c8918b0_remainder0__0_carry_i_20__0_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.901 f  L_reg/L_6c8918b0_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.599     9.500    L_reg/L_6c8918b0_remainder0__0_carry_i_13__1_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.624 r  L_reg/L_6c8918b0_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.008    10.632    L_reg/L_6c8918b0_remainder0__0_carry_i_12__1_n_0
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.152    10.784 r  L_reg/L_6c8918b0_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.081    11.865    L_reg/L_6c8918b0_remainder0__0_carry_i_9__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I2_O)        0.326    12.191 r  L_reg/L_6c8918b0_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.191    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.724 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.724    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.943 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.293    14.235    L_reg/L_6c8918b0_remainder0_3[4]
    SLICE_X51Y69         LUT3 (Prop_lut3_I2_O)        0.323    14.558 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          0.843    15.402    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.326    15.728 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.818    16.546    L_reg/i__carry__1_i_8_n_0
    SLICE_X51Y68         LUT4 (Prop_lut4_I3_O)        0.152    16.698 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.896    17.593    L_reg/i__carry_i_16__4_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.352    17.945 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.820    18.765    L_reg/i__carry_i_19__4_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.350    19.115 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.966    20.081    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.328    20.409 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.100    21.509    L_reg/i__carry_i_12__1_n_0
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.124    21.633 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.526    22.159    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X48Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.566 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.187    23.753    timerseg_driver/decimal_renderer/O[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I4_O)        0.303    24.056 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.827    24.884    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    25.008 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=8, routed)           1.273    26.281    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124    26.405 r  L_reg/i__carry_i_22__2/O
                         net (fo=1, routed)           0.659    27.064    L_reg/i__carry_i_22__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.124    27.188 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.641    27.829    L_reg/i__carry_i_12__2_n_0
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124    27.953 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.503 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.503    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.617    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.839 f  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.873    29.711    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y70         LUT6 (Prop_lut6_I2_O)        0.299    30.010 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.830    30.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124    30.965 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.704    31.669    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.150    31.819 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.860    32.679    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.328    33.007 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.828    33.834    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I3_O)        0.124    33.958 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.662    36.620    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    40.137 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.137    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.832ns  (logic 10.704ns (30.730%)  route 24.129ns (69.270%))
  Logic Levels:           29  (CARRY4=6 LUT2=6 LUT3=2 LUT4=4 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=19, routed)          2.358     7.939    L_reg/M_reg_timer[6]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.063 f  L_reg/L_6c8918b0_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.713     8.777    L_reg/L_6c8918b0_remainder0__0_carry_i_20__0_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.901 f  L_reg/L_6c8918b0_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.599     9.500    L_reg/L_6c8918b0_remainder0__0_carry_i_13__1_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.624 r  L_reg/L_6c8918b0_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.008    10.632    L_reg/L_6c8918b0_remainder0__0_carry_i_12__1_n_0
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.152    10.784 r  L_reg/L_6c8918b0_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.081    11.865    L_reg/L_6c8918b0_remainder0__0_carry_i_9__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I2_O)        0.326    12.191 r  L_reg/L_6c8918b0_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.191    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.724 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.724    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.943 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.293    14.235    L_reg/L_6c8918b0_remainder0_3[4]
    SLICE_X51Y69         LUT3 (Prop_lut3_I2_O)        0.323    14.558 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          0.843    15.402    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.326    15.728 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.818    16.546    L_reg/i__carry__1_i_8_n_0
    SLICE_X51Y68         LUT4 (Prop_lut4_I3_O)        0.152    16.698 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.896    17.593    L_reg/i__carry_i_16__4_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.352    17.945 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.820    18.765    L_reg/i__carry_i_19__4_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.350    19.115 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.966    20.081    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.328    20.409 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.100    21.509    L_reg/i__carry_i_12__1_n_0
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.124    21.633 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.526    22.159    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X48Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.566 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.187    23.753    timerseg_driver/decimal_renderer/O[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I4_O)        0.303    24.056 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.827    24.884    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    25.008 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=8, routed)           1.273    26.281    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124    26.405 r  L_reg/i__carry_i_22__2/O
                         net (fo=1, routed)           0.659    27.064    L_reg/i__carry_i_22__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.124    27.188 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.641    27.829    L_reg/i__carry_i_12__2_n_0
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124    27.953 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.503 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.503    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.617    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.839 f  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.873    29.711    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y70         LUT6 (Prop_lut6_I2_O)        0.299    30.010 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.830    30.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124    30.965 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.704    31.669    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.150    31.819 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.860    32.679    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.328    33.007 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.787    33.794    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I2_O)        0.124    33.918 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.466    36.384    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.957 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.957    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.747ns  (logic 10.709ns (30.821%)  route 24.038ns (69.179%))
  Logic Levels:           29  (CARRY4=6 LUT2=6 LUT3=2 LUT4=4 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=19, routed)          2.358     7.939    L_reg/M_reg_timer[6]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.063 f  L_reg/L_6c8918b0_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.713     8.777    L_reg/L_6c8918b0_remainder0__0_carry_i_20__0_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.901 f  L_reg/L_6c8918b0_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.599     9.500    L_reg/L_6c8918b0_remainder0__0_carry_i_13__1_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.624 r  L_reg/L_6c8918b0_remainder0__0_carry_i_12__1/O
                         net (fo=6, routed)           1.008    10.632    L_reg/L_6c8918b0_remainder0__0_carry_i_12__1_n_0
    SLICE_X47Y70         LUT4 (Prop_lut4_I0_O)        0.152    10.784 r  L_reg/L_6c8918b0_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.081    11.865    L_reg/L_6c8918b0_remainder0__0_carry_i_9__1_n_0
    SLICE_X46Y67         LUT4 (Prop_lut4_I2_O)        0.326    12.191 r  L_reg/L_6c8918b0_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.191    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.724 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.724    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.943 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.293    14.235    L_reg/L_6c8918b0_remainder0_3[4]
    SLICE_X51Y69         LUT3 (Prop_lut3_I2_O)        0.323    14.558 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          0.843    15.402    L_reg/i__carry__1_i_12_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I2_O)        0.326    15.728 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.818    16.546    L_reg/i__carry__1_i_8_n_0
    SLICE_X51Y68         LUT4 (Prop_lut4_I3_O)        0.152    16.698 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.896    17.593    L_reg/i__carry_i_16__4_n_0
    SLICE_X50Y68         LUT2 (Prop_lut2_I1_O)        0.352    17.945 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.820    18.765    L_reg/i__carry_i_19__4_n_0
    SLICE_X50Y69         LUT2 (Prop_lut2_I1_O)        0.350    19.115 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.966    20.081    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.328    20.409 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.100    21.509    L_reg/i__carry_i_12__1_n_0
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.124    21.633 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.526    22.159    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X48Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.566 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           1.187    23.753    timerseg_driver/decimal_renderer/O[1]
    SLICE_X47Y69         LUT5 (Prop_lut5_I4_O)        0.303    24.056 r  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.827    24.884    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    25.008 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=8, routed)           1.273    26.281    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124    26.405 r  L_reg/i__carry_i_22__2/O
                         net (fo=1, routed)           0.659    27.064    L_reg/i__carry_i_22__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.124    27.188 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.641    27.829    L_reg/i__carry_i_12__2_n_0
    SLICE_X43Y68         LUT4 (Prop_lut4_I0_O)        0.124    27.953 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.953    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.503 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.503    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.617    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.839 r  timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.873    29.711    timerseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y70         LUT6 (Prop_lut6_I2_O)        0.299    30.010 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.830    30.841    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.124    30.965 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.704    31.669    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.150    31.819 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.860    32.679    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I4_O)        0.328    33.007 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.702    33.708    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.124    33.832 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.460    36.293    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    39.872 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.872    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.545ns  (logic 10.108ns (29.261%)  route 24.437ns (70.739%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=1 LUT4=6 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.957     7.539    L_reg/M_reg_pbc[6]
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.150     7.689 r  L_reg/L_6c8918b0_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.465     8.154    L_reg/L_6c8918b0_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.480 f  L_reg/L_6c8918b0_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.183     9.663    L_reg/L_6c8918b0_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.787 f  L_reg/L_6c8918b0_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.946    10.733    L_reg/L_6c8918b0_remainder0__0_carry_i_13__0_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  L_reg/L_6c8918b0_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.848    11.705    L_reg/L_6c8918b0_remainder0__0_carry_i_10__0_n_0
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.829 r  L_reg/L_6c8918b0_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.338    12.167    bseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X40Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    12.723 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.160    13.883    L_reg/L_6c8918b0_remainder0_1[10]
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.302    14.185 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.574    14.759    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.124    14.883 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.990    15.873    L_reg/i__carry_i_15__1_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.997 f  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.781    16.778    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.150    16.928 f  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.972    17.900    L_reg/i__carry_i_19__2_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I4_O)        0.326    18.226 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.823    19.049    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.124    19.173 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.629    19.802    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X37Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.309 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.309    bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.531 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.958    21.490    L_reg/L_6c8918b0_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X36Y85         LUT3 (Prop_lut3_I0_O)        0.329    21.819 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=14, routed)          1.016    22.834    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.327    23.161 r  L_reg/i__carry_i_26__0/O
                         net (fo=7, routed)           1.598    24.759    L_reg/i__carry_i_26__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124    24.883 r  L_reg/i__carry_i_21__1/O
                         net (fo=1, routed)           0.645    25.529    L_reg/i__carry_i_21__1_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I1_O)        0.124    25.653 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.840    26.493    L_reg/i__carry_i_12__0_n_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124    26.617 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.617    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.167 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.167    bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.281 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.281    bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.615 f  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    28.432    bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X33Y81         LUT6 (Prop_lut6_I5_O)        0.303    28.735 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.149    28.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124    29.008 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.967    29.974    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I2_O)        0.124    30.098 r  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.666    30.765    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.124    30.889 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.182    32.071    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I1_O)        0.124    32.195 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.932    36.127    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    39.671 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.671    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.489ns  (logic 10.331ns (29.954%)  route 24.158ns (70.046%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=1 LUT4=6 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.957     7.539    L_reg/M_reg_pbc[6]
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.150     7.689 r  L_reg/L_6c8918b0_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.465     8.154    L_reg/L_6c8918b0_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.480 f  L_reg/L_6c8918b0_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.183     9.663    L_reg/L_6c8918b0_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.787 f  L_reg/L_6c8918b0_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.946    10.733    L_reg/L_6c8918b0_remainder0__0_carry_i_13__0_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  L_reg/L_6c8918b0_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.848    11.705    L_reg/L_6c8918b0_remainder0__0_carry_i_10__0_n_0
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.829 r  L_reg/L_6c8918b0_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.338    12.167    bseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X40Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    12.723 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.160    13.883    L_reg/L_6c8918b0_remainder0_1[10]
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.302    14.185 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.574    14.759    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.124    14.883 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.990    15.873    L_reg/i__carry_i_15__1_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.997 f  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.781    16.778    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.150    16.928 f  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.972    17.900    L_reg/i__carry_i_19__2_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I4_O)        0.326    18.226 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.823    19.049    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.124    19.173 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.629    19.802    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X37Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.309 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.309    bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.531 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.958    21.490    L_reg/L_6c8918b0_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X36Y85         LUT3 (Prop_lut3_I0_O)        0.329    21.819 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=14, routed)          1.016    22.834    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.327    23.161 r  L_reg/i__carry_i_26__0/O
                         net (fo=7, routed)           1.598    24.759    L_reg/i__carry_i_26__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124    24.883 r  L_reg/i__carry_i_21__1/O
                         net (fo=1, routed)           0.645    25.529    L_reg/i__carry_i_21__1_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I1_O)        0.124    25.653 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.840    26.493    L_reg/i__carry_i_12__0_n_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124    26.617 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.617    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.167 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.167    bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.281 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.281    bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.615 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    28.432    bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X33Y81         LUT6 (Prop_lut6_I5_O)        0.303    28.735 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.149    28.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124    29.008 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.967    29.974    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I2_O)        0.124    30.098 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.666    30.765    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.124    30.889 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.182    32.071    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.154    32.225 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.653    35.878    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    39.615 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.615    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.400ns  (logic 10.336ns (30.048%)  route 24.063ns (69.952%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.957     7.539    L_reg/M_reg_pbc[6]
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.150     7.689 r  L_reg/L_6c8918b0_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.465     8.154    L_reg/L_6c8918b0_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I3_O)        0.326     8.480 f  L_reg/L_6c8918b0_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.183     9.663    L_reg/L_6c8918b0_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.787 f  L_reg/L_6c8918b0_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.946    10.733    L_reg/L_6c8918b0_remainder0__0_carry_i_13__0_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.857 r  L_reg/L_6c8918b0_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.848    11.705    L_reg/L_6c8918b0_remainder0__0_carry_i_10__0_n_0
    SLICE_X41Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.829 r  L_reg/L_6c8918b0_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.338    12.167    bseg_driver/decimal_renderer/i__carry__1_i_1__1[0]
    SLICE_X40Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    12.723 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.160    13.883    L_reg/L_6c8918b0_remainder0_1[10]
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.302    14.185 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.574    14.759    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.124    14.883 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.990    15.873    L_reg/i__carry_i_15__1_n_0
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.997 f  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.781    16.778    L_reg/i__carry_i_14__2_n_0
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.150    16.928 f  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.972    17.900    L_reg/i__carry_i_19__2_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I4_O)        0.326    18.226 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.823    19.049    L_reg/i__carry_i_11__3_n_0
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.124    19.173 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.629    19.802    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X37Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.309 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.309    bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.531 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.958    21.490    L_reg/L_6c8918b0_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X36Y85         LUT3 (Prop_lut3_I0_O)        0.329    21.819 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=14, routed)          1.016    22.834    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.327    23.161 r  L_reg/i__carry_i_26__0/O
                         net (fo=7, routed)           1.598    24.759    L_reg/i__carry_i_26__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I0_O)        0.124    24.883 r  L_reg/i__carry_i_21__1/O
                         net (fo=1, routed)           0.645    25.529    L_reg/i__carry_i_21__1_n_0
    SLICE_X35Y81         LUT4 (Prop_lut4_I1_O)        0.124    25.653 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.840    26.493    L_reg/i__carry_i_12__0_n_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124    26.617 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.617    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.167 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.167    bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.281 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.281    bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.615 r  bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    28.432    bseg_driver/decimal_renderer/L_6c8918b0_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X33Y81         LUT6 (Prop_lut6_I5_O)        0.303    28.735 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.149    28.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I4_O)        0.124    29.008 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.815    29.822    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I1_O)        0.124    29.946 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.668    30.614    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_2
    SLICE_X35Y81         LUT6 (Prop_lut6_I5_O)        0.124    30.738 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.156    31.895    L_reg/bseg[1]
    SLICE_X36Y79         LUT4 (Prop_lut4_I0_O)        0.152    32.047 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.735    35.781    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    39.526 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.526    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1722467765[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.455ns (74.174%)  route 0.507ns (25.826%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.593     1.537    forLoop_idx_0_1722467765[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_1722467765[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  forLoop_idx_0_1722467765[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.779    forLoop_idx_0_1722467765[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.098     1.877 r  forLoop_idx_0_1722467765[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           0.392     2.270    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.499 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.499    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1722467765[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.461ns (72.607%)  route 0.551ns (27.393%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.591     1.535    forLoop_idx_0_1722467765[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_1722467765[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  forLoop_idx_0_1722467765[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.777    forLoop_idx_0_1722467765[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.098     1.875 r  forLoop_idx_0_1722467765[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=14, routed)          0.436     2.312    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.546 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.546    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.396ns (68.008%)  route 0.657ns (31.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.581     1.525    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y73         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDPE (Prop_fdpe_C_Q)         0.164     1.689 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.657     2.346    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.578 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.578    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.456ns (71.116%)  route 0.591ns (28.884%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.135     1.799    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.098     1.897 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.456     2.353    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.583 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.583    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.369ns (61.053%)  route 0.873ns (38.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X49Y82         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.873     2.516    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.744 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.744    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.373ns (61.244%)  route 0.869ns (38.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.869     2.514    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.745 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.745    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1829947146[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.617ns (37.379%)  route 2.710ns (62.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.081     3.574    forLoop_idx_0_1829947146[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.698 r  forLoop_idx_0_1829947146[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.629     4.327    forLoop_idx_0_1829947146[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1829947146[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.504     4.908    forLoop_idx_0_1829947146[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1829947146[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.181ns  (logic 1.622ns (38.807%)  route 2.558ns (61.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.894     3.393    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.517 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.664     4.181    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.646ns (40.669%)  route 2.402ns (59.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.775     3.269    forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y56         LUT1 (Prop_lut1_I0_O)        0.152     3.421 r  forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.627     4.048    forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.509     4.913    forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.990ns  (logic 1.615ns (40.480%)  route 2.375ns (59.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.036     3.527    forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.651 r  forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.339     3.990    forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.504     4.908    forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.804ns  (logic 1.625ns (42.714%)  route 2.179ns (57.286%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.849     3.350    forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.474 r  forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.330     3.804    forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y72         SRLC32E                                      r  forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.495     4.899    forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y72         SRLC32E                                      r  forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.554ns  (logic 1.619ns (45.547%)  route 1.935ns (54.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.604     3.099    forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.223 r  forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.331     3.554    forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y72         SRLC32E                                      r  forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.495     4.899    forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y72         SRLC32E                                      r  forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 1.628ns (47.302%)  route 1.813ns (52.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.275     2.779    reset_cond/butt_reset_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.124     2.903 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.441    reset_cond/M_reset_cond_in
    SLICE_X65Y73         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y73         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 1.628ns (47.302%)  route 1.813ns (52.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.275     2.779    reset_cond/butt_reset_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.124     2.903 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.441    reset_cond/M_reset_cond_in
    SLICE_X64Y73         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y73         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 1.628ns (47.302%)  route 1.813ns (52.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.275     2.779    reset_cond/butt_reset_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.124     2.903 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.441    reset_cond/M_reset_cond_in
    SLICE_X64Y73         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y73         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 1.628ns (47.302%)  route 1.813ns (52.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.275     2.779    reset_cond/butt_reset_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.124     2.903 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.441    reset_cond/M_reset_cond_in
    SLICE_X64Y73         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y73         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1722467765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.300ns (30.942%)  route 0.669ns (69.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.560     0.814    forLoop_idx_0_1722467765[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.859 r  forLoop_idx_0_1722467765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.109     0.968    forLoop_idx_0_1722467765[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_1722467765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.861     2.051    forLoop_idx_0_1722467765[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_1722467765[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.316ns (30.812%)  route 0.710ns (69.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.527     0.799    reset_cond/butt_reset_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.045     0.844 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.027    reset_cond/M_reset_cond_in
    SLICE_X65Y73         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y73         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.316ns (30.812%)  route 0.710ns (69.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.527     0.799    reset_cond/butt_reset_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.045     0.844 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.027    reset_cond/M_reset_cond_in
    SLICE_X64Y73         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y73         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.316ns (30.812%)  route 0.710ns (69.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.527     0.799    reset_cond/butt_reset_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.045     0.844 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.027    reset_cond/M_reset_cond_in
    SLICE_X64Y73         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y73         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.316ns (30.812%)  route 0.710ns (69.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.527     0.799    reset_cond/butt_reset_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.045     0.844 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.027    reset_cond/M_reset_cond_in
    SLICE_X64Y73         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y73         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.316ns (30.812%)  route 0.710ns (69.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.527     0.799    reset_cond/butt_reset_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.045     0.844 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.027    reset_cond/M_reset_cond_in
    SLICE_X64Y73         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y73         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.307ns (28.366%)  route 0.776ns (71.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.666     0.929    forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y73         LUT1 (Prop_lut1_I0_O)        0.045     0.974 r  forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.110     1.084    forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y72         SRLC32E                                      r  forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.850     2.040    forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y72         SRLC32E                                      r  forLoop_idx_0_1829947146[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.313ns (26.798%)  route 0.856ns (73.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.747     1.015    forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.060 r  forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.109     1.169    forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y72         SRLC32E                                      r  forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.850     2.040    forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y72         SRLC32E                                      r  forLoop_idx_0_1829947146[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.304ns (25.031%)  route 0.910ns (74.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.795     1.054    forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.099 r  forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.115     1.213    forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.858     2.047    forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1829947146[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.306ns (25.213%)  route 0.908ns (74.787%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.676     0.938    forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y56         LUT1 (Prop_lut1_I0_O)        0.044     0.982 r  forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.232     1.214    forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.863     2.053    forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1722467765[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK





