--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/n/b/nbugg/FPGA_Telephony/UI/UI_Part2/UI_Part2.ise
-intstyle ise -v 3 -s 6 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-6 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -1.501(F)|    2.269(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------------+------------+------------+--------------------+--------+
                  |  Setup to  |  Hold to   |                    | Clock  |
Source            | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------------+------------+------------+--------------------+--------+
button0           |   10.078(R)|   -5.615(R)|analyzer4_clock_OBUF|   0.000|
button1           |    8.102(R)|   -6.670(R)|analyzer4_clock_OBUF|   0.000|
button2           |    7.909(R)|   -5.901(R)|analyzer4_clock_OBUF|   0.000|
button3           |    8.026(R)|   -6.608(R)|analyzer4_clock_OBUF|   0.000|
button_down       |    8.110(R)|   -6.365(R)|analyzer4_clock_OBUF|   0.000|
button_enter      |    8.756(R)|   -6.592(R)|analyzer4_clock_OBUF|   0.000|
button_left       |    8.550(R)|   -6.928(R)|analyzer4_clock_OBUF|   0.000|
button_right      |    9.871(R)|   -6.373(R)|analyzer4_clock_OBUF|   0.000|
button_up         |    8.668(R)|   -6.681(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<1>      |    2.879(R)|   -2.664(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<2>      |    3.298(R)|   -3.083(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<3>      |    2.276(R)|   -2.061(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<4>      |    2.497(R)|   -2.282(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<5>      |    2.549(R)|   -2.334(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<6>      |    2.853(R)|   -2.638(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<7>      |    2.955(R)|   -2.740(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<8>      |    2.540(R)|   -2.325(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<9>      |    3.052(R)|   -2.837(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<10>     |    2.761(R)|   -2.546(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<11>     |    2.963(R)|   -2.748(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<12>     |    2.477(R)|   -2.262(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<13>     |    2.576(R)|   -2.361(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<14>     |    1.942(R)|   -1.727(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<15>     |    2.639(R)|   -2.424(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<16>     |    2.476(R)|   -2.261(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<17>     |    2.401(R)|   -2.186(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<18>     |    2.860(R)|   -2.645(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<19>     |    2.960(R)|   -2.745(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<20>     |    3.149(R)|   -2.934(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<21>     |    3.402(R)|   -3.187(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<22>     |    3.417(R)|   -3.202(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<23>     |    2.915(R)|   -2.700(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<24>     |    3.091(R)|   -2.876(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<25>     |    3.393(R)|   -3.178(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<26>     |    1.527(R)|   -1.312(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<27>     |    3.184(R)|   -2.969(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<28>     |    2.616(R)|   -2.401(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<29>     |    3.426(R)|   -3.211(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<30>     |    2.844(R)|   -2.629(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<31>     |    3.954(R)|   -3.739(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<32>     |    3.982(R)|   -3.767(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<33>     |    3.920(R)|   -3.705(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<34>     |    3.653(R)|   -3.438(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<35>     |    2.815(R)|   -2.600(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<0> |    2.560(R)|   -2.056(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<1> |    3.418(R)|   -2.161(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<2> |    3.018(R)|   -1.817(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<3> |    2.605(R)|   -1.764(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<4> |    5.467(R)|   -1.508(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<5> |    3.274(R)|   -1.864(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<6> |    3.221(R)|   -1.637(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<7> |    2.987(R)|   -2.309(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<8> |    4.169(R)|   -2.416(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<9> |    3.236(R)|   -2.479(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<10>|    3.266(R)|   -2.420(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<11>|    3.277(R)|   -2.327(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<12>|    3.242(R)|   -2.958(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<13>|    3.316(R)|   -2.504(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<14>|    4.100(R)|   -2.963(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<15>|    4.526(R)|   -3.538(R)|analyzer4_clock_OBUF|   0.000|
systemace_mpbrdy  |    4.318(R)|   -2.168(R)|analyzer4_clock_OBUF|   0.000|
------------------+------------+------------+--------------------+--------+

Clock ac97_bit_clock to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
ac97_sdata_out|   12.239(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch    |   10.692(R)|ac97_bit_clock_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
--------------------+------------+--------------------+--------+
                    | clk (edge) |                    | Clock  |
Destination         |   to PAD   |Internal Clock(s)   | Phase  |
--------------------+------------+--------------------+--------+
analyzer1_data<0>   |    6.966(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<1>   |    7.309(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<2>   |    7.342(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<3>   |    6.986(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<4>   |    7.597(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<5>   |    7.848(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<6>   |    7.247(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<7>   |    6.780(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<8>   |    7.827(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<9>   |   14.050(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<10>  |   13.142(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<11>  |   13.839(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<12>  |    8.318(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<13>  |   14.293(R)|analyzer4_clock_OBUF|   0.000|
analyzer2_data<0>   |    7.167(R)|analyzer4_clock_OBUF|   0.000|
analyzer2_data<1>   |   14.569(R)|analyzer4_clock_OBUF|   0.000|
analyzer2_data<2>   |    9.848(R)|analyzer4_clock_OBUF|   0.000|
analyzer2_data<3>   |   14.155(R)|analyzer4_clock_OBUF|   0.000|
analyzer2_data<4>   |   14.222(R)|analyzer4_clock_OBUF|   0.000|
analyzer2_data<5>   |   14.428(R)|analyzer4_clock_OBUF|   0.000|
analyzer2_data<6>   |    9.144(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<0>   |    6.227(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<1>   |    6.464(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<2>   |    6.019(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<3>   |    6.769(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<4>   |    6.911(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<5>   |    7.030(R)|analyzer4_clock_OBUF|   0.000|
audio_reset_b       |    4.093(R)|analyzer4_clock_OBUF|   0.000|
clock_feedback_out  |    6.749(R)|RAMCLOCK_1/ram_clock|   0.000|
                    |    6.749(F)|RAMCLOCK_1/ram_clock|   0.000|
disp_clock          |    5.783(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<0>     |    3.906(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<1>     |    3.013(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<2>     |    4.144(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<3>     |    2.752(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<4>     |    3.771(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<5>     |    3.787(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<6>     |    3.568(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<7>     |    3.009(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<8>     |    2.749(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<9>     |    2.765(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<10>    |    3.506(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<11>    |    3.585(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<12>    |    3.035(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<13>    |    3.900(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<14>    |    4.036(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<15>    |    3.872(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<16>    |    4.679(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<17>    |    3.294(R)|analyzer4_clock_OBUF|   0.000|
ram0_bwe_b<0>       |    2.708(R)|analyzer4_clock_OBUF|   0.000|
ram0_bwe_b<1>       |    2.735(R)|analyzer4_clock_OBUF|   0.000|
ram0_bwe_b<2>       |    3.285(R)|analyzer4_clock_OBUF|   0.000|
ram0_bwe_b<3>       |    3.730(R)|analyzer4_clock_OBUF|   0.000|
ram0_clk            |    6.661(R)|RAMCLOCK_1/ram_clock|   0.000|
                    |    6.661(F)|RAMCLOCK_1/ram_clock|   0.000|
ram0_data<0>        |    4.332(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<1>        |    4.254(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<2>        |    4.249(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<3>        |    4.260(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<4>        |    4.251(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<5>        |    4.103(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<6>        |    2.981(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<7>        |    4.109(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<8>        |    3.464(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<9>        |    5.500(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<10>       |    4.571(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<11>       |    5.512(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<12>       |    4.537(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<13>       |    4.573(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<14>       |    4.540(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<15>       |    4.001(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<16>       |    3.577(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<17>       |    3.576(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<18>       |    3.285(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<19>       |    2.991(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<20>       |    3.289(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<21>       |    4.244(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<22>       |    4.957(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<23>       |    4.252(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<24>       |    4.961(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<25>       |    5.421(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<26>       |    3.491(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<27>       |    4.434(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<28>       |    3.949(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<29>       |    5.151(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<30>       |    4.474(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<31>       |    5.143(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<32>       |    4.938(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<33>       |    4.925(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<34>       |    5.417(R)|analyzer4_clock_OBUF|   0.000|
ram0_data<35>       |    3.798(R)|analyzer4_clock_OBUF|   0.000|
ram0_we_b           |    4.125(R)|analyzer4_clock_OBUF|   0.000|
ram1_clk            |    6.657(R)|RAMCLOCK_1/ram_clock|   0.000|
                    |    6.657(F)|RAMCLOCK_1/ram_clock|   0.000|
systemace_address<1>|    5.104(R)|analyzer4_clock_OBUF|   0.000|
systemace_address<2>|    4.390(R)|analyzer4_clock_OBUF|   0.000|
systemace_address<3>|    4.875(R)|analyzer4_clock_OBUF|   0.000|
systemace_address<4>|    4.916(R)|analyzer4_clock_OBUF|   0.000|
systemace_address<6>|    5.525(R)|analyzer4_clock_OBUF|   0.000|
systemace_ce_b      |    5.488(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<0>   |    6.206(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<1>   |    6.901(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<2>   |    6.205(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<3>   |    5.939(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<4>   |    5.950(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<5>   |    5.942(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<6>   |    6.198(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<7>   |    5.471(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<8>   |    5.236(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<9>   |    5.237(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<10>  |    5.536(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<11>  |    5.324(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<12>  |    5.223(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<13>  |    5.232(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<14>  |    5.117(R)|analyzer4_clock_OBUF|   0.000|
systemace_data<15>  |    6.299(R)|analyzer4_clock_OBUF|   0.000|
systemace_oe_b      |    5.999(R)|analyzer4_clock_OBUF|   0.000|
systemace_we_b      |    5.617(R)|analyzer4_clock_OBUF|   0.000|
--------------------+------------+--------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.386|         |    5.165|    2.597|
clock_27mhz    |    2.868|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    2.068|    8.012|         |         |
clock_27mhz    |    7.538|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clock_27mhz    |analyzer1_clock|    5.930|
clock_27mhz    |analyzer2_clock|    5.704|
clock_27mhz    |analyzer3_clock|    6.321|
clock_27mhz    |analyzer4_clock|    5.461|
---------------+---------------+---------+


Analysis completed Mon Dec 10 14:53:45 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 428 MB



