\BOOKMARK [0][-]{chapter.1}{User Manual}{}% 1
\BOOKMARK [1][-]{section.1.1}{System Overview}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Setup}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Interface}{chapter.1}% 4
\BOOKMARK [2][-]{subsection.1.3.1}{On-screen Menu}{section.1.3}% 5
\BOOKMARK [2][-]{subsection.1.3.2}{Oscilloscope-mimic Controls}{section.1.3}% 6
\BOOKMARK [1][-]{section.1.4}{Technical Specifications}{chapter.1}% 7
\BOOKMARK [2][-]{subsection.1.4.1}{Physical Specifications}{section.1.4}% 8
\BOOKMARK [2][-]{subsection.1.4.2}{Oscilloscope-specific Specifications}{section.1.4}% 9
\BOOKMARK [0][-]{chapter.2}{Hardware}{}% 10
\BOOKMARK [1][-]{section.2.1}{Block Diagrams}{chapter.2}% 11
\BOOKMARK [1][-]{section.2.2}{Board Layout}{chapter.2}% 12
\BOOKMARK [1][-]{section.2.3}{FPGA}{chapter.2}% 13
\BOOKMARK [1][-]{section.2.4}{FPGA Support}{chapter.2}% 14
\BOOKMARK [1][-]{section.2.5}{Analog Frontend}{chapter.2}% 15
\BOOKMARK [1][-]{section.2.6}{ADC and Timing}{chapter.2}% 16
\BOOKMARK [1][-]{section.2.7}{Memory RAM and Timing}{chapter.2}% 17
\BOOKMARK [1][-]{section.2.8}{Memory Flash and Timing}{chapter.2}% 18
\BOOKMARK [1][-]{section.2.9}{Memory VRAM and Timing}{chapter.2}% 19
\BOOKMARK [1][-]{section.2.10}{Display and Timing}{chapter.2}% 20
\BOOKMARK [1][-]{section.2.11}{User Input / Switches}{chapter.2}% 21
\BOOKMARK [1][-]{section.2.12}{Changes}{chapter.2}% 22
\BOOKMARK [0][-]{chapter.3}{FPGA Firmware}{}% 23
\BOOKMARK [1][-]{section.3.1}{NIOS II Processor}{chapter.3}% 24
\BOOKMARK [2][-]{subsection.3.1.1}{Overview of Capabilities}{section.3.1}% 25
\BOOKMARK [2][-]{subsection.3.1.2}{Peripherals}{section.3.1}% 26
\BOOKMARK [2][-]{subsection.3.1.3}{Address Memory Map}{section.3.1}% 27
\BOOKMARK [2][-]{subsection.3.1.4}{Control Registers}{section.3.1}% 28
\BOOKMARK [1][-]{section.3.2}{ADC Input}{chapter.3}% 29
\BOOKMARK [1][-]{section.3.3}{Trigger States}{chapter.3}% 30
\BOOKMARK [1][-]{section.3.4}{Triggering}{chapter.3}% 31
\BOOKMARK [1][-]{section.3.5}{VRAM States}{chapter.3}% 32
\BOOKMARK [1][-]{section.3.6}{VRAM Controller}{chapter.3}% 33
\BOOKMARK [1][-]{section.3.7}{Display Controller}{chapter.3}% 34
\BOOKMARK [1][-]{section.3.8}{Momentary Pushbutton Input}{chapter.3}% 35
\BOOKMARK [1][-]{section.3.9}{Latching Pushbutton Input}{chapter.3}% 36
\BOOKMARK [1][-]{section.3.10}{Rotary Encoder Input}{chapter.3}% 37
\BOOKMARK [0][-]{chapter.4}{Software}{}% 38
\BOOKMARK [1][-]{section.4.1}{High-level Block Diagram}{chapter.4}% 39
\BOOKMARK [1][-]{section.4.2}{User Interface}{chapter.4}% 40
\BOOKMARK [1][-]{section.4.3}{Key Input}{chapter.4}% 41
\BOOKMARK [1][-]{section.4.4}{ADC / Sampling Input}{chapter.4}% 42
\BOOKMARK [1][-]{section.4.5}{Display Controller}{chapter.4}% 43
\BOOKMARK [1][-]{section.4.6}{Display Graphics}{chapter.4}% 44
\BOOKMARK [1][-]{section.4.7}{Testing}{chapter.4}% 45
\BOOKMARK [2][-]{subsection.4.7.1}{ADC}{section.4.7}% 46
\BOOKMARK [2][-]{subsection.4.7.2}{Keys}{section.4.7}% 47
\BOOKMARK [2][-]{subsection.4.7.3}{RAM}{section.4.7}% 48
\BOOKMARK [2][-]{subsection.4.7.4}{Flash}{section.4.7}% 49
\BOOKMARK [2][-]{subsection.4.7.5}{VRAM}{section.4.7}% 50
\BOOKMARK [2][-]{subsection.4.7.6}{Display}{section.4.7}% 51
\BOOKMARK [0][-]{subsection.4.7.6}{List of Figures}{}% 52
\BOOKMARK [0][-]{chapter*.2}{List of Tables}{}% 53
\BOOKMARK [0][-]{section*.4}{Appendices}{}% 54
\BOOKMARK [0][-]{Appendix.a.A}{Physical Diagrams}{}% 55
\BOOKMARK [0][-]{Appendix.a.B}{Block Diagrams}{}% 56
\BOOKMARK [0][-]{Appendix.a.C}{Schematic Diagrams}{}% 57
\BOOKMARK [0][-]{Appendix.a.D}{Board Layouts}{}% 58
\BOOKMARK [0][-]{Appendix.a.E}{Timing Diagrams}{}% 59
\BOOKMARK [0][-]{Appendix.a.F}{Memory Maps}{}% 60
\BOOKMARK [0][-]{Appendix.a.G}{FPGA Block Diagrams}{}% 61
\BOOKMARK [0][-]{Appendix.a.H}{VHDL Code}{}% 62
\BOOKMARK [0][-]{Appendix.a.I}{NIOS II Code}{}% 63
\BOOKMARK [0][-]{Appendix.a.J}{Quartus 13.1 Minimum Development Setup Tutorial}{}% 64
