

================================================================
== Vivado HLS Report for 'mux4to1'
================================================================
* Date:           Mon Apr 14 09:41:41 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mux
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.302|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %sel_V), !map !22"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %d0_V), !map !28"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %d1_V), !map !32"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %d2_V), !map !36"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %d3_V), !map !40"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %y_V), !map !44"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @mux4to1_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%d3_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d3_V)" [mux44_11/mux_func.cpp:9]   --->   Operation 9 'read' 'd3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%d2_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d2_V)" [mux44_11/mux_func.cpp:9]   --->   Operation 10 'read' 'd2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d1_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d1_V)" [mux44_11/mux_func.cpp:9]   --->   Operation 11 'read' 'd1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d0_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d0_V)" [mux44_11/mux_func.cpp:9]   --->   Operation 12 'read' 'd0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sel_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %sel_V)" [mux44_11/mux_func.cpp:9]   --->   Operation 13 'read' 'sel_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "switch i2 %sel_V_read, label %5 [
    i2 0, label %1
    i2 1, label %2
    i2 -2, label %3
    i2 -1, label %4
  ]" [mux44_11/mux_func.cpp:11]   --->   Operation 14 'switch' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %y_V, i1 %d3_V_read)" [mux44_11/mux_func.cpp:15]   --->   Operation 15 'write' <Predicate = (sel_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br label %6" [mux44_11/mux_func.cpp:15]   --->   Operation 16 'br' <Predicate = (sel_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %y_V, i1 %d2_V_read)" [mux44_11/mux_func.cpp:14]   --->   Operation 17 'write' <Predicate = (sel_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br label %6" [mux44_11/mux_func.cpp:14]   --->   Operation 18 'br' <Predicate = (sel_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %y_V, i1 %d1_V_read)" [mux44_11/mux_func.cpp:13]   --->   Operation 19 'write' <Predicate = (sel_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br label %6" [mux44_11/mux_func.cpp:13]   --->   Operation 20 'br' <Predicate = (sel_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %y_V, i1 %d0_V_read)" [mux44_11/mux_func.cpp:12]   --->   Operation 21 'write' <Predicate = (sel_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br label %6" [mux44_11/mux_func.cpp:12]   --->   Operation 22 'br' <Predicate = (sel_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %y_V, i1 false)" [mux44_11/mux_func.cpp:16]   --->   Operation 23 'write' <Predicate = false> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br label %6" [mux44_11/mux_func.cpp:16]   --->   Operation 24 'br' <Predicate = false> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [mux44_11/mux_func.cpp:18]   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	wire read on port 'sel_V' (mux44_11/mux_func.cpp:9) [18]  (0 ns)
	blocking operation 1.3 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
