<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.82</td>
<td class="s4 cl rt"><a href="mod1426.html#Line" > 44.44</a></td>
<td class="s3 cl rt"><a href="mod1426.html#Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod1426.html#Toggle" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1426.html#FSM" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod1426.html#Branch" > 26.32</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1426.html#inst_tag_172491"  onclick="showContent('inst_tag_172491')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_up</a></td>
<td class="s2 cl rt"> 20.82</td>
<td class="s4 cl rt"><a href="mod1426.html#inst_tag_172491_Line" > 44.44</a></td>
<td class="s3 cl rt"><a href="mod1426.html#inst_tag_172491_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod1426.html#inst_tag_172491_Toggle" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1426.html#inst_tag_172491_FSM" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod1426.html#inst_tag_172491_Branch" > 26.32</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1426.html#inst_tag_172492"  onclick="showContent('inst_tag_172492')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_down</a></td>
<td class="s2 cl rt"> 20.82</td>
<td class="s4 cl rt"><a href="mod1426.html#inst_tag_172492_Line" > 44.44</a></td>
<td class="s3 cl rt"><a href="mod1426.html#inst_tag_172492_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod1426.html#inst_tag_172492_Toggle" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1426.html#inst_tag_172492_FSM" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod1426.html#inst_tag_172492_Branch" > 26.32</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_172491'>
<hr>
<a name="inst_tag_172491"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_172491" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_up</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.82</td>
<td class="s4 cl rt"><a href="mod1426.html#inst_tag_172491_Line" > 44.44</a></td>
<td class="s3 cl rt"><a href="mod1426.html#inst_tag_172491_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod1426.html#inst_tag_172491_Toggle" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1426.html#inst_tag_172491_FSM" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod1426.html#inst_tag_172491_Branch" > 26.32</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.82</td>
<td class="s4 cl rt"> 44.44</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 26.32</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 26.04</td>
<td class="s2 cl rt"> 29.17</td>
<td class="s4 cl rt"> 41.67</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1575.html#inst_tag_189416" >c_ted_dig_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172492'>
<hr>
<a name="inst_tag_172492"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_172492" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_down</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.82</td>
<td class="s4 cl rt"><a href="mod1426.html#inst_tag_172492_Line" > 44.44</a></td>
<td class="s3 cl rt"><a href="mod1426.html#inst_tag_172492_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod1426.html#inst_tag_172492_Toggle" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod1426.html#inst_tag_172492_FSM" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod1426.html#inst_tag_172492_Branch" > 26.32</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.82</td>
<td class="s4 cl rt"> 44.44</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 26.32</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 26.04</td>
<td class="s2 cl rt"> 29.17</td>
<td class="s4 cl rt"> 41.67</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td><a href="mod1575.html#inst_tag_189416" >c_ted_dig_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1426.html" >ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>27</td><td>12</td><td>44.44</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>8982</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>8988</td><td>9</td><td>3</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>9005</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>9020</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>9027</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
8981                       always @(posedge i_clk or negedge i_rstn)
8982       1/1               if (~i_rstn)
8983       1/1                 state &lt;= p_IDLE;
8984                         else
8985       <font color = "red">0/1     ==>         state &lt;= next_state;</font>
8986                       always @(*)
8987                         begin
8988       1/1          	next_state = state;
8989       1/1          	case (state)
8990                    	  p_IDLE :
8991       1/1          	    if (i_calib &amp;&amp; ~o_calib_done)
8992       <font color = "red">0/1     ==>  	      next_state = p_INIT_WAIT;</font>
                        MISSING_ELSE
8993                    	  p_INIT_WAIT :
8994       <font color = "red">0/1     ==>  	    if (w_count_done)</font>
8995       <font color = "red">0/1     ==>  	      next_state = p_CALIB;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
8996                    	  p_CALIB:
8997       <font color = "red">0/1     ==>  	    if (i_calib_done)</font>
8998       <font color = "red">0/1     ==>  	      next_state = p_IDLE;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
8999                    	  default :
9000       <font color = "red">0/1     ==>  	    next_state = p_IDLE;</font>
9001                    	endcase  
9002                         end  
9003                       assign w_count_done = (r_count == p_init_wait_time);
9004                       always @(posedge i_clk or negedge i_rstn)
9005       1/1               if (~i_rstn)
9006                           begin
9007       1/1          	  r_count &lt;= 3'd0;
9008       1/1          	  r_calib_done &lt;= 1'b0;
9009                           end
9010                         else
9011                           begin
9012       <font color = "red">0/1     ==>  	  if (next_state == p_INIT_WAIT)</font>
9013       <font color = "red">0/1     ==>  	    r_count &lt;= r_count + 1'b1;</font>
9014                    	  else
9015       <font color = "red">0/1     ==>  	    r_count &lt;= 3'd0;</font>
9016       <font color = "red">0/1     ==>  	  if (i_calib_done)</font>
9017       <font color = "red">0/1     ==>  	    r_calib_done &lt;= 1'b1;	  </font>
                   <font color = "red">==>  MISSING_ELSE</font>
9018                           end  
9019                       always @(posedge i_clk or negedge i_rstn)
9020       1/1               if (~i_rstn)
9021       1/1                 r_code_latch &lt;= 4'b1000;
9022                         else 
9023       <font color = "red">0/1     ==>         if (i_calib_done)</font>
9024       <font color = "red">0/1     ==>  	 r_code_latch &lt;= i_calib_code;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
9025                       always @(*)
9026                       begin
9027       1/1               if(state == p_IDLE)
9028       1/1                 o_calib_code = r_code_latch;
9029                         else
9030       <font color = "red">0/1     ==>         o_calib_code = i_calib_code;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1426.html" >ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>3</td><td>1</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>3</td><td>1</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8991
 EXPRESSION (i_calib &amp;&amp; ((~o_calib_done)))
             ---1---    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1426.html" >ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>i_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_calib</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_calib_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_calib_code[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_sar_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_code[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod1426.html" >ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>p_CALIB</td>
<td class="rt">8995</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>p_IDLE</td>
<td class="rt">8983</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>p_INIT_WAIT</td>
<td class="rt">8992</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>p_CALIB->p_IDLE</td>
<td class="rt">8983</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_IDLE->p_INIT_WAIT</td>
<td class="rt">8992</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_INIT_WAIT->p_CALIB</td>
<td class="rt">8995</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_INIT_WAIT->p_IDLE</td>
<td class="rt">8983</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1426.html" >ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">8982</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">8989</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">9005</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">9020</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">9027</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8982            if (~i_rstn)
                <font color = "red">-1-</font>  
8983              state <= p_IDLE;
           <font color = "green">       ==></font>
8984            else
8985              state <= next_state;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8989       	case (state)
           	<font color = "red">-1-</font>  
8990       	  p_IDLE :
8991       	    if (i_calib && ~o_calib_done)
           	    <font color = "red">-2-</font>  
8992       	      next_state = p_INIT_WAIT;
           <font color = "red">	      ==></font>
           	      MISSING_ELSE
           <font color = "green">	      ==></font>
8993       	  p_INIT_WAIT :
8994       	    if (w_count_done)
           	    <font color = "red">-3-</font>  
8995       	      next_state = p_CALIB;
           <font color = "red">	      ==></font>
           	      MISSING_ELSE
           <font color = "red">	      ==></font>
8996       	  p_CALIB:
8997       	    if (i_calib_done)
           	    <font color = "red">-4-</font>  
8998       	      next_state = p_IDLE;
           <font color = "red">	      ==></font>
           	      MISSING_ELSE
           <font color = "red">	      ==></font>
8999       	  default :
9000       	    next_state = p_IDLE;
           <font color = "red">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>p_IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>p_IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>p_INIT_WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_INIT_WAIT </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_CALIB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_CALIB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9005            if (~i_rstn)
                <font color = "red">-1-</font>  
9006              begin
9007       	  r_count <= 3'd0;
           <font color = "green">	  ==></font>
9008       	  r_calib_done <= 1'b0;
9009              end
9010            else
9011              begin
9012       	  if (next_state == p_INIT_WAIT)
           	  <font color = "red">-2-</font>  
9013       	    r_count <= r_count + 1'b1;
           <font color = "red">	    ==></font>
9014       	  else
9015       	    r_count <= 3'd0;
           <font color = "red">	    ==></font>
9016       	  if (i_calib_done)
           	  <font color = "red">-3-</font>  
9017       	    r_calib_done <= 1'b1;	  
           <font color = "red">	    ==></font>
           	    MISSING_ELSE
           <font color = "red">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9020            if (~i_rstn)
                <font color = "red">-1-</font>  
9021              r_code_latch <= 4'b1000;
           <font color = "green">       ==></font>
9022            else 
9023              if (i_calib_done)
                  <font color = "red">-2-</font>  
9024       	 r_code_latch <= i_calib_code;
           <font color = "red">	 ==></font>
           	 MISSING_ELSE
           <font color = "red">	 ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9027            if(state == p_IDLE)
                <font color = "red">-1-</font>  
9028              o_calib_code = r_code_latch;
           <font color = "green">       ==></font>
9029            else
9030              o_calib_code = i_calib_code;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172491'>
<a name="inst_tag_172491_Line"></a>
<b>Line Coverage for Instance : <a href="mod1426.html#inst_tag_172491" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_up</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>27</td><td>12</td><td>44.44</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>8982</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>8988</td><td>9</td><td>3</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>9005</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>9020</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>9027</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
8981                       always @(posedge i_clk or negedge i_rstn)
8982       1/1               if (~i_rstn)
8983       1/1                 state &lt;= p_IDLE;
8984                         else
8985       <font color = "red">0/1     ==>         state &lt;= next_state;</font>
8986                       always @(*)
8987                         begin
8988       1/1          	next_state = state;
8989       1/1          	case (state)
8990                    	  p_IDLE :
8991       1/1          	    if (i_calib &amp;&amp; ~o_calib_done)
8992       <font color = "red">0/1     ==>  	      next_state = p_INIT_WAIT;</font>
                        MISSING_ELSE
8993                    	  p_INIT_WAIT :
8994       <font color = "red">0/1     ==>  	    if (w_count_done)</font>
8995       <font color = "red">0/1     ==>  	      next_state = p_CALIB;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
8996                    	  p_CALIB:
8997       <font color = "red">0/1     ==>  	    if (i_calib_done)</font>
8998       <font color = "red">0/1     ==>  	      next_state = p_IDLE;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
8999                    	  default :
9000       <font color = "red">0/1     ==>  	    next_state = p_IDLE;</font>
9001                    	endcase  
9002                         end  
9003                       assign w_count_done = (r_count == p_init_wait_time);
9004                       always @(posedge i_clk or negedge i_rstn)
9005       1/1               if (~i_rstn)
9006                           begin
9007       1/1          	  r_count &lt;= 3'd0;
9008       1/1          	  r_calib_done &lt;= 1'b0;
9009                           end
9010                         else
9011                           begin
9012       <font color = "red">0/1     ==>  	  if (next_state == p_INIT_WAIT)</font>
9013       <font color = "red">0/1     ==>  	    r_count &lt;= r_count + 1'b1;</font>
9014                    	  else
9015       <font color = "red">0/1     ==>  	    r_count &lt;= 3'd0;</font>
9016       <font color = "red">0/1     ==>  	  if (i_calib_done)</font>
9017       <font color = "red">0/1     ==>  	    r_calib_done &lt;= 1'b1;	  </font>
                   <font color = "red">==>  MISSING_ELSE</font>
9018                           end  
9019                       always @(posedge i_clk or negedge i_rstn)
9020       1/1               if (~i_rstn)
9021       1/1                 r_code_latch &lt;= 4'b1000;
9022                         else 
9023       <font color = "red">0/1     ==>         if (i_calib_done)</font>
9024       <font color = "red">0/1     ==>  	 r_code_latch &lt;= i_calib_code;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
9025                       always @(*)
9026                       begin
9027       1/1               if(state == p_IDLE)
9028       1/1                 o_calib_code = r_code_latch;
9029                         else
9030       <font color = "red">0/1     ==>         o_calib_code = i_calib_code;</font>
</pre>
<hr>
<a name="inst_tag_172491_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1426.html#inst_tag_172491" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_up</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>3</td><td>1</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>3</td><td>1</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8991
 EXPRESSION (i_calib &amp;&amp; ((~o_calib_done)))
             ---1---    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172491_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1426.html#inst_tag_172491" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_up</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>i_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_calib</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_calib_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_calib_code[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_sar_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_code[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172491_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod1426.html#inst_tag_172491" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_up</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>p_CALIB</td>
<td class="rt">8995</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>p_IDLE</td>
<td class="rt">8983</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>p_INIT_WAIT</td>
<td class="rt">8992</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>p_CALIB->p_IDLE</td>
<td class="rt">8983</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_IDLE->p_INIT_WAIT</td>
<td class="rt">8992</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_INIT_WAIT->p_CALIB</td>
<td class="rt">8995</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_INIT_WAIT->p_IDLE</td>
<td class="rt">8983</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_172491_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1426.html#inst_tag_172491" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_up</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">8982</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">8989</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">9005</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">9020</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">9027</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8982            if (~i_rstn)
                <font color = "red">-1-</font>  
8983              state <= p_IDLE;
           <font color = "green">       ==></font>
8984            else
8985              state <= next_state;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8989       	case (state)
           	<font color = "red">-1-</font>  
8990       	  p_IDLE :
8991       	    if (i_calib && ~o_calib_done)
           	    <font color = "red">-2-</font>  
8992       	      next_state = p_INIT_WAIT;
           <font color = "red">	      ==></font>
           	      MISSING_ELSE
           <font color = "green">	      ==></font>
8993       	  p_INIT_WAIT :
8994       	    if (w_count_done)
           	    <font color = "red">-3-</font>  
8995       	      next_state = p_CALIB;
           <font color = "red">	      ==></font>
           	      MISSING_ELSE
           <font color = "red">	      ==></font>
8996       	  p_CALIB:
8997       	    if (i_calib_done)
           	    <font color = "red">-4-</font>  
8998       	      next_state = p_IDLE;
           <font color = "red">	      ==></font>
           	      MISSING_ELSE
           <font color = "red">	      ==></font>
8999       	  default :
9000       	    next_state = p_IDLE;
           <font color = "red">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>p_IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>p_IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>p_INIT_WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_INIT_WAIT </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_CALIB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_CALIB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9005            if (~i_rstn)
                <font color = "red">-1-</font>  
9006              begin
9007       	  r_count <= 3'd0;
           <font color = "green">	  ==></font>
9008       	  r_calib_done <= 1'b0;
9009              end
9010            else
9011              begin
9012       	  if (next_state == p_INIT_WAIT)
           	  <font color = "red">-2-</font>  
9013       	    r_count <= r_count + 1'b1;
           <font color = "red">	    ==></font>
9014       	  else
9015       	    r_count <= 3'd0;
           <font color = "red">	    ==></font>
9016       	  if (i_calib_done)
           	  <font color = "red">-3-</font>  
9017       	    r_calib_done <= 1'b1;	  
           <font color = "red">	    ==></font>
           	    MISSING_ELSE
           <font color = "red">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9020            if (~i_rstn)
                <font color = "red">-1-</font>  
9021              r_code_latch <= 4'b1000;
           <font color = "green">       ==></font>
9022            else 
9023              if (i_calib_done)
                  <font color = "red">-2-</font>  
9024       	 r_code_latch <= i_calib_code;
           <font color = "red">	 ==></font>
           	 MISSING_ELSE
           <font color = "red">	 ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9027            if(state == p_IDLE)
                <font color = "red">-1-</font>  
9028              o_calib_code = r_code_latch;
           <font color = "green">       ==></font>
9029            else
9030              o_calib_code = i_calib_code;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172492'>
<a name="inst_tag_172492_Line"></a>
<b>Line Coverage for Instance : <a href="mod1426.html#inst_tag_172492" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_down</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>27</td><td>12</td><td>44.44</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>8982</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>8988</td><td>9</td><td>3</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>9005</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>9020</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>9027</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
8981                       always @(posedge i_clk or negedge i_rstn)
8982       1/1               if (~i_rstn)
8983       1/1                 state &lt;= p_IDLE;
8984                         else
8985       <font color = "red">0/1     ==>         state &lt;= next_state;</font>
8986                       always @(*)
8987                         begin
8988       1/1          	next_state = state;
8989       1/1          	case (state)
8990                    	  p_IDLE :
8991       1/1          	    if (i_calib &amp;&amp; ~o_calib_done)
8992       <font color = "red">0/1     ==>  	      next_state = p_INIT_WAIT;</font>
                        MISSING_ELSE
8993                    	  p_INIT_WAIT :
8994       <font color = "red">0/1     ==>  	    if (w_count_done)</font>
8995       <font color = "red">0/1     ==>  	      next_state = p_CALIB;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
8996                    	  p_CALIB:
8997       <font color = "red">0/1     ==>  	    if (i_calib_done)</font>
8998       <font color = "red">0/1     ==>  	      next_state = p_IDLE;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
8999                    	  default :
9000       <font color = "red">0/1     ==>  	    next_state = p_IDLE;</font>
9001                    	endcase  
9002                         end  
9003                       assign w_count_done = (r_count == p_init_wait_time);
9004                       always @(posedge i_clk or negedge i_rstn)
9005       1/1               if (~i_rstn)
9006                           begin
9007       1/1          	  r_count &lt;= 3'd0;
9008       1/1          	  r_calib_done &lt;= 1'b0;
9009                           end
9010                         else
9011                           begin
9012       <font color = "red">0/1     ==>  	  if (next_state == p_INIT_WAIT)</font>
9013       <font color = "red">0/1     ==>  	    r_count &lt;= r_count + 1'b1;</font>
9014                    	  else
9015       <font color = "red">0/1     ==>  	    r_count &lt;= 3'd0;</font>
9016       <font color = "red">0/1     ==>  	  if (i_calib_done)</font>
9017       <font color = "red">0/1     ==>  	    r_calib_done &lt;= 1'b1;	  </font>
                   <font color = "red">==>  MISSING_ELSE</font>
9018                           end  
9019                       always @(posedge i_clk or negedge i_rstn)
9020       1/1               if (~i_rstn)
9021       1/1                 r_code_latch &lt;= 4'b1000;
9022                         else 
9023       <font color = "red">0/1     ==>         if (i_calib_done)</font>
9024       <font color = "red">0/1     ==>  	 r_code_latch &lt;= i_calib_code;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
9025                       always @(*)
9026                       begin
9027       1/1               if(state == p_IDLE)
9028       1/1                 o_calib_code = r_code_latch;
9029                         else
9030       <font color = "red">0/1     ==>         o_calib_code = i_calib_code;</font>
</pre>
<hr>
<a name="inst_tag_172492_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1426.html#inst_tag_172492" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_down</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>3</td><td>1</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>3</td><td>1</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8991
 EXPRESSION (i_calib &amp;&amp; ((~o_calib_done)))
             ---1---    --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172492_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1426.html#inst_tag_172492" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_down</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>i_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_calib</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_calib_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_calib_code[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_sar_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_code[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_calib_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172492_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod1426.html#inst_tag_172492" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_down</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>p_CALIB</td>
<td class="rt">8995</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>p_IDLE</td>
<td class="rt">8983</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>p_INIT_WAIT</td>
<td class="rt">8992</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>p_CALIB->p_IDLE</td>
<td class="rt">8983</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_IDLE->p_INIT_WAIT</td>
<td class="rt">8992</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_INIT_WAIT->p_CALIB</td>
<td class="rt">8995</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>p_INIT_WAIT->p_IDLE</td>
<td class="rt">8983</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_172492_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1426.html#inst_tag_172492" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_ted_dig_top.I_ted_calib_core_down</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">8982</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">8989</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">9005</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">9020</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">9027</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8982            if (~i_rstn)
                <font color = "red">-1-</font>  
8983              state <= p_IDLE;
           <font color = "green">       ==></font>
8984            else
8985              state <= next_state;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8989       	case (state)
           	<font color = "red">-1-</font>  
8990       	  p_IDLE :
8991       	    if (i_calib && ~o_calib_done)
           	    <font color = "red">-2-</font>  
8992       	      next_state = p_INIT_WAIT;
           <font color = "red">	      ==></font>
           	      MISSING_ELSE
           <font color = "green">	      ==></font>
8993       	  p_INIT_WAIT :
8994       	    if (w_count_done)
           	    <font color = "red">-3-</font>  
8995       	      next_state = p_CALIB;
           <font color = "red">	      ==></font>
           	      MISSING_ELSE
           <font color = "red">	      ==></font>
8996       	  p_CALIB:
8997       	    if (i_calib_done)
           	    <font color = "red">-4-</font>  
8998       	      next_state = p_IDLE;
           <font color = "red">	      ==></font>
           	      MISSING_ELSE
           <font color = "red">	      ==></font>
8999       	  default :
9000       	    next_state = p_IDLE;
           <font color = "red">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>p_IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>p_IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>p_INIT_WAIT </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_INIT_WAIT </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_CALIB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>p_CALIB </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9005            if (~i_rstn)
                <font color = "red">-1-</font>  
9006              begin
9007       	  r_count <= 3'd0;
           <font color = "green">	  ==></font>
9008       	  r_calib_done <= 1'b0;
9009              end
9010            else
9011              begin
9012       	  if (next_state == p_INIT_WAIT)
           	  <font color = "red">-2-</font>  
9013       	    r_count <= r_count + 1'b1;
           <font color = "red">	    ==></font>
9014       	  else
9015       	    r_count <= 3'd0;
           <font color = "red">	    ==></font>
9016       	  if (i_calib_done)
           	  <font color = "red">-3-</font>  
9017       	    r_calib_done <= 1'b1;	  
           <font color = "red">	    ==></font>
           	    MISSING_ELSE
           <font color = "red">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9020            if (~i_rstn)
                <font color = "red">-1-</font>  
9021              r_code_latch <= 4'b1000;
           <font color = "green">       ==></font>
9022            else 
9023              if (i_calib_done)
                  <font color = "red">-2-</font>  
9024       	 r_code_latch <= i_calib_code;
           <font color = "red">	 ==></font>
           	 MISSING_ELSE
           <font color = "red">	 ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9027            if(state == p_IDLE)
                <font color = "red">-1-</font>  
9028              o_calib_code = r_code_latch;
           <font color = "green">       ==></font>
9029            else
9030              o_calib_code = i_calib_code;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_172491">
    <li>
      <a href="#inst_tag_172491_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172491_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172491_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172491_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_172491_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172492">
    <li>
      <a href="#inst_tag_172492_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172492_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172492_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172492_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_172492_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ted_calib_core_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
