Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 15 22:24:43 2023
| Host         : DESKTOP-MOPDCTP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           21 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              48 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             323 |          127 |
| Yes          | Yes                   | No                     |             300 |          110 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |                         Enable Signal                         |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  fsm_inst/reset_password_reg_i_2_n_0 |                                                               |                                                                |                1 |              1 |         1.00 |
|  fsm_inst/ce_attempt_reg_i_2_n_0     |                                                               |                                                                |                1 |              1 |         1.00 |
|  fsm_inst/ce_password_reg_i_2_n_0    |                                                               |                                                                |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                       | fsm_inst/FSM_sequential_current_state[2]_i_1_n_0              | fsm_inst/FSM_sequential_current_state[2]_i_3_n_0               |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG                       |                                                               | Blinker_inst/LED_CODE_OUT[4]_i_1_n_0                           |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG                       |                                                               | fsm_inst/selector_inst_password/AR[0]                          |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG                       |                                                               | DISPLAY_MUX_inst/COUNT[16]_i_1_n_0                             |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG                       | RIGHT_BTN_INST/COUNTER                                        | RIGHT_BTN_INST/COUNTER[0]_i_1__3_n_0                           |                6 |             24 |         4.00 |
|  CLK_IBUF_BUFG                       | UP_BTN_INST/COUNTER                                           | UP_BTN_INST/COUNTER[0]_i_1__0_n_0                              |                6 |             24 |         4.00 |
|  CLK_IBUF_BUFG                       | DOWN_BTN_INST/COUNTER                                         | DOWN_BTN_INST/COUNTER[0]_i_1__1_n_0                            |                6 |             24 |         4.00 |
|  CLK_IBUF_BUFG                       | LEFT_BTN_INST/COUNTER                                         | LEFT_BTN_INST/COUNTER[0]_i_1__2_n_0                            |                6 |             24 |         4.00 |
|  CLK_IBUF_BUFG                       | OK_BTN_INST/COUNTER                                           | OK_BTN_INST/COUNTER[0]_i_1_n_0                                 |                6 |             24 |         4.00 |
|  CLK_IBUF_BUFG                       |                                                               | Blinker_inst/p_0_in                                            |                8 |             26 |         3.25 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux_reg[6]0          | fsm_inst/selector_inst_password/led_code_aux[6][31]_i_1__0_n_0 |               10 |             30 |         3.00 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux_reg[5]0          | fsm_inst/selector_inst_password/led_code_aux[5][31]_i_1__0_n_0 |               11 |             30 |         2.73 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux_reg[7]0          | fsm_inst/selector_inst_password/led_code_aux[7][31]_i_1__0_n_0 |               11 |             30 |         2.73 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[6][31]_i_2_n_0    | fsm_inst/selector_inst_attempt/led_code_aux[6][31]_i_1_n_0     |               16 |             30 |         1.88 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[5][31]_i_2_n_0    | fsm_inst/selector_inst_attempt/led_code_aux[5][31]_i_1_n_0     |               16 |             30 |         1.88 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_2_n_0    | fsm_inst/selector_inst_attempt/led_code_aux[7][31]_i_1_n_0     |               16 |             30 |         1.88 |
|  CLK_IBUF_BUFG                       |                                                               |                                                                |               18 |             32 |         1.78 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[0][31]_i_1_n_0   | fsm_inst/selector_inst_password/AR[0]                          |               12 |             32 |         2.67 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[2]_1             | fsm_inst/selector_inst_password/AR[0]                          |               13 |             32 |         2.46 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[1]_0             | fsm_inst/selector_inst_password/AR[0]                          |               13 |             32 |         2.46 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[3]_2             | fsm_inst/selector_inst_password/AR[0]                          |               14 |             32 |         2.29 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_password/led_code_aux[4]_3             | fsm_inst/selector_inst_password/AR[0]                          |               13 |             32 |         2.46 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[4][31]_i_1__0_n_0 | fsm_inst/selector_inst_password/AR[0]                          |               11 |             32 |         2.91 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[1][31]_i_1__0_n_0 | fsm_inst/selector_inst_password/AR[0]                          |               15 |             32 |         2.13 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[0][31]_i_1__0_n_0 | fsm_inst/selector_inst_password/AR[0]                          |               13 |             32 |         2.46 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[2][31]_i_1__0_n_0 | fsm_inst/selector_inst_password/AR[0]                          |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG                       | fsm_inst/selector_inst_attempt/led_code_aux[3][31]_i_1__0_n_0 | fsm_inst/selector_inst_password/AR[0]                          |               14 |             32 |         2.29 |
+--------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


