<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/68D0E3C9-9246-4CFC-B5E9-48584CF82993"><gtr:id>68D0E3C9-9246-4CFC-B5E9-48584CF82993</gtr:id><gtr:name>University of Manchester</gtr:name><gtr:address><gtr:line1>Oxford Road</gtr:line1><gtr:city>Manchester</gtr:city><gtr:postCode>M13 9PL</gtr:postCode><gtr:region>North West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/E7015D6B-3846-4E4F-A5BB-CBF9B025EB07"><gtr:id>E7015D6B-3846-4E4F-A5BB-CBF9B025EB07</gtr:id><gtr:firstName>Stephen</gtr:firstName><gtr:surname>Furber</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/E344A9CC-13F2-47C2-9D9B-E2A32024D930"><gtr:id>E344A9CC-13F2-47C2-9D9B-E2A32024D930</gtr:id><gtr:firstName>Javier</gtr:firstName><gtr:surname>Navaridas Palma</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/D3B32405-C377-4F99-9562-BA01B2F5CB7A"><gtr:id>D3B32405-C377-4F99-9562-BA01B2F5CB7A</gtr:id><gtr:firstName>Mikel</gtr:firstName><gtr:surname>Lujan</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FK015699%2F1"><gtr:id>5560668C-BB70-4688-983B-004AAC9E059D</gtr:id><gtr:title>Interconnection Networks: Practice unites with Theory (INPUT)</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/K015699/1</gtr:grantReference><gtr:abstractText>An interconnection network is a mechanism by which different components of a (usually large) computer system communicate. The design of interconnection networks is not straightforward as there are many issues to take into account, such as: the topology (that is, the basic pattern of connectivity of the components); the routing algorithms (that are used in order to transfer messages around the network); the methods of flow-control (that are used in order to deal with congestion when different network packets, for example, request limited hardward resources); and the methods of switching (the way in which once a route for a message has been selected, the message is physically transferred from component to component throughout the network). The whole area is an incredible mix of hardware, software and mathematics, and employs principles from both computer science and engineering.

The field of interconnection networks covers a wide variety of different communications subsystems, from relatively small, very local on-chip networks, through supercomputers and clusters, and on to vast, remote and evolving networks such as those implemented in grid and cloud computing (upon which so much of the ubiquitous computing in modern society depends). Although many interconnection network principles apply universally, the varying domain characteristics and intended applications lead to a number of differences. The full extent of these differences is impossible to cover here but one is the scale of the interconnection network. On-chip networks are relatively small - currently tens of nodes (though there are efforts to scale up to a thousand nodes), whilst the number of nodes used in data centre networks or supercomputers can be hundreds of thousands. The research in this proposal aims to improve the design of interconnection networks for large-scale systems such as those employed in supercomputers, clusters and data centres by developing closer links between the mathematics behind interconnection networks and the practical construction of interconnection networks.

The practical construction of, for example, a supercomputer that might fill a large room is immensely complex, with a multitude of wires, cables, boards, chips, racks and cabinets all conjoined so that all of the computational power of such a system can be employed to yield efficient solutions to problems on massive data sets. Of course, such a supercomputer has to be programmed so that each of its computational elements knows exactly what to do and when to do it and so that the individual computational results can be rapidly compiled into a solution of the underlying problem. The design of such a hardware and software system is an incredible feat of engineering. Mathematicians abstract the essential interconnection network within such a supercomputer as a graph; that is, as a set of vertices, pairs of which are joined by edges. Whilst this may seem an imprecise abstraction, one can use graph-theoretic properties in order to design interconnection network topologies which possess many properties one would wish of an interconnection network. Graph properties relating to, for example, symmetry, shortest-paths, connectivity, Hamiltonicity, recursive decomposability and embeddings prove to be extremely important in securing good practical properties for interconnection networks. However, up until now there has been a considerable gap between the mathematical theory on the one hand and practical interconnection network performance on the other. Our research proposal aims to narrow this gap by providing a closer link between the theory and practice of interconnection networks, with the ultimate goal being techniques by which we can theoretically design an interconnection network and be sure of its resulting practical properties when built and used.</gtr:abstractText><gtr:fund><gtr:end>2016-09-29</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2013-09-30</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>317409</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>There is potential for our results to be implemented in server-centric data centre networks when this paradigm moves from the university research
domain and becomes more established within the builders of data centres. However, at present the switch-centric paradigm still dominates.
INRFlow is currently being used as the core experimental environment within other related research projects and is being extended accordingly.</gtr:description><gtr:firstYearOfImpact>2016</gtr:firstYearOfImpact><gtr:id>CBA21D3B-5CAC-4942-B7DC-318AD6E272BD</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:outcomeId>545cf5aa879ea0.21301446</gtr:outcomeId><gtr:sector>Digital/Communication/Information Technologies (including Software)</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The high-level objective of the research was to incorporate elements of theory and practice so as to further research on interconnection networks. These objectives have been met and we have contributed significant new results on server-centric data centre networks all of them supported by research papers published in top journals and/or conferences. Our primary contributions involve: optimal routing algorithms in the data centre network DPillar; significantly improved routing algorithms in the data centre networks HCN, BCN, DCell, FiConn, and recursively defined networks in general (in terms of hop-length, fault-tolerance, load-balancing, latency, and throughput); a new generic paradigm for the construction of dual-port data centre networks, namely stellar networks; and a flow-based simulator INRFlow that is geared specifically towards flow-based simulation in data centres *which has been essential to carry out all the evaluation work*. In addition, there has also been some contributions to other related communication architectures such as SpiNNaker's massively parallel architecture to novel, silicon-photonics interconnects and finally to FPGA-based modelling and simulation of interconnection networks. The interaction between two groups of researchers, one theoretical and one more applied, has been massively successful and a long-term collaboration has been established. The unique skill sets of both teams have been absolutely necessary to undertake the research.</gtr:description><gtr:exploitationPathways>None yet.</gtr:exploitationPathways><gtr:id>5978FE0A-D7A1-470F-98F6-29C433A42CFD</gtr:id><gtr:outcomeId>545cf5cd113b54.97566852</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software)</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs><gtr:softwareAndTechnicalProductOutput><gtr:description>Interconnection network research flow-level evaluation framework</gtr:description><gtr:id>B3DE4E58-A9B5-4073-B773-86D708BC43D8</gtr:id><gtr:impact>.</gtr:impact><gtr:outcomeId>56c9bcf0b413c4.74454163</gtr:outcomeId><gtr:title>INRFlow - update needed</gtr:title><gtr:type>Software</gtr:type><gtr:yearFirstProvided>2016</gtr:yearFirstProvided></gtr:softwareAndTechnicalProductOutput><gtr:softwareAndTechnicalProductOutput><gtr:description>Interconnection Networks Simulation and Evaluation Environment</gtr:description><gtr:id>09A4E70F-B840-40F9-ABC0-B5BCF869E6A4</gtr:id><gtr:impact>INSEE is a lightweight tool that can be used for evaluation of interconnection networks. It has been used by several research groups worldwide.</gtr:impact><gtr:outcomeId>56c8f6e44f2733.70257367</gtr:outcomeId><gtr:title>INSEE</gtr:title><gtr:type>Software</gtr:type><gtr:url>https://sourceforge.net/projects/insee/</gtr:url></gtr:softwareAndTechnicalProductOutput></gtr:softwareAndTechnicalProductOutputs><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>6758A88D-759D-4DAC-AB86-577A032A3DEF</gtr:id><gtr:title>Designing an exascale interconnect using multi-objective optimization</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/e5c7105bdb0e2a0add521735dce0f68e"><gtr:id>e5c7105bdb0e2a0add521735dce0f68e</gtr:id><gtr:otherNames>Pascual J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a9ec15f60e715.29311411</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6AEFD15E-875B-4CD8-A438-0BE36C16E254</gtr:id><gtr:title>SpiNNaker: Enhanced multicast routing</gtr:title><gtr:parentPublicationTitle>Parallel Computing</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/3a51613bd9bd74862151edb23273fc3f"><gtr:id>3a51613bd9bd74862151edb23273fc3f</gtr:id><gtr:otherNames>Navaridas J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56c8f57c2290d9.87287762</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>CD8851F2-7563-4C2E-BB06-8E318735736A</gtr:id><gtr:title>Analysis of FPGA and software approaches to simulate unconventional computer architectures</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/526898806f69ebb6a2b491f5ed758c73"><gtr:id>526898806f69ebb6a2b491f5ed758c73</gtr:id><gtr:otherNames>Ghasempour M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>589c385b4e42e0.72436970</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8011535B-56DE-4A95-BBA7-B9952BBF189F</gtr:id><gtr:title>Efficient Sharing of Optical Resources in Low-Power Optical Networks-on-Chip</gtr:title><gtr:parentPublicationTitle>Journal of Optical Communications and Networking</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/bb216576367f8fd92f0635103412f0ae"><gtr:id>bb216576367f8fd92f0635103412f0ae</gtr:id><gtr:otherNames>Werner S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a9ec01bc002d5.03766770</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>849F9EBC-C930-45AA-9F61-8FE4F030ABA3</gtr:id><gtr:title>Amon: An Advanced Mesh-like Optical NoC</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/bb216576367f8fd92f0635103412f0ae"><gtr:id>bb216576367f8fd92f0635103412f0ae</gtr:id><gtr:otherNames>Werner S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56c9da388a4ee9.37683578</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>45B10ED2-47AC-41CF-8AC6-EA357F8EB223</gtr:id><gtr:title>Improved routing algorithms in the dual-port datacenter networks HCN and BCN</gtr:title><gtr:parentPublicationTitle>Future Generation Computer Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9caf3a1a09c996a4ea6cfcb2f564601b"><gtr:id>9caf3a1a09c996a4ea6cfcb2f564601b</gtr:id><gtr:otherNames>Erickson A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a2fdf928f8e87.01936273</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>BF48E7EE-3509-4A11-9803-05A40F380EE2</gtr:id><gtr:title>A Survey on Optical Network-on-Chip Architectures</gtr:title><gtr:parentPublicationTitle>ACM Computing Surveys</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/bb216576367f8fd92f0635103412f0ae"><gtr:id>bb216576367f8fd92f0635103412f0ae</gtr:id><gtr:otherNames>Werner S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a9ebfae9992d8.28765812</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>623DBEE3-26A6-491B-B750-C54AB810A8D2</gtr:id><gtr:title>Handling Physical-Layer Deadlock Caused by Permanent Faults in Quasi-Delay-Insensitive Networks-on-Chip</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/fbbcd8be348fe82a36417157e4d2d5f4"><gtr:id>fbbcd8be348fe82a36417157e4d2d5f4</gtr:id><gtr:otherNames>Zhang G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a2fecf84a08f1.63655168</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>CA1665B9-F9AD-4AE2-958D-2C9E9ED37CF7</gtr:id><gtr:title>Routing Algorithms for Recursively-Defined Data Centre Networks</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9caf3a1a09c996a4ea6cfcb2f564601b"><gtr:id>9caf3a1a09c996a4ea6cfcb2f564601b</gtr:id><gtr:otherNames>Erickson A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>56c9dc8a86f681.52956761</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1327E1AB-041D-45A4-81D7-35825BD0D1A5</gtr:id><gtr:title>The stellar transformation: From interconnection networks to datacenter networks</gtr:title><gtr:parentPublicationTitle>Computer Networks</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9caf3a1a09c996a4ea6cfcb2f564601b"><gtr:id>9caf3a1a09c996a4ea6cfcb2f564601b</gtr:id><gtr:otherNames>Erickson A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>589c385ac80507.59892584</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2BB3B8E1-BADC-4EFF-BE88-46EAFC438828</gtr:id><gtr:title>An Optimal Single-Path Routing Algorithm in the Datacenter Network DPillar</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Parallel and Distributed Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9caf3a1a09c996a4ea6cfcb2f564601b"><gtr:id>9caf3a1a09c996a4ea6cfcb2f564601b</gtr:id><gtr:otherNames>Erickson A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>585d41f11fa953.14488533</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>312B502A-B4A4-4264-920D-38AEA2EA0BDD</gtr:id><gtr:title>A Survey on Design Approaches to Circumvent Permanent Faults in Networks-on-Chip</gtr:title><gtr:parentPublicationTitle>ACM Computing Surveys</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/bb216576367f8fd92f0635103412f0ae"><gtr:id>bb216576367f8fd92f0635103412f0ae</gtr:id><gtr:otherNames>Werner S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>589c385aef6410.20057565</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/K015699/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>D7BA1404-E001-4782-929E-E96E28B01201</gtr:id><gtr:percentage>25</gtr:percentage><gtr:text>Computer Sys. &amp; Architecture</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>76783275-A9F8-4B4E-B314-51363124259C</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Fundamentals of Computing</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>34B6BDD6-DA02-4CA0-A969-29D50394A953</gtr:id><gtr:percentage>25</gtr:percentage><gtr:text>Networks &amp; Distributed Systems</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>