INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'SINGLE_PORT_RAM' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'SINGLE_PORT_RAM'...
WARNING:sim - A core named 'SINGLE_PORT_RAM' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'SINGLE_PORT_RAM'...
Delivering associated files for 'SINGLE_PORT_RAM'...
Delivering EJava files for 'SINGLE_PORT_RAM'...
Generating implementation netlist for 'SINGLE_PORT_RAM'...
INFO:sim - Pre-processing HDL files for 'SINGLE_PORT_RAM'...
Running synthesis for 'SINGLE_PORT_RAM'
Running ngcbuild...
Writing VEO instantiation template for 'SINGLE_PORT_RAM'...
Writing Verilog behavioral simulation model for 'SINGLE_PORT_RAM'...
WARNING:sim - Overwriting existing file /home/ise/Desktop/Computer Oraganization
   Laboratory/KGP_RISC_XILINX/ipcore_dir/tmp/_cg/SINGLE_PORT_RAM/doc/blk_mem_gen
   _v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory /home/ise/Desktop/Computer Oraganization
Laboratory/KGP_RISC_XILINX/ipcore_dir/tmp/_cg/SINGLE_PORT_RAM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'SINGLE_PORT_RAM'...
Generating metadata file...
Regenerating ISE project file for 'SINGLE_PORT_RAM'...
Generating ISE project...
XCO file found: SINGLE_PORT_RAM.xco
XMDF file found: SINGLE_PORT_RAM_xmdf.tcl
Adding /home/ise/Desktop/Computer Oraganization
Laboratory/KGP_RISC_XILINX/ipcore_dir/tmp/_cg/SINGLE_PORT_RAM.asy -view all
-origin_type imported
Adding /home/ise/Desktop/Computer Oraganization
Laboratory/KGP_RISC_XILINX/ipcore_dir/tmp/_cg/SINGLE_PORT_RAM.ngc -view all
-origin_type created
Checking file "/home/ise/Desktop/Computer Oraganization
Laboratory/KGP_RISC_XILINX/ipcore_dir/tmp/_cg/SINGLE_PORT_RAM.ngc" for project
device match ...
File "/home/ise/Desktop/Computer Oraganization
Laboratory/KGP_RISC_XILINX/ipcore_dir/tmp/_cg/SINGLE_PORT_RAM.ngc" device
information matches project device.
Adding /home/ise/Desktop/Computer Oraganization
Laboratory/KGP_RISC_XILINX/ipcore_dir/tmp/_cg/SINGLE_PORT_RAM.sym -view all
-origin_type imported
Adding /home/ise/Desktop/Computer Oraganization
Laboratory/KGP_RISC_XILINX/ipcore_dir/tmp/_cg/SINGLE_PORT_RAM.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "/home/ise/Desktop/Computer
   Oraganization
   Laboratory/KGP_RISC_XILINX/ipcore_dir/tmp/_cg/SINGLE_PORT_RAM.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/Desktop/Computer Oraganization
Laboratory/KGP_RISC_XILINX/ipcore_dir/tmp/_cg/SINGLE_PORT_RAM.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SINGLE_PORT_RAM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'SINGLE_PORT_RAM'.
