{"cells":[{"name":{"_data_":"RRAM_Array","_wellknowntype_":"string"},"views":[{"name":{"_data_":"schematic","_wellknowntype_":"string"},"references":{"cells":[],"externalFiles":[],"libraries":[],"libraryFiles":[],"pcbVias":[],"views":[{"_data_":"RRAM_Project_lib:RRAM_Cell:symbol","_wellknowntype_":"string"},{"_data_":"ads_rflib:GROUND:symbol","_wellknowntype_":"string"},{"_data_":"ads_sources:VtPWL:symbol","_wellknowntype_":"string"}]},"timestamp":[{"file":{"_data_":".","_wellknowntype_":"string"},"time":{"_data_":1732897275674,"_wellknowntype_":"int64"}},{"file":{"_data_":"master.tag","_wellknowntype_":"string"},"time":{"_data_":1732543852402,"_wellknowntype_":"int64"}},{"file":{"_data_":"sch.oa","_wellknowntype_":"string"},"time":{"_data_":1732816421862,"_wellknowntype_":"int64"}},{"file":{"_data_":"sch.oa.cdslck","_wellknowntype_":"string"},"time":{"_data_":1732897275674,"_wellknowntype_":"int64"}}]}]},{"name":{"_data_":"RRAM_Array_single","_wellknowntype_":"string"},"views":[{"name":{"_data_":"schematic","_wellknowntype_":"string"},"references":{"cells":[],"externalFiles":[],"libraries":[],"libraryFiles":[],"pcbVias":[],"views":[{"_data_":"RRAM_Project_lib:RRAM_Cell:symbol","_wellknowntype_":"string"},{"_data_":"ads_rflib:GROUND:symbol","_wellknowntype_":"string"},{"_data_":"ads_rflib:MOSFET_NMOS:symbol","_wellknowntype_":"string"},{"_data_":"ads_simulation:NetlistInclude:symbol","_wellknowntype_":"string"},{"_data_":"ads_sources:VtPWL:symbol","_wellknowntype_":"string"}]},"timestamp":[{"file":{"_data_":".","_wellknowntype_":"string"},"time":{"_data_":1732899266076,"_wellknowntype_":"int64"}},{"file":{"_data_":"master.tag","_wellknowntype_":"string"},"time":{"_data_":1732892830321,"_wellknowntype_":"int64"}},{"file":{"_data_":"sch.oa","_wellknowntype_":"string"},"time":{"_data_":1732899266067,"_wellknowntype_":"int64"}},{"file":{"_data_":"sch.oa.cdslck","_wellknowntype_":"string"},"time":{"_data_":1732897282768,"_wellknowntype_":"int64"}}]}]},{"name":{"_data_":"RRAM_Cell","_wellknowntype_":"string"},"views":[{"name":{"_data_":"schematic","_wellknowntype_":"string"},"references":{"cells":[],"externalFiles":[],"libraries":[],"libraryFiles":[],"pcbVias":[],"views":[]},"timestamp":[{"file":{"_data_":".","_wellknowntype_":"string"},"time":{"_data_":1732815928347,"_wellknowntype_":"int64"}},{"file":{"_data_":"master.tag","_wellknowntype_":"string"},"time":{"_data_":1732543711940,"_wellknowntype_":"int64"}},{"file":{"_data_":"sch.oa","_wellknowntype_":"string"},"time":{"_data_":1732543764843,"_wellknowntype_":"int64"}}]},{"name":{"_data_":"symbol","_wellknowntype_":"string"},"references":{"cells":[],"externalFiles":[],"libraries":[],"libraryFiles":[],"pcbVias":[],"views":[]},"timestamp":[{"file":{"_data_":".","_wellknowntype_":"string"},"time":{"_data_":1732543809355,"_wellknowntype_":"int64"}},{"file":{"_data_":"master.tag","_wellknowntype_":"string"},"time":{"_data_":1732543797614,"_wellknowntype_":"int64"}},{"file":{"_data_":"named.views","_wellknowntype_":"string"},"time":{"_data_":1732543805901,"_wellknowntype_":"int64"}},{"file":{"_data_":"symbol.oa","_wellknowntype_":"string"},"time":{"_data_":1732543805894,"_wellknowntype_":"int64"}}]},{"name":{"_data_":"veriloga","_wellknowntype_":"string"},"references":{"cells":[],"externalFiles":[],"libraries":[],"libraryFiles":[],"pcbVias":[],"views":[]},"timestamp":[{"file":{"_data_":".","_wellknowntype_":"string"},"time":{"_data_":1732816596425,"_wellknowntype_":"int64"}},{"file":{"_data_":"master.tag","_wellknowntype_":"string"},"time":{"_data_":1732543813805,"_wellknowntype_":"int64"}},{"file":{"_data_":"veriloga.va","_wellknowntype_":"string"},"time":{"_data_":1732816609315,"_wellknowntype_":"int64"}},{"file":{"_data_":"veriloga.va.xml","_wellknowntype_":"string"},"time":{"_data_":1732543841854,"_wellknowntype_":"int64"}}]}]},{"name":{"_data_":"RRAM_Test","_wellknowntype_":"string"},"views":[{"name":{"_data_":"schematic","_wellknowntype_":"string"},"references":{"cells":[],"externalFiles":[],"libraries":[],"libraryFiles":[],"pcbVias":[],"views":[{"_data_":"RRAM_Project_lib:RRAM_Cell:symbol","_wellknowntype_":"string"},{"_data_":"ads_rflib:GROUND:symbol","_wellknowntype_":"string"},{"_data_":"ads_rflib:I_Probe:symbol","_wellknowntype_":"string"},{"_data_":"ads_simulation:Tran:symbol","_wellknowntype_":"string"},{"_data_":"ads_sources:VtPulseDT:symbol","_wellknowntype_":"string"}]},"timestamp":[{"file":{"_data_":".","_wellknowntype_":"string"},"time":{"_data_":1732897226500,"_wellknowntype_":"int64"}},{"file":{"_data_":"master.tag","_wellknowntype_":"string"},"time":{"_data_":1732815935593,"_wellknowntype_":"int64"}},{"file":{"_data_":"sch.oa","_wellknowntype_":"string"},"time":{"_data_":1732855277706,"_wellknowntype_":"int64"}}]}]}],"name":{"_data_":"RRAM_Project_lib","_wellknowntype_":"string"},"version":{"_data_":1.0,"_wellknowntype_":"double"}}