// Seed: 69483618
module module_0 (
    output wand id_0,
    output tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply1 id_4,
    output wire id_5,
    input tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    output tri id_9,
    input uwire id_10
);
  parameter id_12 = -1'b0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri id_0
    , id_7,
    input supply0 id_1,
    input wor id_2,
    output logic id_3,
    input wand id_4,
    output supply1 id_5
);
  always_latch @(id_4 or posedge -1) begin : LABEL_0
    id_3 <= 1;
    id_7 <= id_7;
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_2,
      id_2,
      id_5,
      id_1,
      id_1,
      id_2,
      id_5,
      id_0
  );
endmodule
