Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan  6 17:16:18 2023
| Host         : LAPTOP-91VRCND3 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/mmult_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                       Instance                      |                              Module                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                        |                                                           (top) |       2338 |       2031 |       0 |  307 | 3552 |      2 |     16 |         24 |
|   bd_0_i                                            |                                                            bd_0 |       2338 |       2031 |       0 |  307 | 3552 |      2 |     16 |         24 |
|     hls_inst                                        |                                                 bd_0_hls_inst_0 |       2338 |       2031 |       0 |  307 | 3552 |      2 |     16 |         24 |
|       (hls_inst)                                    |                                                 bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                          |                                           bd_0_hls_inst_0_mmult |       2338 |       2031 |       0 |  307 | 3552 |      2 |     16 |         24 |
|         (inst)                                      |                                           bd_0_hls_inst_0_mmult |          4 |          4 |       0 |    0 |  209 |      0 |      0 |          0 |
|         A_port_m_axi_U                              |                              bd_0_hls_inst_0_mmult_A_port_m_axi |        514 |        450 |       0 |   64 |  729 |      0 |      1 |          0 |
|           bus_read                                  |                         bd_0_hls_inst_0_mmult_A_port_m_axi_read |        330 |        329 |       0 |    1 |  551 |      0 |      0 |          0 |
|             (bus_read)                              |                         bd_0_hls_inst_0_mmult_A_port_m_axi_read |        136 |        136 |       0 |    0 |  326 |      0 |      0 |          0 |
|             fifo_burst                              |         bd_0_hls_inst_0_mmult_A_port_m_axi_fifo__parameterized1 |         23 |         22 |       0 |    1 |   13 |      0 |      0 |          0 |
|             fifo_rctl                               |      bd_0_hls_inst_0_mmult_A_port_m_axi_fifo__parameterized1_14 |         56 |         56 |       0 |    0 |    8 |      0 |      0 |          0 |
|             rs_rdata                                |    bd_0_hls_inst_0_mmult_A_port_m_axi_reg_slice__parameterized2 |         40 |         40 |       0 |    0 |   71 |      0 |      0 |          0 |
|             rs_rreq                                 |                    bd_0_hls_inst_0_mmult_A_port_m_axi_reg_slice |         75 |         75 |       0 |    0 |  133 |      0 |      0 |          0 |
|           bus_write                                 |                        bd_0_hls_inst_0_mmult_A_port_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|             rs_resp                                 |    bd_0_hls_inst_0_mmult_A_port_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|           load_unit                                 |                         bd_0_hls_inst_0_mmult_A_port_m_axi_load |        182 |        119 |       0 |   63 |  175 |      0 |      1 |          0 |
|             (load_unit)                             |                         bd_0_hls_inst_0_mmult_A_port_m_axi_load |          0 |          0 |       0 |    0 |   66 |      0 |      0 |          0 |
|             buff_rdata                              |         bd_0_hls_inst_0_mmult_A_port_m_axi_fifo__parameterized3 |         40 |         40 |       0 |    0 |   36 |      0 |      1 |          0 |
|             fifo_rreq                               |                         bd_0_hls_inst_0_mmult_A_port_m_axi_fifo |        142 |         79 |       0 |   63 |   73 |      0 |      0 |          0 |
|         B_port_m_axi_U                              |                              bd_0_hls_inst_0_mmult_B_port_m_axi |        451 |        387 |       0 |   64 |  729 |      0 |      1 |          0 |
|           bus_read                                  |                         bd_0_hls_inst_0_mmult_B_port_m_axi_read |        330 |        329 |       0 |    1 |  551 |      0 |      0 |          0 |
|             (bus_read)                              |                         bd_0_hls_inst_0_mmult_B_port_m_axi_read |        136 |        136 |       0 |    0 |  326 |      0 |      0 |          0 |
|             fifo_burst                              |         bd_0_hls_inst_0_mmult_B_port_m_axi_fifo__parameterized1 |         23 |         22 |       0 |    1 |   13 |      0 |      0 |          0 |
|             fifo_rctl                               |      bd_0_hls_inst_0_mmult_B_port_m_axi_fifo__parameterized1_13 |         56 |         56 |       0 |    0 |    8 |      0 |      0 |          0 |
|             rs_rdata                                |    bd_0_hls_inst_0_mmult_B_port_m_axi_reg_slice__parameterized2 |         40 |         40 |       0 |    0 |   71 |      0 |      0 |          0 |
|             rs_rreq                                 |                    bd_0_hls_inst_0_mmult_B_port_m_axi_reg_slice |         75 |         75 |       0 |    0 |  133 |      0 |      0 |          0 |
|           bus_write                                 |                        bd_0_hls_inst_0_mmult_B_port_m_axi_write |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|             rs_resp                                 |    bd_0_hls_inst_0_mmult_B_port_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |    3 |      0 |      0 |          0 |
|           load_unit                                 |                         bd_0_hls_inst_0_mmult_B_port_m_axi_load |        119 |         56 |       0 |   63 |  175 |      0 |      1 |          0 |
|             (load_unit)                             |                         bd_0_hls_inst_0_mmult_B_port_m_axi_load |          0 |          0 |       0 |    0 |   66 |      0 |      0 |          0 |
|             buff_rdata                              |         bd_0_hls_inst_0_mmult_B_port_m_axi_fifo__parameterized3 |         40 |         40 |       0 |    0 |   36 |      0 |      1 |          0 |
|             fifo_rreq                               |                         bd_0_hls_inst_0_mmult_B_port_m_axi_fifo |         79 |         16 |       0 |   63 |   73 |      0 |      0 |          0 |
|         C_port_m_axi_U                              |                              bd_0_hls_inst_0_mmult_C_port_m_axi |        670 |        498 |       0 |  172 |  968 |      0 |      1 |          0 |
|           bus_read                                  |                         bd_0_hls_inst_0_mmult_C_port_m_axi_read |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|             rs_rdata                                |    bd_0_hls_inst_0_mmult_C_port_m_axi_reg_slice__parameterized2 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|           bus_write                                 |                        bd_0_hls_inst_0_mmult_C_port_m_axi_write |        530 |        422 |       0 |  108 |  773 |      0 |      0 |          0 |
|             (bus_write)                             |                        bd_0_hls_inst_0_mmult_C_port_m_axi_write |        152 |        152 |       0 |    0 |  336 |      0 |      0 |          0 |
|             fifo_burst                              |         bd_0_hls_inst_0_mmult_C_port_m_axi_fifo__parameterized4 |         34 |         30 |       0 |    4 |   16 |      0 |      0 |          0 |
|             fifo_resp                               |      bd_0_hls_inst_0_mmult_C_port_m_axi_fifo__parameterized1_11 |         19 |         18 |       0 |    1 |   13 |      0 |      0 |          0 |
|             rs_resp                                 |    bd_0_hls_inst_0_mmult_C_port_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|             rs_wreq                                 |                    bd_0_hls_inst_0_mmult_C_port_m_axi_reg_slice |         97 |         97 |       0 |    0 |  133 |      0 |      0 |          0 |
|             wreq_throttle                           |                     bd_0_hls_inst_0_mmult_C_port_m_axi_throttle |        224 |        121 |       0 |  103 |  270 |      0 |      0 |          0 |
|           load_unit                                 |                         bd_0_hls_inst_0_mmult_C_port_m_axi_load |         17 |         17 |       0 |    0 |   12 |      0 |      0 |          0 |
|             buff_rdata                              |         bd_0_hls_inst_0_mmult_C_port_m_axi_fifo__parameterized3 |         17 |         17 |       0 |    0 |   12 |      0 |      0 |          0 |
|           store_unit                                |                        bd_0_hls_inst_0_mmult_C_port_m_axi_store |        119 |         55 |       0 |   64 |  178 |      0 |      1 |          0 |
|             (store_unit)                            |                        bd_0_hls_inst_0_mmult_C_port_m_axi_store |          1 |          1 |       0 |    0 |   65 |      0 |      0 |          0 |
|             buff_wdata                              |         bd_0_hls_inst_0_mmult_C_port_m_axi_fifo__parameterized0 |         12 |         12 |       0 |    0 |   20 |      0 |      1 |          0 |
|             fifo_wreq                               |                         bd_0_hls_inst_0_mmult_C_port_m_axi_fifo |         77 |         14 |       0 |   63 |   73 |      0 |      0 |          0 |
|             fifo_wrsp                               |         bd_0_hls_inst_0_mmult_C_port_m_axi_fifo__parameterized1 |         19 |         18 |       0 |    1 |   13 |      0 |      0 |          0 |
|             user_resp                               |         bd_0_hls_inst_0_mmult_C_port_m_axi_fifo__parameterized2 |         10 |         10 |       0 |    0 |    7 |      0 |      0 |          0 |
|         a_buffer_U                                  |               bd_0_hls_inst_0_mmult_a_buffer_RAM_1WNR_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      6 |          0 |
|         b_buffer_U                                  |             bd_0_hls_inst_0_mmult_a_buffer_RAM_1WNR_AUTO_1R1W_0 |          1 |          1 |       0 |    0 |    0 |      1 |      6 |          0 |
|         c_buffer_U                                  |                    bd_0_hls_inst_0_mmult_c_buffer_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      0 |      1 |          0 |
|         control_s_axi_U                             |                             bd_0_hls_inst_0_mmult_control_s_axi |        206 |        206 |       0 |    0 |  235 |      0 |      0 |          0 |
|         grp_mmult_Pipeline_1_fu_130                 |                          bd_0_hls_inst_0_mmult_mmult_Pipeline_1 |         26 |         26 |       0 |    0 |   57 |      0 |      0 |          0 |
|           (grp_mmult_Pipeline_1_fu_130)             |                          bd_0_hls_inst_0_mmult_mmult_Pipeline_1 |         12 |         12 |       0 |    0 |   55 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U  | bd_0_hls_inst_0_mmult_flow_control_loop_pipe_sequential_init_10 |         14 |         14 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_mmult_Pipeline_2_fu_138                 |                          bd_0_hls_inst_0_mmult_mmult_Pipeline_2 |         25 |         25 |       0 |    0 |   57 |      0 |      0 |          0 |
|           (grp_mmult_Pipeline_2_fu_138)             |                          bd_0_hls_inst_0_mmult_mmult_Pipeline_2 |         12 |         12 |       0 |    0 |   55 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U  |  bd_0_hls_inst_0_mmult_flow_control_loop_pipe_sequential_init_9 |         13 |         13 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_mmult_Pipeline_4_fu_153                 |                          bd_0_hls_inst_0_mmult_mmult_Pipeline_4 |         25 |         25 |       0 |    0 |   13 |      0 |      0 |          0 |
|           (grp_mmult_Pipeline_4_fu_153)             |                          bd_0_hls_inst_0_mmult_mmult_Pipeline_4 |          7 |          7 |       0 |    0 |   11 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U  |  bd_0_hls_inst_0_mmult_flow_control_loop_pipe_sequential_init_8 |         18 |         18 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_mmult_Pipeline_mmult0_mmult1_fu_146     |              bd_0_hls_inst_0_mmult_mmult_Pipeline_mmult0_mmult1 |        416 |        409 |       0 |    7 |  555 |      0 |      0 |         24 |
|           (grp_mmult_Pipeline_mmult0_mmult1_fu_146) |              bd_0_hls_inst_0_mmult_mmult_Pipeline_mmult0_mmult1 |        204 |        197 |       0 |    7 |  417 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U  |    bd_0_hls_inst_0_mmult_flow_control_loop_pipe_sequential_init |         92 |         92 |       0 |    0 |    2 |      0 |      0 |          0 |
|           mul_32s_32s_32_2_1_U10                    |                        bd_0_hls_inst_0_mmult_mul_32s_32s_32_2_1 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U11                    |                      bd_0_hls_inst_0_mmult_mul_32s_32s_32_2_1_1 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U12                    |                      bd_0_hls_inst_0_mmult_mul_32s_32s_32_2_1_2 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U13                    |                      bd_0_hls_inst_0_mmult_mul_32s_32s_32_2_1_3 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U14                    |                      bd_0_hls_inst_0_mmult_mul_32s_32s_32_2_1_4 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U7                     |                      bd_0_hls_inst_0_mmult_mul_32s_32s_32_2_1_5 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U8                     |                      bd_0_hls_inst_0_mmult_mul_32s_32s_32_2_1_6 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U9                     |                      bd_0_hls_inst_0_mmult_mul_32s_32s_32_2_1_7 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
+-----------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


