$date
	Sat Jan 16 23:44:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ask4_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 1 ! out $end
$var reg 3 % state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#100
1$
#200
b100 %
1#
1"
#300
0"
#400
b0 %
1!
0#
1"
#500
0"
#600
b10 %
0!
1"
#700
0"
#800
b100 %
1!
1"
#900
0"
#1000
b11 %
1#
1"
#1100
0"
#1200
b1 %
0#
1"
#1300
0"
#1400
b11 %
0!
1"
#1500
0"
#1600
b0 %
1!
1#
1"
#1700
0"
#1800
b10 %
0!
0#
1"
#1900
0"
#2000
b1 %
1!
1#
1"
#2100
0"
#2200
b10 %
0!
1"
#2300
0"
