FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C29xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0117)     ;---------------------------------------------------
                                        (0118)     ; Insert your custom code below this banner
                                        (0119)     ;---------------------------------------------------
                                        (0120) 
                                        (0121)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0122)     halt                           ;Stop execution if power falls too low
                                        (0123) 
                                        (0124)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0125)     // call	void_handler
0008: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0129)     // call	void_handler
000C: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0133)     // call	void_handler
0010: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0137)     // call	void_handler
0014: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   18h                      ;VC3 Interrupt Vector
                                        (0141)     // call	void_handler
0018: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   1Ch                      ;GPIO Interrupt Vector
001C: 7D 16 79 LJMP  _PSoC_GPIO_ISR_C   (0145)     ljmp _PSoC_GPIO_ISR_C
001F: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                        (0149)     // call	void_handler
0020: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
0024: 7D 16 5F LJMP  _PSoC_TempCounter_ISR_C(0153)     ljmp _PSoC_TempCounter_ISR_C
0027: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
0028: 7D 09 EF LJMP  _UART_TX_ISR       (0157)     ljmp	_UART_TX_ISR
002B: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
002C: 7D 09 F0 LJMP  _UART_RX_ISR       (0161)     ljmp	_UART_RX_ISR
002F: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0165)     // call	void_handler
0030: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
0034: 7D 16 76 LJMP  _PSoC_MotorDriver_ISR_C(0169)     ljmp _PSoC_MotorDriver_ISR_C
0037: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0173)     // call	void_handler
0038: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0177)     // call	void_handler
003C: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   40h                      ;PSoC Block DBB20 Interrupt Vector
                                        (0181)     // call	void_handler
0040: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   44h                      ;PSoC Block DBB21 Interrupt Vector
                                        (0185)     // call	void_handler
0044: 7E       RETI                     (0186)     reti
                                        (0187) 
                                        (0188)     org   48h                      ;PSoC Block DCB22 Interrupt Vector
                                        (0189)     // call	void_handler
0048: 7E       RETI                     (0190)     reti
                                        (0191) 
                                        (0192)     org   4Ch                      ;PSoC Block DCB23 Interrupt Vector
                                        (0193)     // call	void_handler
004C: 7E       RETI                     (0194)     reti
                                        (0195) 
                                        (0196)     org   50h                      ;PSoC Block DBB30 Interrupt Vector
                                        (0197)     // call	void_handler
0050: 7E       RETI                     (0198)     reti
                                        (0199) 
                                        (0200)     org   54h                      ;PSoC Block DBB31 Interrupt Vector
                                        (0201)     // call	void_handler
0054: 7E       RETI                     (0202)     reti
                                        (0203) 
                                        (0204)     org   58h                      ;PSoC Block DCB32 Interrupt Vector
                                        (0205)     // call	void_handler
0058: 7E       RETI                     (0206)     reti
                                        (0207) 
                                        (0208)     org   5Ch                      ;PSoC Block DCB33 Interrupt Vector
                                        (0209)     // call	void_handler
005C: 7E       RETI                     (0210)     reti
                                        (0211) 
                                        (0212)     org   60h                      ;PSoC I2C Interrupt Vector
0060: 7D 0F D7 LJMP  _I2CHW_ISR         (0213)     ljmp	_I2CHW_ISR
0063: 7E       RETI                     (0214)     reti
                                        (0215) 
                                        (0216)     org   64h                      ;Sleep Timer Interrupt Vector
                                        (0217)     // call	void_handler
0064: 7E       RETI                     (0218)     reti
0068: 71 10    OR    F,0x10             
                                        (0219)     ;---------------------------------------------------
                                        (0220)     ; Insert your custom code above this banner
                                        (0221)     ;---------------------------------------------------
                                        (0222)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0223) 
                                        (0224) ;-----------------------------------------------------------------------------
                                        (0225) ;  Start of Execution.
                                        (0226) ;-----------------------------------------------------------------------------
                                        (0227) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0228) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0229) ;
                                        (0230) 
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232)  	AREA PD_startup(CODE, REL, CON)
                                        (0233) ELSE
                                        (0234)     org 68h
                                        (0235) ENDIF
                                        (0236) __Start:
                                        (0237) 
                                        (0238)     ; initialize SMP values for voltage stabilization, if required,
                                        (0239)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0240)     ; least for now. 
                                        (0241)     ;
                                        (0242)     M8C_SetBank1
006A: 62 FA 00 MOV   REG[0xFA],0x0      (0243)     mov reg[0FAh], 0				;Reset flash location
006D: 62 E3 87 MOV   REG[0xE3],0x87     (0244)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0070: 70 EF    AND   F,0xEF             
                                        (0245)     M8C_SetBank0
                                        (0246) 
                                        (0247)     ; %53%20%46%46% Apply Erratum 001-05137 workaround
0072: 50 20    MOV   A,0x20             (0248)     mov   A, 20h
0074: 28       ROMX                     (0249)     romx
0075: 50 40    MOV   A,0x40             (0250)     mov   A, 40h
0077: 28       ROMX                     (0251)     romx
0078: 50 60    MOV   A,0x60             (0252)     mov   A, 60h
007A: 28       ROMX                     (0253)     romx
007B: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0254)     ; %45%20%46%46% End workaround
                                        (0255) 
                                        (0256) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0257) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0258)     M8C_EnableWatchDog
                                        (0259) ENDIF
                                        (0260) 
                                        (0261) IF ( SELECT_32K )
                                        (0262)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0263) ELSE
007E: 41 FE FB AND   REG[0xFE],0xFB     (0264)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0265) ENDIF
                                        (0266) 
                                        (0267)     ;---------------------------
                                        (0268)     ; Set up the Temporary stack
                                        (0269)     ;---------------------------
                                        (0270)     ; A temporary stack is set up for the SSC instructions.
                                        (0271)     ; The real stack start will be assigned later.
                                        (0272)     ;
                                        (0273) _stack_start:          equ 80h
0081: 50 80    MOV   A,0x80             (0274)     mov   A, _stack_start          ; Set top of stack to end of used RAM
0083: 4E       SWAP  SP,A               (0275)     swap  SP, A                    ; This is only temporary if going to LMM
0084: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0276) 
                                        (0277)     ;-----------------------------------------------
                                        (0278)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0279)     ;-----------------------------------------------
                                        (0280) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0281) 
                                        (0282) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0283)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0284)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0285)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0286)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0287)   IF ( AGND_BYPASS )
                                        (0288)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0289)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0290)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0291)     ; value using the proper trim values.
                                        (0292)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0293)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0294)   ENDIF
                                        (0295)  ENDIF
                                        (0296) ENDIF ; 5.0 V Operation
                                        (0297) 
                                        (0298) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0299)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0300)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0301)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0302)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0303)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0304)  ENDIF
                                        (0305) ENDIF ; 3.3 Volt Operation
                                        (0306) 
0087: 55 F8 00 MOV   [fanMode+109],0x0  (0307)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
008A: 55 F9 00 MOV   [fanMode+110],0x0  (0308)     mov  [bSSC_KEYSP], 0
008D: 71 10    OR    F,0x10             
                                        (0309) 
                                        (0310)     ;---------------------------------------
                                        (0311)     ; Initialize Crystal Oscillator and PLL
                                        (0312)     ;---------------------------------------
                                        (0313) 
                                        (0314) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0315)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0316)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0317)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0318)     ; the ECO to stabilize.
                                        (0319)     ;
                                        (0320)     M8C_SetBank1
                                        (0321)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0322)     M8C_SetBank0
                                        (0323)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0324)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0325)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0326) .WaitFor1s:
                                        (0327)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0328)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0329)                                           ;   since interrupts are not globally enabled
                                        (0330) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0331)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0332)     M8C_SetBank1
008F: 62 E0 02 MOV   REG[0xE0],0x2      (0333)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
0092: 70 EF    AND   F,0xEF             
0094: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0334)     M8C_SetBank0
                                        (0335)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0336) 
                                        (0337) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0338) 
                                        (0339) IF ( PLL_MODE )
                                        (0340)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0341)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0342)     ;
                                        (0343)     M8C_SetBank1
                                        (0344)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0345)     M8C_SetBank0
                                        (0346)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0347)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0348) 
                                        (0349) .WaitFor16ms:
                                        (0350)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0351)     jz   .WaitFor16ms
                                        (0352)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0353)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0354)     M8C_SetBank0
                                        (0355) 
                                        (0356) IF      ( WAIT_FOR_32K )
                                        (0357) ELSE ; !( WAIT_FOR_32K )
                                        (0358)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0359)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0360) ENDIF ;(WAIT_FOR_32K)
                                        (0361) ENDIF ;(PLL_MODE)
                                        (0362) 
                                        (0363) 	;-------------------------------------------------------
                                        (0364)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0365)     ;-------------------------------------------------------
                                        (0366) 
                                        (0367)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0368) 
                                        (0369) IF (SYSCLK_SOURCE)
                                        (0370)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0371) ENDIF
                                        (0372)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0373) 
                                        (0374)     ;------------------------
                                        (0375)     ; Close CT leakage path.
                                        (0376)     ;------------------------
0097: 62 71 05 MOV   REG[0x71],0x5      (0377)     mov   reg[ACB00CR0], 05h
009A: 62 75 05 MOV   REG[0x75],0x5      (0378)     mov   reg[ACB01CR0], 05h
009D: 62 79 05 MOV   REG[0x79],0x5      (0379)     mov   reg[ACB02CR0], 05h
00A0: 62 7D 05 MOV   REG[0x7D],0x5      (0380)     mov   reg[ACB03CR0], 05h
00A3: 62 D1 07 MOV   REG[0xD1],0x7      
                                        (0381) 
                                        (0382) 
                                        (0383) IF	(TOOLCHAIN & HITECH)
                                        (0384)     ;---------------------------------------------
                                        (0385)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0386)     ;---------------------------------------------
                                        (0387) 	global		__Lstackps
                                        (0388) 	mov     a,low __Lstackps
                                        (0389) 	swap    a,sp
                                        (0390) 
                                        (0391) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0392)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0393)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0394)     RAM_SETPAGE_CUR 0
                                        (0395)     RAM_SETPAGE_MVW 0
                                        (0396)     RAM_SETPAGE_MVR 0
                                        (0397)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0398)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0399)     ELSE
                                        (0400)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0401)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0402) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0403) ELSE
                                        (0404)     ;---------------------------------------------
                                        (0405)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0406)     ;---------------------------------------------
                                        (0407) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0408)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00A6: 50 00    MOV   A,0x0              (0409)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00A8: 4E       SWAP  SP,A               (0410)     swap  A, SP
00A9: 62 D3 07 MOV   REG[0xD3],0x7      
00AC: 62 D0 00 MOV   REG[0xD0],0x0      
00AF: 62 D5 00 MOV   REG[0xD5],0x0      
00B2: 62 D4 00 MOV   REG[0xD4],0x0      
                                        (0411)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0412)     RAM_SETPAGE_CUR 0
                                        (0413)     RAM_SETPAGE_MVW 0
                                        (0414)     RAM_SETPAGE_MVR 0
                                        (0415) 
                                        (0416)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00B5: 71 C0    OR    F,0xC0             (0417)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0418)   ELSE
                                        (0419)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0420)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0421) ELSE
                                        (0422)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0423)     swap  SP, A
                                        (0424) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0425) ENDIF ;	TOOLCHAIN
                                        (0426) 
                                        (0427)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0428)     ;---------------------------------------------------
                                        (0429)     ; Insert your custom code below this banner
                                        (0430)     ;---------------------------------------------------
                                        (0431) 
                                        (0432)     ;---------------------------------------------------
                                        (0433)     ; Insert your custom code above this banner
                                        (0434)     ;---------------------------------------------------
                                        (0435)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0436) 
                                        (0437)     ;-------------------------
                                        (0438)     ; Load Base Configuration
                                        (0439)     ;-------------------------
                                        (0440)     ; Load global parameter settings and load the user modules in the
                                        (0441)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0442)     ; to minimize start up time; (2) We may still need to play with the
                                        (0443)     ; Sleep Timer.
                                        (0444)     ;
00B7: 7C 09 84 LCALL 0x0984             (0445)     lcall LoadConfigInit
                                        (0446) 
                                        (0447)     ;-----------------------------------
                                        (0448)     ; Initialize C Run-Time Environment
                                        (0449)     ;-----------------------------------
                                        (0450) IF ( C_LANGUAGE_SUPPORT )
                                        (0451) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0452)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0453)     mov  [__r0],<__bss_start
                                        (0454) BssLoop:
                                        (0455)     cmp  [__r0],<__bss_end
                                        (0456)     jz   BssDone
                                        (0457)     mvi  [__r0],A
                                        (0458)     jmp  BssLoop
                                        (0459) BssDone:
                                        (0460)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0461)     mov  X,<__idata_start
                                        (0462)     mov  [__r0],<__data_start
                                        (0463) IDataLoop:
                                        (0464)     cmp  [__r0],<__data_end
                                        (0465)     jz   C_RTE_Done
                                        (0466)     push A
                                        (0467)     romx
                                        (0468)     mvi  [__r0],A
                                        (0469)     pop  A
                                        (0470)     inc  X
                                        (0471)     adc  A,0
                                        (0472)     jmp  IDataLoop
                                        (0473) 
                                        (0474) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0475) 
                                        (0476) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00BA: 62 D0 00 MOV   REG[0xD0],0x0      (0477)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0478)                                        ; to use the Virtual Register page.
                                        (0479) 
                                        (0480)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0481)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0482)     ; text segment and may have been relocated by the Code Compressor.
                                        (0483)     ;
00BD: 50 08    MOV   A,0x8              (0484)     mov   A, >__pXIData                ; Get the address of the flash
00BF: 57 7B    MOV   X,0x7B             (0485)     mov   X, <__pXIData                ;   pointer to the xidata area.
00C1: 08       PUSH  A                  (0486)     push  A
00C2: 28       ROMX                     (0487)     romx                               ; get the MSB of xidata's address
00C3: 53 7D    MOV   [__r0],A           (0488)     mov   [__r0], A
00C5: 18       POP   A                  (0489)     pop   A
00C6: 75       INC   X                  (0490)     inc   X
00C7: 09 00    ADC   A,0x0              (0491)     adc   A, 0
00C9: 28       ROMX                     (0492)     romx                               ; get the LSB of xidata's address
00CA: 4B       SWAP  A,X                (0493)     swap  A, X
00CB: 51 7D    MOV   A,[__r0]           (0494)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0495)                                        ;   XIData structure list in flash
00CD: 80 04    JMP   0x00D2             (0496)     jmp   .AccessStruct
                                        (0497) 
                                        (0498)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0499)     ; values of C variables. Each structure contains 3 member elements.
                                        (0500)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0501)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0502)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0503)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0504)     ; value in the second member element, an unsigned byte:
                                        (0505)     ; (1) If the value of the second element is non-zero, it represents
                                        (0506)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0507)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0508)     ; the bytes are copied to the block of RAM.
                                        (0509)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0510)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0511)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0512) 
                                        (0513) .AccessNextStructLoop:
00CF: 75       INC   X                  (0514)     inc   X                            ; pXIData++
00D0: 09 00    ADC   A,0x0              (0515)     adc   A, 0
00D2: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0516) .AccessStruct:                         ; Entry point for first block
                                        (0517)     ;
                                        (0518)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0519)     ;
                                        (0520)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00D5: 08       PUSH  A                  (0521)     push  A
00D6: 28       ROMX                     (0522)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00D7: 60 D5    MOV   REG[0xD5],A        (0523)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00D9: 74       INC   A                  (0524)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00DA: A0 4B    JZ    0x0126             (0525)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00DC: 18       POP   A                  (0526)     pop   A                            ; restore pXIData to [A,X]
00DD: 75       INC   X                  (0527)     inc   X                            ; pXIData++
00DE: 09 00    ADC   A,0x0              (0528)     adc   A, 0
00E0: 08       PUSH  A                  (0529)     push  A
00E1: 28       ROMX                     (0530)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00E2: 53 7D    MOV   [__r0],A           (0531)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00E4: 18       POP   A                  (0532)     pop   A                            ; restore pXIData to [A,X]
00E5: 75       INC   X                  (0533)     inc   X                            ; pXIData++ (point to size)
00E6: 09 00    ADC   A,0x0              (0534)     adc   A, 0
00E8: 08       PUSH  A                  (0535)     push  A
00E9: 28       ROMX                     (0536)     romx                               ; Get the size (CPU.A <- *pXIData)
00EA: A0 1C    JZ    0x0107             (0537)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00EC: 53 7C    MOV   [__r1],A           (0538)     mov   [__r1], A                    ;             else downcount in __r1
00EE: 18       POP   A                  (0539)     pop   A                            ; restore pXIData to [A,X]
                                        (0540) 
                                        (0541) .CopyNextByteLoop:
                                        (0542)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0543)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0544)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0545)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0546)     ;
00EF: 75       INC   X                  (0547)     inc   X                            ; pXIData++ (point to next data byte)
00F0: 09 00    ADC   A,0x0              (0548)     adc   A, 0
00F2: 08       PUSH  A                  (0549)     push  A
00F3: 28       ROMX                     (0550)     romx                               ; Get the data value (CPU.A <- *pXIData)
00F4: 3F 7D    MVI   [__r0],A           (0551)     mvi   [__r0], A                    ; Transfer the data to RAM
00F6: 47 7D FF TST   [__r0],0xFF        (0552)     tst   [__r0], 0xff                 ; Check for page crossing
00F9: B0 06    JNZ   0x0100             (0553)     jnz   .CopyLoopTail                ;   No crossing, keep going
00FB: 5D D5    MOV   A,REG[0xD5]        (0554)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
00FD: 74       INC   A                  (0555)     inc   A
00FE: 60 D5    MOV   REG[0xD5],A        (0556)     mov   reg[ MVW_PP], A
                                        (0557) .CopyLoopTail:
0100: 18       POP   A                  (0558)     pop   A                            ; restore pXIData to [A,X]
0101: 7A 7C    DEC   [__r1]             (0559)     dec   [__r1]                       ; End of this array in flash?
0103: BF EB    JNZ   0x00EF             (0560)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
0105: 8F C9    JMP   0x00CF             (0561)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0562) 
                                        (0563) .ClearRAMBlockToZero:
0107: 18       POP   A                  (0564)     pop   A                            ; restore pXIData to [A,X]
0108: 75       INC   X                  (0565)     inc   X                            ; pXIData++ (point to next data byte)
0109: 09 00    ADC   A,0x0              (0566)     adc   A, 0
010B: 08       PUSH  A                  (0567)     push  A
010C: 28       ROMX                     (0568)     romx                               ; Get the run length (CPU.A <- *pXIData)
010D: 53 7C    MOV   [__r1],A           (0569)     mov   [__r1], A                    ; Initialize downcounter
010F: 50 00    MOV   A,0x0              (0570)     mov   A, 0                         ; Initialize source data
                                        (0571) 
                                        (0572) .ClearRAMBlockLoop:
                                        (0573)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0574)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0575)     ;
0111: 3F 7D    MVI   [__r0],A           (0576)     mvi   [__r0], A                    ; Clear a byte
0113: 47 7D FF TST   [__r0],0xFF        (0577)     tst   [__r0], 0xff                 ; Check for page crossing
0116: B0 08    JNZ   0x011F             (0578)     jnz   .ClearLoopTail               ;   No crossing, keep going
0118: 5D D5    MOV   A,REG[0xD5]        (0579)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
011A: 74       INC   A                  (0580)     inc   A
011B: 60 D5    MOV   REG[0xD5],A        (0581)     mov   reg[ MVW_PP], A
011D: 50 00    MOV   A,0x0              (0582)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0583) .ClearLoopTail:
011F: 7A 7C    DEC   [__r1]             (0584)     dec   [__r1]                       ; Was this the last byte?
0121: BF EF    JNZ   0x0111             (0585)     jnz   .ClearRAMBlockLoop           ;   No,  continue
0123: 18       POP   A                  (0586)     pop   A                            ;   Yes, restore pXIData to [A,X] and
0124: 8F AA    JMP   0x00CF             (0587)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0588) 
                                        (0589) .C_RTE_WrapUp:
0126: 18       POP   A                  (0590)     pop   A                            ; balance stack
0127: 71 10    OR    F,0x10             
                                        (0591) 
                                        (0592) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0593) 
                                        (0594) C_RTE_Done:
                                        (0595) 
                                        (0596) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0597) 
                                        (0598)     ;-------------------------------
                                        (0599)     ; Voltage Stabilization for SMP
                                        (0600)     ;-------------------------------
                                        (0601) 
                                        (0602) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0603) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0604)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0605)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0606)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0607)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0608)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0609)     M8C_SetBank1
                                        (0610)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0611)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0612)     M8C_SetBank0
                                        (0613)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0614)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0615) .WaitFor2ms:
                                        (0616)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0617)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0618) ENDIF ; SMP is operational
                                        (0619) ENDIF ; 5.0V Operation
                                        (0620) 
                                        (0621)     ;-------------------------------
                                        (0622)     ; Set Power-On Reset (POR) Level
                                        (0623)     ;-------------------------------
                                        (0624)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0625)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0626)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0627)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0628)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0629) 
                                        (0630)     M8C_SetBank1
                                        (0631) 
                                        (0632) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0633)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0634)  ELSE                                       ;    No, fast mode
                                        (0635)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0636)                                             ;       no, set midpoint POR in user code, if desired
                                        (0637)   ELSE ; 24HMz                              ;
0129: 43 E3 20 OR    REG[0xE3],0x20     (0638)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
012C: 70 EF    AND   F,0xEF             
                                        (0639)   ENDIF ; 24MHz
                                        (0640)  ENDIF ; Slow Mode
                                        (0641) ENDIF ; 5.0V Operation
                                        (0642) 
                                        (0643)     M8C_SetBank0
                                        (0644) 
                                        (0645)     ;----------------------------
                                        (0646)     ; Wrap up and invoke "main"
                                        (0647)     ;----------------------------
                                        (0648) 
                                        (0649)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0650)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0651)     ;
012E: 62 E0 00 MOV   REG[0xE0],0x0      (0652)     mov  reg[INT_MSK0],0
0131: 71 10    OR    F,0x10             
                                        (0653) 
                                        (0654)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0655)     ; And put decimator in full mode so it does not consume too much current.
                                        (0656)     ;
                                        (0657)     M8C_SetBank1
0133: 62 E0 03 MOV   REG[0xE0],0x3      (0658)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
0136: 43 E7 80 OR    REG[0xE7],0x80     (0659)     or   reg[DEC_CR2],80h                    ; Put decimator in full mode
0139: 70 EF    AND   F,0xEF             
                                        (0660)     M8C_SetBank0
                                        (0661) 
                                        (0662)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0663)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0664)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0665)     ;
013B: 62 E2 00 MOV   REG[0xE2],0x0      (0666)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0667)                                    ; have been set during the boot process.
                                        (0668) IF	(TOOLCHAIN & HITECH)
                                        (0669) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0670) ELSE
                                        (0671) IF ENABLE_LJMP_TO_MAIN
                                        (0672)     ljmp  _main                    ; goto main (no return)
                                        (0673) ELSE
013E: 7C 14 0B LCALL _main              (0674)     lcall _main                    ; call main
                                        (0675) .Exit:
0141: 8F FF    JMP   0x0141             (0676)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0677) ENDIF
                                        (0678) ENDIF ; TOOLCHAIN
                                        (0679) 
                                        (0680)     ;---------------------------------
                                        (0681)     ; Library Access to Global Parms
                                        (0682)     ;---------------------------------
                                        (0683)     ;
                                        (0684)  bGetPowerSetting:
                                        (0685) _bGetPowerSetting:
                                        (0686)     ; Returns value of POWER_SETTING in the A register.
                                        (0687)     ; No inputs. No Side Effects.
                                        (0688)     ;
0143: 50 10    MOV   A,0x10             (0689)     mov   A, POWER_SETTING
0145: 7F       RET                      (0690)     ret
                                        (0691) 
                                        (0692) IF	(TOOLCHAIN & HITECH)
                                        (0693) ELSE
                                        (0694)     ;---------------------------------
                                        (0695)     ; Order Critical RAM & ROM AREAs
                                        (0696)     ;---------------------------------
                                        (0697)     ;  'TOP' is all that has been defined so far...
                                        (0698) 
                                        (0699)     ;  ROM AREAs for C CONST, static & global items
                                        (0700)     ;
                                        (0701)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0702)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0703) __idata_start:
                                        (0704) 
                                        (0705)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0706) __func_lit_start:
                                        (0707) 
                                        (0708) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0709)     ; We use the func_lit area to store a pointer to extended initialized
                                        (0710)     ; data (xidata) area that follows the text area. Func_lit isn't
                                        (0711)     ; relocated by the code compressor, but the text area may shrink and
                                        (0712)     ; that moves xidata around.
                                        (0713)     ;
                                        (0714) __pXIData:         word __text_end           ; ptr to extended idata
                                        (0715) ENDIF
                                        (0716) 
                                        (0717)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0718)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0719) 
                                        (0720)     ; CODE segment for general use
                                        (0721)     ;
                                        (0722)     AREA text (ROM, REL, CON)
                                        (0723) __text_start:
                                        (0724) 
                                        (0725)     ; RAM area usage
                                        (0726)     ;
                                        (0727)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0728) __data_start:
                                        (0729) 
                                        (0730)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0731)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0732)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0733) __bss_start:
                                        (0734) 
                                        (0735) ENDIF ; TOOLCHAIN
                                        (0736) 
                                        (0737) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.3191
087F: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_i2cram_Bank1
                                        (0019) export LoadConfigTBL_i2cram_Bank0
                                        (0020) export LoadConfigTBL_i2cram_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_i2cram_Bank0:
                                        (0023) ;  Instance name I2CHW, User Module I2CHW
                                        (0024) ;  Instance name LCD, User Module LCD
                                        (0025) ;  Instance name MotorDriver, User Module Counter16
                                        (0026) ;       Instance name MotorDriver, Block Name CNTR16_LSB(DBB10)
                                        (0027) 	db		33h, 00h		;MotorDriver_CONTROL_LSB_REG(DBB10CR0)
                                        (0028) 	db		31h, d0h		;MotorDriver_PERIOD_LSB_REG(DBB10DR1)
                                        (0029) 	db		32h, e8h		;MotorDriver_COMPARE_LSB_REG(DBB10DR2)
                                        (0030) ;       Instance name MotorDriver, Block Name CNTR16_MSB(DBB11)
                                        (0031) 	db		37h, 00h		;MotorDriver_CONTROL_MSB_REG(DBB11CR0)
                                        (0032) 	db		35h, 07h		;MotorDriver_PERIOD_MSB_REG(DBB11DR1)
                                        (0033) 	db		36h, 03h		;MotorDriver_COMPARE_MSB_REG(DBB11DR2)
                                        (0034) ;  Instance name TempCounter, User Module Counter16
                                        (0035) ;       Instance name TempCounter, Block Name CNTR16_LSB(DBB00)
                                        (0036) 	db		23h, 00h		;TempCounter_CONTROL_LSB_REG(DBB00CR0)
                                        (0037) 	db		21h, ffh		;TempCounter_PERIOD_LSB_REG(DBB00DR1)
                                        (0038) 	db		22h, 80h		;TempCounter_COMPARE_LSB_REG(DBB00DR2)
                                        (0039) ;       Instance name TempCounter, Block Name CNTR16_MSB(DBB01)
                                        (0040) 	db		27h, 00h		;TempCounter_CONTROL_MSB_REG(DBB01CR0)
                                        (0041) 	db		25h, 7ch		;TempCounter_PERIOD_MSB_REG(DBB01DR1)
                                        (0042) 	db		26h, 3eh		;TempCounter_COMPARE_MSB_REG(DBB01DR2)
                                        (0043) ;  Instance name UART, User Module UART
                                        (0044) ;       Instance name UART, Block Name RX(DCB03)
                                        (0045) 	db		2fh, 00h		;UART_RX_CONTROL_REG(DCB03CR0)
                                        (0046) 	db		2dh, 00h		;UART_(DCB03DR1)
                                        (0047) 	db		2eh, 00h		;UART_RX_BUFFER_REG (DCB03DR2)
                                        (0048) ;       Instance name UART, Block Name TX(DCB02)
                                        (0049) 	db		2bh, 00h		;UART_TX_CONTROL_REG(DCB02CR0)
                                        (0050) 	db		29h, 00h		;UART_TX_BUFFER_REG (DCB02DR1)
                                        (0051) 	db		2ah, 00h		;UART_(DCB02DR2)
                                        (0052) ;  Global Register values Bank 0
                                        (0053) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0054) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0055) 	db		63h, 05h		; AnalogReferenceControl register (ARF_CR)
                                        (0056) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0057) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0058) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0059) 	db		d6h, 00h		; I2CConfig register (I2C_CFG)
                                        (0060) 	db		b0h, 30h		; Row_0_InputMux register (RDI0RI)
                                        (0061) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0062) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0063) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0064) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0065) 	db		b5h, 00h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0066) 	db		b6h, 20h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0067) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0068) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0069) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0070) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0071) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0072) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0073) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0074) 	db		c0h, 00h		; Row_2_InputMux register (RDI2RI)
                                        (0075) 	db		c1h, 00h		; Row_2_InputSync register (RDI2SYN)
                                        (0076) 	db		c2h, 20h		; Row_2_LogicInputAMux register (RDI2IS)
                                        (0077) 	db		c3h, 33h		; Row_2_LogicSelect_0 register (RDI2LT0)
                                        (0078) 	db		c4h, 33h		; Row_2_LogicSelect_1 register (RDI3LT1)
                                        (0079) 	db		c5h, 00h		; Row_2_OutputDrive_0 register (RDI2SRO0)
                                        (0080) 	db		c6h, 00h		; Row_2_OutputDrive_1 register (RDI2SRO1)
                                        (0081) 	db		c8h, 55h		; Row_3_InputMux register (RDI3RI)
                                        (0082) 	db		c9h, 00h		; Row_3_InputSync register (RDI3SYN)
                                        (0083) 	db		cah, 30h		; Row_3_LogicInputAMux register (RDI3IS)
                                        (0084) 	db		cbh, 33h		; Row_3_LogicSelect_0 register (RDI3LT0)
                                        (0085) 	db		cch, 33h		; Row_3_LogicSelect_1 register (RDI3LT1)
                                        (0086) 	db		cdh, 00h		; Row_3_OutputDrive_0 register (RDI3SRO0)
                                        (0087) 	db		ceh, 00h		; Row_3_OutputDrive_1 register (RDI3SRO1)
                                        (0088) 	db		6ch, 00h		; TMP_DR0 register (TMP_DR0)
                                        (0089) 	db		6dh, 00h		; TMP_DR1 register (TMP_DR1)
                                        (0090) 	db		6eh, 00h		; TMP_DR2 register (TMP_DR2)
                                        (0091) 	db		6fh, 00h		; TMP_DR3 register (TMP_DR3)
                                        (0092) 	db		ffh
                                        (0093) LoadConfigTBL_i2cram_Bank1:
                                        (0094) ;  Instance name I2CHW, User Module I2CHW
                                        (0095) ;  Instance name LCD, User Module LCD
                                        (0096) ;  Instance name MotorDriver, User Module Counter16
                                        (0097) ;       Instance name MotorDriver, Block Name CNTR16_LSB(DBB10)
                                        (0098) 	db		30h, 11h		;MotorDriver_FUNC_LSB_REG(DBB10FN)
                                        (0099) 	db		31h, 16h		;MotorDriver_INPUT_LSB_REG(DBB10IN)
                                        (0100) 	db		32h, 40h		;MotorDriver_OUTPUT_LSB_REG(DBB10OU)
                                        (0101) ;       Instance name MotorDriver, Block Name CNTR16_MSB(DBB11)
                                        (0102) 	db		34h, 39h		;MotorDriver_FUNC_MSB_REG(DBB11FN)
                                        (0103) 	db		35h, 36h		;MotorDriver_INPUT_MSB_REG(DBB11IN)
                                        (0104) 	db		36h, 40h		;MotorDriver_OUTPUT_MSB_REG(DBB11OU)
                                        (0105) ;  Instance name TempCounter, User Module Counter16
                                        (0106) ;       Instance name TempCounter, Block Name CNTR16_LSB(DBB00)
                                        (0107) 	db		20h, 11h		;TempCounter_FUNC_LSB_REG(DBB00FN)
                                        (0108) 	db		21h, 17h		;TempCounter_INPUT_LSB_REG(DBB00IN)
                                        (0109) 	db		22h, 40h		;TempCounter_OUTPUT_LSB_REG(DBB00OU)
                                        (0110) ;       Instance name TempCounter, Block Name CNTR16_MSB(DBB01)
                                        (0111) 	db		24h, 39h		;TempCounter_FUNC_MSB_REG(DBB01FN)
                                        (0112) 	db		25h, 37h		;TempCounter_INPUT_MSB_REG(DBB01IN)
                                        (0113) 	db		26h, 40h		;TempCounter_OUTPUT_MSB_REG(DBB01OU)
                                        (0114) ;  Instance name UART, User Module UART
                                        (0115) ;       Instance name UART, Block Name RX(DCB03)
                                        (0116) 	db		2ch, 05h		;UART_RX_FUNC_REG   (DCB03FN)
                                        (0117) 	db		2dh, e1h		;UART_RX_INPUT_REG  (DCB03IN)
                                        (0118) 	db		2eh, 40h		;UART_RX_OUTPUT_REG (DCB03OU)
                                        (0119) ;       Instance name UART, Block Name TX(DCB02)
                                        (0120) 	db		28h, 0dh		;UART_TX_FUNC_REG   (DCB02FN)
                                        (0121) 	db		29h, 01h		;UART_TX_INPUT_REG  (DCB02IN)
                                        (0122) 	db		2ah, 47h		;UART_TX_OUTPUT_REG (DCB02OU)
                                        (0123) ;  Global Register values Bank 1
                                        (0124) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0125) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0126) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0127) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0128) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0129) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0130) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0131) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0132) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0133) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0134) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0135) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0136) 	db		e1h, 72h		; OscillatorControl_1 register (OSC_CR1)
                                        (0137) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0138) 	db		dfh, 26h		; OscillatorControl_3 register (OSC_CR3)
                                        (0139) 	db		deh, 01h		; OscillatorControl_4 register (OSC_CR4)
                                        (0140) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0141) 	db		e7h, 00h		; Type2Decimator_Control register (DEC_CR2)
                                        (0142) 	db		ffh
                                        (0143) AREA psoc_config(rom, rel)
                                        (0144) LoadConfigTBL_i2cram_Ordered:
                                        (0145) ;  Ordered Global Register values
                                        (0146) 	M8C_SetBank0
0881: 62 00 00 MOV   REG[0x0],0x0       (0147) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
0884: 71 10    OR    F,0x10             
                                        (0148) 	M8C_SetBank1
0886: 62 00 00 MOV   REG[0x0],0x0       (0149) 	mov	reg[00h], 00h		; Port_0_DriveMode_0 register (PRT0DM0)
0889: 62 01 FF MOV   REG[0x1],0xFF      (0150) 	mov	reg[01h], ffh		; Port_0_DriveMode_1 register (PRT0DM1)
088C: 70 EF    AND   F,0xEF             
                                        (0151) 	M8C_SetBank0
088E: 62 03 FF MOV   REG[0x3],0xFF      (0152) 	mov	reg[03h], ffh		; Port_0_DriveMode_2 register (PRT0DM2)
0891: 62 02 00 MOV   REG[0x2],0x0       (0153) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
0894: 71 10    OR    F,0x10             
                                        (0154) 	M8C_SetBank1
0896: 62 02 00 MOV   REG[0x2],0x0       (0155) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
0899: 62 03 00 MOV   REG[0x3],0x0       (0156) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
089C: 70 EF    AND   F,0xEF             
                                        (0157) 	M8C_SetBank0
089E: 62 01 00 MOV   REG[0x1],0x0       (0158) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
08A1: 62 04 A0 MOV   REG[0x4],0xA0      (0159) 	mov	reg[04h], a0h		; Port_1_Data register (PRT1DR)
08A4: 71 10    OR    F,0x10             
                                        (0160) 	M8C_SetBank1
08A6: 62 04 A0 MOV   REG[0x4],0xA0      (0161) 	mov	reg[04h], a0h		; Port_1_DriveMode_0 register (PRT1DM0)
08A9: 62 05 FF MOV   REG[0x5],0xFF      (0162) 	mov	reg[05h], ffh		; Port_1_DriveMode_1 register (PRT1DM1)
08AC: 70 EF    AND   F,0xEF             
                                        (0163) 	M8C_SetBank0
08AE: 62 07 AF MOV   REG[0x7],0xAF      (0164) 	mov	reg[07h], afh		; Port_1_DriveMode_2 register (PRT1DM2)
08B1: 62 06 40 MOV   REG[0x6],0x40      (0165) 	mov	reg[06h], 40h		; Port_1_GlobalSelect register (PRT1GS)
08B4: 71 10    OR    F,0x10             
                                        (0166) 	M8C_SetBank1
08B6: 62 06 00 MOV   REG[0x6],0x0       (0167) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
08B9: 62 07 00 MOV   REG[0x7],0x0       (0168) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
08BC: 70 EF    AND   F,0xEF             
                                        (0169) 	M8C_SetBank0
08BE: 62 05 00 MOV   REG[0x5],0x0       (0170) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
08C1: 62 08 00 MOV   REG[0x8],0x0       (0171) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
08C4: 71 10    OR    F,0x10             
                                        (0172) 	M8C_SetBank1
08C6: 62 08 FF MOV   REG[0x8],0xFF      (0173) 	mov	reg[08h], ffh		; Port_2_DriveMode_0 register (PRT2DM0)
08C9: 62 09 00 MOV   REG[0x9],0x0       (0174) 	mov	reg[09h], 00h		; Port_2_DriveMode_1 register (PRT2DM1)
08CC: 70 EF    AND   F,0xEF             
                                        (0175) 	M8C_SetBank0
08CE: 62 0B 00 MOV   REG[0xB],0x0       (0176) 	mov	reg[0bh], 00h		; Port_2_DriveMode_2 register (PRT2DM2)
08D1: 62 0A 80 MOV   REG[0xA],0x80      (0177) 	mov	reg[0ah], 80h		; Port_2_GlobalSelect register (PRT2GS)
08D4: 71 10    OR    F,0x10             
                                        (0178) 	M8C_SetBank1
08D6: 62 0A 00 MOV   REG[0xA],0x0       (0179) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
08D9: 62 0B 00 MOV   REG[0xB],0x0       (0180) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
08DC: 70 EF    AND   F,0xEF             
                                        (0181) 	M8C_SetBank0
08DE: 62 09 00 MOV   REG[0x9],0x0       (0182) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
08E1: 62 0C 00 MOV   REG[0xC],0x0       (0183) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
08E4: 71 10    OR    F,0x10             
                                        (0184) 	M8C_SetBank1
08E6: 62 0C 00 MOV   REG[0xC],0x0       (0185) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
08E9: 62 0D 00 MOV   REG[0xD],0x0       (0186) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
08EC: 70 EF    AND   F,0xEF             
                                        (0187) 	M8C_SetBank0
08EE: 62 0F 00 MOV   REG[0xF],0x0       (0188) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
08F1: 62 0E 00 MOV   REG[0xE],0x0       (0189) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
08F4: 71 10    OR    F,0x10             
                                        (0190) 	M8C_SetBank1
08F6: 62 0E 00 MOV   REG[0xE],0x0       (0191) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
08F9: 62 0F 00 MOV   REG[0xF],0x0       (0192) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
08FC: 70 EF    AND   F,0xEF             
                                        (0193) 	M8C_SetBank0
08FE: 62 0D 00 MOV   REG[0xD],0x0       (0194) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
0901: 62 10 00 MOV   REG[0x10],0x0      (0195) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
0904: 71 10    OR    F,0x10             
                                        (0196) 	M8C_SetBank1
0906: 62 10 00 MOV   REG[0x10],0x0      (0197) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
0909: 62 11 00 MOV   REG[0x11],0x0      (0198) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
090C: 70 EF    AND   F,0xEF             
                                        (0199) 	M8C_SetBank0
090E: 62 13 00 MOV   REG[0x13],0x0      (0200) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
0911: 62 12 00 MOV   REG[0x12],0x0      (0201) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
0914: 71 10    OR    F,0x10             
                                        (0202) 	M8C_SetBank1
0916: 62 12 00 MOV   REG[0x12],0x0      (0203) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
0919: 62 13 00 MOV   REG[0x13],0x0      (0204) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
091C: 70 EF    AND   F,0xEF             
                                        (0205) 	M8C_SetBank0
091E: 62 11 00 MOV   REG[0x11],0x0      (0206) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
0921: 62 14 00 MOV   REG[0x14],0x0      (0207) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
0924: 71 10    OR    F,0x10             
                                        (0208) 	M8C_SetBank1
0926: 62 14 00 MOV   REG[0x14],0x0      (0209) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
0929: 62 15 00 MOV   REG[0x15],0x0      (0210) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
092C: 70 EF    AND   F,0xEF             
                                        (0211) 	M8C_SetBank0
092E: 62 17 00 MOV   REG[0x17],0x0      (0212) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
0931: 62 16 00 MOV   REG[0x16],0x0      (0213) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
0934: 71 10    OR    F,0x10             
                                        (0214) 	M8C_SetBank1
0936: 62 16 00 MOV   REG[0x16],0x0      (0215) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
0939: 62 17 00 MOV   REG[0x17],0x0      (0216) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
093C: 70 EF    AND   F,0xEF             
                                        (0217) 	M8C_SetBank0
093E: 62 15 00 MOV   REG[0x15],0x0      (0218) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
0941: 62 18 00 MOV   REG[0x18],0x0      (0219) 	mov	reg[18h], 00h		; Port_6_Data register (PRT6DR)
0944: 71 10    OR    F,0x10             
                                        (0220) 	M8C_SetBank1
0946: 62 18 00 MOV   REG[0x18],0x0      (0221) 	mov	reg[18h], 00h		; Port_6_DriveMode_0 register (PRT6DM0)
0949: 62 19 00 MOV   REG[0x19],0x0      (0222) 	mov	reg[19h], 00h		; Port_6_DriveMode_1 register (PRT6DM1)
094C: 70 EF    AND   F,0xEF             
                                        (0223) 	M8C_SetBank0
094E: 62 1B 00 MOV   REG[0x1B],0x0      (0224) 	mov	reg[1bh], 00h		; Port_6_DriveMode_2 register (PRT6DM2)
0951: 62 1A 00 MOV   REG[0x1A],0x0      (0225) 	mov	reg[1ah], 00h		; Port_6_GlobalSelect register (PRT6GS)
0954: 71 10    OR    F,0x10             
                                        (0226) 	M8C_SetBank1
0956: 62 1A 00 MOV   REG[0x1A],0x0      (0227) 	mov	reg[1ah], 00h		; Port_6_IntCtrl_0 register (PRT6IC0)
0959: 62 1B 00 MOV   REG[0x1B],0x0      (0228) 	mov	reg[1bh], 00h		; Port_6_IntCtrl_1 register (PRT6IC1)
095C: 70 EF    AND   F,0xEF             
                                        (0229) 	M8C_SetBank0
095E: 62 19 00 MOV   REG[0x19],0x0      (0230) 	mov	reg[19h], 00h		; Port_6_IntEn register (PRT6IE)
0961: 62 1C 00 MOV   REG[0x1C],0x0      (0231) 	mov	reg[1ch], 00h		; Port_7_Data register (PRT7DR)
0964: 71 10    OR    F,0x10             
                                        (0232) 	M8C_SetBank1
0966: 62 1C 00 MOV   REG[0x1C],0x0      (0233) 	mov	reg[1ch], 00h		; Port_7_DriveMode_0 register (PRT7DM0)
0969: 62 1D 00 MOV   REG[0x1D],0x0      (0234) 	mov	reg[1dh], 00h		; Port_7_DriveMode_1 register (PRT7DM1)
096C: 70 EF    AND   F,0xEF             
                                        (0235) 	M8C_SetBank0
096E: 62 1F 00 MOV   REG[0x1F],0x0      (0236) 	mov	reg[1fh], 00h		; Port_7_DriveMode_2 register (PRT7DM2)
0971: 62 1E 00 MOV   REG[0x1E],0x0      (0237) 	mov	reg[1eh], 00h		; Port_7_GlobalSelect register (PRT7GS)
0974: 71 10    OR    F,0x10             
                                        (0238) 	M8C_SetBank1
0976: 62 1E 00 MOV   REG[0x1E],0x0      (0239) 	mov	reg[1eh], 00h		; Port_7_IntCtrl_0 register (PRT7IC0)
0979: 62 1F 00 MOV   REG[0x1F],0x0      (0240) 	mov	reg[1fh], 00h		; Port_7_IntCtrl_1 register (PRT7IC1)
097C: 70 EF    AND   F,0xEF             
                                        (0241) 	M8C_SetBank0
097E: 62 1D 00 MOV   REG[0x1D],0x0      (0242) 	mov	reg[1dh], 00h		; Port_7_IntEn register (PRT7IE)
0981: 70 EF    AND   F,0xEF             
                                        (0243) 	M8C_SetBank0
0983: 7F       RET                      (0244) 	ret
                                        (0245) 
                                        (0246) 
                                        (0247) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_i2cram
                                        (0026) export _LoadConfig_i2cram
                                        (0027) export Port_2_Data_SHADE
                                        (0028) export _Port_2_Data_SHADE
                                        (0029) export Port_2_DriveMode_0_SHADE
                                        (0030) export _Port_2_DriveMode_0_SHADE
                                        (0031) export Port_2_DriveMode_1_SHADE
                                        (0032) export _Port_2_DriveMode_1_SHADE
                                        (0033) 
                                        (0034) 
                                        (0035) export NO_SHADOW
                                        (0036) export _NO_SHADOW
                                        (0037) 
                                        (0038) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0039) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0040) 
                                        (0041) AREA psoc_config(rom, rel)
                                        (0042) 
                                        (0043) ;---------------------------------------------------------------------------
                                        (0044) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0045) ;                  parameters handled by boot code, like CPU speed). This
                                        (0046) ;                  function can be called from user code, but typically it
                                        (0047) ;                  is only called from boot.
                                        (0048) ;
                                        (0049) ;       INPUTS: None.
                                        (0050) ;      RETURNS: Nothing.
                                        (0051) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0052) ;               In the large memory model currently only the page
                                        (0053) ;               pointer registers listed below are modified.  This does
                                        (0054) ;               not guarantee that in future implementations of this
                                        (0055) ;               function other page pointer registers will not be
                                        (0056) ;               modified.
                                        (0057) ;          
                                        (0058) ;               Page Pointer Registers Modified: 
                                        (0059) ;               CUR_PP
                                        (0060) ;
                                        (0061) _LoadConfigInit:
                                        (0062)  LoadConfigInit:
                                        (0063)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0064)     
0984: 55 00 00 MOV   [0x0],0x0          (0065) 	mov		[Port_2_Data_SHADE], 0h
0987: 55 01 FF MOV   [0x1],0xFF         (0066) 	mov		[Port_2_DriveMode_0_SHADE], ffh
098A: 55 02 00 MOV   [0x2],0x0          (0067) 	mov		[Port_2_DriveMode_1_SHADE], 0h
                                        (0068) 
098D: 7C 09 94 LCALL 0x0994             (0069) 	lcall	LoadConfig_i2cram
0990: 7C 08 7F LCALL 0x087F             (0070) 	lcall	LoadConfigTBL_i2cram_Ordered
                                        (0071) 
                                        (0072) 
                                        (0073)     RAM_EPILOGUE RAM_USE_CLASS_4
0993: 7F       RET                      (0074)     ret
                                        (0075) 
                                        (0076) ;---------------------------------------------------------------------------
                                        (0077) ; Load Configuration i2cram
                                        (0078) ;
                                        (0079) ;    Load configuration registers for i2cram.
                                        (0080) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0081) ;
                                        (0082) ;       INPUTS: None.
                                        (0083) ;      RETURNS: Nothing.
                                        (0084) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0085) ;               modified as may the Page Pointer registers!
                                        (0086) ;               In the large memory model currently only the page
                                        (0087) ;               pointer registers listed below are modified.  This does
                                        (0088) ;               not guarantee that in future implementations of this
                                        (0089) ;               function other page pointer registers will not be
                                        (0090) ;               modified.
                                        (0091) ;          
                                        (0092) ;               Page Pointer Registers Modified: 
                                        (0093) ;               CUR_PP
                                        (0094) ;
                                        (0095) _LoadConfig_i2cram:
                                        (0096)  LoadConfig_i2cram:
                                        (0097)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0098) 
0994: 10       PUSH  X                  (0099) 	push	x
0995: 70 EF    AND   F,0xEF             
                                        (0100)     M8C_SetBank0                    ; Force bank 0
0997: 50 00    MOV   A,0x0              (0101)     mov     a, 0                    ; Specify bank 0
0999: 67       ASR   A                  (0102)     asr     a                       ; Store in carry flag
                                        (0103)                                     ; Load bank 0 table:
099A: 50 06    MOV   A,0x6              (0104)     mov     A, >LoadConfigTBL_i2cram_Bank0
099C: 57 4A    MOV   X,0x4A             (0105)     mov     X, <LoadConfigTBL_i2cram_Bank0
099E: 7C 09 AF LCALL 0x09AF             (0106)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0107) 
09A1: 50 01    MOV   A,0x1              (0108)     mov     a, 1                    ; Specify bank 1
09A3: 67       ASR   A                  (0109)     asr     a                       ; Store in carry flag
                                        (0110)                                     ; Load bank 1 table:
09A4: 50 06    MOV   A,0x6              (0111)     mov     A, >LoadConfigTBL_i2cram_Bank1
09A6: 57 BD    MOV   X,0xBD             (0112)     mov     X, <LoadConfigTBL_i2cram_Bank1
09A8: 7C 09 AF LCALL 0x09AF             (0113)     lcall   LoadConfig              ; Load the bank 1 values
09AB: 70 EF    AND   F,0xEF             
                                        (0114) 
                                        (0115)     M8C_SetBank0                    ; Force return to bank 0
09AD: 20       POP   X                  (0116) 	pop		x
                                        (0117) 
                                        (0118)     RAM_EPILOGUE RAM_USE_CLASS_4
09AE: 7F       RET                      (0119)     ret
                                        (0120) 
                                        (0121) 
                                        (0122) 
                                        (0123) 
                                        (0124) ;---------------------------------------------------------------------------
                                        (0125) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0126) ;              pairs. Terminate on address=0xFF.
                                        (0127) ;
                                        (0128) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0129) ;           Flag Register Carry bit encodes the Register Bank
                                        (0130) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0131) ;
                                        (0132) ;  RETURNS: nothing.
                                        (0133) ;
                                        (0134) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0135) ;                X-3 Temporary store for register address
                                        (0136) ;                X-2 LSB of config table address
                                        (0137) ;                X-1 MSB of config table address
                                        (0138) ;
                                        (0139) LoadConfig:
                                        (0140)     RAM_PROLOGUE RAM_USE_CLASS_2
09AF: 38 02    ADD   SP,0x2             (0141)     add     SP, 2                   ; Set up local vars
09B1: 10       PUSH  X                  (0142)     push    X                       ; Save config table address on stack
09B2: 08       PUSH  A                  (0143)     push    A
09B3: 4F       MOV   X,SP               (0144)     mov     X, SP
09B4: 56 FC 00 MOV   [X-4],0x0          (0145)     mov     [X-4], 0                ; Set default Destination to Bank 0
09B7: D0 04    JNC   0x09BC             (0146)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
09B9: 56 FC 01 MOV   [X-4],0x1          (0147)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0148) .BankSelectSaved:
09BC: 18       POP   A                  (0149)     pop     A
09BD: 20       POP   X                  (0150)     pop     X
09BE: 70 EF    AND   F,0xEF             
09C0: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0151) 
                                        (0152) LoadConfigLp:
                                        (0153)     M8C_SetBank0                    ; Switch to bank 0
                                        (0154)     M8C_ClearWDT                    ; Clear the watchdog for long inits
09C3: 10       PUSH  X                  (0155)     push    X                       ; Preserve the config table address
09C4: 08       PUSH  A                  (0156)     push    A
09C5: 28       ROMX                     (0157)     romx                            ; Load register address from table
09C6: 39 FF    CMP   A,0xFF             (0158)     cmp     A, END_CONFIG_TABLE     ; End of table?
09C8: A0 1F    JZ    0x09E8             (0159)     jz      EndLoadConfig           ;   Yes, go wrap it up
09CA: 4F       MOV   X,SP               (0160)     mov     X, SP                   ;
09CB: 48 FC 01 TST   [X-4],0x1          (0161)     tst     [X-4], 1                ; Loading IO Bank 1?
09CE: A0 03    JZ    0x09D2             (0162)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
09D0: 71 10    OR    F,0x10             
                                        (0163)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0164) .IOBankNowSet:
09D2: 54 FD    MOV   [X-3],A            (0165)     mov     [X-3], A                ; Stash the register address
09D4: 18       POP   A                  (0166)     pop     A                       ; Retrieve the table address
09D5: 20       POP   X                  (0167)     pop     X
09D6: 75       INC   X                  (0168)     inc     X                       ; Advance to the data byte
09D7: 09 00    ADC   A,0x0              (0169)     adc     A, 0
09D9: 10       PUSH  X                  (0170)     push    X                       ; Save the config table address again
09DA: 08       PUSH  A                  (0171)     push    A
09DB: 28       ROMX                     (0172)     romx                            ; load config data from the table
09DC: 4F       MOV   X,SP               (0173)     mov     X, SP                   ; retrieve the register address
09DD: 59 FD    MOV   X,[X-3]            (0174)     mov     X, [X-3]
09DF: 61 00    MOV   REG[X+0x0],A       (0175)     mov     reg[X], A               ; Configure the register
09E1: 18       POP   A                  (0176)     pop     A                       ; retrieve the table address
09E2: 20       POP   X                  (0177)     pop     X
09E3: 75       INC   X                  (0178)     inc     X                       ; advance to next table entry
09E4: 09 00    ADC   A,0x0              (0179)     adc     A, 0
09E6: 8F D7    JMP   0x09BE             (0180)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0181) EndLoadConfig:
09E8: 38 FC    ADD   SP,0xFC            (0182)     add     SP, -4
09EA: 70 3F    AND   F,0x3F             
09EC: 71 C0    OR    F,0xC0             
                                        (0183)     RAM_EPILOGUE RAM_USE_CLASS_2
09EE: 7F       RET                      (0184)     ret
                                        (0185) 
                                        (0186) AREA InterruptRAM(ram, rel)
                                        (0187) 
                                        (0188) NO_SHADOW:
                                        (0189) _NO_SHADOW:
                                        (0190) ; write only register shadows
                                        (0191) _Port_2_Data_SHADE:
                                        (0192) Port_2_Data_SHADE:	BLK	1
                                        (0193) _Port_2_DriveMode_0_SHADE:
                                        (0194) Port_2_DriveMode_0_SHADE:	BLK	1
                                        (0195) _Port_2_DriveMode_1_SHADE:
                                        (0196) Port_2_DriveMode_1_SHADE:	BLK	1
                                        (0197) 
FILE: lib\uartint.asm                   (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   UARTINT.asm
                                        (0004) ;;  Version: 5.3, Updated on 2015/3/4 at 22:27:54
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  UART Interrupt Service Routine.
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) 
                                        (0014) include "UART.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "m8c.inc"
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _UART_TX_ISR
                                        (0022) export  _UART_RX_ISR
                                        (0023) 
                                        (0024) IF (UART_RXBUF_ENABLE)
                                        (0025) export  UART_aRxBuffer
                                        (0026) export _UART_aRxBuffer
                                        (0027) export  UART_bRxCnt
                                        (0028) export _UART_bRxCnt
                                        (0029) export  UART_fStatus
                                        (0030) export _UART_fStatus
                                        (0031) ENDIF
                                        (0032) 
                                        (0033) 
                                        (0034) ;-----------------------------------------------
                                        (0035) ; Variable Allocation
                                        (0036) ;-----------------------------------------------
                                        (0037) AREA InterruptRAM (RAM, REL, CON)
                                        (0038) 
                                        (0039) IF (UART_RXBUF_ENABLE)
                                        (0040)  UART_fStatus:
                                        (0041) _UART_fStatus:      BLK  1
                                        (0042)  UART_bRxCnt:
                                        (0043) _UART_bRxCnt:       BLK  1
                                        (0044) AREA UART_RAM (RAM, REL, CON)
                                        (0045)  UART_aRxBuffer:
                                        (0046) _UART_aRxBuffer:    BLK UART_RX_BUFFER_SIZE
                                        (0047) ENDIF
                                        (0048) 
                                        (0049) AREA InterruptRAM (RAM, REL, CON)
                                        (0050) 
                                        (0051) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0052) ;---------------------------------------------------
                                        (0053) ; Insert your custom declarations below this banner
                                        (0054) ;---------------------------------------------------
                                        (0055) 
                                        (0056) ;------------------------
                                        (0057) ;  Includes
                                        (0058) ;------------------------
                                        (0059) 
                                        (0060) 
                                        (0061) ;------------------------
                                        (0062) ;  Constant Definitions
                                        (0063) ;------------------------
                                        (0064) 
                                        (0065) 
                                        (0066) ;------------------------
                                        (0067) ; Variable Allocation
                                        (0068) ;------------------------
                                        (0069) 
                                        (0070) 
                                        (0071) ;---------------------------------------------------
                                        (0072) ; Insert your custom declarations above this banner
                                        (0073) ;---------------------------------------------------
                                        (0074) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0075) 
                                        (0076) 
                                        (0077) AREA UserModules (ROM, REL, CON)
                                        (0078) 
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;  FUNCTION NAME: _UART_TX_ISR
                                        (0081) ;
                                        (0082) ;  DESCRIPTION:
                                        (0083) ;     UART TX interrupt handler for instance UART.
                                        (0084) ;
                                        (0085) ;     This is a place holder function.  If the user requires use of an interrupt
                                        (0086) ;     handler for this function, then place code where specified.
                                        (0087) ;-----------------------------------------------------------------------------
                                        (0088) 
                                        (0089) _UART_TX_ISR:
                                        (0090)    ;@PSoC_UserCode_BODY_1@ (Do not change this line.)
                                        (0091)    ;---------------------------------------------------
                                        (0092)    ; Insert your custom assembly code below this banner
                                        (0093)    ;---------------------------------------------------
                                        (0094)    ;   NOTE: interrupt service routines must preserve
                                        (0095)    ;   the values of the A and X CPU registers.
                                        (0096)    
                                        (0097)    ;---------------------------------------------------
                                        (0098)    ; Insert your custom assembly code above this banner
                                        (0099)    ;---------------------------------------------------
                                        (0100)    
                                        (0101)    ;---------------------------------------------------
                                        (0102)    ; Insert a lcall to a C function below this banner
                                        (0103)    ; and un-comment the lines between these banners
                                        (0104)    ;---------------------------------------------------
                                        (0105)    
                                        (0106)    ;PRESERVE_CPU_CONTEXT
                                        (0107)    ;lcall _My_C_Function
                                        (0108)    ;RESTORE_CPU_CONTEXT
                                        (0109)    
                                        (0110)    ;---------------------------------------------------
                                        (0111)    ; Insert a lcall to a C function above this banner
                                        (0112)    ; and un-comment the lines between these banners
                                        (0113)    ;---------------------------------------------------
                                        (0114)    ;@PSoC_UserCode_END@ (Do not change this line.)
09EF: 7E       RETI                     (0115)    reti
                                        (0116) 
                                        (0117) 
                                        (0118) ;-----------------------------------------------------------------------------
                                        (0119) ;  FUNCTION NAME: _UART_RX_ISR
                                        (0120) ;
                                        (0121) ;  DESCRIPTION:
                                        (0122) ;     UART RX interrupt handler for instance UART.
                                        (0123) ;     This ISR handles the background processing of received characters if
                                        (0124) ;     the buffer is enabled.
                                        (0125) ;
                                        (0126) ;
                                        (0127) ;  The following assumes that the RX buffer feature has been enabled.
                                        (0128) ;
                                        (0129) ;  SIDE EFFECTS:
                                        (0130) ;     There are 3 posible errors that may occur with the serial port.
                                        (0131) ;      1) Parity Error
                                        (0132) ;      2) Framing Error
                                        (0133) ;      3) OverRun Error
                                        (0134) ;
                                        (0135) ;  This user module check for parity and framing error.  If either of these
                                        (0136) ;  two errors are detected, the data is read and ignored.  When an overRun
                                        (0137) ;  error occurs, the last byte was lost, but the current byte is valid.  For
                                        (0138) ;  this reason this error is ignored at this time.  Code could be added to
                                        (0139) ;  this ISR to set a flag if an error condition occurs.
                                        (0140) ;
                                        (0141) ;  THEORY of OPERATION:
                                        (0142) ;     When using the RX buffer feature, the ISR collects received characters
                                        (0143) ;     in a buffer until the user defined command terminator is detected.  After
                                        (0144) ;     the command terminator is detected, the command bit is set and all other
                                        (0145) ;     characters will be ignored until the command bit is reset.  Up to
                                        (0146) ;     buffer_size - 1 characters will be collected waiting for a command
                                        (0147) ;     terminator.  After that, the characters will be discarded, although
                                        (0148) ;     a command determinator will still cause the command bit to be set.
                                        (0149) ;
                                        (0150) ;-----------------------------------------------------------------------------
                                        (0151) _UART_RX_ISR:
                                        (0152) 
                                        (0153)    ;@PSoC_UserCode_BODY_2@ (Do not change this line.)
                                        (0154)    ;---------------------------------------------------
                                        (0155)    ; Insert your custom assembly code below this banner
                                        (0156)    ;---------------------------------------------------
                                        (0157)    ;   NOTE: interrupt service routines must preserve
                                        (0158)    ;   the values of the A and X CPU registers.
                                        (0159)    
                                        (0160)    ;---------------------------------------------------
                                        (0161)    ; Insert your custom assembly code above this banner
                                        (0162)    ;---------------------------------------------------
                                        (0163)    
                                        (0164)    ;---------------------------------------------------
                                        (0165)    ; Insert a lcall to a C function below this banner
                                        (0166)    ; and un-comment the lines between these banners
                                        (0167)    ;---------------------------------------------------
                                        (0168)    
                                        (0169)    ;PRESERVE_CPU_CONTEXT
                                        (0170)    ;lcall _My_C_Function
                                        (0171)    ;RESTORE_CPU_CONTEXT
                                        (0172)    
                                        (0173)    ;---------------------------------------------------
                                        (0174)    ; Insert a lcall to a C function above this banner
                                        (0175)    ; and un-comment the lines between these banners
                                        (0176)    ;---------------------------------------------------
                                        (0177)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0178) 
                                        (0179) IF (UART_RXBUF_ENABLE)
                                        (0180)    push A
                                        (0181)    push X
                                        (0182)    
                                        (0183)    IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0184)       REG_PRESERVE IDX_PP
                                        (0185)    ENDIF
                                        (0186)    
                                        (0187)    mov  X,[UART_bRxCnt]                                    ; Load X with byte counter
                                        (0188)    mov  A,REG[UART_RX_CONTROL_REG]                         ; Read the control register
                                        (0189)    push A                                                  ; Store copy for later test
                                        (0190)                                                            ; IF real RX interrupt
                                        (0191)    and  A,UART_RX_REG_FULL                                 ; Did really really get an IRQ
                                        (0192)    jnz  .UARTRX_ReadRx                                     ; Data ready, go get it
                                        (0193)    pop  A                                                  ; Restore stack
                                        (0194)    jmp  .RESTORE_IDX_PP
                                        (0195) 
                                        (0196) .UARTRX_ReadRx:
                                        (0197)    pop  A                                                  ; Restore status flags
                                        (0198)                                                            ; IF there is no error, get data
                                        (0199)                                                            ; Check for parity or framing error
                                        (0200)    and  A,UART_RX_ERROR
                                        (0201)    jz   .UARTRX_NO_ERROR                                   ; If there is not an Error go read data
                                        (0202) 
                                        (0203)    or   [UART_fStatus],A                                   ; Set error flags (parity,framing,overrun) bits
                                        (0204)    tst  REG[UART_RX_BUFFER_REG], 0x00                      ; Read the data buffer to clear it.
                                        (0205)    and  A,UART_RX_FRAMING_ERROR                            ; Check for framing error special case
                                        (0206)    jz   .RESTORE_IDX_PP                                    ; Not framing error, all done
                                        (0207) 
                                        (0208)                                                            ; Disable and re-enable RX to reset after
                                        (0209)                                                            ; framing error.
                                        (0210)    and   REG[UART_RX_CONTROL_REG], ~UART_RX_ENABLE         ; Disable RX
                                        (0211)    or    REG[UART_RX_CONTROL_REG],  UART_RX_ENABLE         ; Enable RX
                                        (0212)    jmp  .RESTORE_IDX_PP                                    ; Done with framing error, leave.
                                        (0213) 
                                        (0214) 
                                        (0215) .UARTRX_NO_ERROR:
                                        (0216)    mov  A,REG[UART_RX_BUFFER_REG ]                         ; Read the data buffer
                                        (0217) 
                                        (0218)                                                            ; IF buffer not full
                                        (0219)    tst  [UART_fStatus],UART_RX_BUF_CMDTERM                 ; Check for buffer full
                                        (0220)    jnz  .RESTORE_IDX_PP                                    ; All done
                                        (0221) 
                                        (0222)    cmp  A,UART_CMD_TERM                                    ; Check for End of command
                                        (0223)    jnz  .UARTRX_CHK_BACKSPACE
                                        (0224)    or   [UART_fStatus],UART_RX_BUF_CMDTERM                 ; Set command ready bit
                                        (0225) 
                                        (0226) 
                                        (0227) 
                                        (0228)    RAM_SETPAGE_IDX >UART_aRxBuffer
                                        (0229)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
                                        (0230)    mov  [X + UART_aRxBuffer],00h                           ; Zero out last data
                                        (0231)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
                                        (0232)    jmp  .RESTORE_IDX_PP
                                        (0233) 
                                        (0234) .UARTRX_CHK_BACKSPACE:                                     ; 
                                        (0235) IF(UART_BACKSPACE_ENABLE)                                  ; Enable if backspace/delete mode
                                        (0236)    cmp  A,UART_BACKSPACE_ENABLE                            ; Check for backspace character
                                        (0237)    jnz  .UARTRX_IGNORE                                     ; If not, skip the backspace stuff
                                        (0238)    cmp  [UART_bRxCnt],00h                                  ; Check if buffer empty
                                        (0239)    jz   .RESTORE_IDX_PP                                    ; 
                                        (0240)    dec  [UART_bRxCnt]                                      ; Decrement buffer count by one.
                                        (0241)    jmp  .RESTORE_IDX_PP
                                        (0242) ENDIF                                                      ; 
                                        (0243) 
                                        (0244) .UARTRX_IGNORE:
                                        (0245) IF(UART_RX_IGNORE_BELOW)                                   ; Ignore charaters below this value
                                        (0246)    cmp  A,UART_RX_IGNORE_BELOW                             ; If ignore char is set to 0x00, do not
                                        (0247)    jc   .RESTORE_IDX_PP                                    ; ignore any characters.
                                        (0248) ENDIF
                                        (0249) 
                                        (0250) .UARTRX_CHK_OVFL:                                          ; Check for MAX String here
                                        (0251) 	
                                        (0252)    RAM_SETPAGE_IDX >UART_aRxBuffer                         ;   using idexed address mode
                                        (0253)    cmp  [UART_bRxCnt],(UART_RX_BUFFER_SIZE - 1)
                                        (0254)    jc   .UARTRX_ISR_GETDATA
                                        (0255)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
                                        (0256)    mov  [X + UART_aRxBuffer],00h                           ; Zero out last data in the buffer
                                        (0257)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
                                        (0258)    or   [UART_fStatus],UART_RX_BUF_OVERRUN                 ; Set error flags (parity,framing,overrun) bits
                                        (0259)    jmp  .RESTORE_IDX_PP
                                        (0260) 
                                        (0261) .UARTRX_ISR_GETDATA:                                       ; IF input data == "CR", then end of command
                                        (0262)                                                            ; X is already loaded with pointer
                                        (0263)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
                                        (0264)    mov  [X+UART_aRxBuffer],A                               ; store data in array
                                        (0265)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
                                        (0266)    inc  X                                                  ; Inc the pointer
                                        (0267)    mov  [UART_bRxCnt],X                                    ; Restore the pointer
                                        (0268)                                                            ; ENDIF max string size
                                        (0269) .RESTORE_IDX_PP:
                                        (0270)    IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0271)       REG_RESTORE IDX_PP
                                        (0272)    ENDIF
                                        (0273) 
                                        (0274) .END_UARTRX_ISR:
                                        (0275)    pop  X
                                        (0276)    pop  A
                                        (0277) 
                                        (0278) ENDIF
                                        (0279) 
                                        (0280) UART_RX_ISR_END:
09F0: 7E       RETI                     (0281)    reti
                                        (0282) 
                                        (0283) ; end of file UARTINT.asm
                                        (0284) 
FILE: lib\uart.asm                      (0001) ;;*****************************************************************************
09F1: 43 E1 04 OR    REG[0xE1],0x4      (0002) ;;*****************************************************************************
09F4: 43 E1 08 OR    REG[0xE1],0x8      
                                        (0003) ;;  Filename:   UART.asm
                                        (0004) ;;  Version: 5.3, Updated on 2015/3/4 at 22:27:54
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  UART User Module software implementation file for the
                                        (0008) ;;                22/24/25/26/27xxx families.
                                        (0009) ;;
                                        (0010) ;;
                                        (0011) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0012) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0013) ;;        This means it is the caller's responsibility to preserve any values
                                        (0014) ;;        in the X and A registers that are still needed after the API functions
                                        (0015) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0016) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0017) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0018) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0019) ;;-----------------------------------------------------------------------------
                                        (0020) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0021) ;;*****************************************************************************
                                        (0022) ;;*****************************************************************************
                                        (0023) 
                                        (0024) 
                                        (0025) include "m8c.inc"
                                        (0026) include "memory.inc"
                                        (0027) include "UART.inc"
                                        (0028) 
                                        (0029) ;-----------------------------------------------
                                        (0030) ;  Global Symbols
                                        (0031) ;-----------------------------------------------
                                        (0032) ;-------------------------------------------------------------------
                                        (0033) ;  Declare the functions global for both assembler and C compiler.
                                        (0034) ;
                                        (0035) ;  Note that there are two names for each API. First name is
                                        (0036) ;  assembler reference. Name with underscore is name refence for
                                        (0037) ;  C compiler.  Calling function in C source code does not require
                                        (0038) ;  the underscore.
                                        (0039) ;-------------------------------------------------------------------
                                        (0040) export  UART_SetTxIntMode
                                        (0041) export _UART_SetTxIntMode
                                        (0042) export  UART_EnableInt
                                        (0043) export _UART_EnableInt
                                        (0044) export  UART_DisableInt
                                        (0045) export _UART_DisableInt
                                        (0046) 
                                        (0047) export  UART_Start
                                        (0048) export _UART_Start
                                        (0049) export  UART_Stop
                                        (0050) export _UART_Stop
                                        (0051) export  UART_SendData
                                        (0052) export _UART_SendData
                                        (0053) export  UART_bReadTxStatus
                                        (0054) export _UART_bReadTxStatus
                                        (0055) export  UART_bReadRxData
                                        (0056) export _UART_bReadRxData
                                        (0057) export  UART_bReadRxStatus
                                        (0058) export _UART_bReadRxStatus
                                        (0059) 
                                        (0060) export  UART_IntCntl
                                        (0061) export _UART_IntCntl
                                        (0062) 
                                        (0063) export  UART_TxIntMode
                                        (0064) export _UART_TxIntMode
                                        (0065) 
                                        (0066) export  UART_PutSHexByte
                                        (0067) export _UART_PutSHexByte
                                        (0068) export  UART_PutSHexInt
                                        (0069) export _UART_PutSHexInt
                                        (0070) 
                                        (0071) export  UART_CPutString
                                        (0072) export _UART_CPutString
                                        (0073) export  UART_PutString
                                        (0074) export _UART_PutString
                                        (0075) export  UART_PutChar
                                        (0076) export _UART_PutChar
                                        (0077) export  UART_Write
                                        (0078) export _UART_Write
                                        (0079) export  UART_CWrite
                                        (0080) export _UART_CWrite
                                        (0081) 
                                        (0082) export  UART_cGetChar
                                        (0083) export _UART_cGetChar
                                        (0084) export  UART_cReadChar
                                        (0085) export _UART_cReadChar
                                        (0086) export  UART_iReadChar
                                        (0087) export _UART_iReadChar
                                        (0088) export  UART_PutCRLF
                                        (0089) export _UART_PutCRLF
                                        (0090) 
                                        (0091) IF (UART_RXBUF_ENABLE)
                                        (0092) export  UART_CmdReset
                                        (0093) export _UART_CmdReset
                                        (0094) export  UART_bCmdCheck
                                        (0095) export _UART_bCmdCheck
                                        (0096) export  UART_bCmdLength
                                        (0097) export _UART_bCmdLength
                                        (0098) export  UART_bErrCheck
                                        (0099) export _UART_bErrCheck
                                        (0100) 
                                        (0101) export  UART_szGetParam
                                        (0102) export _UART_szGetParam
                                        (0103) export  UART_szGetRestOfParams
                                        (0104) export _UART_szGetRestOfParams
                                        (0105) ENDIF
                                        (0106) 
                                        (0107) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0108) ; WARNING WARNING WARNING
                                        (0109) ; The following exports are for backwards compatibility only and should
                                        (0110) ; not be used for new designs. They may be eliminated in a future release.
                                        (0111) ; Their status is "NO FURTHER MAINTENANCE". 
                                        (0112) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0113) export  bUART_ReadTxStatus
                                        (0114) export _bUART_ReadTxStatus
                                        (0115) export  bUART_ReadRxData
                                        (0116) export _bUART_ReadRxData
                                        (0117) export  bUART_ReadRxStatus
                                        (0118) export _bUART_ReadRxStatus
                                        (0119) 	
                                        (0120) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0121) ;             END WARNING
                                        (0122) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0123) 
                                        (0124) ;-----------------------------------------------
                                        (0125) ; Variable Allocation
                                        (0126) ;-----------------------------------------------
                                        (0127) IF (UART_RXBUF_ENABLE)
                                        (0128)     
                                        (0129) area UART_RAM (RAM, REL, CON)
                                        (0130)     
                                        (0131)  ptrParam:   BLK  1
                                        (0132) 
                                        (0133) ENDIF
                                        (0134) 
                                        (0135) area text (ROM,REL)
                                        (0136) 
                                        (0137) ;-----------------------------------------------
                                        (0138) ;  EQUATES
                                        (0139) ;-----------------------------------------------
                                        (0140) bfCONTROL_REG_START_BIT:        equ    1    ; Control register start bit
                                        (0141) bfFUNCTION_REG_TX_INT_MODE_BIT: equ 0x10    ; the TX Int Mode bit
                                        (0142) 
                                        (0143) area UserModules (ROM, REL, CON)
                                        (0144) 
                                        (0145) ;=============================================================================
                                        (0146) ;=============================================================================
                                        (0147) ;
                                        (0148) ;     Low-Level Commands
                                        (0149) ;
                                        (0150) ;=============================================================================
                                        (0151) ;=============================================================================
                                        (0152) 
                                        (0153) .SECTION
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;  FUNCTION NAME: UART_EnableInt
                                        (0156) ;
                                        (0157) ;  DESCRIPTION:
                                        (0158) ;     Enables this UART's interrupt by setting the interrupt enable mask
                                        (0159) ;     bit associated with this User Module. Remember to call the global
                                        (0160) ;     interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0161) ;-----------------------------------------------------------------------------
                                        (0162) ;
                                        (0163) ;  ARGUMENTS:
                                        (0164) ;     none.
                                        (0165) ;
                                        (0166) ;  RETURNS:
                                        (0167) ;     none.
                                        (0168) ;
                                        (0169) ;  SIDE EFFECTS:
                                        (0170) ;    The A and X registers may be modified by this or future implementations
                                        (0171) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0172) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0173) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0174) ;    functions.
                                        (0175) ;
                                        (0176)  UART_EnableInt:
                                        (0177) _UART_EnableInt:
                                        (0178)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0179)    M8C_EnableIntMask UART_TX_INT_REG, UART_TX_INT_MASK
                                        (0180)    M8C_EnableIntMask UART_RX_INT_REG, UART_RX_INT_MASK
                                        (0181)    RAM_EPILOGUE RAM_USE_CLASS_1
09F7: 7F       RET                      (0182)    ret
09F8: 41 E1 FB AND   REG[0xE1],0xFB     
09FB: 41 E1 F7 AND   REG[0xE1],0xF7     
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185)     
                                        (0186) .SECTION
                                        (0187) ;-----------------------------------------------------------------------------
                                        (0188) ;  FUNCTION NAME: UART_DisableInt
                                        (0189) ;
                                        (0190) ;  DESCRIPTION:
                                        (0191) ;     Disables this UART's interrupt by clearing the interrupt enable mask bit
                                        (0192) ;     associated with this User Module.
                                        (0193) ;-----------------------------------------------------------------------------
                                        (0194) ;
                                        (0195) ;  ARGUMENTS:
                                        (0196) ;     none.
                                        (0197) ;
                                        (0198) ;  RETURNS:
                                        (0199) ;     none.
                                        (0200) ;
                                        (0201) ;  SIDE EFFECTS:
                                        (0202) ;    The A and X registers may be modified by this or future implementations
                                        (0203) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0204) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0205) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0206) ;    functions.
                                        (0207) ;
                                        (0208)  UART_DisableInt:
                                        (0209) _UART_DisableInt:
                                        (0210)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0211)    M8C_DisableIntMask UART_TX_INT_REG, UART_TX_INT_MASK
                                        (0212)    M8C_DisableIntMask UART_RX_INT_REG, UART_RX_INT_MASK
                                        (0213)    RAM_EPILOGUE RAM_USE_CLASS_1
09FE: 7F       RET                      (0214)    ret
09FF: 71 10    OR    F,0x10             
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) 
                                        (0218) .SECTION
                                        (0219) ;-----------------------------------------------------------------------------
                                        (0220) ;  FUNCTION NAME: UART_SetTxIntMode(BYTE bTxIntMode)
                                        (0221) ;
                                        (0222) ;  DESCRIPTION:
                                        (0223) ;     Sets the Tx Interrupt Mode bit in the Function Register.
                                        (0224) ;-----------------------------------------------------------------------------
                                        (0225) ;
                                        (0226) ;  ARGUMENTS:
                                        (0227) ;     BYTE bTxIntMode - The TX Interrupt mode setting. Use defined masks.
                                        (0228) ;        Passed in the A register
                                        (0229) ;
                                        (0230) ;  RETURNS:
                                        (0231) ;     none.
                                        (0232) ;
                                        (0233) ;  SIDE EFFECTS:
                                        (0234) ;    The A and X registers may be modified by this or future implementations
                                        (0235) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0236) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0237) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0238) ;    functions.
                                        (0239) ;
                                        (0240) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0241) ;     Sets the TX interrupt mode bit to define whether the interrupt occurs
                                        (0242) ;     on TX register empty or TX transmit complete
                                        (0243) ;
                                        (0244)  UART_SetTxIntMode:
                                        (0245) _UART_SetTxIntMode:
                                        (0246)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0247)    M8C_SetBank1
0A01: 21 01    AND   A,0x1              (0248)    and   A, UART_INT_MODE_TX_COMPLETE
0A03: A0 07    JZ    0x0A0B             (0249)    jz    .SetModeRegEmpty
0A05: 43 28 10 OR    REG[0x28],0x10     (0250)    or    REG[UART_TX_FUNC_REG], bfFUNCTION_REG_TX_INT_MODE_BIT
0A08: 70 EF    AND   F,0xEF             
                                        (0251)    M8C_SetBank0
                                        (0252)    RAM_EPILOGUE RAM_USE_CLASS_1
0A0A: 7F       RET                      (0253)    ret
                                        (0254) 
                                        (0255) .SetModeRegEmpty:
0A0B: 41 28 EF AND   REG[0x28],0xEF     (0256)    and   REG[UART_TX_FUNC_REG], ~bfFUNCTION_REG_TX_INT_MODE_BIT
0A0E: 70 EF    AND   F,0xEF             
                                        (0257)    M8C_SetBank0
                                        (0258)    RAM_EPILOGUE RAM_USE_CLASS_1
0A10: 7F       RET                      (0259)    ret
                                        (0260) .ENDSECTION
                                        (0261) 
                                        (0262) 
                                        (0263) .SECTION
                                        (0264) ;-----------------------------------------------------------------------------
                                        (0265) ;  FUNCTION NAME: UART_Start(BYTE bParity)
                                        (0266) ;
                                        (0267) ;  DESCRIPTION:
                                        (0268) ;     Sets the start bit and parity in the Control register of this user module.
                                        (0269) ;-----------------------------------------------------------------------------
                                        (0270) ;
                                        (0271) ;  ARGUMENTS:
                                        (0272) ;     BYTE bParity - parity setting for the Transmitter and receiver. Use defined masks.
                                        (0273) ;        Passed in the A register.
                                        (0274) ;
                                        (0275) ;  RETURNS:
                                        (0276) ;     none.
                                        (0277) ;
                                        (0278) ;  SIDE EFFECTS:
                                        (0279) ;    The A and X registers may be modified by this or future implementations
                                        (0280) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0281) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0282) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0283) ;    functions.
                                        (0284) ;
                                        (0285)  UART_Start:
                                        (0286) _UART_Start:
                                        (0287)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0288)    ; Note, Proxy Class 4 only if receive buffer used; otherwise Proxy Class 1.
                                        (0289) 
0A11: 29 01    OR    A,0x1              (0290)    or    A, bfCONTROL_REG_START_BIT
0A13: 60 2B    MOV   REG[0x2B],A        (0291)    mov   REG[UART_TX_CONTROL_REG], A
0A15: 60 2F    MOV   REG[0x2F],A        (0292)    mov   REG[UART_RX_CONTROL_REG], A
                                        (0293) IF ( UART_RXBUF_ENABLE )
                                        (0294)    call  _UART_CmdReset
                                        (0295) ENDIF
                                        (0296)    RAM_EPILOGUE RAM_USE_CLASS_1
0A17: 7F       RET                      (0297)    ret
                                        (0298) .ENDSECTION
                                        (0299) 
                                        (0300) 
                                        (0301) .SECTION
                                        (0302) ;-----------------------------------------------------------------------------
                                        (0303) ;  FUNCTION NAME: UART_Stop
                                        (0304) ;
                                        (0305) ;  DESCRIPTION:
                                        (0306) ;     Disables UART operation.
                                        (0307) ;-----------------------------------------------------------------------------
                                        (0308) ;
                                        (0309) ;  ARGUMENTS:
                                        (0310) ;     none.
                                        (0311) ;
                                        (0312) ;  RETURNS:
                                        (0313) ;     none.
                                        (0314) ;
                                        (0315) ;  SIDE EFFECTS:
                                        (0316) ;    The A and X registers may be modified by this or future implementations
                                        (0317) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0318) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0319) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0320) ;    functions.
                                        (0321) ;
                                        (0322)  UART_Stop:
                                        (0323) _UART_Stop:
                                        (0324)    RAM_PROLOGUE RAM_USE_CLASS_1
0A18: 41 2B FE AND   REG[0x2B],0xFE     (0325)    and   REG[UART_TX_CONTROL_REG], ~bfCONTROL_REG_START_BIT
0A1B: 41 2F FE AND   REG[0x2F],0xFE     (0326)    and   REG[UART_RX_CONTROL_REG], ~bfCONTROL_REG_START_BIT
                                        (0327)    RAM_EPILOGUE RAM_USE_CLASS_1
0A1E: 7F       RET                      (0328)    ret
                                        (0329) .ENDSECTION
                                        (0330) 
                                        (0331) 
                                        (0332) .SECTION
                                        (0333) ;-----------------------------------------------------------------------------
                                        (0334) ;  FUNCTION NAME: UART_SendData
                                        (0335) ;
                                        (0336) ;  DESCRIPTION:
                                        (0337) ;     Initiates a transmission of data.
                                        (0338) ;-----------------------------------------------------------------------------
                                        (0339) ;
                                        (0340) ;  ARGUMENTS:
                                        (0341) ;     BYTE  TxData - data to transmit. PASSED in A register.
                                        (0342) ;
                                        (0343) ;  RETURNS:
                                        (0344) ;     none.
                                        (0345) ;
                                        (0346) ;  SIDE EFFECTS:
                                        (0347) ;    The A and X registers may be modified by this or future implementations
                                        (0348) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0349) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0350) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0351) ;    functions.
                                        (0352) ;
                                        (0353)  UART_SendData:
                                        (0354) _UART_SendData:
                                        (0355)    RAM_PROLOGUE RAM_USE_CLASS_1
0A1F: 60 29    MOV   REG[0x29],A        (0356)    mov REG[UART_TX_BUFFER_REG], A
                                        (0357)    RAM_EPILOGUE RAM_USE_CLASS_1
0A21: 7F       RET                      (0358)    ret
                                        (0359) .ENDSECTION
                                        (0360) 
                                        (0361) 
                                        (0362) .SECTION
                                        (0363) ;-----------------------------------------------------------------------------
                                        (0364) ;  FUNCTION NAME: UART_bReadTxStatus
                                        (0365) ;
                                        (0366) ;  DESCRIPTION:
                                        (0367) ;     Reads the Tx Status bits in the Control/Status register.
                                        (0368) ;-----------------------------------------------------------------------------
                                        (0369) ;
                                        (0370) ;  ARGUMENTS:
                                        (0371) ;     none.
                                        (0372) ;
                                        (0373) ;  RETURNS:
                                        (0374) ;     BYTE  bTxStatus - transmit status data.  Use defined masks for detecting
                                        (0375) ;           status bits (returned in A)
                                        (0376) ;
                                        (0377) ;  SIDE EFFECTS:
                                        (0378) ;    The A and X registers may be modified by this or future implementations
                                        (0379) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0380) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0381) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0382) ;    functions.
                                        (0383) ;
                                        (0384)  UART_bReadTxStatus:
                                        (0385) _UART_bReadTxStatus:
                                        (0386)  bUART_ReadTxStatus:                             ; For backwards compatibility only
                                        (0387) _bUART_ReadTxStatus:                             ; For backwards compatibility only
                                        (0388)    RAM_PROLOGUE RAM_USE_CLASS_1
0A22: 5D 2B    MOV   A,REG[0x2B]        (0389)    mov A,  REG[UART_TX_CONTROL_REG]
                                        (0390)    RAM_EPILOGUE RAM_USE_CLASS_1
0A24: 7F       RET                      (0391)    ret
                                        (0392) .ENDSECTION
                                        (0393) 
                                        (0394) 
                                        (0395) .SECTION
                                        (0396) ;-----------------------------------------------------------------------------
                                        (0397) ;  FUNCTION NAME: UART_bReadRxData
                                        (0398) ;
                                        (0399) ;  DESCRIPTION:
                                        (0400) ;     Reads the RX buffer register.  Should check the status regiser to make
                                        (0401) ;     sure data is valid.
                                        (0402) ;-----------------------------------------------------------------------------
                                        (0403) ;
                                        (0404) ;  ARGUMENTS:
                                        (0405) ;     none.
                                        (0406) ;
                                        (0407) ;  RETURNS:
                                        (0408) ;     bRxData - returned in A.
                                        (0409) ;
                                        (0410) ;  SIDE EFFECTS:
                                        (0411) ;    The A and X registers may be modified by this or future implementations
                                        (0412) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0413) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0414) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0415) ;    functions.
                                        (0416) ;
                                        (0417)  UART_bReadRxData:
                                        (0418) _UART_bReadRxData:
                                        (0419)  bUART_ReadRxData:                               ; For backwards compatibility only
                                        (0420) _bUART_ReadRxData:                               ; For backwards compatibility only
                                        (0421)    RAM_PROLOGUE RAM_USE_CLASS_1
0A25: 5D 2E    MOV   A,REG[0x2E]        (0422)    mov A, REG[UART_RX_BUFFER_REG]
                                        (0423)    RAM_EPILOGUE RAM_USE_CLASS_1
0A27: 7F       RET                      (0424)    ret
                                        (0425) .ENDSECTION
                                        (0426) 
                                        (0427) 
                                        (0428) .SECTION
                                        (0429) ;-----------------------------------------------------------------------------
                                        (0430) ;  FUNCTION NAME: UART_bReadRxStatus
                                        (0431) ;
                                        (0432) ;  DESCRIPTION:
                                        (0433) ;     Reads the RX Status bits in the Control/Status register.
                                        (0434) ;-----------------------------------------------------------------------------
                                        (0435) ;
                                        (0436) ;  ARGUMENTS:
                                        (0437) ;     none.
                                        (0438) ;
                                        (0439) ;  RETURNS:
                                        (0440) ;     BYTE  bRXStatus - receive status data.  Use the following defined bits
                                        (0441) ;                       masks: RX_COMPLETE and RX_BUFFER_EMPTY
                                        (0442) ;           returned in A.
                                        (0443) ;
                                        (0444) ;  SIDE EFFECTS:
                                        (0445) ;    The A and X registers may be modified by this or future implementations
                                        (0446) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0447) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0448) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0449) ;    functions.
                                        (0450) ;
                                        (0451)  UART_bReadRxStatus:
                                        (0452) _UART_bReadRxStatus:
                                        (0453)  bUART_ReadRxStatus:                             ; For backwards compatibility only
                                        (0454) _bUART_ReadRxStatus:                             ; For backwards compatibility only
                                        (0455)    RAM_PROLOGUE RAM_USE_CLASS_1
0A28: 5D 2F    MOV   A,REG[0x2F]        (0456)    mov A,  REG[UART_RX_CONTROL_REG]
                                        (0457)    RAM_EPILOGUE RAM_USE_CLASS_1
0A2A: 7F       RET                      (0458)    ret
                                        (0459) .ENDSECTION
                                        (0460) 
                                        (0461) 
                                        (0462) .SECTION
                                        (0463) ;-----------------------------------------------------------------------------
                                        (0464) ;  FUNCTION NAME: UART_TxIntMode
                                        (0465) ;
                                        (0466) ;  DESCRIPTION:
                                        (0467) ;     This function is used to change the TX Interrupt mode.
                                        (0468) ;-----------------------------------------------------------------------------
                                        (0469) ;
                                        (0470) ;  ARGUMENTS:
                                        (0471) ;     A => Tx Interrupt mode
                                        (0472) ;             0 => Interrupt on TX_Reg_Empty  (Default)
                                        (0473) ;             1 => Interrupt on TX Complete
                                        (0474) ;
                                        (0475) ;  RETURNS:
                                        (0476) ;     none.
                                        (0477) ;
                                        (0478) ;  SIDE EFFECTS:
                                        (0479) ;    The A and X registers may be modified by this or future implementations
                                        (0480) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0481) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0482) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0483) ;    functions.
                                        (0484) ;
                                        (0485)  UART_TxIntMode:
                                        (0486) _UART_TxIntMode:
                                        (0487)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0488) 
0A2B: 21 01    AND   A,0x1              (0489)    and  A,UART_INT_MODE_TX_COMPLETE
0A2D: 71 10    OR    F,0x10             
                                        (0490)    M8C_SetBank1
0A2F: 39 01    CMP   A,0x1              (0491)    cmp  A,UART_INT_MODE_TX_COMPLETE
0A31: A0 06    JZ    0x0A38             (0492)    jz   .SetTxCmpMode
                                        (0493) 
0A33: 41 28 EF AND   REG[0x28],0xEF     (0494)    and  reg[UART_TX_FUNC_REG],0xEF               ; Set Interrupt on Tx_Reg_Empty
0A36: 80 04    JMP   0x0A3B             (0495)    jmp  .TxIntMode_End
                                        (0496) 
                                        (0497) .SetTxCmpMode:                                       ; Set Interrupt on TX Complete
0A38: 43 28 10 OR    REG[0x28],0x10     (0498)    or   reg[UART_TX_FUNC_REG],0x10
0A3B: 70 EF    AND   F,0xEF             
                                        (0499) 
                                        (0500) .TxIntMode_End:
                                        (0501)    M8C_SetBank0
                                        (0502)    RAM_EPILOGUE RAM_USE_CLASS_1
0A3D: 7F       RET                      (0503)    ret
                                        (0504) .ENDSECTION
                                        (0505) 
                                        (0506)     
                                        (0507) .SECTION
                                        (0508) ;-----------------------------------------------------------------------------
                                        (0509) ;  FUNCTION NAME: UART_IntCntl
                                        (0510) ;
                                        (0511) ;  DESCRIPTION:
                                        (0512) ;     This function is used to enable/disable the Rx and Tx interrupt.
                                        (0513) ;-----------------------------------------------------------------------------
                                        (0514) ;
                                        (0515) ;  ARGUMENTS:
                                        (0516) ;     A => Interrupt mask
                                        (0517) ;
                                        (0518) ;  RETURNS:
                                        (0519) ;     none.
                                        (0520) ;
                                        (0521) ;  SIDE EFFECTS:
                                        (0522) ;    The A and X registers may be modified by this or future implementations
                                        (0523) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0524) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0525) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0526) ;    functions.
                                        (0527) ;
                                        (0528) ;  THEORY of OPERATION or PROCEDURE:
                                        (0529) ;     Set or Clears the Tx/Rx user module interrupt enable mask bit in the TX
                                        (0530) ;     and RX block.
                                        (0531) ;
                                        (0532)  UART_IntCntl:
                                        (0533) _UART_IntCntl:
                                        (0534)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0535) 
0A3E: 08       PUSH  A                  (0536)    push A
0A3F: 21 01    AND   A,0x1              (0537)    and  A,UART_ENABLE_RX_INT
0A41: A0 06    JZ    0x0A48             (0538)    jz   .DisRxInt
0A43: 43 E1 08 OR    REG[0xE1],0x8      
                                        (0539)      ; Enable Rx Interrupt
                                        (0540)    M8C_EnableIntMask UART_RX_INT_REG, UART_RX_INT_MASK
0A46: 80 04    JMP   0x0A4B             (0541)    jmp  .CheckTxInt
0A48: 41 E1 F7 AND   REG[0xE1],0xF7     
                                        (0542) .DisRxInt:
                                        (0543)      ; Disable Rx Interrupt
                                        (0544)    M8C_DisableIntMask UART_RX_INT_REG, UART_RX_INT_MASK
                                        (0545) 
                                        (0546) .CheckTxInt:
0A4B: 18       POP   A                  (0547)    pop  A
0A4C: 21 02    AND   A,0x2              (0548)    and  A,UART_ENABLE_TX_INT
0A4E: A0 06    JZ    0x0A55             (0549)    jz   .DisTxInt
0A50: 43 E1 04 OR    REG[0xE1],0x4      
                                        (0550)      ; Enable Tx Interrupt
                                        (0551)    M8C_EnableIntMask UART_TX_INT_REG, UART_TX_INT_MASK
0A53: 80 04    JMP   0x0A58             (0552)    jmp  .End_IntCntl
0A55: 41 E1 FB AND   REG[0xE1],0xFB     
                                        (0553) .DisTxInt:
                                        (0554)      ; Disable Tx Interrupt
                                        (0555)    M8C_DisableIntMask UART_TX_INT_REG, UART_TX_INT_MASK
                                        (0556) 
                                        (0557) .End_IntCntl:
                                        (0558)    RAM_EPILOGUE RAM_USE_CLASS_1
0A58: 7F       RET                      (0559)    ret
                                        (0560) .ENDSECTION
                                        (0561) 
                                        (0562) 
                                        (0563) ;=============================================================================
                                        (0564) ;=============================================================================
                                        (0565) ;
                                        (0566) ;     High-Level Commands
                                        (0567) ;
                                        (0568) ;=============================================================================
                                        (0569) ;=============================================================================
                                        (0570) 
                                        (0571) 
                                        (0572) ;-----------------------------------------------------------------------------
                                        (0573) ;  FUNCTION NAME: UART_PutSHexByte
                                        (0574) ;
                                        (0575) ;  DESCRIPTION:
                                        (0576) ;     Print a byte in Hex (two characters) to the UART Tx
                                        (0577) ;-----------------------------------------------------------------------------
                                        (0578) ;
                                        (0579) ;  ARGUMENTS:
                                        (0580) ;     A  => (BYTE) Data/char to be printed
                                        (0581) ;
                                        (0582) ;  RETURNS:
                                        (0583) ;     none.
                                        (0584) ;
                                        (0585) ;  SIDE EFFECTS:
                                        (0586) ;    The A and X registers may be modified by this or future implementations
                                        (0587) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0588) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0589) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0590) ;    functions.
                                        (0591) ;
                                        (0592) .LITERAL
                                        (0593) UART_HEX_STR:
                                        (0594)      DS    "0123456789ABCDEF"
                                        (0595) .ENDLITERAL
                                        (0596) 
                                        (0597) .SECTION
                                        (0598)  UART_PutSHexByte:
                                        (0599) _UART_PutSHexByte:
                                        (0600)    RAM_PROLOGUE RAM_USE_CLASS_1
0A69: 08       PUSH  A                  (0601)    push  A                             ; Save lower nibble
0A6A: 67       ASR   A                  (0602)    asr   A                             ; Shift high nibble to right
0A6B: 67       ASR   A                  (0603)    asr   A
0A6C: 67       ASR   A                  (0604)    asr   A
0A6D: 67       ASR   A                  (0605)    asr   A
0A6E: 21 0F    AND   A,0xF              (0606)    and   A,0Fh                         ; Mask off nibble
0A70: FF E7    INDEX 0x0A59             (0607)    index UART_HEX_STR                  ; Get Hex value
0A72: 90 0F    CALL  _UART_PutChar      (0608)    call  UART_PutChar                  ; Write data to screen
0A74: 18       POP   A                  (0609)    pop   A                             ; Restore value
0A75: 21 0F    AND   A,0xF              (0610)    and   A,0Fh                         ; Mask off lower nibble
0A77: FF E0    INDEX 0x0A59             (0611)    index UART_HEX_STR                  ; Get Hex value
0A79: 90 08    CALL  _UART_PutChar      (0612)    call  UART_PutChar                  ; Write data to screen
                                        (0613)    RAM_EPILOGUE RAM_USE_CLASS_1
0A7B: 7F       RET                      (0614)    ret
                                        (0615) .ENDSECTION
                                        (0616) 
                                        (0617) 
                                        (0618) .SECTION
                                        (0619) ;-----------------------------------------------------------------------------
                                        (0620) ;  FUNCTION NAME: UART_PutSHexInt
                                        (0621) ;
                                        (0622) ;  DESCRIPTION:
                                        (0623) ;     Print an Int in Hex (four characters) to UART Tx
                                        (0624) ;-----------------------------------------------------------------------------
                                        (0625) ;
                                        (0626) ;  ARGUMENTS:
                                        (0627) ;     Pointer to string
                                        (0628) ;     A  => ASB of Int
                                        (0629) ;     X  => MSB of Int
                                        (0630) ;
                                        (0631) ;  RETURNS:
                                        (0632) ;     none.
                                        (0633) ;
                                        (0634) ;  SIDE EFFECTS:
                                        (0635) ;    The A and X registers may be modified by this or future implementations
                                        (0636) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0637) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0638) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0639) ;    functions.
                                        (0640) ;
                                        (0641) 
                                        (0642)  UART_PutSHexInt:
                                        (0643) _UART_PutSHexInt:
                                        (0644)    RAM_PROLOGUE RAM_USE_CLASS_1
0A7C: 4B       SWAP  A,X                (0645)    swap  A,X
0A7D: 9F EA    CALL  _UART_PutSHexByte  (0646)    call  UART_PutSHexByte              ; Print MSB
0A7F: 5B       MOV   A,X                (0647)    mov   A,X                           ; Move LSB into position
0A80: 9F E7    CALL  _UART_PutSHexByte  (0648)    call  UART_PutSHexByte              ; Print LSB
                                        (0649)    RAM_EPILOGUE RAM_USE_CLASS_1
0A82: 7F       RET                      (0650)    ret
0A83: 49 2B 10 TST   REG[0x2B],0x10     
0A86: AF FC    JZ    _UART_PutChar      
0A88: 60 29    MOV   REG[0x29],A        
                                        (0651) .ENDSECTION
                                        (0652) 
                                        (0653) 
                                        (0654) .SECTION
                                        (0655) ;-----------------------------------------------------------------------------
                                        (0656) ;  FUNCTION NAME: UART_PutChar
                                        (0657) ;
                                        (0658) ;  DESCRIPTION:
                                        (0659) ;     Send character out through UART TX port.
                                        (0660) ;-----------------------------------------------------------------------------
                                        (0661) ;
                                        (0662) ;  ARGUMENTS:
                                        (0663) ;     A has Character to send to UART Tx Port
                                        (0664) ;
                                        (0665) ;  RETURNS:
                                        (0666) ;     none
                                        (0667) ;
                                        (0668) ;  SIDE EFFECTS:
                                        (0669) ;    The A and X registers may be modified by this or future implementations
                                        (0670) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0671) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0672) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0673) ;    functions.
                                        (0674) ;
                                        (0675) 
                                        (0676)    macro InLinePutChar( Source )
                                        (0677) .BufEmptyWaitLoop:
                                        (0678)    tst REG[UART_TX_CONTROL_REG], UART_TX_BUFFER_EMPTY     ; Check Tx Status
                                        (0679)    jz  .BufEmptyWaitLoop
                                        (0680)    mov REG[UART_TX_BUFFER_REG], @Source          ; Write data to Tx Port
                                        (0681)    endm
                                        (0682) 
                                        (0683)  UART_PutChar:
                                        (0684) _UART_PutChar:
                                        (0685)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0686)    InLinePutChar A
                                        (0687)    RAM_EPILOGUE RAM_USE_CLASS_1
0A8A: 7F       RET                      (0688)    ret
                                        (0689) .ENDSECTION
                                        (0690) 
                                        (0691) 
                                        (0692) .SECTION
                                        (0693) ;-----------------------------------------------------------------------------
                                        (0694) ;  FUNCTION NAME: UART_cGetChar
                                        (0695) ;
                                        (0696) ;  DESCRIPTION:
                                        (0697) ;     Read character from UART RX port.
                                        (0698) ;-----------------------------------------------------------------------------
                                        (0699) ;
                                        (0700) ;  ARGUMENTS:
                                        (0701) ;      none
                                        (0702) ;
                                        (0703) ;  RETURNS:
                                        (0704) ;     char that is returned from UART
                                        (0705) ;
                                        (0706) ;  SIDE EFFECTS:
                                        (0707) ;    The A and X registers may be modified by this or future implementations
                                        (0708) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0709) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0710) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0711) ;    functions.
                                        (0712) ;
                                        (0713) ;    Program flow will stay in this function until a character is received.
                                        (0714) ;    If the watchdog timer is used, care must be taken to make sure that
                                        (0715) ;    the delay between characters is less than the watchdog timeout.
                                        (0716) ;
                                        (0717)  UART_cGetChar:
                                        (0718) _UART_cGetChar:
                                        (0719)    RAM_PROLOGUE RAM_USE_CLASS_1
0A8B: 49 2F 08 TST   REG[0x2F],0x8      (0720)    tst REG[UART_RX_CONTROL_REG],UART_RX_REG_FULL    ; Check if a character is ready
0A8E: AF FC    JZ    _UART_cGetChar     (0721)    jz  UART_cGetChar                             ; If not loop
0A90: 5D 2E    MOV   A,REG[0x2E]        (0722)    mov A, REG[UART_RX_BUFFER_REG]                ; Get character
                                        (0723)    RAM_EPILOGUE RAM_USE_CLASS_1
0A92: 7F       RET                      (0724)    ret
                                        (0725) .ENDSECTION
                                        (0726) 
                                        (0727) 
                                        (0728) .SECTION
                                        (0729) ;-----------------------------------------------------------------------------
                                        (0730) ;  FUNCTION NAME: UART_cReadChar
                                        (0731) ;
                                        (0732) ;  DESCRIPTION:
                                        (0733) ;     Read character from UART RX port.
                                        (0734) ;-----------------------------------------------------------------------------
                                        (0735) ;
                                        (0736) ;  ARGUMENTS:
                                        (0737) ;      none
                                        (0738) ;
                                        (0739) ;  RETURNS:
                                        (0740) ;     char that is returned from UART
                                        (0741) ;
                                        (0742) ;  SIDE EFFECTS:
                                        (0743) ;    The A and X registers may be modified by this or future implementations
                                        (0744) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0745) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0746) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0747) ;    functions.
                                        (0748) ;
                                        (0749) ;    A valid 0x00 character will be ignored, since a 0x00 return value
                                        (0750) ;    implies a valid character or an error condition occured.
                                        (0751) ;
                                        (0752)  UART_cReadChar:
                                        (0753) _UART_cReadChar:
                                        (0754)    RAM_PROLOGUE RAM_USE_CLASS_1
0A93: 5D 2F    MOV   A,REG[0x2F]        (0755)    mov  A,REG[UART_RX_CONTROL_REG]                         ; Get Status of RX
0A95: 08       PUSH  A                  (0756)    push A
0A96: 21 08    AND   A,0x8              (0757)    and  A,UART_RX_COMPLETE                                 ; Check if a character is ready
0A98: B0 04    JNZ   0x0A9D             (0758)    jnz  .RX_DATA_RDY                                       ; Data Ready go read it.
0A9A: 18       POP   A                  (0759)    pop  A
0A9B: 80 0B    JMP   0x0AA7             (0760)    jmp  .RX_NO_VALID_CHAR
                                        (0761) 
                                        (0762) .RX_DATA_RDY:
0A9D: 5D 2E    MOV   A,REG[0x2E]        (0763)    mov  A,REG[UART_RX_BUFFER_REG ]          
0A9F: 4B       SWAP  A,X                (0764)    swap A,X                                                ; determine if data is valid
                                        (0765) 
0AA0: 18       POP   A                  (0766)    pop  A                                                  ; Check for errors
0AA1: 21 A0    AND   A,0xA0             (0767)    and  A,(UART_RX_PARITY_ERROR | UART_RX_FRAMING_ERROR)
0AA3: B0 03    JNZ   0x0AA7             (0768)    jnz  .RX_NO_VALID_CHAR                                  ; No character, exit
0AA5: 4B       SWAP  A,X                (0769)    swap A,X                                                ; Put data in A and exit
                                        (0770)    RAM_EPILOGUE RAM_USE_CLASS_1
0AA6: 7F       RET                      (0771)    ret
                                        (0772) 
                                        (0773) .RX_NO_VALID_CHAR:
0AA7: 50 00    MOV   A,0x0              (0774)    mov A,0x00                                              ; Zero out character
                                        (0775) 
                                        (0776)  End_UART_cReadChar:
                                        (0777)    RAM_EPILOGUE RAM_USE_CLASS_1
0AA9: 7F       RET                      (0778)    ret
                                        (0779) .ENDSECTION
                                        (0780) 
                                        (0781) 
                                        (0782) .SECTION
                                        (0783) ;-----------------------------------------------------------------------------
                                        (0784) ;  FUNCTION NAME: UART_iReadChar
                                        (0785) ;
                                        (0786) ;  WARNING WARNING WARNING  Negative return value not correct!!!!  We may want
                                        (0787) ;  to just set a value in the upper byte if error conditions exists.
                                        (0788) ;
                                        (0789) ;  DESCRIPTION:
                                        (0790) ;     Read character from UART RX port.
                                        (0791) ;-----------------------------------------------------------------------------
                                        (0792) ;
                                        (0793) ;  ARGUMENTS:
                                        (0794) ;      none
                                        (0795) ;
                                        (0796) ;  RETURNS:
                                        (0797) ;     An integer value is returned.  A negative value inplies and error
                                        (0798) ;     condition, a positive value between 0 and 255 is the return character.
                                        (0799) ;
                                        (0800) ;     Error Codes:
                                        (0801) ;        0x80CC    Parity Error
                                        (0802) ;        0x40CC    Overrun Error
                                        (0803) ;        0x20CC    Framing Error
                                        (0804) ;        0x01CC    No Data available
                                        (0805) ;
                                        (0806) ;  SIDE EFFECTS:
                                        (0807) ;    The A and X registers may be modified by this or future implementations
                                        (0808) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0809) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0810) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0811) ;    functions.
                                        (0812) ;
                                        (0813)  UART_iReadChar:
                                        (0814) _UART_iReadChar:
                                        (0815)    RAM_PROLOGUE RAM_USE_CLASS_1
0AAA: 5D 2F    MOV   A,REG[0x2F]        (0816)    mov  A,REG[UART_RX_CONTROL_REG]                         ; Get Status of RX
                                        (0817)                                                            ; Mask only errors and data ready
0AAC: 21 E8    AND   A,0xE8             (0818)    and  A,(UART_RX_ERROR|UART_RX_REG_FULL)
0AAE: 08       PUSH  A                  (0819)    push A
0AAF: 21 08    AND   A,0x8              (0820)    and  A,UART_RX_COMPLETE                                 ; Check if a character is ready
0AB1: B0 07    JNZ   0x0AB9             (0821)    jnz  .RX_GET_DATA                                       ; Data Ready go read it.
0AB3: 18       POP   A                  (0822)    pop  A
0AB4: 29 01    OR    A,0x1              (0823)    or   A,UART_RX_NO_DATA                                  ; Add no data flag
0AB6: 4B       SWAP  A,X                (0824)    swap A,X
0AB7: 80 07    JMP   0x0ABF             (0825)    jmp  End_UART_iReadChar
                                        (0826) 
                                        (0827) .RX_GET_DATA:
0AB9: 18       POP   A                  (0828)    pop  A
0ABA: 21 E0    AND   A,0xE0             (0829)    and  A,UART_RX_ERROR
0ABC: 4B       SWAP  A,X                (0830)    swap A,X
0ABD: 5D 2E    MOV   A,REG[0x2E]        (0831)    mov  A,REG[UART_RX_BUFFER_REG ]                         ; Read data first, then
                                        (0832)                                                            ; determine if data is valid
                                        (0833) 
                                        (0834)  End_UART_iReadChar:
                                        (0835)    RAM_EPILOGUE RAM_USE_CLASS_1
0ABF: 7F       RET                      (0836)    ret
0AC0: 70 BF    AND   F,0xBF             
0AC2: 60 D3    MOV   REG[0xD3],A        
                                        (0837) .ENDSECTION
                                        (0838) 
                                        (0839) 
                                        (0840) .SECTION
                                        (0841) ;-----------------------------------------------------------------------------
                                        (0842) ;  FUNCTION NAME: UART_PutString
                                        (0843) ;
                                        (0844) ;  DESCRIPTION:
                                        (0845) ;     Send String out through UART TX port.
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS:
                                        (0849) ;     Pointer to String
                                        (0850) ;     A has MSB of string address
                                        (0851) ;     X has LSB of string address
                                        (0852) ;
                                        (0853) ;  RETURNS:
                                        (0854) ;     none
                                        (0855) ;
                                        (0856) ;  SIDE EFFECTS:
                                        (0857) ;    The A and X registers may be modified by this or future implementations
                                        (0858) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0859) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0860) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0861) ;    functions.
                                        (0862) ;          
                                        (0863) ;    Currently only the page pointer registers listed below are modified: 
                                        (0864) ;          IDX_PP
                                        (0865) ;
                                        (0866)  UART_PutString:
                                        (0867) _UART_PutString:
                                        (0868)    RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0869)    RAM_SETPAGE_IDX A
                                        (0870) .PutStringLoop:
0AC4: 52 00    MOV   A,[X+0]            (0871)    mov   A,[X]                                   ; Get value pointed to by X
0AC6: A0 06    JZ    0x0ACD             (0872)    jz    End_PutString                           ; Check for end of string
0AC8: 9F B9    CALL  _UART_PutChar      (0873)    call  UART_PutChar                            ; Send character to Tx port
0ACA: 75       INC   X                  (0874)    inc   X                                       ; Advance pointer to next character
0ACB: 8F F8    JMP   0x0AC4             (0875)    jmp   .PutStringLoop                          ; Get next character
0ACD: 70 3F    AND   F,0x3F             
0ACF: 71 C0    OR    F,0xC0             
                                        (0876) 
                                        (0877) End_PutString:
                                        (0878)    RAM_EPILOGUE RAM_USE_CLASS_3
0AD1: 7F       RET                      (0879)    ret
0AD2: 70 BF    AND   F,0xBF             
0AD4: 62 D3 07 MOV   REG[0xD3],0x7      
                                        (0880) .ENDSECTION
                                        (0881)     
                                        (0882) .SECTION
                                        (0883) ;-----------------------------------------------------------------------------
                                        (0884) ;  FUNCTION NAME: UART_Write
                                        (0885) ;
                                        (0886) ;  DESCRIPTION:
                                        (0887) ;     Send String of length X to serial port
                                        (0888) ;-----------------------------------------------------------------------------
                                        (0889) ;
                                        (0890) ;  ARGUMENTS:
                                        (0891) ;     Pointer to String
                                        (0892) ;     [SP-5] Count of characters to send
                                        (0893) ;     [SP-4] has MSB of string address
                                        (0894) ;     [SP-3] has LSB of string address
                                        (0895) ;
                                        (0896) ;  RETURNS:
                                        (0897) ;     none
                                        (0898) ;
                                        (0899) ;  SIDE EFFECTS:
                                        (0900) ;    The A and X registers may be modified by this or future implementations
                                        (0901) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0902) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0903) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0904) ;    functions.
                                        (0905) ;          
                                        (0906) ;    Currently only the page pointer registers listed below are modified: 
                                        (0907) ;          IDX_PP
                                        (0908) ;
                                        (0909) CNT_LEN:    equ -5                               ; Length of data to send
                                        (0910) STR_MSB:    equ -4                               ; MSB pointer of string 
                                        (0911) STR_LSB:    equ -3                               ; LSB pointer of string 
                                        (0912) 
                                        (0913)  UART_Write:
                                        (0914) _UART_Write:
                                        (0915)    RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0916)    RAM_SETPAGE_IDX2STK                           ; Refer indexed addrs to the stack
0AD7: 4F       MOV   X,SP               (0917)    mov   X, SP                                   ; Establish the frame pointer 
                                        (0918) 
                                        (0919) .NextByteLoop:
0AD8: 52 FB    MOV   A,[X-5]            (0920)    mov   A, [X+CNT_LEN]                          ; End of the string?
0ADA: A0 1A    JZ    0x0AF5             (0921)    jz    .End_Write                              ;   Yes, prepare to exit
0ADC: 7B FB    DEC   [X-5]              (0922)    dec   [X+CNT_LEN]                             ; Decrement counter
                                        (0923) 
                                        (0924)    IF SYSTEM_LARGE_MEMORY_MODEL
0ADE: 52 FC    MOV   A,[X-4]            (0925)    mov   A, [X+STR_MSB]                          ; Load pointer to char to send
                                        (0926)    ENDIF
                                        (0927) 
0AE0: 59 FD    MOV   X,[X-3]            (0928)    mov   X, [X+STR_LSB]                          ; Load pointer to char to send
0AE2: 60 D3    MOV   REG[0xD3],A        
                                        (0929)    RAM_SETPAGE_IDX A                             ; switch index pages
0AE4: 52 00    MOV   A,[X+0]            (0930)    mov   A, [X]                                  ; Grab the data
0AE6: 49 2B 10 TST   REG[0x2B],0x10     
0AE9: AF FC    JZ    0x0AE6             
0AEB: 60 29    MOV   REG[0x29],A        
                                        (0931)    InLinePutChar A                               ; Put data in empty TX buf reg
0AED: 4F       MOV   X,SP               (0932)    mov   X, SP                                   ; Recover frame pointer
0AEE: 62 D3 07 MOV   REG[0xD3],0x7      
                                        (0933)    RAM_SETPAGE_IDX2STK                           ; Prepare for stack access
0AF1: 77 FD    INC   [X-3]              (0934)    inc   [X+STR_LSB]                             ; Point to next byte, but do not
0AF3: 8F E4    JMP   0x0AD8             (0935)    jmp   .NextByteLoop                           ;    cross RAM page boundary!
0AF5: 70 3F    AND   F,0x3F             
0AF7: 71 C0    OR    F,0xC0             
                                        (0936) 
                                        (0937) .End_Write:
                                        (0938)    RAM_EPILOGUE RAM_USE_CLASS_3
0AF9: 7F       RET                      (0939)    ret
                                        (0940) .ENDSECTION
                                        (0941)     
                                        (0942) 
                                        (0943) .SECTION
                                        (0944) ;-----------------------------------------------------------------------------
                                        (0945) ;  FUNCTION NAME: UART_CWrite
                                        (0946) ;
                                        (0947) ;             WARNING WARNING NOT COMPLETE
                                        (0948) ;
                                        (0949) ;  DESCRIPTION:
                                        (0950) ;     Send String of length X to serial port
                                        (0951) ;-----------------------------------------------------------------------------
                                        (0952) ;
                                        (0953) ;  ARGUMENTS:
                                        (0954) ;     [SP-4] MSB of Count of character to send
                                        (0955) ;     [SP-3] LSB of Count of character to send
                                        (0956) ;     [SP-2] has MSB of string address
                                        (0957) ;     [SP-1] has LSB of string address
                                        (0958) ;
                                        (0959) ;  RETURNS:
                                        (0960) ;     none
                                        (0961) ;
                                        (0962) ;  SIDE EFFECTS:
                                        (0963) ;    The A and X registers may be modified by this or future implementations
                                        (0964) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0965) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0966) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0967) ;    functions.
                                        (0968) ;
                                        (0969) CLEN_MSB:   equ -6           ; MSB Length of data to send
                                        (0970) CLEN_LSB:   equ -5           ; LSB Length of data to send
                                        (0971) CSTR_MSB:   equ -4           ; MSB pointer of string
                                        (0972) CSTR_LSB:   equ -3           ; LSB pointer of string
                                        (0973) 
                                        (0974)  UART_CWrite:
                                        (0975) _UART_CWrite:
                                        (0976)    RAM_PROLOGUE RAM_USE_CLASS_2
0AFA: 4F       MOV   X,SP               (0977)    mov   X,SP
                                        (0978) .CW_Loop:
0AFB: 3D FA 00 CMP   [X-6],0x0          (0979)    cmp   [X+CLEN_MSB],0x00                  ; Check for zero counter
0AFE: B0 06    JNZ   0x0B05             (0980)    jnz   .CW_WRITEIT
0B00: 3D FB 00 CMP   [X-5],0x0          (0981)    cmp   [X+CLEN_LSB],0x00
0B03: A0 1D    JZ    0x0B21             (0982)    jz    .End_CWrite                        ; Leave if done
                                        (0983) 
                                        (0984) .CW_WRITEIT:                                
0B05: 10       PUSH  X                  (0985)    push  X                                  ; Save frame pointer
0B06: 52 FC    MOV   A,[X-4]            (0986)    mov   A,[X+CSTR_MSB]
0B08: 59 FD    MOV   X,[X-3]            (0987)    mov   X,[X+CSTR_LSB]
0B0A: 28       ROMX                     (0988)    romx                                     ; Get character from ROM
0B0B: 49 2B 10 TST   REG[0x2B],0x10     
0B0E: AF FC    JZ    0x0B0B             
0B10: 60 29    MOV   REG[0x29],A        
                                        (0989)    InLinePutChar A                          ; Put data in empty TX buf reg
0B12: 20       POP   X                  (0990)    pop   X                                  ; Restore frame pointer
0B13: 07 FD 01 ADD   [X-3],0x1          (0991)    add   [X+CSTR_LSB],1                     ; Increment the string pointer
0B16: 0F FC 00 ADC   [X-4],0x0          (0992)    adc   [X+CSTR_MSB],0
0B19: 17 FB 01 SUB   [X-5],0x1          (0993)    sub   [X+CLEN_LSB],0x01                  ; Dec the counter
0B1C: 1F FA 00 SBB   [X-6],0x0          (0994)    sbb   [X+CLEN_MSB],0x00
0B1F: 8F DB    JMP   0x0AFB             (0995)    jmp   .CW_Loop
0B21: 70 3F    AND   F,0x3F             
0B23: 71 C0    OR    F,0xC0             
                                        (0996) 
                                        (0997) .End_CWrite:
                                        (0998)    RAM_EPILOGUE RAM_USE_CLASS_2
0B25: 7F       RET                      (0999)    ret
                                        (1000) .ENDSECTION
                                        (1001) 
                                        (1002) 
                                        (1003) .SECTION
                                        (1004) ;-----------------------------------------------------------------------------
                                        (1005) ;  FUNCTION NAME: UART_CPutString
                                        (1006) ;
                                        (1007) ;  DESCRIPTION:
                                        (1008) ;     Send String out through UART TX port.
                                        (1009) ;-----------------------------------------------------------------------------
                                        (1010) ;
                                        (1011) ;  ARGUMENTS:
                                        (1012) ;     Pointer to String
                                        (1013) ;     A has MSB of string address
                                        (1014) ;     X has LSB of string address
                                        (1015) ;
                                        (1016) ;  RETURNS:
                                        (1017) ;     none
                                        (1018) ;
                                        (1019) ;  SIDE EFFECTS:
                                        (1020) ;    The A and X registers may be modified by this or future implementations
                                        (1021) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1022) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1023) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1024) ;    functions.
                                        (1025) ;
                                        (1026)  UART_CPutString:
                                        (1027) _UART_CPutString:
                                        (1028)    RAM_PROLOGUE RAM_USE_CLASS_1
0B26: 08       PUSH  A                  (1029)    push  A                                       ; Store ROM pointer
0B27: 10       PUSH  X                  (1030)    push  X
0B28: 28       ROMX                     (1031)    romx                                          ; Get character from ROM
0B29: A0 0B    JZ    0x0B35             (1032)    jz    .End_CPutString
0B2B: 9F 56    CALL  _UART_PutChar      (1033)    call  UART_PutChar                            ; Print character
0B2D: 20       POP   X                  (1034)    pop   X
0B2E: 18       POP   A                  (1035)    pop   A
0B2F: 75       INC   X                  (1036)    inc   X                                       ; Inc LSB of pointer
0B30: DF F5    JNC   _UART_CPutString   (1037)    jnc   UART_CPutString                         ; Check for carry
0B32: 74       INC   A                  (1038)    inc   A                                       ; Inc MSB of pointer
0B33: 8F F2    JMP   _UART_CPutString   (1039)    jmp   UART_CPutString
                                        (1040) 
                                        (1041) 
                                        (1042) .End_CPutString:
0B35: 38 FE    ADD   SP,0xFE            (1043)    add   SP, -2
                                        (1044)    RAM_EPILOGUE RAM_USE_CLASS_1
0B37: 7F       RET                      (1045)    ret
                                        (1046) .ENDSECTION
                                        (1047) 
                                        (1048) 
                                        (1049) .SECTION
                                        (1050) ;-----------------------------------------------------------------------------
                                        (1051) ;  FUNCTION NAME: UART_PutCRLF
                                        (1052) ;
                                        (1053) ;  DESCRIPTION:
                                        (1054) ;     Send a CR and LF
                                        (1055) ;-----------------------------------------------------------------------------
                                        (1056) ;
                                        (1057) ;  ARGUMENTS:
                                        (1058) ;     none.
                                        (1059) ;
                                        (1060) ;  RETURNS:
                                        (1061) ;     none.
                                        (1062) ;
                                        (1063) ;  SIDE EFFECTS:
                                        (1064) ;    The A and X registers may be modified by this or future implementations
                                        (1065) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1066) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1067) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1068) ;    functions.
                                        (1069) ;
                                        (1070)  UART_PutCRLF:
                                        (1071) _UART_PutCRLF:
                                        (1072)    RAM_PROLOGUE RAM_USE_CLASS_1
0B38: 50 0D    MOV   A,0xD              (1073)    mov  A,0x0D                        ; Send CR
0B3A: 9F 47    CALL  _UART_PutChar      (1074)    call UART_PutChar
0B3C: 50 0A    MOV   A,0xA              (1075)    mov  A,0x0A                        ; Send LF
0B3E: 9F 43    CALL  _UART_PutChar      (1076)    call UART_PutChar
                                        (1077)    RAM_EPILOGUE RAM_USE_CLASS_1
0B40: 7F       RET                      (1078)    ret
                                        (1079) .ENDSECTION
                                        (1080) 
                                        (1081) 
                                        (1082) IF (UART_RXBUF_ENABLE)
                                        (1083) ;=============================================================================
                                        (1084) ;=============================================================================
                                        (1085) ;
                                        (1086) ;     Command Buffer commands
                                        (1087) ;
                                        (1088) ;=============================================================================
                                        (1089) ;=============================================================================
                                        (1090) 
                                        (1091) .SECTION
                                        (1092) ;-----------------------------------------------------------------------------
                                        (1093) ;  FUNCTION NAME: UART_CmdReset
                                        (1094) ;
                                        (1095) ;  DESCRIPTION:
                                        (1096) ;     Reset command string and status flags
                                        (1097) ;-----------------------------------------------------------------------------
                                        (1098) ;
                                        (1099) ;  ARGUMENTS:
                                        (1100) ;     none.
                                        (1101) ;
                                        (1102) ;  RETURNS:
                                        (1103) ;     none.
                                        (1104) ;
                                        (1105) ;  SIDE EFFECTS:
                                        (1106) ;    The A and X registers may be modified by this or future implementations
                                        (1107) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1108) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1109) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1110) ;    functions.
                                        (1111) ;          
                                        (1112) ;    Currently only the page pointer registers listed below are modified: 
                                        (1113) ;          CUR_PP
                                        (1114) ;
                                        (1115) ;  THEORY of OPERATION or PROCEDURE:
                                        (1116) ;     Clear the command buffer, command counter, and flag.
                                        (1117) ;
                                        (1118)  UART_CmdReset:
                                        (1119) _UART_CmdReset:
                                        (1120)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1121)    RAM_SETPAGE_CUR >UART_aRxBuffer
                                        (1122)    mov [UART_aRxBuffer], 0x00
                                        (1123)    RAM_SETPAGE_CUR >UART_bRxCnt
                                        (1124)    mov [UART_bRxCnt], 0x00
                                        (1125)    and [UART_fStatus], 0x00
                                        (1126)    RAM_SETPAGE_CUR >ptrParam
                                        (1127)    mov [ptrParam],0x00
                                        (1128)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1129)    ret
                                        (1130) .ENDSECTION
                                        (1131) 
                                        (1132) 
                                        (1133) .SECTION
                                        (1134) ;-----------------------------------------------------------------------------
                                        (1135) ;  FUNCTION NAME: UART_bCmdCheck
                                        (1136) ;
                                        (1137) ;  DESCRIPTION:
                                        (1138) ;     Check to see if valid command in buffer.
                                        (1139) ;-----------------------------------------------------------------------------
                                        (1140) ;
                                        (1141) ;  ARGUMENTS:
                                        (1142) ;     none.
                                        (1143) ;
                                        (1144) ;  RETURNS:
                                        (1145) ;     BYTE  fStatus - Status of command receive buffer.
                                        (1146) ;                     Returns non-zero value in A if command is valid.
                                        (1147) ;
                                        (1148) ;  SIDE EFFECTS:
                                        (1149) ;    The A and X registers may be modified by this or future implementations
                                        (1150) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1151) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1152) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1153) ;    functions.
                                        (1154) ;          
                                        (1155) ;    Currently only the page pointer registers listed below are modified: 
                                        (1156) ;          CUR_PP
                                        (1157) ;
                                        (1158) ;  THEORY of OPERATION or PROCEDURE:
                                        (1159) ;     Read the status and control register.
                                        (1160) ;
                                        (1161)  UART_bCmdCheck:
                                        (1162) _UART_bCmdCheck:
                                        (1163)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1164)    RAM_SETPAGE_CUR >UART_fStatus
                                        (1165)    mov A,  [UART_fStatus]
                                        (1166)    and A, UART_RX_BUF_CMDTERM                    ; Mask off Command status
                                        (1167)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1168)    ret
                                        (1169) .ENDSECTION
                                        (1170)     
                                        (1171) 
                                        (1172) .SECTION
                                        (1173) ;-----------------------------------------------------------------------------
                                        (1174) ;  FUNCTION NAME: UART_bErrCheck
                                        (1175) ;
                                        (1176) ;  DESCRIPTION:
                                        (1177) ;     Check to see if an error has occured since last CmdReset
                                        (1178) ;-----------------------------------------------------------------------------
                                        (1179) ;
                                        (1180) ;  ARGUMENTS:
                                        (1181) ;     none.
                                        (1182) ;
                                        (1183) ;  RETURNS:
                                        (1184) ;     BYTE  fStatus - Status of command receive buffer.
                                        (1185) ;                     Returns non-zero value in A if command is valid.
                                        (1186) ;           0x80 => Parity Error
                                        (1187) ;           0x40 => OverRun Error
                                        (1188) ;           0x20 => Framing Error
                                        (1189) ;           0x10 => Software Buffer OverRun
                                        (1190) ;
                                        (1191) ;  SIDE EFFECTS:
                                        (1192) ;    The A and X registers may be modified by this or future implementations
                                        (1193) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1194) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1195) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1196) ;    functions.
                                        (1197) ;          
                                        (1198) ;    Currently only the page pointer registers listed below are modified: 
                                        (1199) ;          CUR_PP
                                        (1200) ;     Error Status is clear when read.
                                        (1201) ;
                                        (1202) ;  THEORY of OPERATION or PROCEDURE:
                                        (1203) ;     Read RX buffer error status and clear status
                                        (1204) ;
                                        (1205)  UART_bErrCheck:
                                        (1206) _UART_bErrCheck:
                                        (1207)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1208)    RAM_SETPAGE_CUR >UART_fStatus
                                        (1209)    mov A,  [UART_fStatus]
                                        (1210)    and A, UART_RX_BUF_ERROR                      ; Mask off Error status
                                        (1211)    and [UART_fStatus], ~UART_RX_BUF_ERROR
                                        (1212)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1213)    ret
                                        (1214) .ENDSECTION
                                        (1215) 
                                        (1216) .SECTION
                                        (1217) ;-----------------------------------------------------------------------------
                                        (1218) ;  FUNCTION NAME: UART_bCmdLength
                                        (1219) ;
                                        (1220) ;  DESCRIPTION:
                                        (1221) ;     Get length of command string
                                        (1222) ;-----------------------------------------------------------------------------
                                        (1223) ;
                                        (1224) ;  ARGUMENTS:
                                        (1225) ;     none.
                                        (1226) ;
                                        (1227) ;  RETURNS:
                                        (1228) ;     BYTE  bRxCnt    Returns the command length in A.
                                        (1229) ;
                                        (1230) ;  SIDE EFFECTS:
                                        (1231) ;    The A and X registers may be modified by this or future implementations
                                        (1232) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1233) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1234) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1235) ;    functions.
                                        (1236) ;          
                                        (1237) ;    Currently only the page pointer registers listed below are modified: 
                                        (1238) ;          CUR_PP
                                        (1239) ;
                                        (1240)  UART_bCmdLength:
                                        (1241) _UART_bCmdLength:
                                        (1242)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1243)    RAM_SETPAGE_CUR >UART_bRxCnt
                                        (1244)    mov A,  [UART_bRxCnt]
                                        (1245)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1246)    ret
                                        (1247) .ENDSECTION
                                        (1248) 
                                        (1249) 
                                        (1250) .SECTION
                                        (1251) ;-----------------------------------------------------------------------------
                                        (1252) ;  FUNCTION NAME: UART_szGetParam
                                        (1253) ;
                                        (1254) ;  DESCRIPTION:
                                        (1255) ;      Return next parameter from UART Rx buffer
                                        (1256) ;-----------------------------------------------------------------------------
                                        (1257) ;
                                        (1258) ;  ARGUMENTS:  none
                                        (1259) ;
                                        (1260) ;  RETURNS:
                                        (1261) ;     A => MSB of parameter address
                                        (1262) ;     X => LSB of parameter address
                                        (1263) ;
                                        (1264) ;  SIDE EFFECTS:
                                        (1265) ;    The A and X registers may be modified by this or future implementations
                                        (1266) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1267) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1268) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1269) ;    functions.
                                        (1270) ;          
                                        (1271) ;    Currently only the page pointer registers listed below are modified: 
                                        (1272) ;          CUR_PP
                                        (1273) ;          IDX_PP
                                        (1274) ;
                                        (1275) ;     The receive string is modified by placing Null characters at the end
                                        (1276) ;     of each parameter as they are recovered.
                                        (1277) ;
                                        (1278) ;  THEORY OF OPERATION:
                                        (1279) ;     This function is a stateful generator of addresses to the "parameters"
                                        (1280) ;     of an input "Command". It scans the (optional) input buffer and breaks
                                        (1281) ;     each lexically distinct element into a null-terminated string by replacing
                                        (1282) ;     delimiters with nulls, as appropriate. The state of the generator is 
                                        (1283) ;     maintained by the private variable ptrParam, which is a buffer-relative
                                        (1284) ;     offset. The generator is initialized by a call to the function
                                        (1285) ;     UART_CmdReset which resets the entire buffer to the 'empty'
                                        (1286) ;     state. Typically this function, UART_szGetParam, is
                                        (1287) ;     not called until the buffer has been loaded with an entire command
                                        (1288) ;     (See UART_bCmdCheck).
                                        (1289) ;
                                        (1290) ;     Note, there is no special distinction between the "command" and the 
                                        (1291) ;     "parameters". The first non-delimiter character of the buffer---the first
                                        (1292) ;     character of the "command"---is also, for the purposes of this function,
                                        (1293) ;     the first "parameter" to which it returns an address.
                                        (1294) ;
                                        (1295) ;     The value of a delimiter (commonly an ascii space, 0x20 and decimal 32)
                                        (1296) ;     is determined at configuration time by a user module parameter.
                                        (1297) ;
                                        (1298)  UART_szGetParam:
                                        (1299) _UART_szGetParam:
                                        (1300)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1301)    RAM_PROLOGUE RAM_USE_CLASS_3
                                        (1302)     
                                        (1303)    RAM_SETPAGE_CUR >ptrParam
                                        (1304)    mov   A, <UART_aRxBuffer                 ; Get address to receive buffer
                                        (1305)    add   A, [ptrParam]                      ; Add string offset
                                        (1306)    mov   X, A
                                        (1307)    RAM_SETPAGE_IDX >UART_aRxBuffer
                                        (1308)    mov   A, [X]                             ; Get character pointed by X
                                        (1309)    jnz   .SkipOverDelimitersLoop            ; Null? No,  continue...
                                        (1310)    push  X                                  ;       Yes, Save LSB of current pointer
                                        (1311)    jmp   .End_GetNextParam
                                        (1312)                                             ; Check for delimiter and keep looping until
                                        (1313)                                             ; all leading delimiters have been found.
                                        (1314) .SkipOverDelimitersLoop:
                                        (1315)    cmp   A, UART_DELIMITER                  ; Do we have a delimiter?
                                        (1316)    jnz   .ParamStartFound                   ;   No,  Bingo! found a parameter
                                        (1317)    inc   X                                  ;   Yes, Increment both index and...
                                        (1318)    inc   [ptrParam]                         ;          the stored pointer.
                                        (1319)    mov   A, [X]                             ; Get character pointed by X
                                        (1320)    cmp   [ptrParam], (UART_RX_BUFFER_SIZE -1)   ; End of buffer?
                                        (1321)    jnz   .SkipOverDelimitersLoop            ;   No,  continue the scan
                                        (1322) 
                                        (1323) .EndOfString:                               ;   Yes, end of string found...
                                        (1324)    push  X                                  ;        Save ptr
                                        (1325) .TerminateString:
                                        (1326)    mov   [X], 0x00                          ; Make sure string is zero
                                        (1327)    jmp   .End_GetNextParam
                                        (1328) 
                                        (1329) .ParamStartFound:
                                        (1330)    push  X                                  ; Beginning of parameter found, save pointer
                                        (1331) 
                                        (1332) .ParamLoop:                                 ; Now loop until end of parameter found.
                                        (1333)    inc   X                                  ; Advance pointers.
                                        (1334)    inc   [ptrParam]
                                        (1335)    cmp   [ptrParam], (UART_RX_BUFFER_SIZE -1)   ; Check if we are at the end of buffer
                                        (1336)    jz    .TerminateString
                                        (1337)    mov   A, [X]                             ; Get next character
                                        (1338)    jz    .End_GetNextParam
                                        (1339)    cmp   A, UART_DELIMITER                  ; Check if we have a delimiter
                                        (1340)    jnz   .ParamLoop                         ; Still no delimiter, loop again
                                        (1341)    mov   [X], 0x00                          ; Replace delimiter with null for end of substring
                                        (1342)    inc   [ptrParam]
                                        (1343)    cmp   [ptrParam], (UART_RX_BUFFER_SIZE -1)   ; Check if we are at the end of buffer
                                        (1344)    jnz   .End_GetNextParam                  ; If not end of string leave
                                        (1345)    mov   [ptrParam], (UART_RX_BUFFER_SIZE -1)   ; Reset pointer to end of string.
                                        (1346) 
                                        (1347) .End_GetNextParam:
                                        (1348)    pop   X
                                        (1349)    push  X
                                        (1350)    cmp   [X], 0x00
                                        (1351)    jnz   .NotNullString
                                        (1352)    pop   X
                                        (1353)    mov   X, 0x00
                                        (1354)    mov   A, X
                                        (1355)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (1356)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1357)    ret
                                        (1358) 
                                        (1359) .NotNullString:
                                        (1360)    pop  X
                                        (1361)    mov  A, >UART_aRxBuffer                  ; Return pointer
                                        (1362)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (1363)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1364)    ret
                                        (1365) .ENDSECTION
                                        (1366) 
                                        (1367) 
                                        (1368) .SECTION
                                        (1369) ;-----------------------------------------------------------------------------
                                        (1370) ;  FUNCTION NAME: UART_szGetRestOfParams
                                        (1371) ;
                                        (1372) ;  DESCRIPTION:
                                        (1373) ;      Returns a pointer to the rest of the UART RX buffer
                                        (1374) ;-----------------------------------------------------------------------------
                                        (1375) ;
                                        (1376) ;  ARGUMENTS:  none
                                        (1377) ;
                                        (1378) ;  RETURNS:
                                        (1379) ;     A => MSB of parameter
                                        (1380) ;     X => LSB of parameter
                                        (1381) ;
                                        (1382) ;  SIDE EFFECTS:
                                        (1383) ;    The A and X registers may be modified by this or future implementations
                                        (1384) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1385) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1386) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1387) ;    functions.
                                        (1388) ;          
                                        (1389) ;    Currently only the page pointer registers listed below are modified: 
                                        (1390) ;          CUR_PP
                                        (1391) ;
                                        (1392)  UART_szGetRestOfParams:
                                        (1393) _UART_szGetRestOfParams:
                                        (1394)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1395)    RAM_SETPAGE_CUR >ptrParam
                                        (1396)    mov  A, <UART_aRxBuffer                  ; Get address to receive buffer
                                        (1397)    add  A, [ptrParam]                       ; Add string offset
                                        (1398)    mov  X,A
                                        (1399)    mov  A,>UART_aRxBuffer                   ; Return pointer
                                        (1400)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (1401)    ret
                                        (1402) .ENDSECTION
                                        (1403) 
                                        (1404) ENDIF
                                        (1405) 
                                        (1406) 
                                        (1407) ; End of File UART.asm
FILE: lib\tempcounter.asm               (0001) ;;*****************************************************************************
0B41: 43 E1 02 OR    REG[0xE1],0x2      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: TempCounter.asm
                                        (0004) ;;   Version: 2.5, Updated on 2015/3/4 at 22:23:43
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Counter16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "TempCounter.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  TempCounter_EnableInt
                                        (0030) export _TempCounter_EnableInt
                                        (0031) export  TempCounter_DisableInt
                                        (0032) export _TempCounter_DisableInt
                                        (0033) export  TempCounter_Start
                                        (0034) export _TempCounter_Start
                                        (0035) export  TempCounter_Stop
                                        (0036) export _TempCounter_Stop
                                        (0037) export  TempCounter_WritePeriod
                                        (0038) export _TempCounter_WritePeriod
                                        (0039) export  TempCounter_WriteCompareValue
                                        (0040) export _TempCounter_WriteCompareValue
                                        (0041) export  TempCounter_wReadCompareValue
                                        (0042) export _TempCounter_wReadCompareValue
                                        (0043) export  TempCounter_wReadCounter
                                        (0044) export _TempCounter_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wTempCounter_ReadCompareValue  ; deprecated
                                        (0049) export _wTempCounter_ReadCompareValue  ; deprecated
                                        (0050) export  wTempCounter_ReadCounter       ; deprecated
                                        (0051) export _wTempCounter_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) ;-----------------------------------------------
                                        (0054) ;  Constant Definitions
                                        (0055) ;-----------------------------------------------
                                        (0056) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0057) 
                                        (0058) 
                                        (0059) AREA UserModules (ROM, REL)
                                        (0060) 
                                        (0061) .SECTION
                                        (0062) ;-----------------------------------------------------------------------------
                                        (0063) ;  FUNCTION NAME: TempCounter_EnableInt
                                        (0064) ;
                                        (0065) ;  DESCRIPTION:
                                        (0066) ;     Enables this counter's interrupt by setting the interrupt enable mask bit
                                        (0067) ;     associated with this User Module. This function has no effect until and
                                        (0068) ;     unless the global interrupts are enabled (for example by using the
                                        (0069) ;     macro M8C_EnableGInt).
                                        (0070) ;-----------------------------------------------------------------------------
                                        (0071) ;
                                        (0072) ;  ARGUMENTS:    None.
                                        (0073) ;  RETURNS:      Nothing.
                                        (0074) ;  SIDE EFFECTS: 
                                        (0075) ;    The A and X registers may be modified by this or future implementations
                                        (0076) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0077) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0078) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0079) ;    functions.
                                        (0080) ;
                                        (0081)  TempCounter_EnableInt:
                                        (0082) _TempCounter_EnableInt:
                                        (0083)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0084)    TempCounter_EnableInt_M
                                        (0085)    RAM_EPILOGUE RAM_USE_CLASS_1
0B44: 7F       RET                      (0086)    ret
0B45: 41 E1 FD AND   REG[0xE1],0xFD     
                                        (0087) 
                                        (0088) .ENDSECTION
                                        (0089) 
                                        (0090) .SECTION
                                        (0091) ;-----------------------------------------------------------------------------
                                        (0092) ;  FUNCTION NAME: TempCounter_DisableInt
                                        (0093) ;
                                        (0094) ;  DESCRIPTION:
                                        (0095) ;     Disables this counter's interrupt by clearing the interrupt enable
                                        (0096) ;     mask bit associated with this User Module.
                                        (0097) ;-----------------------------------------------------------------------------
                                        (0098) ;
                                        (0099) ;  ARGUMENTS:    None
                                        (0100) ;  RETURNS:      Nothing
                                        (0101) ;  SIDE EFFECTS: 
                                        (0102) ;    The A and X registers may be modified by this or future implementations
                                        (0103) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0104) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0105) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0106) ;    functions.
                                        (0107) ;
                                        (0108)  TempCounter_DisableInt:
                                        (0109) _TempCounter_DisableInt:
                                        (0110)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0111)    TempCounter_DisableInt_M
                                        (0112)    RAM_EPILOGUE RAM_USE_CLASS_1
0B48: 7F       RET                      (0113)    ret
0B49: 43 23 01 OR    REG[0x23],0x1      
                                        (0114) 
                                        (0115) 
                                        (0116) .ENDSECTION
                                        (0117) 
                                        (0118) .SECTION
                                        (0119) ;-----------------------------------------------------------------------------
                                        (0120) ;  FUNCTION NAME: TempCounter_Start
                                        (0121) ;
                                        (0122) ;  DESCRIPTION:
                                        (0123) ;     Sets the start bit in the Control register of this user module.  The
                                        (0124) ;     counter will begin counting on the next input clock as soon as the
                                        (0125) ;     enable input is asserted high.
                                        (0126) ;-----------------------------------------------------------------------------
                                        (0127) ;
                                        (0128) ;  ARGUMENTS:    None
                                        (0129) ;  RETURNS:      Nothing
                                        (0130) ;  SIDE EFFECTS: 
                                        (0131) ;    The A and X registers may be modified by this or future implementations
                                        (0132) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0133) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0134) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0135) ;    functions.
                                        (0136) ;
                                        (0137)  TempCounter_Start:
                                        (0138) _TempCounter_Start:
                                        (0139)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0140)    TempCounter_Start_M
                                        (0141)    RAM_EPILOGUE RAM_USE_CLASS_1
0B4C: 7F       RET                      (0142)    ret
0B4D: 41 23 FE AND   REG[0x23],0xFE     
                                        (0143) 
                                        (0144) 
                                        (0145) .ENDSECTION
                                        (0146) 
                                        (0147) .SECTION
                                        (0148) ;-----------------------------------------------------------------------------
                                        (0149) ;  FUNCTION NAME: TempCounter_Stop
                                        (0150) ;
                                        (0151) ;  DESCRIPTION:
                                        (0152) ;     Disables counter operation by clearing the start bit in the Control
                                        (0153) ;     register of the LSB block.
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;
                                        (0156) ;  ARGUMENTS:    None
                                        (0157) ;  RETURNS:      Nothing
                                        (0158) ;  SIDE EFFECTS: 
                                        (0159) ;    The A and X registers may be modified by this or future implementations
                                        (0160) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0161) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0162) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0163) ;    functions.
                                        (0164) ;
                                        (0165)  TempCounter_Stop:
                                        (0166) _TempCounter_Stop:
                                        (0167)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0168)    TempCounter_Stop_M
                                        (0169)    RAM_EPILOGUE RAM_USE_CLASS_1
0B50: 7F       RET                      (0170)    ret
                                        (0171) 
                                        (0172) 
                                        (0173) .ENDSECTION
                                        (0174) 
                                        (0175) .SECTION
                                        (0176) ;-----------------------------------------------------------------------------
                                        (0177) ;  FUNCTION NAME: TempCounter_WritePeriod
                                        (0178) ;
                                        (0179) ;  DESCRIPTION:
                                        (0180) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0181) ;-----------------------------------------------------------------------------
                                        (0182) ;
                                        (0183) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0184) ;  RETURNS:   Nothing
                                        (0185) ;  SIDE EFFECTS:
                                        (0186) ;    If the counter user module is stopped, then this value will also be
                                        (0187) ;    latched into the Count registers (DR0).
                                        (0188) ;     
                                        (0189) ;    The A and X registers may be modified by this or future implementations
                                        (0190) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0191) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0192) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0193) ;    functions.
                                        (0194) ;
                                        (0195)  TempCounter_WritePeriod:
                                        (0196) _TempCounter_WritePeriod:
                                        (0197)    RAM_PROLOGUE RAM_USE_CLASS_1
0B51: 60 21    MOV   REG[0x21],A        (0198)    mov   reg[TempCounter_PERIOD_LSB_REG], A
0B53: 5B       MOV   A,X                (0199)    mov   A, X
0B54: 60 25    MOV   REG[0x25],A        (0200)    mov   reg[TempCounter_PERIOD_MSB_REG], A
                                        (0201)    RAM_EPILOGUE RAM_USE_CLASS_1
0B56: 7F       RET                      (0202)    ret
                                        (0203) 
                                        (0204) 
                                        (0205) .ENDSECTION
                                        (0206) 
                                        (0207) .SECTION
                                        (0208) ;-----------------------------------------------------------------------------
                                        (0209) ;  FUNCTION NAME: TempCounter_WriteCompareValue
                                        (0210) ;
                                        (0211) ;  DESCRIPTION:
                                        (0212) ;     Writes compare value into the Compare register (DR2).
                                        (0213) ;-----------------------------------------------------------------------------
                                        (0214) ;
                                        (0215) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0216) ;  RETURNS:      Nothing
                                        (0217) ;  SIDE EFFECTS: 
                                        (0218) ;    The A and X registers may be modified by this or future implementations
                                        (0219) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0220) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0221) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0222) ;    functions.
                                        (0223) ;
                                        (0224)  TempCounter_WriteCompareValue:
                                        (0225) _TempCounter_WriteCompareValue:
                                        (0226)    RAM_PROLOGUE RAM_USE_CLASS_1
0B57: 60 22    MOV   REG[0x22],A        (0227)    mov   reg[TempCounter_COMPARE_LSB_REG], A
0B59: 5B       MOV   A,X                (0228)    mov   A, X
0B5A: 60 26    MOV   REG[0x26],A        (0229)    mov   reg[TempCounter_COMPARE_MSB_REG], A
                                        (0230)    RAM_EPILOGUE RAM_USE_CLASS_1
0B5C: 7F       RET                      (0231)    ret
                                        (0232) 
                                        (0233) 
                                        (0234) .ENDSECTION
                                        (0235) 
                                        (0236) .SECTION
                                        (0237) ;-----------------------------------------------------------------------------
                                        (0238) ;  FUNCTION NAME: TempCounter_wReadCompareValue
                                        (0239) ;
                                        (0240) ;  DESCRIPTION:
                                        (0241) ;     Reads the Compare registers.
                                        (0242) ;-----------------------------------------------------------------------------
                                        (0243) ;
                                        (0244) ;  ARGUMENTS:    None
                                        (0245) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0246) ;  SIDE EFFECTS: 
                                        (0247) ;    The A and X registers may be modified by this or future implementations
                                        (0248) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0249) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0250) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0251) ;    functions.
                                        (0252) ;
                                        (0253)  TempCounter_wReadCompareValue:
                                        (0254) _TempCounter_wReadCompareValue:
                                        (0255)  wTempCounter_ReadCompareValue:                  ; this name deprecated
                                        (0256) _wTempCounter_ReadCompareValue:                  ; this name deprecated
                                        (0257)    RAM_PROLOGUE RAM_USE_CLASS_1
0B5D: 5D 26    MOV   A,REG[0x26]        (0258)    mov   A, reg[TempCounter_COMPARE_MSB_REG]
0B5F: 5C       MOV   X,A                (0259)    mov   X, A
0B60: 5D 22    MOV   A,REG[0x22]        (0260)    mov   A, reg[TempCounter_COMPARE_LSB_REG]
                                        (0261)    RAM_EPILOGUE RAM_USE_CLASS_1
0B62: 7F       RET                      (0262)    ret
                                        (0263) 
                                        (0264) 
                                        (0265) .ENDSECTION
                                        (0266) 
                                        (0267) .SECTION
                                        (0268) ;-----------------------------------------------------------------------------
                                        (0269) ;  FUNCTION NAME: TempCounter_wReadCounter
                                        (0270) ;
                                        (0271) ;  DESCRIPTION:
                                        (0272) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0273) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0274) ;     from the Count to the Compare registers by holding the clock low in
                                        (0275) ;     the MSB PSoC block.
                                        (0276) ;-----------------------------------------------------------------------------
                                        (0277) ;
                                        (0278) ;  ARGUMENTS: None
                                        (0279) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0280) ;  SIDE EFFECTS:
                                        (0281) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0282) ;     2) The A and X registers may be modified by this or future implementations
                                        (0283) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0284) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0285) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0286) ;        functions.
                                        (0287) ;
                                        (0288)  TempCounter_wReadCounter:
                                        (0289) _TempCounter_wReadCounter:
                                        (0290)  wTempCounter_ReadCounter:                       ; this name deprecated
                                        (0291) _wTempCounter_ReadCounter:                       ; this name deprecated
                                        (0292) 
                                        (0293)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0294)    bOrigControlReg:        EQU   2                  ; Frame offset to temp CR0     store
                                        (0295)    bOrigClockSetting:      EQU   3                  ; Frame offset to temp Input   store
                                        (0296)    wCounter:               EQU   4                  ; Frame offset to temp Count   store
                                        (0297)    STACK_FRAME_SIZE:       EQU   6                  ; max stack frame size is 6 bytes
                                        (0298) 
                                        (0299)    RAM_PROLOGUE RAM_USE_CLASS_2
0B63: 4F       MOV   X,SP               (0300)    mov   X, SP                                      ; X <-  stack frame pointer
0B64: 5D 26    MOV   A,REG[0x26]        (0301)    mov   A, reg[TempCounter_COMPARE_MSB_REG]     ; Save the Compare register on the stack
0B66: 08       PUSH  A                  (0302)    push  A                                          ;
0B67: 5D 22    MOV   A,REG[0x22]        (0303)    mov   A, reg[TempCounter_COMPARE_LSB_REG]     ;
0B69: 08       PUSH  A                  (0304)    push  A                                          ;   -stack frame now 2 bytes-
0B6A: 5D 23    MOV   A,REG[0x23]        (0305)    mov   A, reg[TempCounter_CONTROL_LSB_REG]     ; Save CR0 (running or stopped state)
0B6C: 08       PUSH  A                  (0306)    push  A                                          ;   -stack frame now 3 bytes-
0B6D: 41 23 FE AND   REG[0x23],0xFE     
0B70: 71 10    OR    F,0x10             
                                        (0307)    TempCounter_Stop_M                            ; Disable (stop) the Counter if running
                                        (0308)    M8C_SetBank1                                     ;
0B72: 5D 21    MOV   A,REG[0x21]        (0309)    mov   A, reg[TempCounter_INPUT_LSB_REG]       ; save the LSB clock input setting
0B74: 08       PUSH  A                  (0310)    push  A                                          ;   on the stack (now 4 bytes) and ...
                                        (0311)                                                     ;   hold the clock low:
0B75: 62 21 00 MOV   REG[0x21],0x0      (0312)    mov   reg[TempCounter_INPUT_LSB_REG], INPUT_REG_NULL
0B78: 70 EF    AND   F,0xEF             
                                        (0313)    M8C_SetBank0                                     ; Extract the Count via DR2 register
0B7A: 5D 24    MOV   A,REG[0x24]        (0314)    mov   A, reg[TempCounter_COUNTER_MSB_REG]     ; DR2 <- DR0 (in the MSB block)
0B7C: 5D 26    MOV   A,REG[0x26]        (0315)    mov   A, reg[TempCounter_COMPARE_MSB_REG]     ; Stash the Count MSB on the stack
0B7E: 08       PUSH  A                  (0316)    push  A                                          ;   -stack frame is now 5 bytes
0B7F: 5D 20    MOV   A,REG[0x20]        (0317)    mov   A, reg[TempCounter_COUNTER_LSB_REG]     ; DR2 <- DR0 (in the LSB block)
0B81: 5D 22    MOV   A,REG[0x22]        (0318)    mov   A, reg[TempCounter_COMPARE_LSB_REG]     ; Stash the Count LSB on the stack
0B83: 08       PUSH  A                  (0319)    push  A                                          ;   -stack frame is now 6 bytes-
0B84: 52 00    MOV   A,[X+0]            (0320)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
0B86: 60 26    MOV   REG[0x26],A        (0321)    mov   reg[TempCounter_COMPARE_MSB_REG], A     ;
0B88: 52 01    MOV   A,[X+1]            (0322)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
0B8A: 60 22    MOV   REG[0x22],A        (0323)    mov   reg[TempCounter_COMPARE_LSB_REG], A     ;
0B8C: 71 10    OR    F,0x10             
                                        (0324)    M8C_SetBank1                                     ; ---Restore the counter operation
0B8E: 52 03    MOV   A,[X+3]            (0325)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
0B90: 60 21    MOV   REG[0x21],A        (0326)    mov   reg[TempCounter_INPUT_LSB_REG], A       ;   and restore it
0B92: 70 EF    AND   F,0xEF             
                                        (0327)    M8C_SetBank0                                     ; Now re-enable (start) the counter
0B94: 52 02    MOV   A,[X+2]            (0328)    mov   A, [X+bOrigControlReg]                     ;   if it was running when
0B96: 60 23    MOV   REG[0x23],A        (0329)    mov   reg[TempCounter_CONTROL_LSB_REG], A     ;   this function was first called
0B98: 18       POP   A                  (0330)    pop   A                                          ; Setup the return value
0B99: 20       POP   X                  (0331)    pop   X                                          ;
0B9A: 38 FC    ADD   SP,0xFC            (0332)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
0B9C: 70 3F    AND   F,0x3F             
0B9E: 71 C0    OR    F,0xC0             
                                        (0333)    RAM_EPILOGUE RAM_USE_CLASS_2
0BA0: 7F       RET                      (0334)    ret
                                        (0335) 
                                        (0336) .ENDSECTION
                                        (0337) 
                                        (0338) ; End of File TempCounter.asm
FILE: lib\motordriver.asm               (0001) ;;*****************************************************************************
0BA1: 43 E1 20 OR    REG[0xE1],0x20     (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: MotorDriver.asm
                                        (0004) ;;   Version: 2.5, Updated on 2015/3/4 at 22:23:43
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Counter16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "MotorDriver.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  MotorDriver_EnableInt
                                        (0030) export _MotorDriver_EnableInt
                                        (0031) export  MotorDriver_DisableInt
                                        (0032) export _MotorDriver_DisableInt
                                        (0033) export  MotorDriver_Start
                                        (0034) export _MotorDriver_Start
                                        (0035) export  MotorDriver_Stop
                                        (0036) export _MotorDriver_Stop
                                        (0037) export  MotorDriver_WritePeriod
                                        (0038) export _MotorDriver_WritePeriod
                                        (0039) export  MotorDriver_WriteCompareValue
                                        (0040) export _MotorDriver_WriteCompareValue
                                        (0041) export  MotorDriver_wReadCompareValue
                                        (0042) export _MotorDriver_wReadCompareValue
                                        (0043) export  MotorDriver_wReadCounter
                                        (0044) export _MotorDriver_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wMotorDriver_ReadCompareValue  ; deprecated
                                        (0049) export _wMotorDriver_ReadCompareValue  ; deprecated
                                        (0050) export  wMotorDriver_ReadCounter       ; deprecated
                                        (0051) export _wMotorDriver_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) ;-----------------------------------------------
                                        (0054) ;  Constant Definitions
                                        (0055) ;-----------------------------------------------
                                        (0056) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0057) 
                                        (0058) 
                                        (0059) AREA UserModules (ROM, REL)
                                        (0060) 
                                        (0061) .SECTION
                                        (0062) ;-----------------------------------------------------------------------------
                                        (0063) ;  FUNCTION NAME: MotorDriver_EnableInt
                                        (0064) ;
                                        (0065) ;  DESCRIPTION:
                                        (0066) ;     Enables this counter's interrupt by setting the interrupt enable mask bit
                                        (0067) ;     associated with this User Module. This function has no effect until and
                                        (0068) ;     unless the global interrupts are enabled (for example by using the
                                        (0069) ;     macro M8C_EnableGInt).
                                        (0070) ;-----------------------------------------------------------------------------
                                        (0071) ;
                                        (0072) ;  ARGUMENTS:    None.
                                        (0073) ;  RETURNS:      Nothing.
                                        (0074) ;  SIDE EFFECTS: 
                                        (0075) ;    The A and X registers may be modified by this or future implementations
                                        (0076) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0077) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0078) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0079) ;    functions.
                                        (0080) ;
                                        (0081)  MotorDriver_EnableInt:
                                        (0082) _MotorDriver_EnableInt:
                                        (0083)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0084)    MotorDriver_EnableInt_M
                                        (0085)    RAM_EPILOGUE RAM_USE_CLASS_1
0BA4: 7F       RET                      (0086)    ret
0BA5: 41 E1 DF AND   REG[0xE1],0xDF     
                                        (0087) 
                                        (0088) .ENDSECTION
                                        (0089) 
                                        (0090) .SECTION
                                        (0091) ;-----------------------------------------------------------------------------
                                        (0092) ;  FUNCTION NAME: MotorDriver_DisableInt
                                        (0093) ;
                                        (0094) ;  DESCRIPTION:
                                        (0095) ;     Disables this counter's interrupt by clearing the interrupt enable
                                        (0096) ;     mask bit associated with this User Module.
                                        (0097) ;-----------------------------------------------------------------------------
                                        (0098) ;
                                        (0099) ;  ARGUMENTS:    None
                                        (0100) ;  RETURNS:      Nothing
                                        (0101) ;  SIDE EFFECTS: 
                                        (0102) ;    The A and X registers may be modified by this or future implementations
                                        (0103) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0104) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0105) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0106) ;    functions.
                                        (0107) ;
                                        (0108)  MotorDriver_DisableInt:
                                        (0109) _MotorDriver_DisableInt:
                                        (0110)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0111)    MotorDriver_DisableInt_M
                                        (0112)    RAM_EPILOGUE RAM_USE_CLASS_1
0BA8: 7F       RET                      (0113)    ret
0BA9: 43 33 01 OR    REG[0x33],0x1      
                                        (0114) 
                                        (0115) 
                                        (0116) .ENDSECTION
                                        (0117) 
                                        (0118) .SECTION
                                        (0119) ;-----------------------------------------------------------------------------
                                        (0120) ;  FUNCTION NAME: MotorDriver_Start
                                        (0121) ;
                                        (0122) ;  DESCRIPTION:
                                        (0123) ;     Sets the start bit in the Control register of this user module.  The
                                        (0124) ;     counter will begin counting on the next input clock as soon as the
                                        (0125) ;     enable input is asserted high.
                                        (0126) ;-----------------------------------------------------------------------------
                                        (0127) ;
                                        (0128) ;  ARGUMENTS:    None
                                        (0129) ;  RETURNS:      Nothing
                                        (0130) ;  SIDE EFFECTS: 
                                        (0131) ;    The A and X registers may be modified by this or future implementations
                                        (0132) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0133) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0134) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0135) ;    functions.
                                        (0136) ;
                                        (0137)  MotorDriver_Start:
                                        (0138) _MotorDriver_Start:
                                        (0139)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0140)    MotorDriver_Start_M
                                        (0141)    RAM_EPILOGUE RAM_USE_CLASS_1
0BAC: 7F       RET                      (0142)    ret
0BAD: 41 33 FE AND   REG[0x33],0xFE     
                                        (0143) 
                                        (0144) 
                                        (0145) .ENDSECTION
                                        (0146) 
                                        (0147) .SECTION
                                        (0148) ;-----------------------------------------------------------------------------
                                        (0149) ;  FUNCTION NAME: MotorDriver_Stop
                                        (0150) ;
                                        (0151) ;  DESCRIPTION:
                                        (0152) ;     Disables counter operation by clearing the start bit in the Control
                                        (0153) ;     register of the LSB block.
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;
                                        (0156) ;  ARGUMENTS:    None
                                        (0157) ;  RETURNS:      Nothing
                                        (0158) ;  SIDE EFFECTS: 
                                        (0159) ;    The A and X registers may be modified by this or future implementations
                                        (0160) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0161) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0162) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0163) ;    functions.
                                        (0164) ;
                                        (0165)  MotorDriver_Stop:
                                        (0166) _MotorDriver_Stop:
                                        (0167)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0168)    MotorDriver_Stop_M
                                        (0169)    RAM_EPILOGUE RAM_USE_CLASS_1
0BB0: 7F       RET                      (0170)    ret
                                        (0171) 
                                        (0172) 
                                        (0173) .ENDSECTION
                                        (0174) 
                                        (0175) .SECTION
                                        (0176) ;-----------------------------------------------------------------------------
                                        (0177) ;  FUNCTION NAME: MotorDriver_WritePeriod
                                        (0178) ;
                                        (0179) ;  DESCRIPTION:
                                        (0180) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0181) ;-----------------------------------------------------------------------------
                                        (0182) ;
                                        (0183) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0184) ;  RETURNS:   Nothing
                                        (0185) ;  SIDE EFFECTS:
                                        (0186) ;    If the counter user module is stopped, then this value will also be
                                        (0187) ;    latched into the Count registers (DR0).
                                        (0188) ;     
                                        (0189) ;    The A and X registers may be modified by this or future implementations
                                        (0190) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0191) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0192) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0193) ;    functions.
                                        (0194) ;
                                        (0195)  MotorDriver_WritePeriod:
                                        (0196) _MotorDriver_WritePeriod:
                                        (0197)    RAM_PROLOGUE RAM_USE_CLASS_1
0BB1: 60 31    MOV   REG[0x31],A        (0198)    mov   reg[MotorDriver_PERIOD_LSB_REG], A
0BB3: 5B       MOV   A,X                (0199)    mov   A, X
0BB4: 60 35    MOV   REG[0x35],A        (0200)    mov   reg[MotorDriver_PERIOD_MSB_REG], A
                                        (0201)    RAM_EPILOGUE RAM_USE_CLASS_1
0BB6: 7F       RET                      (0202)    ret
                                        (0203) 
                                        (0204) 
                                        (0205) .ENDSECTION
                                        (0206) 
                                        (0207) .SECTION
                                        (0208) ;-----------------------------------------------------------------------------
                                        (0209) ;  FUNCTION NAME: MotorDriver_WriteCompareValue
                                        (0210) ;
                                        (0211) ;  DESCRIPTION:
                                        (0212) ;     Writes compare value into the Compare register (DR2).
                                        (0213) ;-----------------------------------------------------------------------------
                                        (0214) ;
                                        (0215) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0216) ;  RETURNS:      Nothing
                                        (0217) ;  SIDE EFFECTS: 
                                        (0218) ;    The A and X registers may be modified by this or future implementations
                                        (0219) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0220) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0221) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0222) ;    functions.
                                        (0223) ;
                                        (0224)  MotorDriver_WriteCompareValue:
                                        (0225) _MotorDriver_WriteCompareValue:
                                        (0226)    RAM_PROLOGUE RAM_USE_CLASS_1
0BB7: 60 32    MOV   REG[0x32],A        (0227)    mov   reg[MotorDriver_COMPARE_LSB_REG], A
0BB9: 5B       MOV   A,X                (0228)    mov   A, X
0BBA: 60 36    MOV   REG[0x36],A        (0229)    mov   reg[MotorDriver_COMPARE_MSB_REG], A
                                        (0230)    RAM_EPILOGUE RAM_USE_CLASS_1
0BBC: 7F       RET                      (0231)    ret
                                        (0232) 
                                        (0233) 
                                        (0234) .ENDSECTION
                                        (0235) 
                                        (0236) .SECTION
                                        (0237) ;-----------------------------------------------------------------------------
                                        (0238) ;  FUNCTION NAME: MotorDriver_wReadCompareValue
                                        (0239) ;
                                        (0240) ;  DESCRIPTION:
                                        (0241) ;     Reads the Compare registers.
                                        (0242) ;-----------------------------------------------------------------------------
                                        (0243) ;
                                        (0244) ;  ARGUMENTS:    None
                                        (0245) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0246) ;  SIDE EFFECTS: 
                                        (0247) ;    The A and X registers may be modified by this or future implementations
                                        (0248) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0249) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0250) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0251) ;    functions.
                                        (0252) ;
                                        (0253)  MotorDriver_wReadCompareValue:
                                        (0254) _MotorDriver_wReadCompareValue:
                                        (0255)  wMotorDriver_ReadCompareValue:                  ; this name deprecated
                                        (0256) _wMotorDriver_ReadCompareValue:                  ; this name deprecated
                                        (0257)    RAM_PROLOGUE RAM_USE_CLASS_1
0BBD: 5D 36    MOV   A,REG[0x36]        (0258)    mov   A, reg[MotorDriver_COMPARE_MSB_REG]
0BBF: 5C       MOV   X,A                (0259)    mov   X, A
0BC0: 5D 32    MOV   A,REG[0x32]        (0260)    mov   A, reg[MotorDriver_COMPARE_LSB_REG]
                                        (0261)    RAM_EPILOGUE RAM_USE_CLASS_1
0BC2: 7F       RET                      (0262)    ret
                                        (0263) 
                                        (0264) 
                                        (0265) .ENDSECTION
                                        (0266) 
                                        (0267) .SECTION
                                        (0268) ;-----------------------------------------------------------------------------
                                        (0269) ;  FUNCTION NAME: MotorDriver_wReadCounter
                                        (0270) ;
                                        (0271) ;  DESCRIPTION:
                                        (0272) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0273) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0274) ;     from the Count to the Compare registers by holding the clock low in
                                        (0275) ;     the MSB PSoC block.
                                        (0276) ;-----------------------------------------------------------------------------
                                        (0277) ;
                                        (0278) ;  ARGUMENTS: None
                                        (0279) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0280) ;  SIDE EFFECTS:
                                        (0281) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0282) ;     2) The A and X registers may be modified by this or future implementations
                                        (0283) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0284) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0285) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0286) ;        functions.
                                        (0287) ;
                                        (0288)  MotorDriver_wReadCounter:
                                        (0289) _MotorDriver_wReadCounter:
                                        (0290)  wMotorDriver_ReadCounter:                       ; this name deprecated
                                        (0291) _wMotorDriver_ReadCounter:                       ; this name deprecated
                                        (0292) 
                                        (0293)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0294)    bOrigControlReg:        EQU   2                  ; Frame offset to temp CR0     store
                                        (0295)    bOrigClockSetting:      EQU   3                  ; Frame offset to temp Input   store
                                        (0296)    wCounter:               EQU   4                  ; Frame offset to temp Count   store
                                        (0297)    STACK_FRAME_SIZE:       EQU   6                  ; max stack frame size is 6 bytes
                                        (0298) 
                                        (0299)    RAM_PROLOGUE RAM_USE_CLASS_2
0BC3: 4F       MOV   X,SP               (0300)    mov   X, SP                                      ; X <-  stack frame pointer
0BC4: 5D 36    MOV   A,REG[0x36]        (0301)    mov   A, reg[MotorDriver_COMPARE_MSB_REG]     ; Save the Compare register on the stack
0BC6: 08       PUSH  A                  (0302)    push  A                                          ;
0BC7: 5D 32    MOV   A,REG[0x32]        (0303)    mov   A, reg[MotorDriver_COMPARE_LSB_REG]     ;
0BC9: 08       PUSH  A                  (0304)    push  A                                          ;   -stack frame now 2 bytes-
0BCA: 5D 33    MOV   A,REG[0x33]        (0305)    mov   A, reg[MotorDriver_CONTROL_LSB_REG]     ; Save CR0 (running or stopped state)
0BCC: 08       PUSH  A                  (0306)    push  A                                          ;   -stack frame now 3 bytes-
0BCD: 41 33 FE AND   REG[0x33],0xFE     
0BD0: 71 10    OR    F,0x10             
                                        (0307)    MotorDriver_Stop_M                            ; Disable (stop) the Counter if running
                                        (0308)    M8C_SetBank1                                     ;
0BD2: 5D 31    MOV   A,REG[0x31]        (0309)    mov   A, reg[MotorDriver_INPUT_LSB_REG]       ; save the LSB clock input setting
0BD4: 08       PUSH  A                  (0310)    push  A                                          ;   on the stack (now 4 bytes) and ...
                                        (0311)                                                     ;   hold the clock low:
0BD5: 62 31 00 MOV   REG[0x31],0x0      (0312)    mov   reg[MotorDriver_INPUT_LSB_REG], INPUT_REG_NULL
0BD8: 70 EF    AND   F,0xEF             
                                        (0313)    M8C_SetBank0                                     ; Extract the Count via DR2 register
0BDA: 5D 34    MOV   A,REG[0x34]        (0314)    mov   A, reg[MotorDriver_COUNTER_MSB_REG]     ; DR2 <- DR0 (in the MSB block)
0BDC: 5D 36    MOV   A,REG[0x36]        (0315)    mov   A, reg[MotorDriver_COMPARE_MSB_REG]     ; Stash the Count MSB on the stack
0BDE: 08       PUSH  A                  (0316)    push  A                                          ;   -stack frame is now 5 bytes
0BDF: 5D 30    MOV   A,REG[0x30]        (0317)    mov   A, reg[MotorDriver_COUNTER_LSB_REG]     ; DR2 <- DR0 (in the LSB block)
0BE1: 5D 32    MOV   A,REG[0x32]        (0318)    mov   A, reg[MotorDriver_COMPARE_LSB_REG]     ; Stash the Count LSB on the stack
0BE3: 08       PUSH  A                  (0319)    push  A                                          ;   -stack frame is now 6 bytes-
0BE4: 52 00    MOV   A,[X+0]            (0320)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
0BE6: 60 36    MOV   REG[0x36],A        (0321)    mov   reg[MotorDriver_COMPARE_MSB_REG], A     ;
0BE8: 52 01    MOV   A,[X+1]            (0322)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
0BEA: 60 32    MOV   REG[0x32],A        (0323)    mov   reg[MotorDriver_COMPARE_LSB_REG], A     ;
0BEC: 71 10    OR    F,0x10             
                                        (0324)    M8C_SetBank1                                     ; ---Restore the counter operation
0BEE: 52 03    MOV   A,[X+3]            (0325)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
0BF0: 60 31    MOV   REG[0x31],A        (0326)    mov   reg[MotorDriver_INPUT_LSB_REG], A       ;   and restore it
0BF2: 70 EF    AND   F,0xEF             
                                        (0327)    M8C_SetBank0                                     ; Now re-enable (start) the counter
0BF4: 52 02    MOV   A,[X+2]            (0328)    mov   A, [X+bOrigControlReg]                     ;   if it was running when
0BF6: 60 33    MOV   REG[0x33],A        (0329)    mov   reg[MotorDriver_CONTROL_LSB_REG], A     ;   this function was first called
0BF8: 18       POP   A                  (0330)    pop   A                                          ; Setup the return value
0BF9: 20       POP   X                  (0331)    pop   X                                          ;
0BFA: 38 FC    ADD   SP,0xFC            (0332)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
0BFC: 70 3F    AND   F,0x3F             
0BFE: 71 C0    OR    F,0xC0             
                                        (0333)    RAM_EPILOGUE RAM_USE_CLASS_2
0C00: 7F       RET                      (0334)    ret
                                        (0335) 
                                        (0336) .ENDSECTION
                                        (0337) 
                                        (0338) ; End of File MotorDriver.asm
FILE: lib\lcd.asm                       (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   LCD.asm
                                        (0004) ;;  Version: 1.60, Updated on 2015/3/4 at 22:26:36
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LCD User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;; This set of functions is written for the common 2 and 4 line
                                        (0010) ;; LCDs that use the Hitachi HD44780A controller.
                                        (0011) ;;
                                        (0012) ;;  LCD connections to PSoC port
                                        (0013) ;;
                                        (0014) ;;    PX.0 ==> LCD D4
                                        (0015) ;;    PX.1 ==> LCD D5
                                        (0016) ;;    PX.2 ==> LCD D6
                                        (0017) ;;    PX.3 ==> LCD D7
                                        (0018) ;;    PX.4 ==> LCD E
                                        (0019) ;;    PX.5 ==> LCD RS
                                        (0020) ;;    PX.6 ==> LCD R/W
                                        (0021) ;;
                                        (0022) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0023) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0024) ;;        This means it is the caller's responsibility to preserve any values
                                        (0025) ;;        in the X and A registers that are still needed after the API functions
                                        (0026) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0027) ;;        responsibility to preserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0028) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0029) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0030) ;;-----------------------------------------------------------------------------
                                        (0031) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0032) ;;*****************************************************************************
                                        (0033) ;;*****************************************************************************
                                        (0034) 
                                        (0035) include "m8c.inc"
                                        (0036) include "memory.inc"
                                        (0037) include "LCD.inc"
                                        (0038) 
                                        (0039) ;-----------------------------------------------
                                        (0040) ;  Global Symbols
                                        (0041) ;-----------------------------------------------
                                        (0042) 
                                        (0043) export   LCD_Start
                                        (0044) export  _LCD_Start
                                        (0045) export   LCD_Init
                                        (0046) export  _LCD_Init
                                        (0047) 
                                        (0048) export   LCD_WriteData
                                        (0049) export  _LCD_WriteData
                                        (0050) 
                                        (0051) export   LCD_Control
                                        (0052) export  _LCD_Control
                                        (0053) 
                                        (0054) export  LCD_PrString
                                        (0055) export _LCD_PrString
                                        (0056) 
                                        (0057) export  LCD_PrCString
                                        (0058) export _LCD_PrCString
                                        (0059) 
                                        (0060) export  LCD_Position
                                        (0061) export _LCD_Position
                                        (0062) 
                                        (0063) export  LCD_PrHexByte
                                        (0064) export _LCD_PrHexByte
                                        (0065) 
                                        (0066) export  LCD_PrHexInt
                                        (0067) export _LCD_PrHexInt
                                        (0068) 
                                        (0069) export  LCD_Delay50uTimes
                                        (0070) export _LCD_Delay50uTimes
                                        (0071) 
                                        (0072) export  LCD_Delay50u
                                        (0073) export _LCD_Delay50u
                                        (0074) 
                                        (0075) ;-----------------------------------------------
                                        (0076) ; If bargraph functions not required, don't
                                        (0077) ; export the function names.
                                        (0078) ;-----------------------------------------------
                                        (0079) 
                                        (0080) IF (LCD_BARGRAPH_ENABLE)
                                        (0081) export  LCD_InitBG
                                        (0082) export _LCD_InitBG
                                        (0083) 
                                        (0084) export  LCD_InitVBG
                                        (0085) export _LCD_InitVBG
                                        (0086) 
                                        (0087) ; NOTE: The two functions,
                                        (0088) ;
                                        (0089) ;    LCD_DrawVBG and
                                        (0090) ;    LCD_DrawBG
                                        (0091) ;
                                        (0092) ; are implemented using both fastcall16 and legacy fastcall16 because they
                                        (0093) ; fall into a special and rare case where the calling sequences specified
                                        (0094) ; by the two disciplines are incompatible. The fastcall16 versions are
                                        (0095) ; provided for both C and Assembly users in all memory models. The legacy
                                        (0096) ; fastcall16 versions are provided only to support existing small memory
                                        (0097) ; model assembly language code---they do not work in the large memory
                                        (0098) ; model.
                                        (0099) ;
                                        (0100) ; ** The legacy fastcall16 versions are provided on a temporary basis to
                                        (0101) ; ** ease the transition to the 4.2 release of PSoC Designer. Their use is
                                        (0102) ; ** deprecated and their status is "No Further Maintenance".
                                        (0103) ;
                                        (0104) ; The fastcall16 versions of these functions are distinguished by a
                                        (0105) ; leading underscore in the name. The legacy fastcall16 names (which appear
                                        (0106) ; in this comment) do not have the leading underscore. Details on the
                                        (0107) ; calling sequence to be used for fastcall16 are given in the user module
                                        (0108) ; datasheet.
                                        (0109) ;
                                        (0110) ; Fastcall16 versions:
                                        (0111) export _LCD_DrawVBG
                                        (0112) export _LCD_DrawBG
                                        (0113) 
                                        (0114) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0115) ; Legacy Fastcall versions:
                                        (0116) export  LCD_DrawVBG
                                        (0117) export  LCD_DrawBG
                                        (0118) ENDIF  ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0119) 
                                        (0120) ENDIF  ; BARGRAPH_ENABLE
                                        (0121) 
                                        (0122) ;
                                        (0123) ; The following functions are deprecated and will be eliminated in a future
                                        (0124) ; version of PSoC Designer.
                                        (0125) ;
                                        (0126) export   LCD_Write_Data
                                        (0127) export  _LCD_Write_Data
                                        (0128) 
                                        (0129) 
                                        (0130) ;-----------------------------------------------
                                        (0131) ;  EQUATES
                                        (0132) ;-----------------------------------------------
                                        (0133) 
                                        (0134) LCD_Port:           equ    PRT2DR
                                        (0135) LCD_PortMode0:      equ    PRT2DM0
                                        (0136) LCD_PortMode1:      equ    PRT2DM1
                                        (0137) 
                                        (0138) LCD_E:              equ    10h
                                        (0139) LCD_RW:             equ    40h
                                        (0140) LCD_RS:             equ    20h
                                        (0141) 
                                        (0142) LCD_DATA_MASK:      equ    0Fh
                                        (0143) LCD_READY_BIT:      equ    08h
                                        (0144) 
                                        (0145) LCD_DATA_READ:      equ    ( LCD_E | LCD_RW | LCD_RS )
                                        (0146) LCD_CNTL_READ:      equ    ( LCD_E | LCD_RW )
                                        (0147) LCD_PORT_WRITE:     equ    7Fh
                                        (0148) LCD_PORT_MASK:      equ    7Fh
                                        (0149) 
                                        (0150) LCD_DISP_INC:       equ    03h
                                        (0151) LCD_DISP_OFF:       equ    08h
                                        (0152) LCD_DISP_ON:        equ    0Ch
                                        (0153) LCD_4BIT_2LINE:     equ    2Ch
                                        (0154) 
                                        (0155) 
                                        (0156) ;-----------------------------------------------
                                        (0157) ;      Bargraph definitions
                                        (0158) ;-----------------------------------------------
                                        (0159) 
                                        (0160) LCD_BG_CHAR_WIDTH:  equ    16     ; 16 characters in width
                                        (0161) LCD_BG_SEG_WIDTH:   equ    80     ; 16 * 5 = 80
                                        (0162) LCD_BG_COL_START:   equ     0     ; Always start in the left most column
                                        (0163) 
                                        (0164)                                   ; Offsets for 2x16, 2x20, 4x20
                                        (0165)                                   ; Change these values for a custom LCD
                                        (0166) 
                                        (0167) LCD_ROW1_OFFSET:    equ    80h    ; Address/command offset for row 1
                                        (0168) LCD_ROW2_OFFSET:    equ    C0h    ; Address/command offset for row 2
                                        (0169) LCD_ROW3_OFFSET:    equ    94h    ; Address/command offset for row 1
                                        (0170) LCD_ROW4_OFFSET:    equ    D4h    ; Address/command offset for row 2
                                        (0171) 
                                        (0172) LCD_BG_ROW1_OFFSET: equ    80h    ; Address/command offset for row 1
                                        (0173) LCD_BG_ROW2_OFFSET: equ    C0h    ; Address/command offset for row 2
                                        (0174) 
                                        (0175) LCD_CG_RAM_OFFSET:  equ    40h    ; Offset to character RAM
                                        (0176) 
                                        (0177) AREA UserModules (ROM, REL)
                                        (0178) 
                                        (0179) .SECTION
                                        (0180) ;-----------------------------------------------------------------------------
                                        (0181) ;  FUNCTION NAME: LCD_PrCString
                                        (0182) ;
                                        (0183) ;  DESCRIPTION:
                                        (0184) ;    Print constant (ROM) string to LCD
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;
                                        (0187) ;  ARGUMENTS:
                                        (0188) ;     A:X  Pointer to String
                                        (0189) ;          A contains MSB of string address
                                        (0190) ;          X contains LSB of string address
                                        (0191) ;
                                        (0192) ;  RETURNS:  none
                                        (0193) ;
                                        (0194) ;  SIDE EFFECTS:
                                        (0195) ;    The A and X registers may be modified by this or future implementations
                                        (0196) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0197) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0198) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0199) ;    functions.
                                        (0200) ;          
                                        (0201) ;    Currently only the page pointer registers listed below are modified: 
                                        (0202) ;          CUR_PP
                                        (0203) ;
                                        (0204)  LCD_PrCString:
                                        (0205) _LCD_PrCString:
                                        (0206)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0207)  .Loop_PrCString:
0C01: 08       PUSH  A                  (0208)     push  A                            ; Store ROM pointer
0C02: 10       PUSH  X                  (0209)     push  X
0C03: 28       ROMX                     (0210)     romx                               ; Get character from ROM
0C04: B0 04    JNZ   0x0C09             (0211)     jnz   .LCD_PrCString_WR            ; print character and advance pointer
0C06: 20       POP   X                  (0212)     pop   X                            ; Restore the stack
0C07: 18       POP   A                  (0213)     pop   A
                                        (0214)     RAM_EPILOGUE RAM_USE_CLASS_1
0C08: 7F       RET                      (0215)     ret                                ; Return
                                        (0216) 
                                        (0217) .LCD_PrCString_WR:
0C09: 90 44    CALL  _LCD_Write_Data|LCD_WriteData|LCD_Write_Data|_LCD_WriteData(0218)     call  LCD_WriteData                ; Write data to LCD
0C0B: 20       POP   X                  (0219)     pop   X                            ; Get ROM pointer
0C0C: 18       POP   A                  (0220)     pop   A
0C0D: 75       INC   X                  (0221)     inc   X                            ; Inc LSB of pointer
0C0E: DF F2    JNC   _LCD_PrCString     (0222)     jnc   .Loop_PrCString
0C10: 74       INC   A                  (0223)     inc   A                            ; Inc MSB of pointer if LSB overflow
0C11: 8F EF    JMP   _LCD_PrCString     (0224)     jmp   .Loop_PrCString
                                        (0225) 
                                        (0226) .ENDSECTION
                                        (0227) 
                                        (0228) ;-----------------------------------------------------------------------------
                                        (0229) ;  FUNCTION NAME: LCD_PrHexByte
                                        (0230) ;
                                        (0231) ;  DESCRIPTION:
                                        (0232) ;     Print a byte in Hex (two characters) to current LCD position
                                        (0233) ;
                                        (0234) ;-----------------------------------------------------------------------------
                                        (0235) ;
                                        (0236) ;  ARGUMENTS:
                                        (0237) ;     A  => (BYTE) Data/char to be printed
                                        (0238) ;
                                        (0239) ;  RETURNS: none
                                        (0240) ;
                                        (0241) ;  SIDE EFFECTS:
                                        (0242) ;    The A and X registers may be modified by this or future implementations
                                        (0243) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0244) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0245) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0246) ;    functions.
                                        (0247) ;          
                                        (0248) ;    Currently only the page pointer registers listed below are modified: 
                                        (0249) ;          CUR_PP
                                        (0250) ;
                                        (0251) .LITERAL
                                        (0252) LCD_HEX_STR::
                                        (0253)      DS    "0123456789ABCDEF"
                                        (0254) .ENDLITERAL
                                        (0255) .SECTION
                                        (0256) 
                                        (0257)  LCD_PrHexByte:
                                        (0258) _LCD_PrHexByte:
                                        (0259)     RAM_PROLOGUE RAM_USE_CLASS_1
0C23: 08       PUSH  A                  (0260)     push  A                            ; Save lower nibble
0C24: 67       ASR   A                  (0261)     asr   A                            ; Shift high nibble to right
0C25: 67       ASR   A                  (0262)     asr   A
0C26: 67       ASR   A                  (0263)     asr   A
0C27: 67       ASR   A                  (0264)     asr   A
0C28: 21 0F    AND   A,0xF              (0265)     and   A,0Fh                        ; Mask off nibble
0C2A: FF E7    INDEX LCD_HEX_STR        (0266)     index LCD_HEX_STR                  ; Get Hex value
0C2C: 90 21    CALL  _LCD_Write_Data|LCD_WriteData|LCD_Write_Data|_LCD_WriteData(0267)     call  LCD_WriteData                ; Write data to screen
0C2E: 18       POP   A                  (0268)     pop   A                            ; Restore value
0C2F: 21 0F    AND   A,0xF              (0269)     and   A,0Fh                        ; Mask off lower nibble
0C31: FF E0    INDEX LCD_HEX_STR        (0270)     index LCD_HEX_STR                  ; Get Hex value
0C33: 90 1A    CALL  _LCD_Write_Data|LCD_WriteData|LCD_Write_Data|_LCD_WriteData(0271)     call  LCD_WriteData                ; Write data to screen
                                        (0272)     RAM_EPILOGUE RAM_USE_CLASS_1
0C35: 7F       RET                      (0273)     ret
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) .SECTION
                                        (0277) ;-----------------------------------------------------------------------------
                                        (0278) ;  FUNCTION NAME: LCD_PrHexInt
                                        (0279) ;
                                        (0280) ;  DESCRIPTION:
                                        (0281) ;     Print an Int in Hex (four characters) to current LCD position
                                        (0282) ;
                                        (0283) ;-----------------------------------------------------------------------------
                                        (0284) ;
                                        (0285) ;  ARGUMENTS:
                                        (0286) ;     A:X Integer value
                                        (0287) ;         A  contains LSB of Int
                                        (0288) ;         X  contains MSB of Int
                                        (0289) ;
                                        (0290) ;  RETURNS: none
                                        (0291) ;
                                        (0292) ;  SIDE EFFECTS:
                                        (0293) ;    The A and X registers may be modified by this or future implementations
                                        (0294) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0295) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0296) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0297) ;    functions.
                                        (0298) ;          
                                        (0299) ;    Currently only the page pointer registers listed below are modified: 
                                        (0300) ;          CUR_PP
                                        (0301) ;
                                        (0302)  LCD_PrHexInt:
                                        (0303) _LCD_PrHexInt:
                                        (0304)     RAM_PROLOGUE RAM_USE_CLASS_1
0C36: 4B       SWAP  A,X                (0305)     swap  A,X
0C37: 9F EA    CALL  _LCD_PrHexByte     (0306)     call  LCD_PrHexByte                ; Print MSB
0C39: 5B       MOV   A,X                (0307)     mov   A,X                          ; Move LSB into position
0C3A: 9F E7    CALL  _LCD_PrHexByte     (0308)     call  LCD_PrHexByte                ; Print LSB
                                        (0309)     RAM_EPILOGUE RAM_USE_CLASS_1
0C3C: 7F       RET                      (0310)     ret
0C3D: 70 BF    AND   F,0xBF             
0C3F: 60 D3    MOV   REG[0xD3],A        
                                        (0311) .ENDSECTION
                                        (0312) 
                                        (0313) .SECTION
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;  FUNCTION NAME: LCD_PrString
                                        (0316) ;
                                        (0317) ;  DESCRIPTION:
                                        (0318) ;     Print (RAM) ASCII string to LCD
                                        (0319) ;
                                        (0320) ;-----------------------------------------------------------------------------
                                        (0321) ;
                                        (0322) ;  ARGUMENTS:
                                        (0323) ;     A:X contains pointer to string
                                        (0324) ;         X  contains LSB of string pointer
                                        (0325) ;         A  contains MSB or page of string pointer (not used at this time)
                                        (0326) ;
                                        (0327) ;  RETURNS:
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;          IDX_PP
                                        (0339) ;
                                        (0340) ;
                                        (0341)  LCD_PrString:
                                        (0342) _LCD_PrString:
                                        (0343)     RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0344)     RAM_SETPAGE_IDX A
                                        (0345)  .Loop_PrString:
0C41: 52 00    MOV   A,[X+0]            (0346)     mov   A,[X]                        ; Get value pointed to by X
0C43: A0 06    JZ    0x0C4A             (0347)     jz    .End_LCD_PrString            ; Check for end of string
                                        (0348)     ;LCD_writeData is known not to modify X so no need to preserve
0C45: 90 08    CALL  _LCD_Write_Data|LCD_WriteData|LCD_Write_Data|_LCD_WriteData(0349)     call  LCD_WriteData                ; Write data to screen
0C47: 75       INC   X                  (0350)     inc   X                            ; Advance pointer to next character
0C48: 8F F8    JMP   0x0C41             (0351)     jmp   .Loop_PrString               ; Go get next character
0C4A: 70 3F    AND   F,0x3F             
0C4C: 71 C0    OR    F,0xC0             
                                        (0352) .End_LCD_PrString:
                                        (0353)     RAM_EPILOGUE RAM_USE_CLASS_3
0C4E: 7F       RET                      (0354)     ret
                                        (0355) .ENDSECTION
                                        (0356) 
                                        (0357) .SECTION
                                        (0358) ;-----------------------------------------------------------------------------
                                        (0359) ;  FUNCTION NAME: LCD_WriteData
                                        (0360) ;
                                        (0361) ;  DESCRIPTION:
                                        (0362) ;     Write a byte to the LCD's data register.
                                        (0363) ;
                                        (0364) ;-----------------------------------------------------------------------------
                                        (0365) ;
                                        (0366) ;  ARGUMENTS:
                                        (0367) ;    A contains byte to be written to LCD data register
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378) ;    Currently only the page pointer registers listed below are modified: 
                                        (0379) ;          CUR_PP
                                        (0380) ;
                                        (0381)  LCD_WriteData:
                                        (0382) _LCD_WriteData:
                                        (0383)  LCD_Write_Data:   ; Do not use
                                        (0384) _LCD_Write_Data:   ; Do not use
                                        (0385)     RAM_PROLOGUE RAM_USE_CLASS_1
0C4F: 90 65    CALL  0x0CB6             (0386)     call  LCD_Check_Ready              ; Make sure controller is ready
                                        (0387)                                        ; A is preserved in LCD_Check_Ready
0C51: 08       PUSH  A                  (0388)     push  A                            ; Save copy of character
0C52: 67       ASR   A                  (0389)     asr   A                            ; Shift high nibble to right
0C53: 67       ASR   A                  (0390)     asr   A
0C54: 67       ASR   A                  (0391)     asr   A
0C55: 67       ASR   A                  (0392)     asr   A
0C56: 21 0F    AND   A,0xF              (0393)     and   A,0Fh                        ; Mask off high nibble
0C58: 90 3B    CALL  0x0C95             (0394)     call  LCD_WDATA_Nibble             ; Write Upper nibble
0C5A: 18       POP   A                  (0395)     pop   A                            ; Retrieve copy of character
0C5B: 21 0F    AND   A,0xF              (0396)     and   A,0Fh                        ; Mask off high nibble
0C5D: 40       NOP                      (0397)     nop
0C5E: 40       NOP                      (0398)     nop
0C5F: 40       NOP                      (0399)     nop
0C60: 90 33    CALL  0x0C95             (0400)     call  LCD_WDATA_Nibble   ; Write Lower nibble
                                        (0401)     RAM_EPILOGUE RAM_USE_CLASS_1
0C62: 7F       RET                      (0402)     ret
                                        (0403) .ENDSECTION
                                        (0404) 
                                        (0405) .SECTION
                                        (0406) ;-----------------------------------------------------------------------------
                                        (0407) ;  FUNCTION NAME: LCD_Control
                                        (0408) ;
                                        (0409) ;  DESCRIPTION:
                                        (0410) ;     Write a byte to the LCD's control register.
                                        (0411) ;
                                        (0412) ;-----------------------------------------------------------------------------
                                        (0413) ;
                                        (0414) ;  ARGUMENTS:
                                        (0415) ;     A contains data to be written to LCD control register.
                                        (0416) ;
                                        (0417) ;  RETURNS: none
                                        (0418) ;
                                        (0419) ;  SIDE EFFECTS:
                                        (0420) ;    The A and X registers may be modified by this or future implementations
                                        (0421) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0422) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0423) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0424) ;    functions.
                                        (0425) ;          
                                        (0426) ;    Currently only the page pointer registers listed below are modified: 
                                        (0427) ;          CUR_PP
                                        (0428) ;
                                        (0429)  LCD_Control:
                                        (0430) _LCD_Control:
                                        (0431)     RAM_PROLOGUE RAM_USE_CLASS_1
0C63: 90 51    CALL  0x0CB6             (0432)     call  LCD_Check_Ready              ; Make sure controller is ready
                                        (0433)                                        ; A is preserved in LCD_Check_Ready
0C65: 08       PUSH  A                  (0434)     push  A                            ; Save copy of byte
0C66: 67       ASR   A                  (0435)     asr   A                            ; Shift Upper Nibble to right
0C67: 67       ASR   A                  (0436)     asr   A
0C68: 67       ASR   A                  (0437)     asr   A
0C69: 67       ASR   A                  (0438)     asr   A
0C6A: 21 0F    AND   A,0xF              (0439)     and   A,0Fh                        ; Mask off, just in case
0C6C: 90 09    CALL  0x0C77             (0440)     call  LCD_WCNTL_Nibble             ; Write high nibble
0C6E: 18       POP   A                  (0441)     pop   A                            ; Restore copy of byte
0C6F: 21 0F    AND   A,0xF              (0442)     and   A,0Fh                        ; Mask off high nibble
0C71: 40       NOP                      (0443)     nop
0C72: 40       NOP                      (0444)     nop
0C73: 40       NOP                      (0445)     nop
0C74: 90 01    CALL  0x0C77             (0446)     call  LCD_WCNTL_Nibble             ; Write Lower nibble
                                        (0447)     RAM_EPILOGUE RAM_USE_CLASS_1
0C76: 7F       RET                      (0448)     ret
                                        (0449) .ENDSECTION
                                        (0450) 
                                        (0451) .SECTION
                                        (0452) ;-----------------------------------------------------------------------------
                                        (0453) ;  FUNCTION NAME: LCD_WCNTL_Nibble
                                        (0454) ;
                                        (0455) ;  DESCRIPTION:
                                        (0456) ;     Write a single nibble to the LCD's command register
                                        (0457) ;
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;
                                        (0460) ;  ARGUMENTS:
                                        (0461) ;     A[3:0]   Contains Nibble to be written to command register
                                        (0462) ;
                                        (0463) ;  RETURNS: none
                                        (0464) ;
                                        (0465) ;  SIDE EFFECTS:
                                        (0466) ;    The A and X registers may be modified by this or future implementations
                                        (0467) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0468) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0469) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0470) ;    functions.
                                        (0471) ;          
                                        (0472) ;    Currently only the page pointer registers listed below are modified: 
                                        (0473) ;          CUR_PP
                                        (0474) ;
                                        (0475)  LCD_WCNTL_Nibble:
                                        (0476)     RAM_PROLOGUE RAM_USE_CLASS_4
0C77: 08       PUSH  A                  (0477)     push  A
0C78: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0478)     RAM_SETPAGE_CUR >Port_2_Data_SHADE           ; Set CUR_PP to LCD variable address
0C7B: 26 00 80 AND   [0x0],0x80         (0479)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
0C7E: 51 00    MOV   A,[0x0]            (0480)     mov   A,[Port_2_Data_SHADE]
0C80: 60 08    MOV   REG[0x8],A         (0481)     mov   reg[LCD_Port],A                        ; Reset control lines
                                        (0482) 
0C82: 18       POP   A                  (0483)     pop   A
0C83: 21 0F    AND   A,0xF              (0484)     and   A,LCD_DATA_MASK                        ; Make sure no bogus data in MSN
0C85: 29 10    OR    A,0x10             (0485)     or    A,LCD_E                                ; Bring "E" Enable line high
0C87: 2A 00    OR    A,[0x0]            (0486)     or    A,[Port_2_Data_SHADE]                  ; OR in bit 7 just
0C89: 60 08    MOV   REG[0x8],A         (0487)     mov   reg[LCD_Port], A                       ; Write data
0C8B: 53 00    MOV   [0x0],A            (0488)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
0C8D: 40       NOP                      (0489)     nop
0C8E: 21 8F    AND   A,0x8F             (0490)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK)       ; Disable E signal and leave data on bus.
0C90: 53 00    MOV   [0x0],A            (0491)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
0C92: 60 08    MOV   REG[0x8],A         (0492)     mov   reg[LCD_Port],A
                                        (0493)     RAM_EPILOGUE RAM_USE_CLASS_4
0C94: 7F       RET                      (0494)     ret
                                        (0495) .ENDSECTION
                                        (0496) 
                                        (0497) .SECTION
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;  FUNCTION NAME: LCD_WDATA_Nibble
                                        (0500) ;
                                        (0501) ;  DESCRIPTION:
                                        (0502) ;     Write a single nibble to the LCD's DATA register
                                        (0503) ;
                                        (0504) ;-----------------------------------------------------------------------------
                                        (0505) ;
                                        (0506) ;  ARGUMENTS:
                                        (0507) ;     A[3:0]   Contains Nibble to be written to data register
                                        (0508) ;
                                        (0509) ;  RETURNS: none
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS:
                                        (0512) ;    The A and X registers may be modified by this or future implementations
                                        (0513) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0514) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0515) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0516) ;    functions.
                                        (0517) ;          
                                        (0518) ;    Currently only the page pointer registers listed below are modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) LCD_WDATA_Nibble:
                                        (0522)     RAM_PROLOGUE RAM_USE_CLASS_4
0C95: 08       PUSH  A                  (0523)     push  A
0C96: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0524)     RAM_SETPAGE_CUR >Port_2_Data_SHADE          ; Set CUR_PP to LCD variable address
0C99: 26 00 80 AND   [0x0],0x80         (0525)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
0C9C: 2E 00 20 OR    [0x0],0x20         (0526)     or    [Port_2_Data_SHADE],LCD_RS                  ; Raise RS to signify a Data Write
0C9F: 51 00    MOV   A,[0x0]            (0527)     mov   A,[Port_2_Data_SHADE]
0CA1: 60 08    MOV   REG[0x8],A         (0528)     mov   reg[LCD_Port],A
                                        (0529) 
0CA3: 18       POP   A                  (0530)     pop   A
0CA4: 21 0F    AND   A,0xF              (0531)     and   A,LCD_DATA_MASK                             ; Make sure no bogus data in A[7:4]
0CA6: 29 30    OR    A,0x30             (0532)     or    A,(LCD_E | LCD_RS)                          ; Bring "E" Enable line high
0CA8: 2A 00    OR    A,[0x0]            (0533)     or    A,[Port_2_Data_SHADE]                       ; Keep shadow in sync
0CAA: 60 08    MOV   REG[0x8],A         (0534)     mov   reg[LCD_Port], A                            ; Write data
0CAC: 53 00    MOV   [0x0],A            (0535)     mov   [Port_2_Data_SHADE],A                       ; Keep shadow in sync
0CAE: 40       NOP                      (0536)     NOP
0CAF: 21 AF    AND   A,0xAF             (0537)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK|LCD_RS)     ; Disable E signal and leave Data on bus
0CB1: 53 00    MOV   [0x0],A            (0538)     mov   [Port_2_Data_SHADE],A                       ; keep shadow in sync
0CB3: 60 08    MOV   REG[0x8],A         (0539)     mov   reg[LCD_Port],A
                                        (0540)     RAM_EPILOGUE RAM_USE_CLASS_4
0CB5: 7F       RET                      (0541)     ret
                                        (0542) .ENDSECTION
                                        (0543) 
                                        (0544) .SECTION
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;  FUNCTION NAME: LCD_Check_Ready
                                        (0547) ;
                                        (0548) ;  DESCRIPTION:
                                        (0549) ;     Wait until LCD has completed last command.
                                        (0550) ;
                                        (0551) ;-----------------------------------------------------------------------------
                                        (0552) ;
                                        (0553) ;  ARGUMENTS: none
                                        (0554) ;
                                        (0555) ;  RETURNS: none
                                        (0556) ;
                                        (0557) ;  SIDE EFFECTS:
                                        (0558) ;    The A and X registers may be modified by this or future implementations
                                        (0559) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0560) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0561) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0562) ;    functions.
                                        (0563) ;          
                                        (0564) ;    Currently only the page pointer registers listed below are modified: 
                                        (0565) ;          CUR_PP
                                        (0566) ;
                                        (0567) ;     If LCD is not present, this routine may never return.
                                        (0568) ;
                                        (0569) LCD_Check_Ready:
                                        (0570)     RAM_PROLOGUE RAM_USE_CLASS_4
0CB6: 08       PUSH  A                  (0571)     push  A                                           ; Save Accumulator
0CB7: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0572)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                ; Set CUR_PP to LCD variable address
0CBA: 26 00 80 AND   [0x0],0x80         (0573)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK          ; Mask of all LCD bits
0CBD: 51 00    MOV   A,[0x0]            (0574)     mov   A,[Port_2_Data_SHADE]
0CBF: 60 08    MOV   REG[0x8],A         (0575)     mov   reg[LCD_Port],A                             ; Zero LCD port bits
                                        (0576) 
0CC1: 26 01 F0 AND   [0x1],0xF0         (0577)     and   [Port_2_DriveMode_0_SHADE],~LCD_DATA_MASK   ; Clear out LCD mode bits.
0CC4: 51 01    MOV   A,[0x1]            (0578)     mov   A,[Port_2_DriveMode_0_SHADE]
0CC6: 71 10    OR    F,0x10             
                                        (0579)     M8C_SetBank1                                      ; Change port mode to read status
0CC8: 60 08    MOV   REG[0x8],A         (0580)     mov   reg[LCD_PortMode0],A                        ; Setup LCD Port for reading
0CCA: 70 EF    AND   F,0xEF             
                                        (0581)     M8C_SetBank0
                                        (0582) 
0CCC: 2E 00 40 OR    [0x0],0x40         (0583)     or    [Port_2_Data_SHADE],LCD_RW                  ; Raise RW to signify Read operation
0CCF: 51 00    MOV   A,[0x0]            (0584)     mov   A,[Port_2_Data_SHADE]
0CD1: 60 08    MOV   REG[0x8],A         (0585)     mov   reg[LCD_Port],A
0CD3: 40       NOP                      (0586)     NOP
                                        (0587) 
0CD4: 10       PUSH  X                  (0588)     push  X							                            ; Save 'X' register
0CD5: 57 FF    MOV   X,0xFF             (0589)     mov   X,255                         			            ; 255 Attempts
                                        (0590) 
                                        (0591) .LCD_RDY_LOOP:
0CD7: 2E 00 50 OR    [0x0],0x50         (0592)     or    [Port_2_Data_SHADE], LCD_CNTL_READ                    ; Raise E to start cycle
0CDA: 51 00    MOV   A,[0x0]            (0593)     mov   A,[Port_2_Data_SHADE]
0CDC: 60 08    MOV   REG[0x8],A         (0594)     mov   reg[LCD_Port],A
                                        (0595) 
0CDE: 40       NOP                      (0596)     nop                                               ; Wait 2 nops to make sure data is ready
0CDF: 40       NOP                      (0597)     nop
0CE0: 5D 08    MOV   A,REG[0x8]         (0598)     mov   A,reg[LCD_Port]
                                        (0599) 
                                        (0600) ; The code below is used to work around the async read issue with the ICE with the 
                                        (0601) ; 25/26xxx family of devices.  It will help to eliminate "Invalid memory reference" 
                                        (0602) ; errors.  It is not required when running without the ICE or when using any other 
                                        (0603) ; family besides the 25/26xxx family. If not using the ICE or with any other family
                                        (0604) ; the ICE_PORT_SYNC flag should be set to 0.
                                        (0605) IF(ICE_PORT_SYNC)                          
                                        (0606)     mov   reg[ 0xfa], A                    
                                        (0607)     mov   A, reg[0xfa]                     
                                        (0608) ENDIF   
                                        (0609)                                    
0CE2: 08       PUSH  A                  (0610)     push  A
0CE3: 26 00 C0 AND   [0x0],0xC0         (0611)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
0CE6: 51 00    MOV   A,[0x0]            (0612)     mov   A,[Port_2_Data_SHADE]
0CE8: 60 08    MOV   REG[0x8],A         (0613)     mov   reg[LCD_Port],A
                                        (0614) 
0CEA: 40       NOP                      (0615)     nop                                    ; Add delay for the slowest part and the
0CEB: 40       NOP                      (0616)     nop                                    ; fastest PSoC
0CEC: 40       NOP                      (0617)     nop
                                        (0618)                                                                 ; Get the LSBs
0CED: 2E 00 50 OR    [0x0],0x50         (0619)     or    [Port_2_Data_SHADE],LCD_CNTL_READ                     ; Raise E to start cycle
0CF0: 51 00    MOV   A,[0x0]            (0620)     mov   A,[Port_2_Data_SHADE]
0CF2: 60 08    MOV   REG[0x8],A         (0621)     mov   reg[LCD_Port],A
                                        (0622) 
0CF4: 40       NOP                      (0623)     nop
0CF5: 40       NOP                      (0624)     nop
                                        (0625) 
0CF6: 26 00 C0 AND   [0x0],0xC0         (0626)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
0CF9: 51 00    MOV   A,[0x0]            (0627)     mov   A,[Port_2_Data_SHADE]
0CFB: 60 08    MOV   REG[0x8],A         (0628)     mov   reg[LCD_Port],A
                                        (0629) 
0CFD: 18       POP   A                  (0630)     pop   A
0CFE: 21 08    AND   A,0x8              (0631)     and   A,LCD_READY_BIT                                       ; Check busy
                                        (0632) 
0D00: A0 04    JZ    0x0D05             (0633)     jz    .UNLOCK
0D02: 79       DEC   X                  (0634)     dec   X
0D03: BF D3    JNZ   0x0CD7             (0635)     jnz   .LCD_RDY_LOOP                                         ; If LCD still busy, read again for 255 times
                                        (0636) .UNLOCK:
0D05: 20       POP   X                  (0637)     pop   X							                            ; Restore 'X' register
                                        (0638) 
0D06: 2E 01 7F OR    [0x1],0x7F         (0639)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE   ; Revert Data bit to Write mode
0D09: 51 01    MOV   A,[0x1]            (0640)     mov   A,[Port_2_DriveMode_0_SHADE]
0D0B: 71 10    OR    F,0x10             
                                        (0641)     M8C_SetBank1
0D0D: 60 08    MOV   REG[0x8],A         (0642)     mov   reg[LCD_PortMode0],A                        ; Setup LCD Port for writing
0D0F: 70 EF    AND   F,0xEF             
                                        (0643)     M8C_SetBank0
0D11: 18       POP   A                  (0644)     pop   A
                                        (0645)     RAM_EPILOGUE RAM_USE_CLASS_4                                ; Restore Accumulator
0D12: 7F       RET                      (0646)     ret
0D13: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0647) .ENDSECTION
                                        (0648) 
                                        (0649) .SECTION
                                        (0650) ;-----------------------------------------------------------------------------
                                        (0651) ;  FUNCTION NAME: LCD_Start
                                        (0652) ;  FUNCTION NAME: LCD_Init
                                        (0653) ;
                                        (0654) ;  DESCRIPTION:
                                        (0655) ;     Initialize LCD
                                        (0656) ;
                                        (0657) ;-----------------------------------------------------------------------------
                                        (0658) ;
                                        (0659) ;  ARGUMENTS: none
                                        (0660) ;
                                        (0661) ;  RETURNS: none
                                        (0662) ;
                                        (0663) ;  SIDE EFFECTS:
                                        (0664) ;    The A and X registers may be modified by this or future implementations
                                        (0665) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0666) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0667) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0668) ;    functions.
                                        (0669) ;          
                                        (0670) ;    Currently only the page pointer registers listed below are modified: 
                                        (0671) ;          CUR_PP
                                        (0672) ;
                                        (0673) ;  THEORY of OPERATION or PROCEDURE:
                                        (0674) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0675) ;    This initialization is a bit long, but it should work for
                                        (0676) ;    most 2 and 4 line LCDs.
                                        (0677) ;
                                        (0678)  LCD_Start:
                                        (0679) _LCD_Start:
                                        (0680)  LCD_Init:
                                        (0681) _LCD_Init:
                                        (0682)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0683)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                          ; Set CUR_PP to LCD variable address
                                        (0684) 
0D16: 26 01 80 AND   [0x1],0x80         (0685)     and   [Port_2_DriveMode_0_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
0D19: 2E 01 7F OR    [0x1],0x7F         (0686)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE             ; Set LCD port for writing
0D1C: 26 02 80 AND   [0x2],0x80         (0687)     and   [Port_2_DriveMode_1_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
                                        (0688) 
0D1F: 51 01    MOV   A,[0x1]            (0689)     mov   A,[Port_2_DriveMode_0_SHADE]
0D21: 71 10    OR    F,0x10             
                                        (0690)     M8C_SetBank1
0D23: 60 08    MOV   REG[0x8],A         (0691)     mov   reg[LCD_PortMode0],A                                  ; Setup LCD Port for writing
0D25: 51 02    MOV   A,[0x2]            (0692)     mov   A,[Port_2_DriveMode_1_SHADE]
0D27: 60 09    MOV   REG[0x9],A         (0693)     mov   reg[LCD_PortMode1],A
0D29: 70 EF    AND   F,0xEF             
                                        (0694)     M8C_SetBank0
                                        (0695) 
0D2B: 50 FA    MOV   A,0xFA             (0696)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
0D2D: 90 67    CALL  _LCD_Delay50uTimes (0697)     call  LCD_Delay50uTimes
0D2F: 50 FA    MOV   A,0xFA             (0698)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
0D31: 90 63    CALL  _LCD_Delay50uTimes (0699)     call  LCD_Delay50uTimes
                                        (0700) 
0D33: 50 03    MOV   A,0x3              (0701)     mov   A,03h
0D35: 9F 40    CALL  0x0C77             (0702)     call  LCD_WCNTL_Nibble
                                        (0703) 
0D37: 50 52    MOV   A,0x52             (0704)     mov   A,82                              ; Delay for 4.1 mSec (82 * 50uSec)
0D39: 90 5B    CALL  _LCD_Delay50uTimes (0705)     call  LCD_Delay50uTimes
                                        (0706) 
0D3B: 50 03    MOV   A,0x3              (0707)     mov   A,03h
0D3D: 9F 38    CALL  0x0C77             (0708)     call  LCD_WCNTL_Nibble
                                        (0709) 
0D3F: 90 63    CALL  _LCD_Delay50u      (0710)     call  LCD_Delay50u
0D41: 90 61    CALL  _LCD_Delay50u      (0711)     call  LCD_Delay50u
0D43: 90 5F    CALL  _LCD_Delay50u      (0712)     call  LCD_Delay50u
                                        (0713) 
0D45: 50 03    MOV   A,0x3              (0714)     mov   A,03h
0D47: 9F 2E    CALL  0x0C77             (0715)     call  LCD_WCNTL_Nibble
                                        (0716) 
0D49: 50 5A    MOV   A,0x5A             (0717)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0D4B: 90 49    CALL  _LCD_Delay50uTimes (0718)     call  LCD_Delay50uTimes
                                        (0719) 
0D4D: 50 02    MOV   A,0x2              (0720)     mov   A,02h
0D4F: 9F 26    CALL  0x0C77             (0721)     call  LCD_WCNTL_Nibble
                                        (0722) 
0D51: 50 5A    MOV   A,0x5A             (0723)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0D53: 90 41    CALL  _LCD_Delay50uTimes (0724)     call  LCD_Delay50uTimes
                                        (0725) 
0D55: 50 08    MOV   A,0x8              (0726)     mov   A,08h
0D57: 9F 0A    CALL  _LCD_Control       (0727)     call  LCD_Control
0D59: 50 5A    MOV   A,0x5A             (0728)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0D5B: 90 39    CALL  _LCD_Delay50uTimes (0729)     call  LCD_Delay50uTimes
                                        (0730) 
0D5D: 50 01    MOV   A,0x1              (0731)     mov   A,01h
0D5F: 9F 02    CALL  _LCD_Control       (0732)     call  LCD_Control
0D61: 50 5A    MOV   A,0x5A             (0733)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0D63: 90 31    CALL  _LCD_Delay50uTimes (0734)     call  LCD_Delay50uTimes
                                        (0735) 
0D65: 50 06    MOV   A,0x6              (0736)     mov   A,06h
0D67: 9E FA    CALL  _LCD_Control       (0737)     call  LCD_Control
                                        (0738) 
0D69: 50 0E    MOV   A,0xE              (0739)     mov   A,0Eh
0D6B: 9E F6    CALL  _LCD_Control       (0740)     call  LCD_Control
                                        (0741) 
0D6D: 50 2C    MOV   A,0x2C             (0742)     mov   A,LCD_4BIT_2LINE                  ; Setup for 4 bit interface, 2 line
0D6F: 9E F2    CALL  _LCD_Control       (0743)     call  LCD_Control
                                        (0744) 
0D71: 50 08    MOV   A,0x8              (0745)     mov   A,LCD_DISP_OFF
0D73: 9E EE    CALL  _LCD_Control       (0746)     call  LCD_Control
                                        (0747) 
0D75: 50 0C    MOV   A,0xC              (0748)     mov   A,LCD_DISP_ON
0D77: 9E EA    CALL  _LCD_Control       (0749)     call  LCD_Control
                                        (0750) 
0D79: 50 03    MOV   A,0x3              (0751)     mov   A,LCD_DISP_INC
0D7B: 9E E6    CALL  _LCD_Control       (0752)     call  LCD_Control
                                        (0753) 
0D7D: 50 5A    MOV   A,0x5A             (0754)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0D7F: 90 15    CALL  _LCD_Delay50uTimes (0755)     call  LCD_Delay50uTimes
                                        (0756)     RAM_EPILOGUE RAM_USE_CLASS_4
0D81: 7F       RET                      (0757)     ret
                                        (0758) .ENDSECTION
                                        (0759) 
                                        (0760) ;-----------------------------------------------------------------------------
                                        (0761) ;  FUNCTION NAME: LCD_Position
                                        (0762) ;
                                        (0763) ;  DESCRIPTION:
                                        (0764) ;     Position Cursor at Row and Col location
                                        (0765) ;
                                        (0766) ;-----------------------------------------------------------------------------
                                        (0767) ;
                                        (0768) ;  ARGUMENTS:
                                        (0769) ;     A => Row  0 to 3
                                        (0770) ;     X => Col  0 to 39+
                                        (0771) ;
                                        (0772) ;  RETURNS:  none
                                        (0773) ;
                                        (0774) ;  SIDE EFFECTS:
                                        (0775) ;    The A and X registers may be modified by this or future implementations
                                        (0776) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0777) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0778) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0779) ;    functions.
                                        (0780) ;
                                        (0781) .LITERAL
                                        (0782) LCD_ROW_OFFSET::
                                        (0783)      DB    LCD_ROW1_OFFSET, LCD_ROW2_OFFSET, LCD_ROW3_OFFSET, LCD_ROW4_OFFSET
                                        (0784) .ENDLITERAL
                                        (0785) 
                                        (0786) .SECTION
                                        (0787)  LCD_Position:
                                        (0788) _LCD_Position:
                                        (0789)     RAM_PROLOGUE RAM_USE_CLASS_2
0D86: 21 03    AND   A,0x3              (0790)     and   A,03h                        ; Mask off 2 bits for row address 0 to 3
0D88: 10       PUSH  X                  (0791)     push  X                            ; Store COL
0D89: FF F7    INDEX LCD_ROW_OFFSET     (0792)     index LCD_ROW_OFFSET ; Get ROW memory offset from table
0D8B: 4F       MOV   X,SP               (0793)     mov   X,SP                         ; Get Stack pointer
0D8C: 03 FF    ADD   A,[X-1]            (0794)     add   A,[X+(-1)]                   ; Add the COL to the display pointer
0D8E: 20       POP   X                  (0795)     pop   X
                                        (0796) 
0D8F: 9E D2    CALL  _LCD_Control       (0797)     call  LCD_Control                  ; Write control byte
0D91: 70 3F    AND   F,0x3F             
0D93: 71 C0    OR    F,0xC0             
                                        (0798)     RAM_EPILOGUE RAM_USE_CLASS_2
0D95: 7F       RET                      (0799)     ret
                                        (0800) .ENDSECTION
                                        (0801) 
                                        (0802) .SECTION
                                        (0803) ;-----------------------------------------------------------------------------
                                        (0804) ;  FUNCTION NAME: LCD_Delay50uTimes
                                        (0805) ;
                                        (0806) ;  DESCRIPTION:
                                        (0807) ;     Delay increments of 50uSeconds
                                        (0808) ;
                                        (0809) ;-----------------------------------------------------------------------------
                                        (0810) ;
                                        (0811) ;  ARGUMENTS:
                                        (0812) ;     A contains the delay multiplier
                                        (0813) ;
                                        (0814) ;  RETURNS:
                                        (0815) ;
                                        (0816) ;  SIDE EFFECTS:
                                        (0817) ;    The A and X registers may be modified by this or future implementations
                                        (0818) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0819) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0820) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0821) ;    functions.
                                        (0822) ;
                                        (0823) ;
                                        (0824)  LCD_Delay50uTimes:
                                        (0825) _LCD_Delay50uTimes:
                                        (0826)     RAM_PROLOGUE RAM_USE_CLASS_1
0D96: 90 0C    CALL  _LCD_Delay50u      (0827)     call  LCD_Delay50u
0D98: 78       DEC   A                  (0828)     dec   A
0D99: BF FC    JNZ   _LCD_Delay50uTimes (0829)     jnz   LCD_Delay50uTimes
                                        (0830)     RAM_EPILOGUE RAM_USE_CLASS_1
0D9B: 7F       RET                      (0831)     ret
                                        (0832) 
                                        (0833) .ENDSECTION
                                        (0834) 
                                        (0835) ;-----------------------------------------------------------------------------
                                        (0836) ;  FUNCTION NAME: LCD_Delay50u
                                        (0837) ;
                                        (0838) ;  DESCRIPTION:
                                        (0839) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0840) ;     Slower clock frequencies the delay will be;
                                        (0841) ;           1.5
                                        (0842) ;        -------------- * 50uSec
                                        (0843) ;        clock_freq(MHz)
                                        (0844) ;
                                        (0845) ;
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS: none
                                        (0849) ;
                                        (0850) ;  RETURNS: none
                                        (0851) ;
                                        (0852) ;  SIDE EFFECTS:
                                        (0853) ;    The A and X registers may be modified by this or future implementations
                                        (0854) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0855) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0856) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0857) ;    functions.
                                        (0858) ;
                                        (0859) ;  THEORY of OPERATION or PROCEDURE:
                                        (0860) ;
                                        (0861) .LITERAL
                                        (0862)  LCD_Delay50u_Table::
                                        (0863)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0864) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0865) .ENDLITERAL
                                        (0866) .SECTION
                                        (0867) 
                                        (0868)   LCD_Delay50u:
                                        (0869)  _LCD_Delay50u:                        ; [11]  Call
                                        (0870)     RAM_PROLOGUE RAM_USE_CLASS_1
0DA4: 08       PUSH  A                  (0871)     push  A
0DA5: 71 10    OR    F,0x10             
                                        (0872)     M8C_SetBank1                         ; [4]
0DA7: 5D E0    MOV   A,REG[0xE0]        (0873)     mov   A, reg[OSC_CR0]                ; [6] Get delay value
0DA9: 70 EF    AND   F,0xEF             
                                        (0874)     M8C_SetBank0                         ; [4]
0DAB: 21 07    AND   A,0x7              (0875)     and   A,07h                          ; [4] Mask off only the clock bits
0DAD: 39 05    CMP   A,0x5              (0876)     cmp   A,05h
0DAF: D0 06    JNC   0x0DB6             (0877)     jnc   .Delay50u_End
0DB1: FF E9    INDEX LCD_Delay50u_Table (0878)     index LCD_Delay50u_Table ; [13] Get delay value
                                        (0879) .Delay50u_Loop:                          ;
0DB3: 78       DEC   A                  (0880)     dec   A                              ; [4]
0DB4: BF FE    JNZ   0x0DB3             (0881)     jnz   .Delay50u_Loop                 ; [5]
                                        (0882) .Delay50u_End:
0DB6: 18       POP   A                  (0883)     pop   A
                                        (0884)     RAM_EPILOGUE RAM_USE_CLASS_1
0DB7: 7F       RET                      (0885)     ret
                                        (0886) .ENDSECTION
                                        (0887) 
                                        (0888) 
                                        (0889) ;-----------------------------------------------------------------------------
                                        (0890) ;      If bargraph is not enabled, the following functions are not required.
                                        (0891) ;-----------------------------------------------------------------------------
                                        (0892) 
                                        (0893) IF (LCD_BARGRAPH_ENABLE)
                                        (0894) 
                                        (0895) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0896) .SECTION
                                        (0897) ;-----------------------------------------------------------------------------
                                        (0898) ;  FUNCTION NAME: LCD_DrawBG
                                        (0899) ;
                                        (0900) ;  DESCRIPTION:
                                        (0901) ;  This legacy fastcall version are provided only to support existing small
                                        (0902) ;  memory model assembly language code---it does not work in the large memory
                                        (0903) ;  model.
                                        (0904) ;
                                        (0905) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (0906) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (0907) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (0908) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                        (0909) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (0910) ;
                                        (0911) ;  Draw a horizontal bargraph on the LCD with the given parameters.  This
                                        (0912) ;  is a legacy function that is intended to support existing Assembly
                                        (0913) ;  language programs that call this function.  This should not be used for
                                        (0914) ;  new code or with Large Memory Model programs.
                                        (0915) ;-----------------------------------------------------------------------------
                                        (0916) ;
                                        (0917) ;  LEGACY FASTCALL ARGUMENTS:
                                        (0918) ;    A    => Starting row for bargraph 0 to 3
                                        (0919) ;   [X]   => Starting Column for bargraph 0 to 39+
                                        (0920) ;   [x-1] => Length of bargraph in chars 1 to 40+
                                        (0921) ;   [X-2] => Position of pointer in segments 5 times Length
                                        (0922) ;
                                        (0923) ;
                                        (0924) ;  RETURNS:  none
                                        (0925) ;
                                        (0926) ;  SIDE EFFECTS:
                                        (0927) ;    The A and X registers may be modified by this or future implementations
                                        (0928) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0929) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0930) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0931) ;    functions.
                                        (0932) ;
                                        (0933) ;    If LCD_Init is not called before this function, the
                                        (0934) ;    bargraph will not be drawn properly.
                                        (0935) ;
                                        (0936) ; Stack offset constants
                                        (0937) BG_COLX:       equ  0                   ; Stack position of Column
                                        (0938) BG_CHAR_LENX:  equ -1                   ; Stack position of Length
                                        (0939) BG_LENGTHX:    equ -2                   ; Stack position of bargraph pointer position
                                        (0940) 
                                        (0941) 
                                        (0942) LCD_DrawBG:
                                        (0943)     push  X
                                        (0944)     mov   X,[X+BG_COLX]                 ; Row in A, Col in X
                                        (0945)     call  LCD_Position                 ; Set cursor position
                                        (0946)     pop   X                             ; Restore pointer
                                        (0947) 
                                        (0948) .LCD_BG_LOOP1X:
                                        (0949)     cmp   [X+BG_LENGTHX],00h            ; Check for past end of BG
                                        (0950)     jnz   .LCD_CHECK1X
                                        (0951)     mov   A,00h                         ; Load empty character
                                        (0952)     jmp   .LCD_BG_DOITX                 ;
                                        (0953) 
                                        (0954) .LCD_CHECK1X:
                                        (0955)     cmp   [X+BG_LENGTHX],06h            ; Check if BG pointer is at this character
                                        (0956)     jnc   .LCD_CHECK2X                  ; Note yet, use full character
                                        (0957)     mov   A,[X+BG_LENGTHX]
                                        (0958)     sub   [X+BG_LENGTHX],A
                                        (0959)     jmp   .LCD_BG_DOITX
                                        (0960) 
                                        (0961) .LCD_CHECK2X:                           ; Put index to full character
                                        (0962)     mov   A, 06h
                                        (0963)     sub   [X+BG_LENGTHX],05h            ; Subtract another 5 positions
                                        (0964) 
                                        (0965) .LCD_BG_DOITX:
                                        (0966)     call  LCD_WriteData                ; Display BG character
                                        (0967) 
                                        (0968)     dec   [X+BG_CHAR_LENX]              ; Dec Char count
                                        (0969)     jnz   .LCD_BG_LOOP1X                ; Do it all over again
                                        (0970)     ret
                                        (0971) .ENDSECTION
                                        (0972) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0973) 
                                        (0974) .SECTION
                                        (0975) ;-----------------------------------------------------------------------------
                                        (0976) ;  FUNCTION NAME: LCD_DrawBG
                                        (0977) ;
                                        (0978) ;  DESCRIPTION:
                                        (0979) ;     Draw a horizontal bargraph on the LCD with the given parameters.
                                        (0980) ;
                                        (0981) ;
                                        (0982) ;-----------------------------------------------------------------------------
                                        (0983) ;
                                        (0984) ;  FASTCALL16 ARGUMENTS:
                                        (0985) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (0986) ;   [SP-4] => Starting Column for bargraph 0 to 39+
                                        (0987) ;   [SP-5] => Length of bargraph in chars 1 to 40+
                                        (0988) ;   [SP-6] => Position of pointer in segments 5 times Length
                                        (0989) ;
                                        (0990) ;
                                        (0991) ;  RETURNS:  none
                                        (0992) ;
                                        (0993) ;  SIDE EFFECTS:
                                        (0994) ;    The A and X registers may be modified by this or future implementations
                                        (0995) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0996) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0997) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0998) ;    functions.
                                        (0999) ;          
                                        (1000) ;    Currently only the page pointer registers listed below are modified: 
                                        (1001) ;          CUR_PP
                                        (1002) ;
                                        (1003) ;    If LCD_Init is not called before this function, the
                                        (1004) ;    bargraph will not be drawn properly.
                                        (1005) ;
                                        (1006) ; Stack offset constants
                                        (1007) BG_ROW:       equ -3
                                        (1008) BG_COL:       equ -4                   ; Stack position of Column
                                        (1009) BG_CHAR_LEN:  equ -5                   ; Stack position of Length
                                        (1010) BG_LENGTH:    equ -6                   ; Stack position of bargraph pointer position
                                        (1011) 
                                        (1012) 
                                        (1013) _LCD_DrawBG:
                                        (1014)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1015)     mov   X, SP
                                        (1016)     push  X
                                        (1017)     mov   A,[X+BG_ROW]                 ; Row in A
                                        (1018)     mov   X,[X+BG_COL]                 ; Col in X
                                        (1019)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1020)     call  LCD_Position                 ; Set cursor position
                                        (1021)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1022)     pop  X
                                        (1023) 
                                        (1024) .LCD_BG_LOOP1:
                                        (1025)     cmp   [X+BG_LENGTH],00h            ; Check for past end of BG
                                        (1026)     jnz   .LCD_CHECK1
                                        (1027)     mov   A,00h                        ; Load empty character
                                        (1028)     jmp   .LCD_BG_DOIT                  ;
                                        (1029) 
                                        (1030) .LCD_CHECK1:
                                        (1031)     cmp   [X+BG_LENGTH],06h            ; Check if BG pointer is at this character
                                        (1032)     jnc   .LCD_CHECK2                   ; Note yet, use full character
                                        (1033)     mov   A,[X+BG_LENGTH]
                                        (1034)     sub   [X+BG_LENGTH],A
                                        (1035)     jmp   .LCD_BG_DOIT
                                        (1036) 
                                        (1037) .LCD_CHECK2:                            ; Put index to full character
                                        (1038)     mov   A, 06h
                                        (1039)     sub   [X+BG_LENGTH],05h            ; Subtract another 5 positions
                                        (1040) 
                                        (1041) .LCD_BG_DOIT:
                                        (1042)     call  LCD_WriteData                ; Display BG character
                                        (1043) 
                                        (1044)     dec   [X+BG_CHAR_LEN]              ; Dec Char count
                                        (1045)     jnz   .LCD_BG_LOOP1                 ; Do it all over again
                                        (1046)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1047)     ret
                                        (1048) .ENDSECTION
                                        (1049) 
                                        (1050) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1051) .SECTION
                                        (1052) ;-----------------------------------------------------------------------------
                                        (1053) ;  FUNCTION NAME: LCD_DrawVBG
                                        (1054) ;
                                        (1055) ;  DESCRIPTION:
                                        (1056) ;  This legacy fastcall version are provided only to support existing small
                                        (1057) ;  memory model assembly language code---it does not work in the large memory
                                        (1058) ;  model.
                                        (1059) ;
                                        (1060) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (1061) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (1062) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (1063) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                        (1064) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (1065) ;
                                        (1066) ;  Draw a vertical bargraph on the LCD with the given parameters. This
                                        (1067) ;  is a legacy function that is intended to support existing Assembly
                                        (1068) ;  language programs that call this function.  This should not be used for
                                        (1069) ;  new code or with Large Memory Model programs.
                                        (1070) ;-----------------------------------------------------------------------------
                                        (1071) ;
                                        (1072) ;  LEGACY FASTCALL ARGUMENTS:
                                        (1073) ;    A    => Starting row for bargraph 0 to 3
                                        (1074) ;   [X]   => Starting Column for bargraph 0 to 40+
                                        (1075) ;   [x-1] => Height of bargraph in chars 1 - 4
                                        (1076) ;   [X-2] => Position of pointer in segments 8 times height
                                        (1077) ;  RETURNS:
                                        (1078) ;
                                        (1079) ;  SIDE EFFECTS:
                                        (1080) ;    The A and X registers may be modified by this or future implementations
                                        (1081) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1082) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1083) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1084) ;    functions.
                                        (1085) ;    
                                        (1086) ;    If LCD_Init is not called before this function, the
                                        (1087) ;    bargraph will not be drawn properly.
                                        (1088) ;
                                        (1089) ; Stack offset constants
                                        (1090) VBG_COLX:            equ  0
                                        (1091) VBG_CHAR_HEIGHTX:    equ -1
                                        (1092) VBG_SEG_HEIGHTX:     equ -2
                                        (1093) 
                                        (1094) LCD_DrawVBG:
                                        (1095) 
                                        (1096)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1097) .VBG_LOOPX:
                                        (1098)     push  A
                                        (1099)     index LCD_ROW_OFFSET  ; Get row offset
                                        (1100)     add   A,[X+VBG_COLX]                ; Add column offset to position
                                        (1101)     call  LCD_Control                  ; Position Cursor
                                        (1102)     cmp   [X+VBG_SEG_HEIGHTX],00h       ; Check for zero segs
                                        (1103)     jnz   .VBG_NZ_SEGX
                                        (1104)     mov   A,' '                        ; Load space character
                                        (1105)     jmp   .VBG_WRITE_CHARX
                                        (1106) .VBG_NZ_SEGX:
                                        (1107)     cmp   [X+VBG_SEG_HEIGHTX],09h       ; Check for full segment
                                        (1108)     jnc   .VBG_FULL_SEGX
                                        (1109)                                         ; Partial segment between 1 and 8
                                        (1110)     mov   A,[X+VBG_SEG_HEIGHTX]
                                        (1111)     dec   A
                                        (1112)     mov   [X+VBG_SEG_HEIGHTX],00h       ; Zero segment height
                                        (1113)     jmp   .VBG_WRITE_CHARX
                                        (1114) 
                                        (1115) .VBG_FULL_SEGX:                          ; Bargaph
                                        (1116)     sub   [X+VBG_SEG_HEIGHTX],08h       ; Subtract full segment
                                        (1117)     mov   A,07h                        ; Load full segment
                                        (1118) 
                                        (1119) .VBG_WRITE_CHARX:                        ; Write character to display
                                        (1120)     call  LCD_WriteData                ; Write value
                                        (1121)     pop   A
                                        (1122)     dec   A
                                        (1123)     dec   [X+VBG_CHAR_HEIGHTX]
                                        (1124)     jnz   .VBG_LOOPX
                                        (1125)     ret
                                        (1126) .ENDSECTION
                                        (1127) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (1128) 
                                        (1129) .SECTION
                                        (1130) ;-----------------------------------------------------------------------------
                                        (1131) ;  FUNCTION NAME: LCD_DrawVBG
                                        (1132) ;
                                        (1133) ;  DESCRIPTION:
                                        (1134) ;     Draw a vertical bargraph on the LCD with the given parameters.
                                        (1135) ;
                                        (1136) ;
                                        (1137) ;-----------------------------------------------------------------------------
                                        (1138) ;
                                        (1139) ;  FASTCALL16 ARGUMENTS:
                                        (1140) ;
                                        (1141) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (1142) ;   [SP-4] => Starting Column for bargraph 0 to 40+
                                        (1143) ;   [SP-5] => Height of bargraph in chars 1 - 4
                                        (1144) ;   [SP-6] => Position of pointer in segments 8 times height
                                        (1145) ;  RETURNS:
                                        (1146) ;
                                        (1147) ;  SIDE EFFECTS:
                                        (1148) ;    The A and X registers may be modified by this or future implementations
                                        (1149) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1150) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1151) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1152) ;    functions.
                                        (1153) ;          
                                        (1154) ;    Currently only the page pointer registers listed below are modified: 
                                        (1155) ;          CUR_PP
                                        (1156) ;
                                        (1157) ;    If LCD_Init is not called before this function, the
                                        (1158) ;    bargraph will not be drawn properly.
                                        (1159) ;
                                        (1160) ; Stack offset constants
                                        (1161) VBG_ROW:        equ -3
                                        (1162) VBG_COL:            equ -4
                                        (1163) VBG_CHAR_HEIGHT:    equ -5
                                        (1164) VBG_SEG_HEIGHT:     equ -6
                                        (1165) 
                                        (1166) _LCD_DrawVBG:
                                        (1167)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1168)     mov   X, SP
                                        (1169)     mov   A, [X+VBG_ROW]
                                        (1170)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1171) .VBG_LOOP:
                                        (1172)     push  A
                                        (1173)     index LCD_ROW_OFFSET  ; Get row offset
                                        (1174)     add   A,[X+VBG_COL]                ; Add column offset to position
                                        (1175)     call  LCD_Control                  ; Position Cursor
                                        (1176)     cmp   [X+VBG_SEG_HEIGHT],00h       ; Check for zero segs
                                        (1177)     jnz   .VBG_NZ_SEG
                                        (1178)     mov   A,' '                        ; Load space character
                                        (1179)     jmp   .VBG_WRITE_CHAR
                                        (1180) .VBG_NZ_SEG:
                                        (1181)     cmp   [X+VBG_SEG_HEIGHT],09h       ; Check for full segment
                                        (1182)     jnc   .VBG_FULL_SEG
                                        (1183)                                        ; Partial segment between 1 and 8
                                        (1184)     mov   A,[X+VBG_SEG_HEIGHT]
                                        (1185)     dec   A
                                        (1186)     mov   [X+VBG_SEG_HEIGHT],00h       ; Zero segment height
                                        (1187)     jmp   .VBG_WRITE_CHAR
                                        (1188) 
                                        (1189) .VBG_FULL_SEG:                          ; Bargaph
                                        (1190)     sub   [X+VBG_SEG_HEIGHT],08h       ; Subtract full segment
                                        (1191)     mov   A,07h                        ; Load full segment
                                        (1192) 
                                        (1193) .VBG_WRITE_CHAR:                        ; Write character to display
                                        (1194)     call  LCD_WriteData                ; Write value
                                        (1195)     pop   A
                                        (1196)     dec   A
                                        (1197)     dec   [X+VBG_CHAR_HEIGHT]
                                        (1198)     jnz   .VBG_LOOP
                                        (1199)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1200)     ret
                                        (1201) .ENDSECTION
                                        (1202) 
                                        (1203) .SECTION
                                        (1204) ;-----------------------------------------------------------------------------
                                        (1205) ;  FUNCTION NAME: LCD_InitVBG
                                        (1206) ;
                                        (1207) ;  DESCRIPTION:
                                        (1208) ;     Initialize the vertical bargraph characters.
                                        (1209) ;
                                        (1210) ;-----------------------------------------------------------------------------
                                        (1211) ;
                                        (1212) ;  ARGUMENTS:  none
                                        (1213) ;
                                        (1214) ;  RETURNS:  none
                                        (1215) ;
                                        (1216) ;  SIDE EFFECTS:
                                        (1217) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (1218) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1219) ;    at a time since they each require their own set of characters.
                                        (1220) ;
                                        (1221) ;  SIDE EFFECTS:
                                        (1222) ;    The A and X registers may be modified by this or future implementations
                                        (1223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1225) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1226) ;    functions.
                                        (1227) ;          
                                        (1228) ;    Currently only the page pointer registers listed below are modified: 
                                        (1229) ;          CUR_PP
                                        (1230) ;
                                        (1231) ; Stack offset constants
                                        (1232) VBGDATA_CTR:      equ    00h           ; Char data count stack offset
                                        (1233) VBG_BYTES:        equ    01h           ; Byte counter stack offset
                                        (1234) 
                                        (1235)  LCD_InitVBG:
                                        (1236) _LCD_InitVBG:
                                        (1237)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1238)     mov   X,SP                         ; Get location of stack
                                        (1239)     push  A                            ; Create 2 locations
                                        (1240)     push  A
                                        (1241) 
                                        (1242)     mov   A,LCD_CG_RAM_OFFSET              ; Setup pointer
                                        (1243)     call  LCD_Control                  ; Position the CG pointer
                                        (1244)     mov   [X+VBGDATA_CTR],01h          ; Reset data counter
                                        (1245) 
                                        (1246)  .VBG_Loop1:                            ; loop once for each 8 characters
                                        (1247)     mov   [X+VBG_BYTES],08h            ; Load cycle pointer
                                        (1248)  .VBG_Loop2:                            ; Loop once for each line in character (8 times)
                                        (1249)     mov   A,[X+VBGDATA_CTR]
                                        (1250)     cmp   A,[X+VBG_BYTES]
                                        (1251)     jnc   .VBG_SOLID
                                        (1252)     mov   A,00h                        ; Empty line
                                        (1253)     jmp   .VBG_Load                     ; Jump to load the bargraph
                                        (1254) .VBG_SOLID:
                                        (1255)     mov   A,FFh                        ; Load solid line
                                        (1256) .VBG_Load:
                                        (1257)     call  LCD_WriteData                ; character data
                                        (1258)     dec   [X+VBG_BYTES]                ; Dec byte counter
                                        (1259)     jnz   .VBG_Loop2                    ; End Loop 2
                                        (1260)     inc   [X+VBGDATA_CTR]
                                        (1261)     cmp   [X+VBGDATA_CTR],09h
                                        (1262)     jnz   .VBG_Loop1                    ; End Loop1
                                        (1263) 
                                        (1264)     pop  A
                                        (1265)     pop  A
                                        (1266)     mov  A,LCD_DISP_ON                    ; Turn on display, don't really
                                        (1267)     call LCD_Control                   ; need this.
                                        (1268)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1269)     ret
                                        (1270) .ENDSECTION
                                        (1271) 
                                        (1272) ;-----------------------------------------------------------------------------
                                        (1273) ;  FUNCTION NAME: LCD_InitBG
                                        (1274) ;
                                        (1275) ;  DESCRIPTION:
                                        (1276) ;     Initialize horizontal bargraph characters
                                        (1277) ;
                                        (1278) ;-----------------------------------------------------------------------------
                                        (1279) ;
                                        (1280) ;  ARGUMENTS:
                                        (1281) ;     A = type  0 = full                   |||||||||........
                                        (1282) ;               1 = single vertical line   ..........|......
                                        (1283) ;
                                        (1284) ;  RETURNS:
                                        (1285) ;
                                        (1286) ;  SIDE EFFECTS:
                                        (1287) ;    The A and X registers may be modified by this or future implementations
                                        (1288) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1289) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1290) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1291) ;    functions.
                                        (1292) ;          
                                        (1293) ;    Currently only the page pointer registers listed below are modified: 
                                        (1294) ;          CUR_PP
                                        (1295) ;
                                        (1296) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1297) ;    at a time since they each require their own set of characters.
                                        (1298) ;
                                        (1299) ;  THEORY of OPERATION or PROCEDURE:
                                        (1300) ;    This function writes to the LCD character RAM to generate 8 custom
                                        (1301) ;    characters used to generated one of two horizontal bargraphs.
                                        (1302) ;
                                        (1303) .LITERAL
                                        (1304)  LCD_BG_TYPE1:: ; ....., |...., ||..., |||.., ||||., |||||, |||||
                                        (1305)      DB    00h, 10h, 18h, 1Ch, 1Eh, 1Fh, 1Fh
                                        (1306)  LCD_BG_TYPE2:: ; ....., |...., .|..., ..|.., ...|., ....|, .....
                                        (1307)     DB  00h, 10h, 08h, 04h, 02h, 01h, 00h
                                        (1308) .ENDLITERAL
                                        (1309) 
                                        (1310) .SECTION
                                        (1311) ; Stack offset constants
                                        (1312) BGDATA_PTR:   equ    00h               ; Stack offsets
                                        (1313) BGCHARS:      equ    01h
                                        (1314) BGTYPE:       equ    02h
                                        (1315) 
                                        (1316)  LCD_InitBG:
                                        (1317) _LCD_InitBG:
                                        (1318)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1319)     mov   X,SP                         ; Get location of stack
                                        (1320)     add   SP,3
                                        (1321)     mov   [X+BGTYPE],A                 ; Store the bargraph type
                                        (1322) 
                                        (1323)     mov   A,LCD_CG_RAM_OFFSET              ; Setup pointer
                                        (1324)     call  LCD_Control                  ; Position the CG pointer
                                        (1325)     mov   [X+BGDATA_PTR],00h           ; Reset pointer to BG data
                                        (1326) 
                                        (1327)  .BG_Loop1:
                                        (1328)     mov   [X+BGCHARS],08h              ; Load cycle pointer
                                        (1329)  .BG_Loop2:
                                        (1330)     mov   A,[X+BGDATA_PTR]
                                        (1331)     cmp   [X+BGTYPE],00h               ; Check which bargraph
                                        (1332)     jnz   .BG_OTHER
                                        (1333)     index LCD_BG_TYPE1
                                        (1334)     jmp   .BG_Load
                                        (1335)  .BG_OTHER:
                                        (1336)     index LCD_BG_TYPE2
                                        (1337)  .BG_Load:
                                        (1338)     call  LCD_WriteData
                                        (1339)     dec   [X+BGCHARS]                  ; Character builder counter
                                        (1340)     jnz   .BG_Loop2
                                        (1341)     inc   [X+BGDATA_PTR]               ; Advance to next character
                                        (1342)     cmp   [X+BGDATA_PTR],07h
                                        (1343)     jnz   .BG_Loop1
                                        (1344) 
                                        (1345)     add   SP,-3
                                        (1346)     mov   A,LCD_DISP_ON
                                        (1347)     call  LCD_Control
                                        (1348)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1349)     ret
                                        (1350) .ENDSECTION
                                        (1351) 
                                        (1352) ENDIF
                                        (1353) 
                                        (1354) ; End of File LCD.asm
FILE: lib\i2chwrsrcinits.asm            (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW.asm
                                        (0004) ;;  Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHWCommon.inc"
                                        (0025) include "PSoCGPIOINT.inc"
                                        (0026) include "PSoCAPI.inc"
                                        (0027) 
                                        (0028) ;-----------------------------------------------
                                        (0029) ; include instance specific register definitions
                                        (0030) ;-----------------------------------------------
                                        (0031) 
                                        (0032) ;-----------------------------------------------
                                        (0033) ;  Global Symbols
                                        (0034) ;-----------------------------------------------
                                        (0035) ;-------------------------------------------------------------------
                                        (0036) ;  Declare the functions global for both assembler and C compiler.
                                        (0037) ;
                                        (0038) ;  Note that there are two names for each API. First name is
                                        (0039) ;  assembler reference. Name with underscore is name refence for
                                        (0040) ;  C compiler.  Calling function in C source code does not require
                                        (0041) ;  the underscore.
                                        (0042) ;-------------------------------------------------------------------
                                        (0043) 
                                        (0044) export    I2CHW_ResumeInt
                                        (0045) export   _I2CHW_ResumeInt
                                        (0046) export    I2CHW_EnableInt
                                        (0047) export   _I2CHW_EnableInt
                                        (0048) export    I2CHW_ClearInt
                                        (0049) export   _I2CHW_ClearInt
                                        (0050) IF (I2CHW_MUM_SEL & (I2CHW_SLAVE | I2CHW_MMS))
                                        (0051) export    I2CHW_EnableSlave
                                        (0052) export   _I2CHW_EnableSlave
                                        (0053) ENDIF
                                        (0054) IF (I2CHW_MUM_SEL & (I2CHW_MSTR | I2CHW_MMS))
                                        (0055) export    I2CHW_EnableMstr
                                        (0056) export   _I2CHW_EnableMstr
                                        (0057) ENDIF
                                        (0058) export    I2CHW_Start
                                        (0059) export   _I2CHW_Start
                                        (0060) export    I2CHW_DisableInt
                                        (0061) export   _I2CHW_DisableInt
                                        (0062) IF (I2CHW_MUM_SEL & (I2CHW_SLAVE | I2CHW_MMS))
                                        (0063) export    I2CHW_DisableSlave
                                        (0064) export   _I2CHW_DisableSlave
                                        (0065) ENDIF
                                        (0066) IF (I2CHW_MUM_SEL & (I2CHW_MSTR | I2CHW_MMS))
                                        (0067) export    I2CHW_DisableMstr
                                        (0068) export   _I2CHW_DisableMstr
                                        (0069) ENDIF
                                        (0070) export    I2CHW_Stop
                                        (0071) export   _I2CHW_Stop
                                        (0072) 
                                        (0073) IF (I2CHW_MUM_SEL & (I2CHW_SLAVE | I2CHW_MMS))
                                        (0074)  IF (I2CHW_CY8C22x45)
                                        (0075) export    I2CHW_EnableHWAddrCheck
                                        (0076) export   _I2CHW_EnableHWAddrCheck
                                        (0077) export    I2CHW_DisableHWAddrCheck
                                        (0078) export   _I2CHW_DisableHWAddrCheck
                                        (0079)  ENDIF
                                        (0080) ENDIF
                                        (0081) 
                                        (0082) AREA UserModules (ROM, REL)
                                        (0083) 
                                        (0084) .SECTION
                                        (0085) 
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;  FUNCTION NAME: I2CHW_Start
                                        (0088) ;
                                        (0089) ;  DESCRIPTION:
                                        (0090) ;   Initialize the I2CHW I2C bus interface.
                                        (0091) ;
                                        (0092) ;-----------------------------------------------------------------------------
                                        (0093) ;
                                        (0094) ;  ARGUMENTS:
                                        (0095) ;
                                        (0096) ;  RETURNS: none
                                        (0097) ;
                                        (0098) ;  SIDE EFFECTS:
                                        (0099) ;    The A and X registers may be modified by this or future implementations
                                        (0100) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0101) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0102) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0103) ;    functions.
                                        (0104) ;          
                                        (0105)  I2CHW_Start:
                                        (0106) _I2CHW_Start:
                                        (0107)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0108) IF (I2CHW_MUM_SEL & (I2CHW_SLAVE | I2CHW_MMS))
                                        (0109)  IF (I2CHW_CY8C22x45)
                                        (0110)    M8C_SetBank1
                                        (0111)    mov   reg[I2CHW_ADDR], I2CHW_SLAVE_ADDR;I2CHW_HW_ADDR_EN
                                        (0112)    M8C_SetBank0
                                        (0113)  ENDIF
                                        (0114) ENDIF
                                        (0115)     RAM_EPILOGUE RAM_USE_CLASS_1
0DB8: 7F       RET                      (0116)     ret
                                        (0117) .ENDSECTION
                                        (0118) 
                                        (0119) .SECTION
                                        (0120) ;-----------------------------------------------------------------------------
                                        (0121) ;  FUNCTION NAME: I2CHW_ResumeInt
                                        (0122) ;
                                        (0123) ;  DESCRIPTION:
                                        (0124) ;     reEnables SDA interrupt allowing start condition detection. 
                                        (0125) ;     Skips clearing INT_CLR3 by entering the EnableInt at ResumeIntEntry:.
                                        (0126) ;     Remember to call the global interrupt enable function by using
                                        (0127) ;     the macro: M8C_EnableGInt.
                                        (0128) ;-----------------------------------------------------------------------------
                                        (0129) ;  ARGUMENTS: none
                                        (0130) ;
                                        (0131) ;  RETURNS: none
                                        (0132) ;
                                        (0133) ;  SIDE EFFECTS:
                                        (0134) ;    The A and X registers may be modified by this or future implementations
                                        (0135) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0136) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0137) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0138) ;    functions.
                                        (0139) ;-----------------------------------------------------------------------------
                                        (0140)  I2CHW_ResumeInt:
                                        (0141) _I2CHW_ResumeInt:
                                        (0142)     RAM_PROLOGUE RAM_USE_CLASS_1
0DB9: 80 04    JMP   0x0DBE             (0143)     jmp ResumeIntEntry
0DBB: 62 DD FE MOV   REG[0xDD],0xFE     
0DBE: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0144)     
                                        (0145) ;-----------------------------------------------------------------------------
                                        (0146) ;  FUNCTION NAME: I2CHW_EnableInt
                                        (0147) ;
                                        (0148) ;  DESCRIPTION:
                                        (0149) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0150) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0151) ;
                                        (0152) ;-----------------------------------------------------------------------------
                                        (0153) ;
                                        (0154) ;  ARGUMENTS: none
                                        (0155) ;
                                        (0156) ;  RETURNS: none
                                        (0157) ;
                                        (0158) ;  SIDE EFFECTS:
                                        (0159) ;    The A and X registers may be modified by this or future implementations
                                        (0160) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0161) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0162) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0163) ;    functions.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165)  I2CHW_EnableInt:
                                        (0166) _I2CHW_EnableInt:
                                        (0167)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0168)     ;first clear any pending interrupts
                                        (0169)     M8C_ClearIntFlag INT_CLR3, I2CHW_INT_MASK
                                        (0170) ResumeIntEntry:
                                        (0171)     M8C_EnableIntMask I2CHW_INT_REG, I2CHW_INT_MASK
                                        (0172)     RAM_EPILOGUE RAM_USE_CLASS_1
0DC1: 7F       RET                      (0173)     ret
0DC2: 62 DD FE MOV   REG[0xDD],0xFE     
                                        (0174) 
                                        (0175) .ENDSECTION
                                        (0176) 
                                        (0177) .SECTION
                                        (0178) ;-----------------------------------------------------------------------------
                                        (0179) ;  FUNCTION NAME: I2CHW_ClearInt
                                        (0180) ;
                                        (0181) ;  DESCRIPTION:
                                        (0182) ;     Clears only the I2C interrupt in the INT_CLR3 register.
                                        (0183) ;
                                        (0184) ;-----------------------------------------------------------------------------
                                        (0185) ;
                                        (0186) ;  ARGUMENTS: none
                                        (0187) ;
                                        (0188) ;  RETURNS: none
                                        (0189) ;
                                        (0190) ;  SIDE EFFECTS:
                                        (0191) ;    The A and X registers may be modified by this or future implementations
                                        (0192) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0193) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0194) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0195) ;    functions.
                                        (0196) ;          
                                        (0197)  I2CHW_ClearInt:
                                        (0198) _I2CHW_ClearInt:
                                        (0199)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0200)     M8C_ClearIntFlag INT_CLR3, I2CHW_INT_MASK
                                        (0201)     RAM_EPILOGUE RAM_USE_CLASS_1
0DC5: 7F       RET                      (0202)     ret
0DC6: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0203)     
                                        (0204) .ENDSECTION
                                        (0205) 
                                        (0206) IF (I2CHW_MUM_SEL & (I2CHW_MSTR | I2CHW_MMS))	
                                        (0207) .SECTION
                                        (0208) ;-----------------------------------------------------------------------------
                                        (0209) ;  FUNCTION NAME: I2CHW_EnableMstr
                                        (0210) ;
                                        (0211) ;  DESCRIPTION:
                                        (0212) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0213) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0214) ;
                                        (0215) ;-----------------------------------------------------------------------------
                                        (0216) ;
                                        (0217) ;  ARGUMENTS: none
                                        (0218) ;
                                        (0219) ;  RETURNS: none
                                        (0220) ;
                                        (0221) ;  SIDE EFFECTS:
                                        (0222) ;    The A and X registers may be modified by this or future implementations
                                        (0223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0225) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0226) ;    functions.
                                        (0227) ;          
                                        (0228)  I2CHW_EnableMstr:
                                        (0229) _I2CHW_EnableMstr:
                                        (0230)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0231) 	;;CDT 28399
                                        (0232) 	RAM_SETPAGE_CUR >I2CHW_bStatus
0DC9: 26 03 7F AND   [0x3],0x7F         (0233) 	and [I2CHW_bStatus], ~0x80 ;; ~I2CHW_ISR_ACTIVE
0DCC: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0234) 	RAM_SETPAGE_CUR >I2CHW_RsrcStatus
0DCF: 26 05 7F AND   [0x5],0x7F         (0235)     and    [I2CHW_RsrcStatus], ~0x80;;~I2CHW_ISR_ACTIVE        ; Make sure internal control variables weren't corrupted previous to start.
0DD2: 43 D6 02 OR    REG[0xD6],0x2      
                                        (0236)     BitSetI2CHW_CFG I2C_M_EN                                         ;Enable SDA interupt
                                        (0237)     RAM_EPILOGUE RAM_USE_CLASS_1
0DD5: 7F       RET                      (0238)     ret
0DD6: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0239) 
                                        (0240) .ENDSECTION
                                        (0241) ENDIF
                                        (0242) 
                                        (0243) IF (I2CHW_MUM_SEL & (I2CHW_SLAVE | I2CHW_MMS))
                                        (0244) .SECTION
                                        (0245) ;-----------------------------------------------------------------------------
                                        (0246) ;  FUNCTION NAME: I2CHW_EnableSlave
                                        (0247) ;
                                        (0248) ;  DESCRIPTION:
                                        (0249) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0250) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0251) ;
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS: none
                                        (0255) ;
                                        (0256) ;  RETURNS: none
                                        (0257) ;
                                        (0258) ;  SIDE EFFECTS:
                                        (0259) ;    The A and X registers may be modified by this or future implementations
                                        (0260) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0261) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0262) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0263) ;    functions.
                                        (0264) ;          
                                        (0265)  I2CHW_EnableSlave:
                                        (0266) _I2CHW_EnableSlave:
                                        (0267)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0268)     
                                        (0269)     M8C_SetBank1 ;The SDA and SCL pins are setting to Hi-z drive mode
                                        (0270)     and reg[I2CHWSDA_DriveMode_0_ADDR],~(I2CHWSDA_MASK|I2CHWSCL_MASK)
                                        (0271)     or  reg[I2CHWSDA_DriveMode_1_ADDR], (I2CHWSDA_MASK|I2CHWSCL_MASK)
                                        (0272)     M8C_SetBank0
                                        (0273)     or  reg[I2CHWSDA_DriveMode_2_ADDR], (I2CHWSDA_MASK|I2CHWSCL_MASK)
                                        (0274)    
                                        (0275)     BitSetI2CHW_CFG I2C_S_EN                                         ;Enable SDA interrupt
                                        (0276)     nop
                                        (0277)     nop
                                        (0278)     nop
                                        (0279)     nop
                                        (0280)     nop
                                        (0281)    
                                        (0282)     M8C_SetBank1 ;The SDA and SCL pins are restored to Open Drain Low drive mode
                                        (0283)     or reg[I2CHWSDA_DriveMode_0_ADDR], (I2CHWSDA_MASK|I2CHWSCL_MASK)
                                        (0284)     or reg[I2CHWSDA_DriveMode_1_ADDR], (I2CHWSDA_MASK|I2CHWSCL_MASK)
                                        (0285)     M8C_SetBank0
                                        (0286)     or reg[I2CHWSDA_DriveMode_2_ADDR], (I2CHWSDA_MASK|I2CHWSCL_MASK)
                                        (0287)     
                                        (0288)     RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0289)     ret
                                        (0290) 
                                        (0291) .ENDSECTION
                                        (0292) ENDIF
                                        (0293) 
                                        (0294) .SECTION
                                        (0295) ;-----------------------------------------------------------------------------
                                        (0296) ;  FUNCTION NAME: I2CHW_DisableInt
                                        (0297) ;  FUNCTION NAME: I2CHW_Stop
                                        (0298) ;
                                        (0299) ;  DESCRIPTION:
                                        (0300) ;     Disables I2CHW slave by disabling SDA interrupt
                                        (0301) ;
                                        (0302) ;-----------------------------------------------------------------------------
                                        (0303) ;
                                        (0304) ;  ARGUMENTS: none
                                        (0305) ;
                                        (0306) ;  RETURNS: none
                                        (0307) ;
                                        (0308) ;  SIDE EFFECTS:
                                        (0309) ;    The A and X registers may be modified by this or future implementations
                                        (0310) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0311) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0312) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0313) ;    functions.
                                        (0314) ;          
                                        (0315)  I2CHW_DisableInt:
                                        (0316) _I2CHW_DisableInt:
                                        (0317)  I2CHW_Stop:
                                        (0318) _I2CHW_Stop:
                                        (0319)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0320)     M8C_DisableIntMask I2CHW_INT_REG, I2CHW_INT_MASK
                                        (0321)     RAM_EPILOGUE RAM_USE_CLASS_1
0DD9: 7F       RET                      (0322)     ret
0DDA: 41 D6 FD AND   REG[0xD6],0xFD     
                                        (0323) 
                                        (0324) .ENDSECTION
                                        (0325) 
                                        (0326) IF (I2CHW_MUM_SEL & (I2CHW_SLAVE | I2CHW_MMS))
                                        (0327) .SECTION
                                        (0328) ;-----------------------------------------------------------------------------
                                        (0329) ;  FUNCTION NAME: I2CHW_DisableSlave
                                        (0330) ;
                                        (0331) ;  DESCRIPTION:
                                        (0332) ;     Disables I2CHW slave by disabling SDA interrupt
                                        (0333) ;
                                        (0334) ;-----------------------------------------------------------------------------
                                        (0335) ;
                                        (0336) ;  ARGUMENTS: none
                                        (0337) ;
                                        (0338) ;  RETURNS: none
                                        (0339) ;
                                        (0340) ;  SIDE EFFECTS:
                                        (0341) ;    The A and X registers may be modified by this or future implementations
                                        (0342) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0343) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0344) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0345) ;    functions.
                                        (0346) ;          
                                        (0347)  I2CHW_DisableSlave:
                                        (0348) _I2CHW_DisableSlave:
                                        (0349)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0350)     BitClrI2CHW_CFG I2C_S_EN                                         ;Disable the Slave
                                        (0351)     RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0352)     ret
                                        (0353) 
                                        (0354) .ENDSECTION
                                        (0355) ENDIF
                                        (0356) 
                                        (0357) IF (I2CHW_MUM_SEL & (I2CHW_MSTR | I2CHW_MMS))
                                        (0358) .SECTION
                                        (0359) ;-----------------------------------------------------------------------------
                                        (0360) ;  FUNCTION NAME: I2CHW_DisableMstr
                                        (0361) ;
                                        (0362) ;  DESCRIPTION:
                                        (0363) ;     Disables I2CHW slave by disabling SDA interrupt
                                        (0364) ;
                                        (0365) ;-----------------------------------------------------------------------------
                                        (0366) ;
                                        (0367) ;  ARGUMENTS: none
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378)  I2CHW_DisableMstr:
                                        (0379) _I2CHW_DisableMstr:
                                        (0380)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0381)     BitClrI2CHW_CFG I2C_M_EN                                         ;Disable the Master
                                        (0382)     RAM_EPILOGUE RAM_USE_CLASS_1
0DDD: 7F       RET                      (0383)    ret
                                        (0384) 
                                        (0385) .ENDSECTION
                                        (0386) ENDIF
                                        (0387) 
                                        (0388) IF (I2CHW_MUM_SEL & (I2CHW_SLAVE | I2CHW_MMS))
                                        (0389)  IF (I2CHW_CY8C22x45)
                                        (0390)  .SECTION
                                        (0391) ;-----------------------------------------------------------------------------
                                        (0392) ;  FUNCTION NAME: void  I2CHW_EnableHWAddrCheck(void)
                                        (0393) ;
                                        (0394) ;  DESCRIPTION:
                                        (0395) ;   Set respective bit to engage the HardWare Address Recognition 
                                        (0396) ;   feature in I2C slave block.
                                        (0397) ;
                                        (0398) ;-----------------------------------------------------------------------------
                                        (0399) ;
                                        (0400) ;  ARGUMENTS: none
                                        (0401) ;
                                        (0402) ;  RETURNS: none
                                        (0403) ;
                                        (0404) ;  SIDE EFFECTS:
                                        (0405) ;    If the HardWare Address Recognition feature is enabled, the ROM registers reading does not work.
                                        (0406) ;    The HardWare Address Recognition feature should be disabled for using ROM registers.
                                        (0407) ;
                                        (0408) ;    The A and X registers may be modified by this or future implementations
                                        (0409) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0410) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0411) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0412) ;    functions.
                                        (0413) ;
                                        (0414)  I2CHW_EnableHWAddrCheck:
                                        (0415) _I2CHW_EnableHWAddrCheck:
                                        (0416)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0417)    M8C_SetBank1
                                        (0418)    or    reg[I2CHW_ADDR], I2CHW_HW_ADDR_EN
                                        (0419)    M8C_SetBank0
                                        (0420)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0421)    ret
                                        (0422) .ENDSECTION
                                        (0423) 
                                        (0424) .SECTION
                                        (0425) ;-----------------------------------------------------------------------------
                                        (0426) ;  FUNCTION NAME: void  I2CHW_DisableHWAddrCheck(void)
                                        (0427) ;
                                        (0428) ;  DESCRIPTION:
                                        (0429) ;   Clear respective bit to disengage the HardWare Address Recognition 
                                        (0430) ;   feature in I2C slave block.
                                        (0431) ;
                                        (0432) ;-----------------------------------------------------------------------------
                                        (0433) ;
                                        (0434) ;  ARGUMENTS: none
                                        (0435) ;
                                        (0436) ;  RETURNS: none
                                        (0437) ;
                                        (0438) ;  SIDE EFFECTS:
                                        (0439) ;    The A and X registers may be modified by this or future implementations
                                        (0440) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0441) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0442) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0443) ;    functions.
                                        (0444) ;
                                        (0445)  I2CHW_DisableHWAddrCheck:
                                        (0446) _I2CHW_DisableHWAddrCheck:
                                        (0447)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0448)    M8C_SetBank1
                                        (0449)    and   reg[I2CHW_ADDR], ~I2CHW_HW_ADDR_EN
                                        (0450)    M8C_SetBank0
                                        (0451)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0452)    ret
                                        (0453) .ENDSECTION
                                        (0454)  ENDIF
                                        (0455) ENDIF
                                        (0456) 
                                        (0457) ; End of File I2CHW.asm
FILE: lib\i2chwmstr.asm                 (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
0DDE: 62 D0 00 MOV   REG[0xD0],0x0      (0003) ;;  FILENAME: I2CHWMSTR.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: <UMName> User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHWCommon.inc"
                                        (0025) include "I2CHWMstr.inc"
                                        (0026) 
                                        (0027) ;-----------------------------------------------
                                        (0028) ;  Global Symbols
                                        (0029) ;-----------------------------------------------
                                        (0030) 
                                        (0031) export   I2CHW_fSendRepeatStart
                                        (0032) export  _I2CHW_fSendRepeatStart
                                        (0033) export   I2CHW_fSendStart
                                        (0034) export  _I2CHW_fSendStart
                                        (0035) export   I2CHW_SendStop
                                        (0036) export  _I2CHW_SendStop
                                        (0037) ; export the following 3 functions for C-implementations large or small mem models 
                                        (0038) export  _I2CHW_fReadBytes
                                        (0039) export  _I2CHW_bWriteBytes
                                        (0040) export  _I2CHW_bWriteCBytes
                                        (0041) 
                                        (0042) export   I2CHW_fWrite
                                        (0043) export  _I2CHW_fWrite
                                        (0044) 
                                        (0045) export   I2CHW_bRead
                                        (0046) export  _I2CHW_bRead
                                        (0047) 
                                        (0048) export    I2CHW_bReadBusStatus
                                        (0049) export   _I2CHW_bReadBusStatus
                                        (0050) 
                                        (0051) 
                                        (0052) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0053) 
                                        (0054) export   I2CHW_fReadBytes
                                        (0055) export   I2CHW_bWriteBytes
                                        (0056) export   I2CHW_bWriteCBytes
                                        (0057) 
                                        (0058) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
                                        (0059) 
                                        (0060) ;-------------------------------------------------------------------
                                        (0061) ;  Declare the varables for both the assembler and C compiler.
                                        (0062) ;
                                        (0063) ;-------------------------------------------------------------------
                                        (0064) export  I2CHW_bStatus
                                        (0065) export _I2CHW_bStatus
                                        (0066) 
                                        (0067) ;-----------------------------------------------
                                        (0068) ; Variable Allocation
                                        (0069) ;-----------------------------------------------
                                        (0070) area InterruptRAM(RAM, REL, CON)
                                        (0071) 
                                        (0072) _I2CHW_bStatus:
                                        (0073)  I2CHW_bStatus:                        blk   1  ; Status during transfers
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) ;-----------------------------------------------
                                        (0077) ;  EQUATES
                                        (0078) ;-----------------------------------------------
                                        (0079) I2CHW_SLAVE_ACKed:                     equ 0x01 ; This bit set if Slave ACKed Master
                                        (0080) I2CHW_SEND_ACK:                        equ 0x10 ; If this flag set, Master should send ACK
                                        (0081) 
                                        (0082) 
                                        (0083) .SECTION
                                        (0084) ;-----------------------------------------------------------------------------
                                        (0085) ;  FUNCTION NAME: I2CHW_fReadBytes
                                        (0086) ;
                                        (0087) ;  DESCRIPTION:
                                        (0088) ;       Read Multiple bytes from a slave.  Use the ISR to perform operation.
                                        (0089) ;-----------------------------------------------------------------------------
                                        (0090) ;
                                        (0091) ;  ARGUMENTS:
                                        (0092) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0093) ;           to determine if:
                                        (0094) ;             0x01 => Use RepeatStart instead of Start
                                        (0095) ;             0x02 => Don't send Stop
                                        (0096) ;  [SP-6]=> Count of bytes to read.
                                        (0097) ;  [SP-5]=> MSB of Array address to put data in (ignorned for small mem model)
                                        (0098) ;  [SP-4]=> LSB of Array address to put data in 
                                        (0099) ;  [SP-3]=> Address of slave
                                        (0100) ;
                                        (0101) ;  RETURNS:       None
                                        (0102) ;
                                        (0103) ;  SIDE EFFECTS:
                                        (0104) ;    The A and X registers may be modified by this or future implementations
                                        (0105) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0106) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0107) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0108) ;    functions.
                                        (0109) ;          
                                        (0110) ;    Currently only the page pointer registers listed below are modified: 
                                        (0111) ;          CUR_PP
                                        (0112) ;
                                        (0113) ;  THEORY of OPERATION or PROCEDURE:
                                        (0114) ;    I2C and block must be operational.
                                        (0115) ;    This routine will enable the I2C interrupt!
                                        (0116) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
                                        (0117) ;    pend on the ISR_ACTIVE bit until it can run
                                        (0118) ;
                                        (0119) ;-----------------------------------------------------------------------------
                                        (0120) IF	(TOOLCHAIN & HITECH)
                                        (0121) RxMode:         set  -7
                                        (0122) RxCnt:          set  -6
                                        (0123) RxArrayHI:      set  -5
                                        (0124) RxArrayLO:      set  -4
                                        (0125) RxSlaveAddr:    set  -3
                                        (0126) ELSE
                                        (0127) RxMode:         equ  -7
                                        (0128) RxCnt:          equ  -6
                                        (0129) RxArrayHI:      equ  -5
                                        (0130) RxArrayLO:      equ  -4
                                        (0131) RxSlaveAddr:    equ  -3
                                        (0132) ENDIF
                                        (0133) 
                                        (0134) _I2CHW_fReadBytes:			      
                                        (0135)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0136)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0137) 	RAM_SETPAGE_CUR >I2CHW_RsrcStatus
0DE1: 4F       MOV   X,SP               (0138) 	mov   X, SP
                                        (0139) I2CMSCR_NotReady1:
0DE2: 51 05    MOV   A,[0x5]            (0140)     mov    A, [I2CHW_RsrcStatus]                           ; test to see if previous command started ISR
0DE4: 47 05 80 TST   [0x5],0x80         (0141)     tst    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0142)     ;mov   A, reg[I2CHW_MSCR]                              ;read the mscr register to look for pending master operations
                                        (0143)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0144)           ;For multi master operations, a pening start or restart
                                        (0145)           ;request might be OK, the master might be waiting to
                                        (0146)           ;acquire the bus from another master
0DE7: BF FA    JNZ   0x0DE2             (0147)     jnz   I2CMSCR_NotReady1
0DE9: 2E 05 80 OR    [0x5],0x80         (0148)     or    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE             ; flag set here and cleared by ISR
                                        (0149)     ;get the address from the parameters on the stack
0DEC: 52 FD    MOV   A,[X-3]            (0150)     mov   A, [X + RxSlaveAddr]
0DEE: 64       ASL   A                  (0151)     asl   A                                                ; Shift address to the left to make
                                        (0152)                                                            ; a complete byte with the R/W bit.
0DEF: 29 01    OR    A,0x1              (0153)     or    A,0x01                                           ; OR the address with the Read bit.
0DF1: 53 04    MOV   [0x4],A            (0154)     mov   [I2CHW_SlaveAddr], A                             ; preserve addr+r/w state for the ISR to use
0DF3: 60 D8    MOV   REG[0xD8],A        (0155)     mov   reg[I2CHW_DR], A                                 ; put the write addr into the I2C_DR reg
0DF5: 55 03 00 MOV   [0x3],0x0          (0156)     mov   [I2CHW_bStatus],0x00                             ; Clear all flags
0DF8: 52 F9    MOV   A,[X-7]            (0157)     mov   A, [X+RxMode]                                    ; place the RxMode in status so ISR can access it
0DFA: 53 03    MOV   [0x3],A            (0158)     mov   [I2CHW_bStatus],A
                                        (0159)     ;
                                        (0160)     ;we must now initialize a read buffer using I2CHW_InitWrite
                                        (0161)     ;
0DFC: 10       PUSH  X                  (0162)     push   X                                               ;preserve since it's used later
0DFD: 52 FA    MOV   A,[X-6]            (0163)     mov    A, [X+RxCnt]                                    ;get the write buf size
0DFF: 08       PUSH  A                  (0164)     push   A
0E00: 52 FB    MOV   A,[X-5]            (0165)     mov    A, [X+RxArrayHI]                                ;get the write addrHI
0E02: 08       PUSH  A                  (0166)     push   A										   
0E03: 52 FC    MOV   A,[X-4]            (0167)     mov    A, [X+RxArrayLO]							                         ;get the write addrLO
0E05: 08       PUSH  A                  (0168)     push   A                                               ;this will be ignored
0E06: 93 0C    CALL  _I2CHW_InitWrite   (0169)     call  I2CHW_InitWrite                                  ;sets the addr and byte count to write to
0E08: 38 FD    ADD   SP,0xFD            (0170)     add    SP, -3
0E0A: 20       POP   X                  (0171)     pop    X                                               ;restore X to be used for the rest of this routine
                                        (0172)     
0E0B: 51 04    MOV   A,[0x4]            (0173)     mov   A,[I2CHW_SlaveAddr]
0E0D: 48 F9 01 TST   [X-7],0x1          (0174)     tst   [x+RxMode],I2CHW_RepStart
0E10: B0 0A    JNZ   0x0E1B             (0175)     jnz   DoRestartRx
0E12: 49 D7 01 TST   REG[0xD7],0x1      (0176)     tst   reg[I2CHW_SCR], I2C_BYTE_COMPL                   ; indicates the I2C bus is stalled
0E15: B0 05    JNZ   0x0E1B             (0177)     jnz   DoRestartRx
0E17: 91 2E    CALL  0x0F47             (0178)     call  I2C_DoStart                                      ; Send a start and address.
0E19: 80 03    JMP   0x0E1D             (0179)     jmp   CheckRxAck
                                        (0180) DoRestartRx:
0E1B: 90 93    CALL  0x0EB0             (0181)     call  I2CHW_DoBufferRepeatStart                           ; Send a repeat start and address.
0E1D: 70 3F    AND   F,0x3F             
0E1F: 71 C0    OR    F,0xC0             
                                        (0182)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
                                        (0183)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
                                        (0184)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
                                        (0185) 
                                        (0186) CheckRxAck:                                                ; Test to see if Slave ACKed
                                        (0187)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
                                        (0188)         ;is finished.
                                        (0189) End_RD:
                                        (0190)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0191)     RAM_EPILOGUE RAM_USE_CLASS_4
0E21: 7F       RET                      (0192)     ret
0E22: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0193) 
                                        (0194) .ENDSECTION
                                        (0195) 
                                        (0196) .SECTION
                                        (0197) ;-----------------------------------------------------------------------------
                                        (0198) ;  FUNCTION NAME: I2CHW_bWriteBytes
                                        (0199) ;
                                        (0200) ;  DESCRIPTION:
                                        (0201) ;    Write multiple data bits to slave device.
                                        (0202) ;
                                        (0203) ;-----------------------------------------------------------------------------
                                        (0204) ;
                                        (0205) ;  ARGUMENTS:
                                        (0206) ; [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0207) ;          to determine if:
                                        (0208) ;              0x01 => Use RePeatStart instead of Start
                                        (0209) ;              0x02 => Don't send Stop
                                        (0210) ; [SP-6]=> Count of bytes to write.
                                        (0211) ; [SP-5]=> MSB of Array address to put data in (ignored small mem model).
                                        (0212) ; [SP-4]=> LSB of Array address to put data in.
                                        (0213) ; [SP-3]=> Address of slave
                                        (0214) ;
                                        (0215) ;
                                        (0216) ;  RETURNS:     None
                                        (0217) ;
                                        (0218) ;  SIDE EFFECTS:
                                        (0219) ;    The A and X registers may be modified by this or future implementations
                                        (0220) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0221) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0222) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0223) ;    functions.
                                        (0224) ;          
                                        (0225) ;    Currently only the page pointer registers listed below are modified: 
                                        (0226) ;          CUR_PP
                                        (0227) ;
                                        (0228) ;  THEORY of OPERATION or PROCEDURE:
                                        (0229) ;
                                        (0230) ;-----------------------------------------------------------------------------
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232) TxMode:       set  -7
                                        (0233) TxByteCount:  set  -6
                                        (0234) TxArrayHI:    set  -5
                                        (0235) TxArrayLO:    set  -4
                                        (0236) TxSlaveAddr:  set  -3
                                        (0237) ELSE
                                        (0238) TxMode:       equ  -7
                                        (0239) TxByteCount:  equ  -6
                                        (0240) TxArrayHI:    equ  -5
                                        (0241) TxArrayLO:    equ  -4
                                        (0242) TxSlaveAddr:  equ  -3
                                        (0243) ENDIF
                                        (0244) 
                                        (0245) _I2CHW_bWriteBytes:
                                        (0246)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0247)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0248) 	RAM_SETPAGE_CUR >I2CHW_RsrcStatus
                                        (0249) 
0E25: 4F       MOV   X,SP               (0250) 	mov   X, SP
                                        (0251) I2CMSCR_NotReady2:
0E26: 51 05    MOV   A,[0x5]            (0252)     mov    A, [I2CHW_RsrcStatus]                           ; test to see if previous command started ISR
0E28: 47 05 80 TST   [0x5],0x80         (0253)     tst    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0254)     ;mov   A, reg[I2CHW_MSCR]                              ;read the mscr register to look for pending master operations
                                        (0255)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0256)           ;For multi master operations, a pening start or restart
                                        (0257)           ;request might be OK, the master might be waiting to
                                        (0258)           ;acquire the bus from another master
0E2B: BF FA    JNZ   0x0E26             (0259)     jnz   I2CMSCR_NotReady2
0E2D: 2E 05 80 OR    [0x5],0x80         (0260)     or    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE             ; flag set here and cleared at end of ISR
0E30: 52 FD    MOV   A,[X-3]            (0261)     mov   A, [X + TxSlaveAddr]
0E32: 64       ASL   A                  (0262)     asl   A                                                ; Shift address to the left to make
                                        (0263)                                                            ; a complete byte with the R/W bit.
                                        (0264)                                                            ; The ASL takes care of clearing bit 0.
0E33: 55 03 00 MOV   [0x3],0x0          (0265)     mov   [I2CHW_bStatus],0x00                             ; Clear all flags
0E36: 53 04    MOV   [0x4],A            (0266)     mov   [I2CHW_SlaveAddr], A                             ; preserve addr+r/w state for the ISR to use
0E38: 60 D8    MOV   REG[0xD8],A        (0267)     mov   reg[I2CHW_DR], A                                 ; put the write addr into the I2C_DR reg
0E3A: 52 F9    MOV   A,[X-7]            (0268)     mov   A, [X+TxMode]                                    ; place the TxMode in status so ISR can access it
0E3C: 53 03    MOV   [0x3],A            (0269)     mov   [I2CHW_bStatus],A
                                        (0270)     ;
                                        (0271)     ;we must now initialize a read buffer using I2CHW_InitWrite
                                        (0272)     ;
0E3E: 10       PUSH  X                  (0273)         push   X                                                ;preserve since it's used later
0E3F: 77 FA    INC   [X-6]              (0274)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (0275) 
0E41: 52 FA    MOV   A,[X-6]            (0276)         mov    A, [X+TxByteCount]                               ;get the write buf size
0E43: 08       PUSH  A                  (0277)         push   A
0E44: 52 FB    MOV   A,[X-5]            (0278)         mov    A, [X+TxArrayHI]                                 ;get the write buf addr
0E46: 08       PUSH  A                  (0279)         push   A                                                                                            ;this will be ignored
0E47: 52 FC    MOV   A,[X-4]            (0280)         mov    A, [X+TxArrayLO]                                 ;get the write buf addr
0E49: 08       PUSH  A                  (0281)         push   A
0E4A: 93 06    CALL  _I2CHW_InitRamRead (0282)         call  I2CHW_InitRamRead                            ;sets the addr and byte count to write to
0E4C: 38 FD    ADD   SP,0xFD            (0283)         add SP, -3
0E4E: 20       POP   X                  (0284)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (0285)     ;and  [I2CHW_RsrcStatus],~I2C_READFLASH                ;shouldn't be needed should have been taken care of in InitRamRead routine
                                        (0286) 
                                        (0287) 
0E4F: 51 04    MOV   A,[0x4]            (0288)     mov   A,[I2CHW_SlaveAddr]
0E51: 48 F9 01 TST   [X-7],0x1          (0289)     tst   [x+TxMode],I2CHW_RepStart
0E54: B0 0A    JNZ   0x0E5F             (0290)     jnz   DoRestartTx
0E56: 49 D7 01 TST   REG[0xD7],0x1      (0291)     tst   reg[I2CHW_SCR], I2C_BYTE_COMPL                   ; indicates the I2C bus is stalled
0E59: BF C1    JNZ   0x0E1B             (0292)     jnz   DoRestartRx
0E5B: 90 EA    CALL  0x0F47             (0293)     call  I2C_DoStart                                      ; Send a start and address.
0E5D: 80 03    JMP   0x0E61             (0294)     jmp   DoTxAck
                                        (0295) DoRestartTx:
0E5F: 90 4F    CALL  0x0EB0             (0296)     call  I2CHW_DoBufferRepeatStart                           ; Send a repeat start and address.
0E61: 70 3F    AND   F,0x3F             
0E63: 71 C0    OR    F,0xC0             
                                        (0297) DoTxAck:
                                        (0298) 
                                        (0299) 
                                        (0300) WriteSlaveAck:
                                        (0301)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0302) 	RAM_EPILOGUE RAM_USE_CLASS_4
0E65: 7F       RET                      (0303)     ret
0E66: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0304) 
                                        (0305) .ENDSECTION
                                        (0306) 
                                        (0307) .SECTION
                                        (0308) ;-----------------------------------------------------------------------------
                                        (0309) ;  FUNCTION NAME: I2CHW_bWriteCBytes
                                        (0310) ;
                                        (0311) ;  DESCRIPTION:
                                        (0312) ;    Write multiple data bits to slave device from ROM
                                        (0313) ;
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;
                                        (0316) ;  ARGUMENTS:
                                        (0317) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0318) ;            to determine if:
                                        (0319) ;               0x01 => Use RepeatStart instead of Start
                                        (0320) ;               0x02 => Don't send Stop
                                        (0321) ;  [SP-6]=> Count of bytes to write.
                                        (0322) ;  [SP-5]=> MSB of ROM Array address to get data from
                                        (0323) ;  [SP-4]=> LSB of ROM Array address to get data from.
                                        (0324) ;  [SP-3]=> Address of slave
                                        (0325) ;
                                        (0326) ;  RETURNS:
                                        (0327) ;    None
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;
                                        (0339) ;  THEORY of OPERATION or PROCEDURE:
                                        (0340) ;
                                        (0341) ;-----------------------------------------------------------------------------
                                        (0342) IF	(TOOLCHAIN & HITECH)
                                        (0343) TxCMode:       set  -7
                                        (0344) TxCByteCount:  set  -6
                                        (0345) TxCArrayMSB:   set  -5
                                        (0346) TxCArrayLSB:   set  -4
                                        (0347) ;TxSlaveAddr:  set  -3	  ;defined above this line if for reference only
                                        (0348) ELSE
                                        (0349) TxCMode:       equ  -7
                                        (0350) TxCByteCount:  equ  -6
                                        (0351) TxCArrayMSB:   equ  -5
                                        (0352) TxCArrayLSB:   equ  -4
                                        (0353) ;TxSlaveAddr:  equ  -3	  ;defined above this line if for reference only
                                        (0354) ENDIF
                                        (0355) 
                                        (0356) _I2CHW_bWriteCBytes:
                                        (0357)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0358) 	RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0359) 	RAM_SETPAGE_CUR >I2CHW_RsrcStatus
0E69: 4F       MOV   X,SP               (0360) 	mov   X, SP
                                        (0361) I2CMSCR_NotReady3:
0E6A: 51 05    MOV   A,[0x5]            (0362)         mov    A, [I2CHW_RsrcStatus]                       ; test to see if previous command started ISR
0E6C: 47 05 80 TST   [0x5],0x80         (0363)         tst    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0364)     ;mov   A, reg[I2CHW_MSCR]                              ;read the mscr register to look for pending master operations
                                        (0365)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0366)           ;For multi master operations, a pening start or restart
                                        (0367)           ;request might be OK, the master might be waiting to
                                        (0368)           ;acquire the bus from another master
0E6F: BF FA    JNZ   0x0E6A             (0369)         jnz   I2CMSCR_NotReady3
0E71: 2E 05 80 OR    [0x5],0x80         (0370)         or    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE         ;lag set here but cleared in ISRf
0E74: 52 FD    MOV   A,[X-3]            (0371)     mov   A, [X + TxSlaveAddr]
0E76: 64       ASL   A                  (0372)     asl   A                                                ; Shift address to the left to make
                                        (0373)                                                            ; a complete byte with the R/W bit.
                                        (0374)                                                            ; The ASL takes care of clearing bit 0.
0E77: 55 03 00 MOV   [0x3],0x0          (0375)     mov   [I2CHW_bStatus],0x00                             ; Clear all flags
0E7A: 53 04    MOV   [0x4],A            (0376)     mov   [I2CHW_SlaveAddr], A                             ; preserve addr+r/w state for the ISR to use
0E7C: 60 D8    MOV   REG[0xD8],A        (0377)     mov   reg[I2CHW_DR], A                                 ; put the write addr into the I2C_DR reg
0E7E: 52 F9    MOV   A,[X-7]            (0378)     mov   A, [X+TxCMode]                                                             ; place the RxMode in status so ISR can access it
0E80: 53 03    MOV   [0x3],A            (0379)     mov   [I2CHW_bStatus],A
                                        (0380)     ;
                                        (0381)         ;we must now initialize a read buffer using I2CHW_InitWrite
                                        (0382)         ;
0E82: 10       PUSH  X                  (0383)         push   X                                                ;preserve X since it's used later
                                        (0384) 
0E83: 50 00    MOV   A,0x0              (0385)          mov    A, 0                                             ;get the write buf size (this is the hi order part)
0E85: 77 FA    INC   [X-6]              (0386)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
0E87: D0 02    JNC   0x0E8A             (0387)         jnc    . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
0E89: 74       INC   A                  (0388)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
0E8A: 08       PUSH  A                  (0389)         push   A
0E8B: 52 FA    MOV   A,[X-6]            (0390)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
0E8D: 08       PUSH  A                  (0391)         push   A
0E8E: 52 FB    MOV   A,[X-5]            (0392)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
0E90: 08       PUSH  A                  (0393)         push   A                                                                                        ;this will be ignored
0E91: 52 FC    MOV   A,[X-4]            (0394)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
0E93: 08       PUSH  A                  (0395)         push   A
                                        (0396) 
0E94: 92 E9    CALL  _I2CHW_InitFlashRead(0397)         call  I2CHW_InitFlashRead                          ;sets the addr and byte count to write to
0E96: 38 FC    ADD   SP,0xFC            (0398)         add SP, -4
0E98: 20       POP   X                  (0399)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (0400) 
                                        (0401)     ;or  [I2CHW_RsrcStatus],I2C_READFLASH
0E99: 51 04    MOV   A,[0x4]            (0402)     mov   A,[I2CHW_SlaveAddr]
0E9B: 48 F9 01 TST   [X-7],0x1          (0403)     tst   [x+TxMode],I2CHW_RepStart                        ; Check if a Start or RepeatStart
0E9E: B0 0A    JNZ   0x0EA9             (0404)     jnz   DoCRestartTx                                     ; should executed.
0EA0: 49 D7 01 TST   REG[0xD7],0x1      (0405)     tst   reg[I2CHW_SCR], I2C_BYTE_COMPL                   ; indicates the I2C bus is stalled
0EA3: BF 77    JNZ   0x0E1B             (0406)     jnz   DoRestartRx
0EA5: 90 A0    CALL  0x0F47             (0407)     call  I2C_DoStart                                      ; Send a start and address.
0EA7: 80 03    JMP   0x0EAB             (0408)     jmp   DoCTxAck
                                        (0409) DoCRestartTx:
0EA9: 90 05    CALL  0x0EB0             (0410)     call  I2CHW_DoBufferRepeatStart                           ; Send a repeat start and address.
0EAB: 70 3F    AND   F,0x3F             
0EAD: 71 C0    OR    F,0xC0             
                                        (0411) 
                                        (0412) DoCTxAck:                                                  ; Test to see if Slave is ACKed
                                        (0413) 
                                        (0414) CWriteSlaveAck:
                                        (0415)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0416)     RAM_EPILOGUE RAM_USE_CLASS_4
0EAF: 7F       RET                      (0417)     ret
0EB0: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0418) 
                                        (0419) .ENDSECTION
                                        (0420) 
                                        (0421) .SECTION
                                        (0422) ;-----------------------------------------------------------------------------
                                        (0423) ;  FUNCTION NAME: I2CHW_DoBufferRepeatStart
                                        (0424) ;
                                        (0425) ;  DESCRIPTION:
                                        (0426) ;    Send repeated start condition and send slave address for buffered transfers.
                                        (0427) ;
                                        (0428) ;-----------------------------------------------------------------------------
                                        (0429) ;
                                        (0430) ;  ARGUMENTS:
                                        (0431) ;     This routine is called internally only.  It is not exported or intended as an API
                                        (0432) ;
                                        (0433) ;  RETURNS:
                                        (0434) ;    None
                                        (0435) ;
                                        (0436) ;  SIDE EFFECTS:
                                        (0437) ;    The A and X registers may be modified by this or future implementations
                                        (0438) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0439) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0440) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0441) ;    functions.
                                        (0442) ;          
                                        (0443) ;  THEORY of OPERATION or PROCEDURE:
                                        (0444) ;    This is similar to the I2C_DoRepeatStart entry point but this function does not
                                        (0445) ;    wait for the byte_complete flag.  That is this is not polled and is therefore compatible
                                        (0446) ;    with the buffered read and write functions (above).
                                        (0447) ;
                                        (0448) ;-----------------------------------------------------------------------------
                                        (0449) 
                                        (0450) I2CHW_DoBufferRepeatStart:
                                        (0451)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0452) 	RAM_SETPAGE_CUR >I2CHW_SlaveAddr
                                        (0453)     ;here the path through the routine is dependent on the previous transmission.
                                        (0454)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                        (0455)         ; I2C interrupt
                                        (0456)         ; 2a. the master must NAK the byte if he is reading from the slave.
                                        (0457)         ; We do have to look at the status of the I2C block to see what is going on because if there was a
                                        (0458)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                        (0459)         ; by setting the master restart bit and clearing to I2C_SCR (I2C_TX)
                                        (0460)         ; 2b. if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                        (0461)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                        (0462)         ; 3. once the ISR starts it will figure out which direction we are going with data (sending/receiving)
                                        (0463)         ;
0EB3: 60 D8    MOV   REG[0xD8],A        (0464)     mov   reg[I2CHW_DR], A
0EB5: 53 04    MOV   [0x4],A            (0465)         mov   [I2CHW_SlaveAddr], A
                                        (0466)         ;tst      reg[I2CHW_MSCR], I2CM_MASTEROP           ;do we even have control of the bus?
                                        (0467)         ;jz    notBusMasterErr
0EB7: 5D D9    MOV   A,REG[0xD9]        (0468)     mov   A, reg[I2CHW_MSCR]                               ;read the mscr register to look for pending master operations
0EB9: 21 0F    AND   A,0xF              (0469)     and   A, 0x0f                                          ;only look at the lower bits
0EBB: A0 11    JZ    0x0ECD             (0470)         jz    BusIdleSendStart
0EBD: 62 D9 02 MOV   REG[0xD9],0x2      
                                        (0471)         ; for a single master system this should not be an issue,
                                        (0472)         ; so we'll go ahead and request the restart.  If a stop condition was already generated
                                        (0473)         ; the state machine will automatically generate a start instead.
                                        (0474) 
                                        (0475)         ;SetI2CHW_SCR I2CM_RESTRT
                                        (0476)     ;mov   reg[I2CHW_MSCR], I2CM_RESTRT
                                        (0477)         ;SetI2CHW_SCR          I2C_TX                                ;even though the restart has been requested the state
                                        (0478)         ;mov      reg[I2CHW_SCR], I2C_TX                   ;even though the restart has been requested the state
                                        (0479) 
                                        (0480) ;IF I2CHW_THROTTLE_CLK_RATE
                                        (0481)         SetI2CHW_MSCR I2CM_RESTRT
                                        (0482) ;ELSE
                                        (0483) ;    mov   reg[I2CHW_MSCR], I2CM_RESTRT
                                        (0484) ;ENDIF
0EC0: 49 D7 04 TST   REG[0xD7],0x4      (0485)     tst   reg[I2CHW_SCR], I2C_TX
0EC3: B0 05    JNZ   0x0EC9             (0486)     jnz   I2C_RestartRecieve
0EC5: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0487) 
                                        (0488) ;IF I2CHW_THROTTLE_CLK_RATE
                                        (0489)     SetI2CHW_SCR I2C_TX                                    ;even though the restart has been requested the state
                                        (0490) ;ELSE
                                        (0491) ;    mov   reg[I2CHW_SCR], I2C_TX                          ;send Ack
                                        (0492) ;ENDIF
                                        (0493) 
                                        (0494)     RAM_EPILOGUE RAM_USE_CLASS_4
0EC8: 7F       RET                      (0495)     ret
0EC9: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0496) I2C_RestartRecieve:
                                        (0497) 
                                        (0498) ;IF I2CHW_THROTTLE_CLK_RATE
                                        (0499)     SetI2CHW_SCR 0                                         ;even though the restart has been requested the state
                                        (0500) ;ELSE
                                        (0501) ;    mov   reg[I2CHW_SCR], 0                               ;send Ack
                                        (0502) ;ENDIF
                                        (0503) 
                                        (0504)    RAM_EPILOGUE RAM_USE_CLASS_4
0ECC: 7F       RET                      (0505)    ret
                                        (0506) 
                                        (0507) BusIdleSendStart:
0ECD: 51 04    MOV   A,[0x4]            (0508)    mov    A, [I2CHW_SlaveAddr]
0ECF: 90 76    CALL  0x0F47             (0509)    call   I2C_DoStart
                                        (0510)    ;Since something appears to be messed up do the next best thing to a repeat start, send a start.
                                        (0511)    RAM_EPILOGUE RAM_USE_CLASS_4
0ED1: 7F       RET                      (0512)    ret
0ED2: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0513) 
                                        (0514) .ENDSECTION
                                        (0515) 
                                        (0516) .SECTION
                                        (0517) 
                                        (0518) ;-----------------------------------------------------------------------------
                                        (0519) ;  FUNCTION NAME: I2CHW_fSendRepeatStart
                                        (0520) ;
                                        (0521) ;  DESCRIPTION:
                                        (0522) ;    Send repeated start condition and send slave address.
                                        (0523) ;
                                        (0524) ;-----------------------------------------------------------------------------
                                        (0525) ;
                                        (0526) ;  ARGUMENTS:
                                        (0527) ;    I2CHW_bAddr - Contains the slave address and transfer direction.
                                        (0528) ;
                                        (0529) ;  RETURNS:
                                        (0530) ;    I2CHW_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                        (0531) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                        (0532) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                        (0533) ;
                                        (0534) ;  SIDE EFFECTS:
                                        (0535) ;    The A and X registers may be modified by this or future implementations
                                        (0536) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0537) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0538) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0539) ;    functions.
                                        (0540) ;          
                                        (0541) ;    Currently only the page pointer registers listed below are modified: 
                                        (0542) ;          CUR_PP
                                        (0543) ;
                                        (0544) ;  THEORY of OPERATION or PROCEDURE:
                                        (0545) ;    Prepare to send start by setting SCl and SDA high.
                                        (0546) ;    must be followed directly by I2CHW_start.
                                        (0547) ;
                                        (0548) ;-----------------------------------------------------------------------------
                                        (0549)  I2CHW_fSendRepeatStart:
                                        (0550) _I2CHW_fSendRepeatStart:
                                        (0551)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0552) 	RAM_SETPAGE_CUR >I2CHW_bStatus
                                        (0553)     ;wait if the bus is already busy...
0ED5: 08       PUSH  A                  (0554)     push  A
0ED6: 55 03 00 MOV   [0x3],0x0          (0555)     mov   [I2CHW_bStatus], 0x00
                                        (0556) I2CMSCR_NotReady4:
0ED9: 51 05    MOV   A,[0x5]            (0557)     mov    A, [I2CHW_RsrcStatus]                           ; test to see if previous command started ISR
0EDB: 47 05 80 TST   [0x5],0x80         (0558)     tst    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0559)     ;mov   A, reg[I2CHW_MSCR]                              ;read the mscr register to look for pending master operations
                                        (0560)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0561)           ;For multi master operations, a pening start or restart
                                        (0562)           ;request might be OK, the master might be waiting to
                                        (0563)           ;acquire the bus from another master
0EDE: BF FA    JNZ   0x0ED9             (0564)     jnz   I2CMSCR_NotReady4
0EE0: 18       POP   A                  (0565)     pop   A
                                        (0566) 
                                        (0567) 
0EE1: 64       ASL   A                  (0568)     asl   a                                                ; Shift address to the left
0EE2: 79       DEC   X                  (0569)     dec   x                                                ; If zero, C flag will be set
0EE3: C0 03    JC    0x0EE7             (0570)     jc    I2C_DoRepeatStart                                ; Do a write if zero
0EE5: 29 01    OR    A,0x1              (0571)     or    a,0x01                                           ; Set Read flag
                                        (0572) 
                                        (0573) I2C_DoRepeatStart:
                                        (0574)     ;here the path through the routine is dependent on the previous transmission.
                                        (0575)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                        (0576)         ; I2C interrupt
                                        (0577)         ; 2. the master must NAK the byte if he is reading from the slave.
                                        (0578)         ; We don't have to look at the status of the I2C block to see what is going on because if there was a
                                        (0579)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                        (0580)         ; by setting the master restart bit and writing to I2C_SCR (I2C_TX)
                                        (0581)         ; if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                        (0582)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                        (0583)         ;
0EE7: 60 D8    MOV   REG[0xD8],A        (0584)     mov   reg[I2CHW_DR], A
0EE9: 53 04    MOV   [0x4],A            (0585)     mov   [I2CHW_SlaveAddr], A
0EEB: 49 D9 04 TST   REG[0xD9],0x4      (0586)     tst       reg[I2CHW_MSCR], I2CM_MASTEROP               ;do we even have control of the bus?
0EEE: A0 1C    JZ    0x0F0B             (0587)     jz    notBusMaster1
0EF0: 62 D9 02 MOV   REG[0xD9],0x2      
0EF3: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0588)     ;SetI2CHW_MSCR  I2CM_RESTRT
                                        (0589)     ;mov   reg[I2CHW_MSCR], I2CM_RESTRT
                                        (0590)     ;SetI2CHW_SCR         I2C_TX                           ;even though the restart has been requested the state
                                        (0591)     ;mov      reg[I2CHW_SCR], I2C_TX                       ;even though the restart has been requested the state
                                        (0592)                                                                 ; machine is stalling the SCL and has to be 'released'
                                        (0593) ;IF I2CHW_THROTTLE_CLK_RATE
                                        (0594)     SetI2CHW_MSCR I2CM_RESTRT
                                        (0595)     SetI2CHW_SCR  0                                        ;getting a restart out requires a 0 into the SCR reg
                                        (0596) ;ELSE
                                        (0597) ;    mov   reg[I2CHW_MSCR], I2CM_RESTRT
                                        (0598) ;    mov   reg[I2CHW_SCR], 0                               ;getting a restart out requires a 0 into the SCR reg
                                        (0599) ;ENDIF
                                        (0600) 
                                        (0601) WaitRepStrtCompl:
0EF6: 5D D7    MOV   A,REG[0xD7]        (0602)     mov   A,  reg[I2CHW_SCR]
0EF8: 49 D7 01 TST   REG[0xD7],0x1      (0603)     tst   reg[I2CHW_SCR],I2C_BYTE_COMPL                    ; Test to see if Slave ACKed
0EFB: AF FA    JZ    0x0EF6             (0604)     jz    WaitRepStrtCompl
0EFD: 49 D7 02 TST   REG[0xD7],0x2      (0605)     tst   reg[I2CHW_SCR], I2C_LST_BIT
0F00: B0 07    JNZ   0x0F08             (0606)     jnz   Err_Exit_RepStart
0F02: 55 03 01 MOV   [0x3],0x1          (0607)     mov   [I2CHW_bStatus], 0x01
0F05: 50 01    MOV   A,0x1              (0608)     mov   A, 01
                                        (0609)     RAM_EPILOGUE RAM_USE_CLASS_4
0F07: 7F       RET                      (0610)     ret
                                        (0611) 
                                        (0612) Err_Exit_RepStart:
0F08: 50 00    MOV   A,0x0              (0613)     mov   A, 0
                                        (0614)     RAM_EPILOGUE RAM_USE_CLASS_4
0F0A: 7F       RET                      (0615)     ret
                                        (0616) 
                                        (0617)  notBusMaster1:
                                        (0618)     ;SetI2CHW_MSCR 0
                                        (0619)     ;mov reg[I2CHW_MSCR], 0                                ;we certainly cant restart if we've not Master
                                        (0620)     ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
0F0B: 50 00    MOV   A,0x0              (0621)     mov   A, 0
                                        (0622)     RAM_EPILOGUE RAM_USE_CLASS_4
0F0D: 7F       RET                      (0623)     ret
0F0E: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0624) 
                                        (0625) .ENDSECTION
                                        (0626) 
                                        (0627) .SECTION
                                        (0628) ;-----------------------------------------------------------------------------
                                        (0629) ;  FUNCTION NAME: I2CHW_fSendStart
                                        (0630) ;
                                        (0631) ;  DESCRIPTION:
                                        (0632) ;    Generates start condition and sends slave address.
                                        (0633) ;
                                        (0634) ;-----------------------------------------------------------------------------
                                        (0635) ;
                                        (0636) ;  ARGUMENTS:
                                        (0637) ;    A => Contains the slave address.
                                        (0638) ;
                                        (0639) ;  RETURNS:
                                        (0640) ;    I2CHW_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                        (0641) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                        (0642) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                        (0643) ;
                                        (0644) ;  SIDE EFFECTS:
                                        (0645) ;    The A and X registers may be modified by this or future implementations
                                        (0646) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0647) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0648) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0649) ;    functions.
                                        (0650) ;          
                                        (0651) ;    Currently only the page pointer registers listed below are modified: 
                                        (0652) ;          CUR_PP
                                        (0653) ;
                                        (0654) ;  THEORY of OPERATION or PROCEDURE:
                                        (0655) ;   Send start by setting SDA low while SCL is high. Set
                                        (0656) ;   SCL low in preparation to send address. 
                                        (0657) ;   Sends address, waits for byte complete
                                        (0658) ;   An address must be followed by a read or write of data if it was acked by a slave
                                        (0659) ;
                                        (0660) ;  WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0661) ;   flag is set to return.
                                        (0662) ;
                                        (0663) ;
                                        (0664) ;-----------------------------------------------------------------------------
                                        (0665)  I2CHW_fSendStart:
                                        (0666) _I2CHW_fSendStart:
                                        (0667)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0668) 	RAM_SETPAGE_CUR >I2CHW_bStatus 
                                        (0669)     ;wait if the bus is already busy...
0F11: 08       PUSH  A                  (0670)     push  A
0F12: 55 03 00 MOV   [0x3],0x0          (0671)     mov   [I2CHW_bStatus], 0x00
                                        (0672) I2CMSCR_NotReady5:
0F15: 51 05    MOV   A,[0x5]            (0673)     mov    A, [I2CHW_RsrcStatus]                           ; test to see if previous command started ISR
0F17: 47 05 80 TST   [0x5],0x80         (0674)     tst    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0675)     ;mov   A, reg[I2CHW_MSCR]                              ;read the mscr register to look for pending master operations
                                        (0676)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0677)           ;For multi master operations, a pening start or restart
                                        (0678)           ;request might be OK, the master might be waiting to
                                        (0679)           ;acquire the bus from another master
0F1A: BF FA    JNZ   0x0F15             (0680)     jnz   I2CMSCR_NotReady5
0F1C: 18       POP   A                  (0681)     pop   A
0F1D: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0682) 
                                        (0683) 
                                        (0684)     ; disable the interrupt
                                        (0685)         ; *** NOT REENABLED ***
                                        (0686)         ;
                                        (0687)     M8C_DisableIntMask I2CHW_INT_REG, I2CHW_INT_MASK
0F20: 49 D7 01 TST   REG[0xD7],0x1      (0688)     tst   reg[I2CHW_SCR],I2C_BYTE_COMPL                    ;If there is a pending BYTE_COMPL here
                                        (0689)                                                                 ;it is highly probable that a start is not the
                                        (0690)                                                                                                                     ;correct thing to do.
                                        (0691)                                                                                                                     ;leaving
0F23: B0 20    JNZ   0x0F44             (0692)     jnz   Err_Exit_Start
                                        (0693) 
0F25: 64       ASL   A                  (0694)     asl   a                                                ; Shift address to the left
0F26: 79       DEC   X                  (0695)     dec   x                                                ; If zero, C flag will be set
0F27: C0 03    JC    0x0F2B             (0696)     jc    I2C_SndWRStart                                   ; Do a write if zero
0F29: 29 01    OR    A,0x1              (0697)     or    a,0x01                                           ; Set Read flag
                                        (0698) I2C_SndWRStart:
0F2B: 60 D8    MOV   REG[0xD8],A        (0699)     mov   reg[I2CHW_DR], A
0F2D: 53 04    MOV   [0x4],A            (0700)     mov   [I2CHW_SlaveAddr], A
0F2F: 62 D9 01 MOV   REG[0xD9],0x1      
                                        (0701)     ;SetI2CHW_MSCR, I2CM_SNDSTRT
                                        (0702)     ;mov   reg[I2CHW_MSCR], I2CM_SNDSTRT
                                        (0703) 
                                        (0704) ;IF I2CHW_THROTTLE_CLK_RATE
                                        (0705)     SetI2CHW_MSCR I2CM_SNDSTRT
                                        (0706) ;ELSE
                                        (0707) ;    mov   reg[I2CHW_MSCR], I2CM_SNDSTRT
                                        (0708) ;ENDIF
                                        (0709) 
                                        (0710) 
                                        (0711) WaitStrtByteCompl:
0F32: 5D D7    MOV   A,REG[0xD7]        (0712)     mov   A,  reg[I2CHW_SCR]
0F34: 49 D7 01 TST   REG[0xD7],0x1      (0713)     tst   reg[I2CHW_SCR],I2C_BYTE_COMPL                    ; Test to see if Slave ACKed
0F37: AF FA    JZ    0x0F32             (0714)     jz    WaitStrtByteCompl
0F39: 49 D7 02 TST   REG[0xD7],0x2      (0715)     tst   reg[I2CHW_SCR], I2C_LST_BIT
0F3C: B0 07    JNZ   0x0F44             (0716)     jnz   Err_Exit_Start
0F3E: 55 03 01 MOV   [0x3],0x1          (0717)     mov   [I2CHW_bStatus], 0x01
0F41: 50 01    MOV   A,0x1              (0718)     mov   A, 01
                                        (0719)     RAM_EPILOGUE RAM_USE_CLASS_4
0F43: 7F       RET                      (0720)     ret
                                        (0721) Err_Exit_Start:
0F44: 50 00    MOV   A,0x0              (0722)     mov   A, 0
                                        (0723)     RAM_EPILOGUE RAM_USE_CLASS_4
0F46: 7F       RET                      (0724)     ret
0F47: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0725) 
                                        (0726) I2C_DoStart:
                                        (0727)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0728)     RAM_SETPAGE_CUR >I2CHW_SlaveAddr
                                        (0729)     ;here we are not required to test for master operation since we are only attempting to gain control of the bus
                                        (0730)     ; by attempting to assert a Start
                                        (0731)     
0F4A: 60 D8    MOV   REG[0xD8],A        (0732)     mov   reg[I2CHW_DR], A
0F4C: 53 04    MOV   [0x4],A            (0733)     mov   [I2CHW_SlaveAddr], A
0F4E: 62 D9 01 MOV   REG[0xD9],0x1      
                                        (0734)     ;SetI2CHW_MSCR  I2CM_SNDSTRT
                                        (0735)     ;mov   reg[I2CHW_MSCR], I2CM_SNDSTRT
                                        (0736) 
                                        (0737) ;IF I2CHW_THROTTLE_CLK_RATE
                                        (0738)     SetI2CHW_MSCR I2CM_SNDSTRT
                                        (0739) ;ELSE
                                        (0740) ;    mov   reg[I2CHW_MSCR], I2CM_SNDSTRT
                                        (0741) ;ENDIF
                                        (0742)     RAM_EPILOGUE RAM_USE_CLASS_4
0F51: 7F       RET                      (0743)     ret
0F52: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0744) ;
                                        (0745) ;   DO NOT PLACE
                                        (0746) ;   .SECTION
                                        (0747) ;   .ENDSECTION
                                        (0748) ;   _fSendStart USES CODE BELOW
                                        (0749) ;
                                        (0750) ;-----------------------------------------------------------------------------
                                        (0751) ;  FUNCTION NAME: I2CHW_fWrite
                                        (0752) ;
                                        (0753) ;  DESCRIPTION:
                                        (0754) ;    Writes a byte to the I2C master bus.
                                        (0755) ;
                                        (0756) ;-----------------------------------------------------------------------------
                                        (0757) ;
                                        (0758) ;  ARGUMENTS:
                                        (0759) ;    A contains Data to be written to I2C slave.
                                        (0760) ;
                                        (0761) ;  RETURNS:
                                        (0762) ;    1 If ACKed, else 0
                                        (0763) ;
                                        (0764) ;  SIDE EFFECTS:
                                        (0765) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0766) ;
                                        (0767) ; - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0768) ;
                                        (0769) ;  FUNCTION NAME: I2CHW_fWrite
                                        (0770) ;
                                        (0771) ;  DESCRIPTION:
                                        (0772) ;    Writes a data byte to the I2C master bus. 
                                        (0773) ;
                                        (0774) ;  ARGUMENTS:
                                        (0775) ;    Reg A contains slave address.
                                        (0776) ;    I2CHW_bData - Contains data to be transmitted.
                                        (0777) ;
                                        (0778) ;  RETURNS:
                                        (0779) ;    I2CHW_bStatus - Cleared if a slave responds to a request. Set otherwise
                                        (0780) ;
                                        (0781) ;  SIDE EFFECTS:
                                        (0782) ;    The A and X registers may be modified by this or future implementations
                                        (0783) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0784) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0785) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0786) ;    functions.
                                        (0787) ;          
                                        (0788) ;    Currently only the page pointer registers listed below are modified: 
                                        (0789) ;          CUR_PP
                                        (0790) ;
                                        (0791) ;    Send data byte to slave. .
                                        (0792) ;
                                        (0793) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0794) ;    flag is set to return.
                                        (0795) ;
                                        (0796)  I2CHW_fWrite:
                                        (0797) _I2CHW_fWrite:
                                        (0798)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0799) 	RAM_SETPAGE_CUR >I2CHW_bStatus
                                        (0800)     ; disable the interrupt
                                        (0801)         ; *** NOT REENABLED ***
                                        (0802)         ;
0F55: 60 D8    MOV   REG[0xD8],A        (0803)     mov   reg[I2CHW_DR],A                                  ; Put data in Data Reg
0F57: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0804)     M8C_DisableIntMask I2CHW_INT_REG, I2CHW_INT_MASK
0F5A: 5D D9    MOV   A,REG[0xD9]        (0805)     mov   A,  reg[I2CHW_MSCR]                              ;MSCR into A incase there is an error here
0F5C: 49 D9 04 TST   REG[0xD9],0x4      (0806)     tst   reg[I2CHW_MSCR],I2CM_MASTEROP                    ;Do we have control of the bus?
0F5F: A0 19    JZ    0x0F79             (0807)     jz    Err_Exit_fWrite
                                        (0808) 
0F61: 55 03 00 MOV   [0x3],0x0          (0809)     mov   [I2CHW_bStatus],0x00                             ; Clear ACK flag
0F64: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0810)     ;SetI2CHW_SCR I2C_TX
                                        (0811)     ;mov   reg[I2CHW_SCR], I2C_TX                          ; Put data in Data Reg
                                        (0812) 
                                        (0813) ;IF I2CHW_THROTTLE_CLK_RATE
                                        (0814)         SetI2CHW_SCR I2C_TX                                ; Put data in Data Reg
                                        (0815) ;ELSE
                                        (0816) ;    mov   reg[I2CHW_SCR], I2C_TX                          ; Put data in Data Reg
                                        (0817) ;ENDIF
                                        (0818) 
                                        (0819) 
                                        (0820) I2CHW_write:
                                        (0821) _I2CHW_write:
                                        (0822) ;    mov   reg[I2CHW_SCR],A                                ; Put data in bData
                                        (0823) ;   jmp   I2CHW_get_ack                                    ; This jump is not required since it falls
                                        (0824) 
                                        (0825) WaitTXByteCompl:
0F67: 5D D7    MOV   A,REG[0xD7]        (0826)     mov   A, reg[I2CHW_SCR]
0F69: 49 D7 01 TST   REG[0xD7],0x1      (0827)     tst   reg[I2CHW_SCR],I2C_BYTE_COMPL                    ; Test to see if Slave ACKed
0F6C: AF FA    JZ    0x0F67             (0828)     jz    WaitTXByteCompl
0F6E: 49 D7 02 TST   REG[0xD7],0x2      (0829)     tst   reg[I2CHW_SCR], I2C_LST_BIT
0F71: B0 07    JNZ   0x0F79             (0830)     jnz   Err_Exit_fWrite
0F73: 55 03 FF MOV   [0x3],0xFF         (0831)     mov   [I2CHW_bStatus], 0xff
0F76: 50 01    MOV   A,0x1              (0832)     mov   A, 01
                                        (0833)     RAM_EPILOGUE RAM_USE_CLASS_4
0F78: 7F       RET                      (0834)     ret
                                        (0835) 
                                        (0836) Err_Exit_fWrite:
0F79: 50 00    MOV   A,0x0              (0837)     mov   A, 0
0F7B: 53 03    MOV   [0x3],A            (0838)     mov   [I2CHW_bStatus], A
                                        (0839)     RAM_EPILOGUE RAM_USE_CLASS_4
0F7D: 7F       RET                      (0840)     ret
0F7E: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0841) 
                                        (0842) .ENDSECTION
                                        (0843) 
                                        (0844) .SECTION
                                        (0845) ;-----------------------------------------------------------------------------
                                        (0846) ;  FUNCTION NAME: I2CHW_get_ack
                                        (0847) ;
                                        (0848) ;  DESCRIPTION:
                                        (0849) ;    Get slave acknowledge response. Used to poll for I2C_BYTE_COMPL and then test Ack (I2C_LST_BIT)
                                        (0850) ;
                                        (0851) ;-----------------------------------------------------------------------------
                                        (0852) ;
                                        (0853) ;  ARGUMENTS:
                                        (0854) ;
                                        (0855) ;  RETURNS:
                                        (0856) ;    Sets flag in I2CHW_bStatus if ACKed by Slave.  !!!
                                        (0857) ;
                                        (0858) ;  SIDE EFFECTS:
                                        (0859) ;    The A and X registers may be modified by this or future implementations
                                        (0860) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0861) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0862) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0863) ;    functions.
                                        (0864) ;          
                                        (0865) ;    Currently only the page pointer registers listed below are modified: 
                                        (0866) ;          CUR_PP
                                        (0867) ;
                                        (0868) ;    Do the ack clock and check for Slave ACK
                                        (0869) ;
                                        (0870) I2CHW_get_ack:
                                        (0871) _I2CHW_get_ack:
                                        (0872)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0873) 	RAM_SETPAGE_CUR >I2CHW_bStatus
0F81: 26 03 FE AND   [0x3],0xFE         (0874)     and [I2CHW_bStatus], ~I2CHW_SLAVE_ACKed
0F84: 49 D7 01 TST   REG[0xD7],0x1      (0875)     tst reg[I2CHW_SCR], I2C_BYTE_COMPL
0F87: BF F6    JNZ   0x0F7E             (0876)     jnz I2CHW_get_ack
0F89: 49 D7 02 TST   REG[0xD7],0x2      (0877)     tst reg[I2CHW_SCR], I2C_LST_BIT
0F8C: B0 04    JNZ   0x0F91             (0878)     jnz notAcked
0F8E: 2E 03 01 OR    [0x3],0x1          (0879)     or [I2CHW_bStatus], I2CHW_SLAVE_ACKed
                                        (0880) notAcked:
                                        (0881)     RAM_EPILOGUE RAM_USE_CLASS_4
0F91: 7F       RET                      (0882)     ret
0F92: 62 D0 00 MOV   REG[0xD0],0x0      
0F95: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0883) 
                                        (0884) .ENDSECTION
                                        (0885) 
                                        (0886) .SECTION
                                        (0887) 
                                        (0888) ;-----------------------------------------------------------------------------
                                        (0889) ;  FUNCTION NAME: I2CHW_bRead
                                        (0890) ;
                                        (0891) ;  DESCRIPTION:
                                        (0892) ;    Reads 1 data byte from the I2C master bus.
                                        (0893) ;
                                        (0894) ;-----------------------------------------------------------------------------
                                        (0895) ;
                                        (0896) ;  ARGUMENTS:
                                        (0897) ;    Reg A Contains the Slave Address.
                                        (0898) ;    I2CHW_bStatus - Set for no ack to be followed by stop.
                                        (0899) ;    Clear for ack to indicate more data to follow.
                                        (0900) ;
                                        (0901) ;  RETURNS:
                                        (0902) ;    I2CHW_bData - Contains received data.
                                        (0903) ;
                                        (0904) ;  SIDE EFFECTS:
                                        (0905) ;    The A and X registers may be modified by this or future implementations
                                        (0906) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0907) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0908) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0909) ;    functions.
                                        (0910) ;          
                                        (0911) ;    Currently only the page pointer registers listed below are modified: 
                                        (0912) ;          CUR_PP
                                        (0913) ;
                                        (0914) ;    Must be followed by I2CHW_put_ack.
                                        (0915) ;    The I2CHW interrupt should be disabled since this routine will poll the
                                        (0916) ;    reg[I2CHW_SCR] to determine when a byte is available
                                        (0917) ;
                                        (0918) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0919) ;    flag is set to return.
                                        (0920) ;
                                        (0921) I2CHW_bRead:
                                        (0922) _I2CHW_bRead:
                                        (0923)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0924) 	RAM_SETPAGE_CUR >I2CHW_bStatus
                                        (0925)     ; disable the interrupt
                                        (0926)     ; *** NOT REENABLED ***
                                        (0927)     ;
                                        (0928)     M8C_DisableIntMask I2CHW_INT_REG, I2CHW_INT_MASK
0F98: 49 D9 04 TST   REG[0xD9],0x4      (0929)     tst       reg[I2CHW_MSCR], I2CM_MASTEROP               ;do we even have control of the bus?
0F9B: A0 28    JZ    0x0FC4             (0930)     jz    notBusMaster2
                                        (0931) 
0F9D: 55 03 00 MOV   [0x3],0x0          (0932)     mov   [I2CHW_bStatus],0x00                             ; Clear ACK flag
                                        (0933)     ;or    I2CHW_SEND_ACK                                  ; Set ACK flag
                                        (0934) ;
                                        (0935) ; Check for the special case of the first read after and address is sent
                                        (0936) ;
                                        (0937) 
0FA0: 08       PUSH  A                  (0938)     push  A                                                ;preserve the information about wether to ACK or NAK this byte
0FA1: 5D D7    MOV   A,REG[0xD7]        (0939)     mov   A, reg[I2CHW_SCR]
0FA3: 49 D7 08 TST   REG[0xD7],0x8      (0940)     tst   reg[I2CHW_SCR], I2C_ADDRIN
0FA6: A0 04    JZ    0x0FAB             (0941)     jz    WaitRXByteCompl                                  ;addr bit not set then this is a normal read
0FA8: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0942)     ;SetI2CHW_SCR 0
                                        (0943)     ;mov   reg[I2CHW_SCR], 0                               ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0944) 
                                        (0945) ;IF I2CHW_THROTTLE_CLK_RATE
                                        (0946)     SetI2CHW_SCR 0                                         ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0947) ;ELSE
                                        (0948) ;    mov   reg[I2CHW_SCR], 0                               ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0949) ;ENDIF
                                        (0950)                                                            ; through to I2CHW_put_ack.
                                        (0951) 
                                        (0952)     ;must DROP through to send an Ack and another byte,
                                        (0953)     ;to stop reading we NAK the slave
                                        (0954) WaitRXByteCompl:
0FAB: 49 D7 01 TST   REG[0xD7],0x1      (0955)     tst   reg[I2CHW_SCR],I2C_BYTE_COMPL                    ; Test to see if Slave ACKed
0FAE: AF FC    JZ    0x0FAB             (0956)     jz    WaitRXByteCompl
                                        (0957) 
0FB0: 18       POP   A                  (0958)     pop   A                                                ;recover the saved ACK/NAK flag
0FB1: 21 FF    AND   A,0xFF             (0959)     and   A,0xFF                                           ; Is Ack flag set"
0FB3: A0 0A    JZ    0x0FBE             (0960)     jz    exit_bRead_NOACK                                 ; Don't ACK
                                        (0961) 
                                        (0962)         ;now if the ACK flag was set, Ack the data which will release the bus and start the next byte in
                                        (0963)         ;otherwise do NOTHING to the SCR reg.  This will allow the calling routine to generate a repeat start
                                        (0964)         ;or a stop depending on it's preference.
                                        (0965) 
                                        (0966) 
0FB5: 5D D8    MOV   A,REG[0xD8]        (0967)     mov   A, reg[I2CHW_DR]                                 ; Record data received
0FB7: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0968)     ;SetI2CHW_SCR I2C_ACKOUT
                                        (0969)     ;mov   reg[I2CHW_SCR], I2C_ACKOUT                      ; Record data received
                                        (0970) 
                                        (0971) ;IF I2CHW_THROTTLE_CLK_RATE
                                        (0972)     SetI2CHW_SCR I2C_ACKOUT                                ; Record data received
                                        (0973) ;ELSE
                                        (0974) ;    mov   reg[I2CHW_SCR], I2C_ACKOUT                      ; Record data received
                                        (0975) ;ENDIF
                                        (0976) 
0FBA: 55 03 01 MOV   [0x3],0x1          (0977)     mov   [I2CHW_bStatus],0x01                             ; Clear ACK flag
                                        (0978)     RAM_EPILOGUE RAM_USE_CLASS_4
0FBD: 7F       RET                      (0979)     ret
                                        (0980) 
                                        (0981) exit_bRead_NOACK:
0FBE: 5D D8    MOV   A,REG[0xD8]        (0982)     mov   A, reg[I2CHW_DR]                                 ; Record data received
                                        (0983)     ; send no Ack or Nak, the calling routine will have to decide to NAK or execute a repeat start.
                                        (0984)     ; sending nothing leaves the bus held in wait until a decision is made.
0FC0: 55 03 00 MOV   [0x3],0x0          (0985)     mov   [I2CHW_bStatus],0x00                             ; Clear ACK flag
                                        (0986)     RAM_EPILOGUE RAM_USE_CLASS_4
0FC3: 7F       RET                      (0987)     ret
                                        (0988) 
                                        (0989) notBusMaster2:
0FC4: 55 03 FF MOV   [0x3],0xFF         (0990)    mov   [I2CHW_bStatus], 0xff
                                        (0991)    ;SetI2CHW_SCR 0
                                        (0992)    ;mov          reg[I2CHW_MSCR], 0                        ;we certainly cant restart if we've not Master
                                        (0993)    ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
                                        (0994)    RAM_EPILOGUE RAM_USE_CLASS_4
0FC7: 7F       RET                      (0995)    ret
                                        (0996) 
                                        (0997) .ENDSECTION
                                        (0998) 
                                        (0999) 
                                        (1000) .SECTION
                                        (1001) ;-----------------------------------------------------------------------------
                                        (1002) ;  FUNCTION NAME: I2CHW_SendStop
                                        (1003) ;
                                        (1004) ;  DESCRIPTION:
                                        (1005) ;    Assert stop condition.
                                        (1006) ;
                                        (1007) ;-----------------------------------------------------------------------------
                                        (1008) ;
                                        (1009) ;  ARGUMENTS: none
                                        (1010) ;
                                        (1011) ;  RETURNS: none
                                        (1012) ;
                                        (1013) ;  SIDE EFFECTS:
                                        (1014) ;    The A and X registers may be modified by this or future implementations
                                        (1015) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1016) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1017) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1018) ;    functions.
                                        (1019) ;
                                        (1020) ;  THEORY of OPERATION or PROCEDURE:
                                        (1021) ;     Send stop by releasing SDA high while SCL high. When in Master Read Mode, this
                                        (1022) ;     is done by nak'ing a read from the slave, in Master Write Mode this is done by clearing
                                        (1023) ;     the I2C_TX bit in  reg[I2CHW_SCR].  In either case this is a zero written to
                                        (1024) ;     reg[I2CHW_SCR].
                                        (1025) ;
                                        (1026)  I2CHW_SendStop:
                                        (1027) _I2CHW_SendStop:
                                        (1028)     RAM_PROLOGUE RAM_USE_CLASS_1
0FC8: 49 D9 04 TST   REG[0xD9],0x4      (1029)     tst   reg[I2CHW_MSCR], I2CM_MASTEROP                   ;do we even have control of the bus?
0FCB: A0 04    JZ    0x0FD0             (1030)     jz    notBusMaster3
0FCD: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (1031)     ;SetI2CHW_SCR 0
                                        (1032)     ;mov  reg[I2CHW_SCR], 0
                                        (1033) ;IF I2CHW_THROTTLE_CLK_RATE
                                        (1034)     SetI2CHW_SCR 0                                         ; Put data in Data Reg
                                        (1035) ;ELSE
                                        (1036) ;    mov   reg[I2CHW_SCR], 0                               ; Put data in Data Reg
                                        (1037) ;ENDIF
                                        (1038) 
                                        (1039) notBusMaster3:
                                        (1040)     RAM_EPILOGUE RAM_USE_CLASS_1
0FD0: 7F       RET                      (1041)     ret
0FD1: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (1042) .ENDSECTION
                                        (1043) 
                                        (1044) .SECTION
                                        (1045) ;-----------------------------------------------------------------------------
                                        (1046) ;  FUNCTION NAME: I2CHW_bReadBusStatus
                                        (1047) ;
                                        (1048) ;  DESCRIPTION:
                                        (1049) ;     Returns the Status bits in the bStatus Register
                                        (1050) ;
                                        (1051) ;-----------------------------------------------------------------------------
                                        (1052) ;
                                        (1053) ;  ARGUMENTS:
                                        (1054) ;
                                        (1055) ;  RETURNS:
                                        (1056) ;     BYTE  bStatus -  Bus status data.  Use the following defined bits
                                        (1057) ;     returned in A.
                                        (1058) ;       I2CHW_RepStart:                     equ  0x01
                                        (1059) ;       I2CHW_NoStop:                       equ  0x02
                                        (1060) ;       I2CHW_NAKnextWr:                    equ  0x04
                                        (1061) ;
                                        (1062) ;  SIDE EFFECTS:
                                        (1063) ;    The A and X registers may be modified by this or future implementations
                                        (1064) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1065) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1066) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1067) ;    functions.
                                        (1068) ;          
                                        (1069) ;  THEORY of OPERATION or PROCEDURE:
                                        (1070) ;     Read the Bus Status register.
                                        (1071) ;
                                        (1072) 
                                        (1073)  I2CHW_bReadBusStatus:
                                        (1074) _I2CHW_bReadBusStatus:
                                        (1075)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1076)    RAM_SETPAGE_CUR >I2CHW_bStatus				                      ;Set the Page Pointer for LMM
0FD4: 51 03    MOV   A,[0x3]            (1077)    mov   A, [I2CHW_bStatus]                      ;return the status in A
                                        (1078)    RAM_EPILOGUE RAM_USE_CLASS_4
0FD6: 7F       RET                      (1079)    ret
                                        (1080) 
                                        (1081) .ENDSECTION
                                        (1082) 
                                        (1083) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1084) .SECTION
                                        (1085) ;-----------------------------------------------------------------------------
                                        (1086) ;  FUNCTION NAME: I2CHW_fReadBytes
                                        (1087) ;
                                        (1088) ;  DESCRIPTION:
                                        (1089) ;
                                        (1090) ;-----------------------------------------------------------------------------
                                        (1091) ;
                                        (1092) ;  ARGUMENTS:
                                        (1093) ;      A => Address of slave
                                        (1094) ;      X => Pointer to other arguments.
                                        (1095) ;    [x] => LSB of Array address to put data in.
                                        (1096) ;  [X-1] => MSB of Array address to put data in (ignorned)
                                        (1097) ;  [X-2] => Count of bytes to read.
                                        (1098) ;  [X-3] => Mode flags that allow the programmer to set flags
                                        (1099) ;           to determine if:
                                        (1100) ;             0x01 => Use RepeatStart instead of Start
                                        (1101) ;             0x02 => Don't send Stop
                                        (1102) ;
                                        (1103) ;  RETURNS:       None
                                        (1104) ;
                                        (1105) ;  SIDE EFFECTS:
                                        (1106) ;    The A and X registers may be modified by this or future implementations
                                        (1107) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1108) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1109) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1110) ;    functions.
                                        (1111) ;          
                                        (1112) ;    Currently only the page pointer registers listed below are modified: 
                                        (1113) ;          CUR_PP
                                        (1114) ;
                                        (1115) ;  THEORY of OPERATION or PROCEDURE:
                                        (1116) ;    I2C and block must be operational.
                                        (1117) ;    This routine will enable the I2C interrupt!
                                        (1118) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
                                        (1119) ;    pend on the ISR_ACTIVE bit until it can run
                                        (1120) ;
                                        (1121) IF	(TOOLCHAIN & HITECH)
                                        (1122) RxArray:      set   0
                                        (1123) RxByteCount:  set  -2
                                        (1124) RxMode:       set  -3
                                        (1125) ELSE
                                        (1126) RxArray:      equ   0
                                        (1127) RxByteCount:  equ  -2
                                        (1128) RxMode:       equ  -3
                                        (1129) ENDIF
                                        (1130) 
                                        (1131) 
                                        (1132)  I2CHW_fReadBytes:
                                        (1133)     push  A
                                        (1134) I2CMSCR_NotReady1Smm:
                                        (1135)         mov    A, [I2CHW_RsrcStatus]                       ; test to see if previous command started ISR
                                        (1136)         tst    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1137)     ;mov   A, reg[I2CHW_MSCR]                              ;read the mscr register to look for pending master operations
                                        (1138)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1139)           ;For multi master operations, a pening start or restart
                                        (1140)           ;request might be OK, the master might be waiting to
                                        (1141)           ;acquire the bus from another master
                                        (1142)         jnz   I2CMSCR_NotReady1Smm
                                        (1143)     pop   A
                                        (1144)         or    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE         ; flag set here and cleared by ISR
                                        (1145)     asl   A                                                ; Shift address to the left to make
                                        (1146)                                                            ; a complete byte with the R/W bit.
                                        (1147)     or    A,0x01                                           ; OR the address with the Read bit.
                                        (1148)     mov   [I2CHW_SlaveAddr], A                             ; preserve addr+r/w state for the ISR to use
                                        (1149)     mov   reg[I2CHW_DR], A                                 ; put the write addr into the I2C_DR reg
                                        (1150)     mov   [I2CHW_bStatus],0x00                             ; Clear all flags
                                        (1151)     mov   A, [X+RxMode]                                                             ; place the RxMode in status so ISR can access it
                                        (1152)     mov   [I2CHW_bStatus],A
                                        (1153)     ;
                                        (1154)         ;we must now initialize a read buffer using I2CHW_InitWrite
                                        (1155)         ;
                                        (1156)         push   X                                                ;preserve since it's used later
                                        (1157)         mov    A, [X+RxByteCount]                               ;get the write buf size
                                        (1158)         push   A
                                        (1159)         push   A                                                                                            ;this will be ignored
                                        (1160)         mov    A, [X+RxArray]                                   ;get the write buf addr
                                        (1161)         push   A
                                        (1162)         mov    X, sp
                                        (1163)         dec    X
                                        (1164)         call  I2CHW_InitWrite                              ;sets the addr and byte count to write to
                                        (1165)         add SP, -3
                                        (1166)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (1167) 
                                        (1168)     mov   A,[I2CHW_SlaveAddr]
                                        (1169)     tst   [x+RxMode],I2CHW_RepStart
                                        (1170)     jnz   DoRestartRxSmm
                                        (1171)     tst   reg[I2CHW_SCR], I2C_BYTE_COMPL                   ; indicates the I2C bus is stalled
                                        (1172)     jnz   DoRestartRxSmm
                                        (1173)     call  I2C_DoStart                                      ; Send a start and address.
                                        (1174)     jmp   CheckRxAckSmm
                                        (1175) DoRestartRxSmm:
                                        (1176)     call  I2CHW_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1177)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
                                        (1178)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
                                        (1179)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
                                        (1180) 
                                        (1181) CheckRxAckSmm:                                                ; Test to see if Slave ACKed
                                        (1182)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
                                        (1183)         ;is finished.
                                        (1184) ;End_RD:
                                        (1185)     ret
                                        (1186) 
                                        (1187) .ENDSECTION
                                        (1188) 
                                        (1189) .SECTION
                                        (1190) ;-----------------------------------------------------------------------------
                                        (1191) ;  FUNCTION NAME: I2CHW_bWriteBytes
                                        (1192) ;
                                        (1193) ;  DESCRIPTION:
                                        (1194) ;    Write multiple data bits to slave device.
                                        (1195) ;
                                        (1196) ;-----------------------------------------------------------------------------
                                        (1197) ;
                                        (1198) ;  ARGUMENTS:
                                        (1199) ;     A => Address of slave
                                        (1200) ;     X => Pointer to other arguments.
                                        (1201) ;   [x] => LSB of Array address to put data in.
                                        (1202) ; [X-1] => MSB of Array address to put data in (ignorned)
                                        (1203) ; [X-2] => Count of bytes to write.
                                        (1204) ; [X-3] => Mode flags that allow the programmer to set flags
                                        (1205) ;          to determine if:
                                        (1206) ;              0x01 => Use RePeatStart instead of Start
                                        (1207) ;              0x02 => Don't send Stop
                                        (1208) ;
                                        (1209) ;
                                        (1210) ;  RETURNS:     None
                                        (1211) ;
                                        (1212) ;  SIDE EFFECTS:
                                        (1213) ;    The A and X registers may be modified by this or future implementations
                                        (1214) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1215) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1216) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1217) ;    functions.
                                        (1218) ;          
                                        (1219) IF	(TOOLCHAIN & HITECH)
                                        (1220) TxArray:      set   0
                                        (1221) TxByteCount:  set  -2
                                        (1222) TxMode:       set  -3
                                        (1223) ELSE
                                        (1224) TxArray:      equ   0
                                        (1225) TxByteCount:  equ  -2
                                        (1226) TxMode:       equ  -3
                                        (1227) ENDIF
                                        (1228) 
                                        (1229)  I2CHW_bWriteBytes:
                                        (1230)     push  A
                                        (1231) I2CMSCR_NotReady2Smm:
                                        (1232)         mov    A, [I2CHW_RsrcStatus]                       ; test to see if previous command started ISR
                                        (1233)         tst    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1234)     ;mov   A, reg[I2CHW_MSCR]                              ;read the mscr register to look for pending master operations
                                        (1235)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1236)           ;For multi master operations, a pening start or restart
                                        (1237)           ;request might be OK, the master might be waiting to
                                        (1238)           ;acquire the bus from another master
                                        (1239)         jnz   I2CMSCR_NotReady2Smm
                                        (1240)     pop   A
                                        (1241)         or    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE         ; flag set here and cleared at end of ISR
                                        (1242)     asl   A                                                ; Shift address to the left to make
                                        (1243)                                                            ; a complete byte with the R/W bit.
                                        (1244)                                                            ; The ASL takes care of clearing bit 0.
                                        (1245)     mov   [I2CHW_bStatus],0x00                             ; Clear all flags
                                        (1246)     mov   [I2CHW_SlaveAddr], A                             ; preserve addr+r/w state for the ISR to use
                                        (1247)     mov   reg[I2CHW_DR], A                                 ; put the write addr into the I2C_DR reg
                                        (1248)     mov   A, [X+TxMode]                                                             ; place the TxMode in status so ISR can access it
                                        (1249)     mov   [I2CHW_bStatus],A
                                        (1250)     ;
                                        (1251)         ;we must now initialize a read buffer using I2CHW_InitWrite
                                        (1252)         ;
                                        (1253)         push   X                                                ;preserve since it's used later
                                        (1254)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (1255)                                                                 ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
                                        (1256)         mov    A, [X+TxByteCount]                               ;get the write buf size
                                        (1257)         push   A
                                        (1258)         push   A                                                                                            ;this will be ignored
                                        (1259)         mov    A, [X+TxArray]                                   ;get the write buf addr
                                        (1260)         push   A
                                        (1261)         mov    X, sp
                                        (1262)         dec    X
                                        (1263)         call  I2CHW_InitRamRead                            ;sets the addr and byte count to write to
                                        (1264)         add    SP, -3
                                        (1265)         pop    X                                                ;restore X to be used for the rest of this routine
                                        (1266)     ;and  [I2CHW_RsrcStatus],~I2C_READFLASH                ;shouldn't be needed should have been taken care of in InitRamRead routine
                                        (1267) 
                                        (1268) 
                                        (1269)     mov   A,[I2CHW_SlaveAddr]
                                        (1270)     tst   [x+TxMode],I2CHW_RepStart
                                        (1271)     jnz   DoRestartTxSmm
                                        (1272)     tst   reg[I2CHW_SCR], I2C_BYTE_COMPL                   ; indicates the I2C bus is stalled
                                        (1273)     jnz   DoRestartRxSmm
                                        (1274)     call  I2C_DoStart                                      ; Send a start and address.
                                        (1275)     jmp   DoTxAckSmm
                                        (1276) DoRestartTxSmm:
                                        (1277)     call  I2CHW_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1278) DoTxAckSmm:
                                        (1279) 
                                        (1280) 
                                        (1281) ;WriteSlaveAck:
                                        (1282)     ret
                                        (1283) 
                                        (1284) .ENDSECTION
                                        (1285) 
                                        (1286) .SECTION
                                        (1287) ;-----------------------------------------------------------------------------
                                        (1288) ;  FUNCTION NAME: I2CHW_bWriteCBytes
                                        (1289) ;
                                        (1290) ;  DESCRIPTION:
                                        (1291) ;    Write multiple data bits to slave device from ROM
                                        (1292) ;
                                        (1293) ;-----------------------------------------------------------------------------
                                        (1294) ;
                                        (1295) ;  ARGUMENTS:
                                        (1296) ;      A => Address of slave
                                        (1297) ;      X => Pointer to other arguments.
                                        (1298) ;     [x] => LSB of ROM Array address to put data in.
                                        (1299) ;   [X-1] => MSB of ROM Array address to put data in (ignorned)
                                        (1300) ;   [X-2] => Count of bytes to write.
                                        (1301) ;   [X-3] => Mode flags that allow the programmer to set flags
                                        (1302) ;            to determine if:
                                        (1303) ;               0x01 => Use RepeatStart instead of Start
                                        (1304) ;               0x02 => Don't send Stop
                                        (1305) ;
                                        (1306) ;  RETURNS:
                                        (1307) ;    None
                                        (1308) ;
                                        (1309) ;  SIDE EFFECTS:
                                        (1310) ;    The A and X registers may be modified by this or future implementations
                                        (1311) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1312) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1313) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1314) ;    functions.
                                        (1315) ;          
                                        (1316) IF	(TOOLCHAIN & HITECH)
                                        (1317) TxCArrayLSB:   set   0
                                        (1318) TxCArrayMSB:   set  -1
                                        (1319) TxCByteCount:  set  -2
                                        (1320) TxCMode:       set  -3
                                        (1321) ELSE
                                        (1322) TxCArrayLSB:   equ   0
                                        (1323) TxCArrayMSB:   equ  -1
                                        (1324) TxCByteCount:  equ  -2
                                        (1325) TxCMode:       equ  -3
                                        (1326) ENDIF
                                        (1327) 
                                        (1328)  I2CHW_bWriteCBytes:
                                        (1329)     push  A
                                        (1330) I2CMSCR_NotReady3Smm:
                                        (1331)         mov    A, [I2CHW_RsrcStatus]                       ; test to see if previous command started ISR
                                        (1332)         tst    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1333)     ;mov   A, reg[I2CHW_MSCR]                              ;read the mscr register to look for pending master operations
                                        (1334)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1335)           ;For multi master operations, a pening start or restart
                                        (1336)           ;request might be OK, the master might be waiting to
                                        (1337)           ;acquire the bus from another master
                                        (1338)         jnz   I2CMSCR_NotReady3Smm
                                        (1339)     pop   A
                                        (1340)         or    [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE         ;lag set here but cleared in ISRf
                                        (1341)         asl   A                                                 ; Shift address to the left to make
                                        (1342)                                                            ; a complete byte with the R/W bit.
                                        (1343)                                                            ; The ASL takes care of clearing bit 0.
                                        (1344)     mov   [I2CHW_bStatus],0x00                             ; Clear all flags
                                        (1345)     mov   [I2CHW_SlaveAddr], A                             ; preserve addr+r/w state for the ISR to use
                                        (1346)     mov   reg[I2CHW_DR], A                                 ; put the write addr into the I2C_DR reg
                                        (1347)         mov   A, [X+RxMode]                                                             ; place the RxMode in status so ISR can access it
                                        (1348)     mov   [I2CHW_bStatus],A
                                        (1349)     ;
                                        (1350)         ;we must now initialize a read buffer using I2CHW_InitWrite
                                        (1351)         ;
                                        (1352)         push   X                                                ;preserve X since it's used later
                                        (1353)         mov    A, 0                                             ;get the write buf size (this is the hi order part)
                                        (1354)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (1355)         jnc     . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
                                        (1356)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
                                        (1357)         push   A
                                        (1358)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
                                        (1359)         push   A
                                        (1360)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
                                        (1361)         push   A                                                                                        ;this will be ignored
                                        (1362)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
                                        (1363)         push   A
                                        (1364)         mov    X, sp
                                        (1365)         dec    X
                                        (1366)         call  I2CHW_InitFlashRead                          ;sets the addr and byte count to write to
                                        (1367)         add SP, -4
                                        (1368)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (1369)     ;or  [I2CHW_RsrcStatus],I2C_READFLASH
                                        (1370)     mov   A,[I2CHW_SlaveAddr]
                                        (1371)     tst   [x+TxMode],I2CHW_RepStart                        ; Check if a Start or RepeatStart
                                        (1372)     jnz   DoCRestartTxSmm                                      ; should executed.
                                        (1373)     tst   reg[I2CHW_SCR], I2C_BYTE_COMPL                   ; indicates the I2C bus is stalled
                                        (1374)     jnz   DoRestartRxSmm
                                        (1375)     call  I2C_DoStart                                      ; Send a start and address.
                                        (1376)     jmp   DoCTxAckSmm
                                        (1377) DoCRestartTxSmm:
                                        (1378)     call  I2CHW_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1379) 
                                        (1380) DoCTxAckSmm:                                                   ; Test to see if Slave is ACKed
                                        (1381) 
                                        (1382) ;CWriteSlaveAck:
                                        (1383)         ret
                                        (1384) 
                                        (1385) .ENDSECTION
                                        (1386) 
                                        (1387) 
                                        (1388) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
                                        (1389) 
                                        (1390) ; End of File I2CHW.asm
                                        (1391) 
                                        (1392) 
FILE: lib\i2chwint.asm                  (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHWINT.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2CHW Master Interrupt Service Routine
                                        (0008) ;;  This is the interrupt service routine for the Single Master I2C function.
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "I2CHWCommon.inc"
                                        (0017) include "I2CHWMstr.inc"
                                        (0018) 
                                        (0019) ;-----------------------------------------------
                                        (0020) ;  Global Symbols
                                        (0021) ;-----------------------------------------------
                                        (0022) 
                                        (0023) export     I2CHW_Read_Count
                                        (0024) export    _I2CHW_Read_Count
                                        (0025) export     I2CHW_Write_Count
                                        (0026) export    _I2CHW_Write_Count
                                        (0027) 
                                        (0028) export    pI2CHW_Read_BufLO
                                        (0029) export   _pI2CHW_Read_BufLO
                                        (0030) export    pI2CHW_Write_BufLO
                                        (0031) export   _pI2CHW_Write_BufLO
                                        (0032) export    I2CHW_RsrcStatus
                                        (0033) export   _I2CHW_RsrcStatus
                                        (0034) export    I2CHW_SlaveAddr
                                        (0035) export   _I2CHW_SlaveAddr
                                        (0036) 
                                        (0037) ;-----------------------------------------------
                                        (0038) ; WARNING: The variables below are deprecated
                                        (0039) ; and have been replaced with Read_BufLO
                                        (0040) ; and Write_BufLO
                                        (0041) ;-----------------------------------------------
                                        (0042) export    pI2CHW_Read_Buf
                                        (0043) export   _pI2CHW_Read_Buf
                                        (0044) export    pI2CHW_Write_Buf
                                        (0045) export   _pI2CHW_Write_Buf
                                        (0046) ;-----------------------------------------------
                                        (0047) ; END WARNING
                                        (0048) ;-----------------------------------------------
                                        (0049)  
                                        (0050) area InterruptRAM(RAM, REL, CON)
                                        (0051) 
                                        (0052) ;-----------------------------------------------
                                        (0053) ; Variable Allocation
                                        (0054) ;-----------------------------------------------
                                        (0055) 
                                        (0056)   I2CHW_SlaveAddr:
                                        (0057)  _I2CHW_SlaveAddr:                           blk      1
                                        (0058)   I2CHW_RsrcStatus:
                                        (0059)  _I2CHW_RsrcStatus:                          blk     1
                                        (0060)   I2CHW_Write_Count:
                                        (0061)  _I2CHW_Write_Count:                         blk    1
                                        (0062) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0063) export    pI2CHW_Write_BufHI
                                        (0064) export   _pI2CHW_Write_BufHI
                                        (0065) 
                                        (0066)  pI2CHW_Write_BufHI:
                                        (0067) _pI2CHW_Write_BufHI:                         blk     1
                                        (0068) ENDIF
                                        (0069) ;-----------------------------------------------
                                        (0070) ; WARNING: The variable below is deprecated
                                        (0071) ; and has been replaced Write_BufLO
                                        (0072) ;-----------------------------------------------
                                        (0073)  pI2CHW_Write_Buf:
                                        (0074) _pI2CHW_Write_Buf:
                                        (0075) ;-----------------------------------------------
                                        (0076) ; END WARNING
                                        (0077) ;-----------------------------------------------
                                        (0078)  pI2CHW_Write_BufLO:
                                        (0079) _pI2CHW_Write_BufLO:                         blk      1
                                        (0080) 
                                        (0081) IF I2CHW_READ_FLASH
                                        (0082) export    pI2CHW_Read_BufHI
                                        (0083) export   _pI2CHW_Read_BufHI
                                        (0084) 
                                        (0085)  pI2CHW_Read_BufHI:
                                        (0086) _pI2CHW_Read_BufHI:                          blk     1
                                        (0087) ELSE
                                        (0088) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0089) export    pI2CHW_Read_BufHI
                                        (0090) export   _pI2CHW_Read_BufHI
                                        (0091) 
                                        (0092)  pI2CHW_Read_BufHI:
                                        (0093) _pI2CHW_Read_BufHI:                          blk     1
                                        (0094) ENDIF
                                        (0095) ENDIF
                                        (0096) 
                                        (0097) ;-----------------------------------------------
                                        (0098) ; WARNING: The variable below is deprecated
                                        (0099) ; and has been replaced Read_BufLO
                                        (0100) ;-----------------------------------------------
                                        (0101)  pI2CHW_Read_Buf:
                                        (0102) _pI2CHW_Read_Buf:
                                        (0103) ;-----------------------------------------------
                                        (0104) ; END WARNING
                                        (0105) ;-----------------------------------------------
                                        (0106)  pI2CHW_Read_BufLO:
                                        (0107) _pI2CHW_Read_BufLO:                          blk       1
                                        (0108) 
                                        (0109) IF I2CHW_READ_FLASH
                                        (0110) export    I2CHW_Read_CountHI
                                        (0111) export   _I2CHW_Read_CountHI
                                        (0112) 
                                        (0113)  I2CHW_Read_CountHI:
                                        (0114) _I2CHW_Read_CountHI:                         blk    1
                                        (0115) ENDIF
                                        (0116) 
                                        (0117)  I2CHW_Read_Count:
                                        (0118) _I2CHW_Read_Count:                           blk      1
                                        (0119) 
                                        (0120) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0121) ;---------------------------------------------------
                                        (0122) ; Insert your custom declarations below this banner
                                        (0123) ;---------------------------------------------------
                                        (0124) 
                                        (0125) ;------------------------
                                        (0126) ; Includes
                                        (0127) ;------------------------
                                        (0128) 
                                        (0129) 	
                                        (0130) ;------------------------
                                        (0131) ;  Constant Definitions
                                        (0132) ;------------------------
                                        (0133) 
                                        (0134) 
                                        (0135) ;------------------------
                                        (0136) ; Variable Allocation
                                        (0137) ;------------------------
                                        (0138) 
                                        (0139) 
                                        (0140) ;---------------------------------------------------
                                        (0141) ; Insert your custom declarations above this banner
                                        (0142) ;---------------------------------------------------
                                        (0143) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0144) 
                                        (0145) 
                                        (0146) 
                                        (0147) AREA UserModules (ROM, REL)
                                        (0148) 
                                        (0149) 
                                        (0150) export _I2CHW_ISR
                                        (0151) ;;****************************************************
                                        (0152) ;; I2C_MASTER  main entry point from vector 60h
                                        (0153) ;;
                                        (0154) ;;****************************************************
                                        (0155) 
                                        (0156) 
                                        (0157) _I2CHW_ISR:
0FD7: 08       PUSH  A                  (0158)     push A
0FD8: 10       PUSH  X                  (0159)     push X
0FD9: 5D D3    MOV   A,REG[0xD3]        
0FDB: 08       PUSH  A                  
                                        (0160) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0161)     REG_PRESERVE IDX_PP
                                        (0162) ENDIF
                                        (0163)     
                                        (0164)     ; Stop trap is not recommended because the stop bit cannot be cleared
                                        (0165)     ; User may choose to enable it
                                        (0166)     ; Add code to handle stop condition here
                                        (0167) 
0FDC: 49 D7 08 TST   REG[0xD7],0x8      (0168)     tst reg[I2CHW_SCR], I2C_ADDRIN
0FDF: A0 18    JZ    0x0FF8             (0169)     jz DataState
                                        (0170)     ;test for a start condition sent out, or bus error, ack from slave, or (lost arb & addr)
                                        (0171) AddrState:
0FE1: 49 D9 01 TST   REG[0xD9],0x1      (0172)     tst reg[I2CHW_MSCR], I2CM_SNDSTRT
0FE4: B0 2F    JNZ   0x1014             (0173)     jnz NoStart
0FE6: 49 D7 02 TST   REG[0xD7],0x2      (0174)     tst reg[I2CHW_SCR], ( I2C_LST_BIT )                    ;must be a zero or no slave answered
0FE9: B0 1E    JNZ   0x1008             (0175)     jnz SlaveAddrNAK
                                        (0176)                                                            ;slave must have acked here
                                        (0177)                                                            
0FEB: 47 04 01 TST   [0x4],0x1          (0178)     tst [I2CHW_SlaveAddr], 01                              ;bit 0 = 1 then read (from slave and put it in RAM,
                                        (0179)                                                            ;bit 0 = 0 then write to slave and get it from RAM or Flash
0FEE: B0 2E    JNZ   0x101D             (0180)     jnz I2C_ReadSlave1stByte                               ;bit 0 was 1
0FF0: 80 A7    JMP   0x1098             (0181)     jmp I2C_WriteSlave1stByte                              ;bit 0 was 0
0FF2: 18       POP   A                  
0FF3: 60 D3    MOV   REG[0xD3],A        
                                        (0182) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0183)     REG_RESTORE IDX_PP
                                        (0184) ENDIF
0FF5: 20       POP   X                  (0185)     pop X
0FF6: 18       POP   A                  (0186)     pop A
0FF7: 7E       RETI                     (0187)     reti
                                        (0188) 
                                        (0189) DataState:
0FF8: 2E 05 80 OR    [0x5],0x80         (0190)     or [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE
0FFB: 47 04 01 TST   [0x4],0x1          (0191)     tst [I2CHW_SlaveAddr], 01                              ;bit 0 = 1 then read, bit 0 = 0 then write
0FFE: B0 2D    JNZ   0x102C             (0192)     jnz I2C_ReadSlave                                      ;bit 0 was 1
                                        (0193) 
                                        (0194) StillDataToWrite:
1000: 80 9D    JMP   0x109E             (0195)     jmp I2C_WriteSlave                                     ;bit 0 was 0
1002: 18       POP   A                  
1003: 60 D3    MOV   REG[0xD3],A        
                                        (0196) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0197)     REG_RESTORE IDX_PP
                                        (0198) ENDIF
1005: 20       POP   X                  (0199)     pop X
1006: 18       POP   A                  (0200)     pop A
1007: 7E       RETI                     (0201)     reti
1008: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0202) 
                                        (0203) 
                                        (0204) SlaveAddrNAK:
                                        (0205)     ;;
                                        (0206)     ;; all there is to do here is to return, the slave didn't respond so it's not there or needs
                                        (0207)     ;; to be tried later.
                                        (0208)     ;;
                                        (0209) ;@PSoC_UserCode_BODY4@ (Do not change this line.)
                                        (0210) ;---------------------------------------------------
                                        (0211) ; Insert your custom code below this banner
                                        (0212) ; to modify the way a NAK from a slave is handled
                                        (0213) ; possibly set a user defined status
                                        (0214) ;---------------------------------------------------
                                        (0215) 
                                        (0216) ;********************************************************
                                        (0217) ; End user I2C Buffered WRITE (to RAM) Customization
                                        (0218) ;********************************************************
                                        (0219) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0220) ;
                                        (0221) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0222) ;
                                        (0223)     SetI2CHW_SCR 0     ;sets the tx/rx bit to receive, generates a stop without sending any data
                                        (0224) 
100B: 26 05 7F AND   [0x5],0x7F         (0225)     and [I2CHW_RsrcStatus], ~I2CHW_ISR_ACTIVE
100E: 18       POP   A                  
100F: 60 D3    MOV   REG[0xD3],A        
                                        (0226) 
                                        (0227) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0228)     REG_RESTORE IDX_PP
                                        (0229) ENDIF
1011: 20       POP   X                  (0230)     pop X
1012: 18       POP   A                  (0231)     pop A
1013: 7E       RETI                     (0232)     reti
                                        (0233) 
                                        (0234) NoStart:
                                        (0235)     ;here might test loss of arbitration and the presence of an address bit indicating that the
                                        (0236)     ;Master is being addressed as a slave.
                                        (0237)     ;;
                                        (0238)     ;; there may be a need to indicate that there was a Master transmission
                                        (0239)     ;; failure or an unsuccessful attempt.
                                        (0240)     ;;
1014: 26 05 7F AND   [0x5],0x7F         (0241)     and [I2CHW_RsrcStatus], ~I2CHW_ISR_ACTIVE
1017: 18       POP   A                  
1018: 60 D3    MOV   REG[0xD3],A        
                                        (0242) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0243)     REG_RESTORE IDX_PP
                                        (0244) ENDIF
101A: 20       POP   X                  (0245)     pop X
101B: 18       POP   A                  (0246)     pop A
101C: 7E       RETI                     (0247)     reti
                                        (0248) 
                                        (0249) I2C_ReadSlave1stByte:
101D: 2E 05 80 OR    [0x5],0x80         (0250)     or [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE
1020: 26 05 FB AND   [0x5],0xFB         (0251)     and [I2CHW_RsrcStatus], ~I2CHW_RD_COMPLETE
1023: 62 D7 00 MOV   REG[0xD7],0x0      
1026: 18       POP   A                  
1027: 60 D3    MOV   REG[0xD3],A        
                                        (0252) 
                                        (0253) ;read normal data in from slave immediately after the address is sent, there is no data to read
                                        (0254) ;but the bus is stalled at byte complete
                                        (0255) 
                                        (0256) ;
                                        (0257) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0258) ;
                                        (0259)     SetI2CHW_SCR 0     ;sets the tx/rx bit to receive, and clocks a byte in
                                        (0260) 
                                        (0261) 
                                        (0262) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0263)     REG_RESTORE IDX_PP
                                        (0264) ENDIF
1029: 20       POP   X                  (0265)     pop X
102A: 18       POP   A                  (0266)     pop A
102B: 7E       RETI                     (0267)     reti
                                        (0268) 
                                        (0269) I2C_ReadSlave:                                             ;this is just a normal read
                                        (0270) 
                                        (0271) 
                                        (0272) ;;code snipped from old SW I2C below
                                        (0273) ;
                                        (0274) ; MASTER READ from SLAVE
                                        (0275) ; (and writing to it's own RAM--Write_Buf and Write_Cnt)
                                        (0276) ;
                                        (0277) ;@PSoC_UserCode_BODY1_V1.2@ (Do not change this line.)
                                        (0278) ;---------------------------------------------------
                                        (0279) ; Insert your custom code below this banner
                                        (0280) ;---------------------------------------------------
                                        (0281) 
                                        (0282) ;********************************************************
                                        (0283) ; By modifying the section from here down to the next comment block
                                        (0284) ; a user could process data for a custom I2C Master Read (write to RAM) application
                                        (0285) ; NOTE: I2C handshakes (ACK/NAK may be effected by any introduced bugs)
                                        (0286) ;********************************************************
102C: 47 03 04 TST   [0x3],0x4          (0287)    tst   [I2CHW_bStatus], fI2C_NAKnextWr
102F: B0 14    JNZ   0x1044             (0288)    jnz   InStoreData
                                        (0289)    ;
                                        (0290)    ;process write data here
                                        (0291)    ;
1031: 7A 06    DEC   [0x6]              (0292)    dec   [I2CHW_Write_Count]
1033: C0 4F    JC    0x1083             (0293)    jc    CompleteRDXfer                                              ; carry set if value became -1
                                        (0294)    ;jz    InStoreData                                                                                             ;In theory overflow cant happen but stop the transaction anyway.
1035: 3C 06 00 CMP   [0x6],0x0          (0295)    cmp   [I2CHW_Write_Count], 00                                     ;set nak flag, dec count, and store data
1038: A0 03    JZ    0x103C             (0296)    jz    InNakNextByte
103A: 80 06    JMP   0x1041             (0297)    jmp   InNotBufEnd
                                        (0298) InNakNextByte:                                                       ;set the nakflag in I2CHW_bStatus
103C: 2E 03 04 OR    [0x3],0x4          (0299)    or    [I2CHW_bStatus], fI2C_NAKnextWr
103F: 80 04    JMP   0x1044             (0300)    jmp   InStoreData
                                        (0301) InNotBufEnd:
1041: 26 03 FB AND   [0x3],0xFB         (0302)    and   [I2CHW_bStatus], ~fI2C_NAKnextWr                            ;clear the nak flag in case it was set from a previous operation
                                        (0303) InStoreData:
                                        (0304)    ;This is the ONLY place this bit is set  This bit should never be cleared by the isr ONLY by the API ClrWrStatus()
1044: 2E 05 10 OR    [0x5],0x10         (0305)    or    [I2CHW_RsrcStatus], I2CHW_WR_NOERR                          ;set current status
                                        (0306) IF SYSTEM_LARGE_MEMORY_MODEL
1047: 51 07    MOV   A,[0x7]            (0307)    mov   A, [pI2CHW_Write_BufHI]
1049: 60 D3    MOV   REG[0xD3],A        
                                        (0308) ENDIF
                                        (0309)    RAM_SETPAGE_IDX A
104B: 58 08    MOV   X,[0x8]            (0310)    mov   X, [pI2CHW_Write_BufLO]
104D: 5D D8    MOV   A,REG[0xD8]        (0311)    mov   A, reg[I2CHW_DR]
104F: 70 3F    AND   F,0x3F             
1051: 71 80    OR    F,0x80             
                                        (0312)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
1053: 54 00    MOV   [X+0],A            (0313)    mov   [X], A
1055: 70 3F    AND   F,0x3F             
1057: 71 00    OR    F,0x0              
                                        (0314)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
1059: 76 08    INC   [0x8]              (0315)    inc   [pI2CHW_Write_BufLO]
                                        (0316) 
105B: 47 03 04 TST   [0x3],0x4          (0317)    tst   [I2CHW_bStatus], fI2C_NAKnextWr
105E: B0 0A    JNZ   0x1069             (0318)    jnz   NAK_this_one
1060: 62 D7 10 MOV   REG[0xD7],0x10     
1063: 18       POP   A                  
1064: 60 D3    MOV   REG[0xD3],A        
                                        (0319) 
                                        (0320) ;********************************************************
                                        (0321) ; End user I2C Buffered WRITE (to RAM) Customization
                                        (0322) ;********************************************************
                                        (0323) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0324) ;;code snipped form SW I2C to maintain api compatibility above
                                        (0325) 
                                        (0326) ;
                                        (0327) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0328) ;
                                        (0329)     SetI2CHW_SCR I2C_ACKOUT                                          ;send Ack
                                        (0330) 
                                        (0331) 
                                        (0332) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0333)     REG_RESTORE IDX_PP
                                        (0334) ENDIF
1066: 20       POP   X                  (0335)     pop X
1067: 18       POP   A                  (0336)     pop A
1068: 7E       RETI                     (0337)     reti
                                        (0338) 
                                        (0339) NAK_this_one:
                                        (0340) 
1069: 26 03 FB AND   [0x3],0xFB         (0341)     and  [I2CHW_bStatus], ~fI2C_NAKnextWr
                                        (0342) 
                                        (0343)     ; *****
                                        (0344)     ; here we may need to look at the mode that this was called under
                                        (0345)     ; what does the user want done on the last byte.  Could be a send restart...
                                        (0346)     ; ******
106C: 26 05 F8 AND   [0x5],0xF8         (0347)     and   [I2CHW_RsrcStatus], ~0x07                                  ;clear the read status bits
106F: 2E 05 01 OR    [0x5],0x1          (0348)     or    [I2CHW_RsrcStatus], I2CHW_RD_NOERR
1072: 2E 05 04 OR    [0x5],0x4          (0349)     or    [I2CHW_RsrcStatus], I2CHW_RD_COMPLETE
                                        (0350) 
1075: 26 03 03 AND   [0x3],0x3          (0351)     and [I2CHW_bStatus], (I2CHW_RepStart | I2CHW_NoStop)
1078: A0 0A    JZ    0x1083             (0352)     jz      CompleteRDXfer
107A: 26 05 7F AND   [0x5],0x7F         (0353)     and   [I2CHW_RsrcStatus], ~I2CHW_ISR_ACTIVE
107D: 18       POP   A                  
107E: 60 D3    MOV   REG[0xD3],A        
                                        (0354) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0355)     REG_RESTORE IDX_PP
                                        (0356) ENDIF
1080: 20       POP   X                  (0357)     pop X
1081: 18       POP   A                  (0358)     pop A
1082: 7E       RETI                     (0359)     reti
1083: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0360)     ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                        (0361)     ;The NAK (not I2C_SNDACK) bit in I2C_SCR below will automatically generate a stop
                                        (0362) 
                                        (0363) CompleteRDXfer:
                                        (0364) 
                                        (0365) ;
                                        (0366) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0367) ;
                                        (0368)     SetI2CHW_SCR 0                                                   ;send Ack
                                        (0369) 
                                        (0370) 
1086: 26 05 7F AND   [0x5],0x7F         (0371)     and   [I2CHW_RsrcStatus], ~I2CHW_ISR_ACTIVE
1089: 18       POP   A                  
108A: 60 D3    MOV   REG[0xD3],A        
                                        (0372) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0373)     REG_RESTORE IDX_PP
                                        (0374) ENDIF
108C: 20       POP   X                  (0375)     pop X
108D: 18       POP   A                  (0376)     pop A
108E: 7E       RETI                     (0377)     reti                                                             ;return and wait for the next interrupt (on data)
108F: 62 D7 10 MOV   REG[0xD7],0x10     
1092: 18       POP   A                  
1093: 60 D3    MOV   REG[0xD3],A        
                                        (0378) 
                                        (0379) AckTheRead:
                                        (0380) 
                                        (0381) ;
                                        (0382) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0383) ;
                                        (0384)     SetI2CHW_SCR I2C_ACKOUT                                          ;send Ack
                                        (0385) 
                                        (0386) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0387)     REG_RESTORE IDX_PP
                                        (0388) ENDIF
1095: 20       POP   X                  (0389)     pop X
1096: 18       POP   A                  (0390)     pop A
1097: 7E       RETI                     (0391)     reti
                                        (0392) 
                                        (0393) 
                                        (0394) I2C_WriteSlave1stByte:
                                        (0395) ;write normal data to slave
1098: 26 05 BF AND   [0x5],0xBF         (0396)     and [I2CHW_RsrcStatus], ~I2CHW_WR_COMPLETE
109B: 2E 05 80 OR    [0x5],0x80         (0397)     or [I2CHW_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0398) 
                                        (0399) 
                                        (0400) I2C_WriteSlave:
                                        (0401) 
109E: 49 D7 02 TST   REG[0xD7],0x2      (0402)     tst reg[I2CHW_SCR], ( I2C_LST_BIT )                    ;must be a zero or no slave answered
10A1: B0 4C    JNZ   0x10EE             (0403)     jnz SlaveDataNAK
10A3: 50 04    MOV   A,0x4              (0404)     mov A, (I2C_TX)
10A5: 08       PUSH  A                  (0405)     push A
                                        (0406) 
                                        (0407) ;
                                        (0408) ;MASTER is WRITING TO SLAVE (& reading data from ram or flash buffer)
                                        (0409) ;
                                        (0410) ;;code snipped from SW I2C below
                                        (0411) 
                                        (0412) I2C_ObtainOutData:
                                        (0413) 
                                        (0414) 
                                        (0415) ;********************************************************
                                        (0416) ; here we need to get the next data to output (master-read)
                                        (0417) ; also set the status byte for use on exit
                                        (0418) ;********************************************************
                                        (0419) IF I2CHW_READ_FLASH
                                        (0420) ;@PSoC_UserCode_BODY2_V1.2@ (Do not change this line.)
                                        (0421) ;---------------------------------------------------
                                        (0422) ; Insert your custom code below this banner
                                        (0423) ; to modify the way a master might read non-volitile data
                                        (0424) ; to send.
                                        (0425) ;---------------------------------------------------
                                        (0426) 
                                        (0427)     tst  [I2CHW_RsrcStatus],I2CHW_READFLASH
                                        (0428)     jz   ReadOutData
                                        (0429) 
                                        (0430)     ;
                                        (0431)     ;get the data
                                        (0432)     ;
                                        (0433)     mov  X, [pI2CHW_Read_BufLO]
                                        (0434)     mov  A, [pI2CHW_Read_BufHI]
                                        (0435)     romx
                                        (0436)     mov  reg[I2CHW_DR],A
                                        (0437)     dec  [I2CHW_Read_Count]                                          ;calc addr lsb
                                        (0438)     jnc  NoDecHighCount
                                        (0439)     dec  [I2CHW_Read_CountHI]
                                        (0440) 
                                        (0441)     jc   MstrWRComplete
                                        (0442) 
                                        (0443) NoDecHighCount:
                                        (0444) 
                                        (0445)     inc  [pI2CHW_Read_BufLO]                                         ;set the next flash address to read
                                        (0446)     jnc  NoIncHiAddr
                                        (0447)     inc  [pI2CHW_Read_BufHI]
                                        (0448) NoIncHiAddr:
                                        (0449)    jmp   I2CNormalOutput
                                        (0450) ;
                                        (0451) ;****** THERE SHOULD BE NO WAY TO REACH THIS STATE WE'LL JUST TERMINATE THE ACTIVITY SINCE WERE THE MASTER
                                        (0452) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                        (0453) ;
                                        (0454) ;FlashRdOverflow:
                                        (0455)     ;deal with the over flow cond by resending last data byte (dec the low addr)
                                        (0456) 
                                        (0457) ;   or    [I2CHW_RsrcStatus], I2CHW_RD_OVERFLOW
                                        (0458) ;                                                                      ;set count back to 0
                                        (0459) ;   mov   [I2CHW_Read_CountHI], 0                                    ;functionally the same as incrementing ffff and less instructions
                                        (0460) ;   mov   [I2CHW_Read_Count], 0
                                        (0461) ;   jmp   I2CNormalRead
                                        (0462) 
                                        (0463) ;---------------------------------------------------
                                        (0464) ; Insert your custom code above this banner
                                        (0465) ;---------------------------------------------------
                                        (0466) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0467) 
                                        (0468) ENDIF
                                        (0469) ;@PSoC_UserCode_BODY3@ (Do not change this line.)
                                        (0470) ;---------------------------------------------------
                                        (0471) ; Insert your custom code below this banner
                                        (0472) ; to modify the way a master might read RAM data to send
                                        (0473) ; to an I2C device
                                        (0474) ; By replacing the section from here down to the next block
                                        (0475) ; a user could process data for a custom I2C READ application
                                        (0476) ;---------------------------------------------------
                                        (0477) ReadOutData:
                                        (0478)    ;read the current data byte
                                        (0479) IF SYSTEM_LARGE_MEMORY_MODEL
10A6: 51 09    MOV   A,[0x9]            (0480)    mov   A, [pI2CHW_Read_BufHI]
10A8: 60 D3    MOV   REG[0xD3],A        
                                        (0481) ENDIF
                                        (0482)    RAM_SETPAGE_IDX A
10AA: 58 0A    MOV   X,[0xA]            (0483)    mov   X, [pI2CHW_Read_BufLO]
10AC: 70 3F    AND   F,0x3F             
10AE: 71 80    OR    F,0x80             
                                        (0484)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
10B0: 52 00    MOV   A,[X+0]            (0485)    mov   A, [X]
10B2: 70 3F    AND   F,0x3F             
10B4: 71 00    OR    F,0x0              
                                        (0486)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
10B6: 60 D8    MOV   REG[0xD8],A        (0487)    mov   reg[I2CHW_DR], A
10B8: 7A 0B    DEC   [0xB]              (0488)    dec   [I2CHW_Read_Count]
                                        (0489) 
10BA: C0 0E    JC    0x10C9             (0490)    jc    MstrWRComplete
10BC: 76 0A    INC   [0xA]              (0491)    inc   [pI2CHW_Read_BufLO]
10BE: 80 01    JMP   0x10C0             (0492)    jmp   I2CNormalOutput
                                        (0493) ;
                                        (0494) ;ram read overflow detected here, just resend the last location in the buffer
                                        (0495) ;
                                        (0496) ;********        THERE SHOULD BE NO WAY TO OVERFLOW FOR THIS CASE
                                        (0497) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                        (0498) ;
                                        (0499) ;RamRDOverflow:
                                        (0500) ;   or    [I2CHW_RsrcStatus], I2CHW_RD_OVERFLOW
                                        (0501) ;   inc   [I2CHW_Read_Count]                                         ; set back to zero
                                        (0502) 
                                        (0503) ;---------------------------------------------------
                                        (0504) ; End user I2C MASTER WRITE TO SLAVE /READ buffer customization section
                                        (0505) ; Insert your custom code above this banner
                                        (0506) ;---------------------------------------------------
                                        (0507) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0508) ;;code snipped form SW I2C to maintain api compatibility above
                                        (0509) I2CNormalOutput:
                                        (0510) 
                                        (0511)     ;load the bits to set in the I2C_ISR from the stack, The proper bit pattern was previously determined
                                        (0512)     ;and place there based on whether or not the previous transmission was our I2C address.
10C0: 18       POP   A                  (0513)     pop   A
10C1: 60 D7    MOV   REG[0xD7],A        
10C3: 18       POP   A                  
10C4: 60 D3    MOV   REG[0xD3],A        
                                        (0514) 
                                        (0515) ;
                                        (0516) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0517) ;
                                        (0518)     SetI2CHW_SCR A                                                   ;Sets the I2C_TX bit in the I2C_SCR reg.
                                        (0519) 
                                        (0520) 
                                        (0521) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0522)     REG_RESTORE IDX_PP
                                        (0523) ENDIF
10C6: 20       POP   X                  (0524)     pop X
10C7: 18       POP   A                  (0525)     pop A
10C8: 7E       RETI                     (0526)     reti ;return and wait for the next interrupt (on data)
                                        (0527) 
                                        (0528) MstrWRComplete:
10C9: 26 05 8F AND   [0x5],0x8F         (0529)     and   [I2CHW_RsrcStatus], ~0x70                                  ;clear the write status bits
10CC: 2E 05 40 OR    [0x5],0x40         (0530)     or    [I2CHW_RsrcStatus], I2CHW_WR_COMPLETE
10CF: 2E 05 10 OR    [0x5],0x10         (0531)     or    [I2CHW_RsrcStatus], I2CHW_WR_NOERR
                                        (0532) 
                                        (0533)     ; *****
                                        (0534)     ; here we may need to look at the mode that this was called under
                                        (0535)     ; what does the user want done on the last byte.  Could be a send restart...
                                        (0536)     ; ******
10D2: 26 03 03 AND   [0x3],0x3          (0537)     and [I2CHW_bStatus], (I2CHW_RepStart | I2CHW_NoStop)
10D5: A0 0B    JZ    0x10E1             (0538)     jz      CompleteWRXfer
10D7: 18       POP   A                  (0539)     pop  A                                                           ;clear the stack for return
10D8: 26 05 7F AND   [0x5],0x7F         (0540)     and  [I2CHW_RsrcStatus], ~I2CHW_ISR_ACTIVE
10DB: 18       POP   A                  
10DC: 60 D3    MOV   REG[0xD3],A        
                                        (0541) 
                                        (0542) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0543)     REG_RESTORE IDX_PP
                                        (0544) ENDIF
10DE: 20       POP   X                  (0545)     pop X
10DF: 18       POP   A                  (0546)     pop A
10E0: 7E       RETI                     (0547)     reti
                                        (0548)     ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                        (0549)     ; The release of the I2C_TX bit in I2C_SCR below will automatically generate a stop
                                        (0550) 
                                        (0551) CompleteWRXfer:
                                        (0552) 
10E1: 18       POP   A                  (0553)     pop   A
10E2: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0554) 
                                        (0555) ;
                                        (0556) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0557) ;
                                        (0558)     SetI2CHW_SCR 0                                                   ;this will release the bus and generate a stop condition
                                        (0559) 
10E5: 26 05 7F AND   [0x5],0x7F         (0560)    and  [I2CHW_RsrcStatus], ~I2CHW_ISR_ACTIVE
10E8: 18       POP   A                  
10E9: 60 D3    MOV   REG[0xD3],A        
                                        (0561) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0562)    REG_RESTORE IDX_PP
                                        (0563) ENDIF
10EB: 20       POP   X                  (0564)    pop X
10EC: 18       POP   A                  (0565)    pop A
10ED: 7E       RETI                     (0566)    reti
                                        (0567) 
                                        (0568) SlaveDataNAK:
                                        (0569) ;must also fix up the data buffer.  While it is marginally safe to nak a byte as a slave and 
                                        (0570) ;store it.  It is NEVER safe as a master to notice that a written byte has been nak'ed by a 
                                        (0571) ;slave and fail to resend it.
                                        (0572) ;this piece of code fixes up the count and buffer that the master is using to get data from
                                        (0573) ;to re-transmit the byte when the next master write is done.
10EE: 76 0B    INC   [0xB]              (0574)     inc  [I2CHW_Read_Count]                          ;calc addr lsb
                                        (0575) IF I2CHW_READ_FLASH
                                        (0576)     jnc  NoIncHighCount
                                        (0577)     inc  [I2CHW_Read_CountHI]
                                        (0578) 
                                        (0579) NoIncHighCount:
                                        (0580) ENDIF
10F0: 7A 0A    DEC   [0xA]              (0581)     dec  [pI2CHW_Read_BufLO]                         ;set the next flash address to read
                                        (0582) IF SYSTEM_LARGE_MEMORY_MODEL
10F2: D0 03    JNC   0x10F6             (0583)     jnc  NoDecHiAddr
10F4: 7A 09    DEC   [0x9]              (0584)     dec  [pI2CHW_Read_BufHI]
10F6: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0585) NoDecHiAddr:
                                        (0586) ELSE
                                        (0587) IF I2CHW_READ_FLASH
                                        (0588)     jnc  NoDecHiCAddr
                                        (0589)     dec  [pI2CHW_Read_BufHI]
                                        (0590) NoDecHiCAddr:
                                        (0591) ENDIF
                                        (0592) ENDIF
                                        (0593) 
                                        (0594) ;;
                                        (0595) ;; all there is to do here is to return & set status, the slave didn't want any more data
                                        (0596) ;;
                                        (0597) ; no pop needed because the nak is detected before the push happens above
                                        (0598) 
                                        (0599) ;
                                        (0600) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0601) ;
                                        (0602)     SetI2CHW_SCR 0                                                   ;this will release the bus and generate a stop condition
                                        (0603) 
10F9: 26 05 7F AND   [0x5],0x7F         (0604)     and [I2CHW_RsrcStatus], ~I2CHW_ISR_ACTIVE
10FC: 26 05 8F AND   [0x5],0x8F         (0605)     and   [I2CHW_RsrcStatus], ~0x70                                  ;clear the write status bits
10FF: 2E 05 40 OR    [0x5],0x40         (0606)     or    [I2CHW_RsrcStatus], I2CHW_WR_COMPLETE
1102: 2E 05 20 OR    [0x5],0x20         (0607)     or    [I2CHW_RsrcStatus], I2CHW_WR_OVERFLOW
1105: 18       POP   A                  
1106: 60 D3    MOV   REG[0xD3],A        
                                        (0608) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0609)     REG_RESTORE IDX_PP
                                        (0610) ENDIF
1108: 20       POP   X                  (0611)     pop X
1109: 18       POP   A                  (0612)     pop A
110A: 7E       RETI                     (0613)    reti
                                        (0614) 
                                        (0615) STOPTRAP:
                                        (0616)     ;
                                        (0617)     ;   If interrupt on STOP condition is enabled:
                                        (0618)     ;   Add user code to process stop (not recommended becuase I2C bus is NOT stalled and ISR
                                        (0619)     ;   may block reception of ongoing transactions/addresses
                                        (0620)     ;   STOP condition is never detected when a repeat start is used by the master.
                                        (0621)     ;
110B: 26 05 7F AND   [0x5],0x7F         (0622)     and [I2CHW_RsrcStatus], ~I2CHW_ISR_ACTIVE
110E: 18       POP   A                  
110F: 60 D3    MOV   REG[0xD3],A        
                                        (0623) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0624)     REG_RESTORE IDX_PP
                                        (0625) ENDIF
1111: 20       POP   X                  (0626)     pop X
1112: 18       POP   A                  (0627)     pop A
1113: 7E       RETI                     (0628)     reti
                                        (0629) 
                                        (0630) ; end of file I2CHWINT.asm
FILE: lib\i2chwcommon.asm               (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHWCommon.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHWCommon.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ; include instance specific register definitions
                                        (0028) ;-----------------------------------------------
                                        (0029) 
                                        (0030) ;-----------------------------------------------
                                        (0031) ;  Global Symbols
                                        (0032) ;-----------------------------------------------
                                        (0033) ;-------------------------------------------------------------------
                                        (0034) ;  Declare the functions global for both assembler and C compiler.
                                        (0035) ;
                                        (0036) ;  Note that there are two names for each API. First name is
                                        (0037) ;  assembler reference. Name with underscore is name refence for
                                        (0038) ;  C compiler.  Calling function in C source code does not require
                                        (0039) ;  the underscore.
                                        (0040) ;-------------------------------------------------------------------
                                        (0041) 
                                        (0042) export    I2CHW_InitWrite
                                        (0043) export   _I2CHW_InitWrite
                                        (0044) export    I2CHW_InitRamRead
                                        (0045) export   _I2CHW_InitRamRead
                                        (0046) export    I2CHW_InitFlashRead
                                        (0047) export   _I2CHW_InitFlashRead
                                        (0048) export    I2CHW_bReadI2CStatus
                                        (0049) export   _I2CHW_bReadI2CStatus
                                        (0050) export    I2CHW_ClrRdStatus
                                        (0051) export   _I2CHW_ClrRdStatus
                                        (0052) export    I2CHW_ClrWrStatus
                                        (0053) export   _I2CHW_ClrWrStatus
                                        (0054) 
                                        (0055) 
                                        (0056) AREA UserModules (ROM, REL)
                                        (0057) 
                                        (0058) 
                                        (0059) .SECTION
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;  FUNCTION NAME: I2CHW_InitWrite
                                        (0062) ;
                                        (0063) ;  DESCRIPTION:
                                        (0064) ;     Initializes a data buffer pointer for the slave to use to deposit data, and
                                        (0065) ;     zeroes the value of a count byte for the same buffer.
                                        (0066) ;
                                        (0067) ;-----------------------------------------------------------------------------
                                        (0068) ;
                                        (0069) ;  ARGUMENTS:  [SP-5]   -- count of bytes to write
                                        (0070) ;              [SP-4]   -- Hi order part of address Wrbuf
                                        (0071) ;              [SP-3]   -- Low order part of the address Wrbuf 
                                        (0072) ;
                                        (0073) ;  RETURNS:  none
                                        (0074) ;
                                        (0075) ;    Write Status bits are cleared
                                        (0076) ;
                                        (0077) ;  SIDE EFFECTS:
                                        (0078) ;    The A and X registers may be modified by this or future implementations
                                        (0079) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0080) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0081) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0082) ;    functions.
                                        (0083) ;          
                                        (0084) ;    Currently only the page pointer registers listed below are modified: 
                                        (0085) ;          CUR_PP
                                        (0086) ;
                                        (0087) ;    Write Status bits are cleared
                                        (0088) ;
                                        (0089) ;  THEORY of OPERATION or PROCEDURE:
                                        (0090) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                        (0091) ;     the accumulator.  X register is the low order pointer.
                                        (0092) ;     IF a one byte buffer is established, set a flag to NAK the first written data byte.
                                        (0093) ;
                                        (0094) 
                                        (0095)  I2CHW_InitWrite:
                                        (0096) _I2CHW_InitWrite:
                                        (0097) 
                                        (0098) WrCnt:   equ -5
                                        (0099) WrBufHi: equ -4
                                        (0100) WrBufLo: equ -3
                                        (0101) 
                                        (0102) 	RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0103)     RAM_PROLOGUE RAM_USE_CLASS_2
1114: 10       PUSH  X                  (0104) 	push  X
1115: 4F       MOV   X,SP               (0105) 	mov   X, SP
1116: 79       DEC   X                  (0106)     dec   X                                                          ;set up the pointer for correct param access
1117: 08       PUSH  A                  (0107)     push  A
1118: 5D DE    MOV   A,REG[0xDE]        (0108)     mov   A, reg[I2CHW_INT_REG]
111A: 08       PUSH  A                  (0109)     push  A                                                           ;preserve flags prior to disabling int
111B: 41 DE FE AND   REG[0xDE],0xFE     
111E: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0110)     M8C_DisableIntMask I2CHW_INT_REG, I2CHW_INT_MASK
                                        (0111) 
                                        (0112)     RAM_SETPAGE_CUR >I2CHW_bStatus						                             ;Set the Page Pointer for LMM
1121: 26 03 FB AND   [0x3],0xFB         (0113)     and    [I2CHW_bStatus], ~fI2C_NAKnextWr                          ;reset the nak-next-written-byte flag.
                                        (0114) IF SYSTEM_LARGE_MEMORY_MODEL
1124: 52 FC    MOV   A,[X-4]            (0115)     mov   A, [X + WrBufHi]                                           ;move wrbuf addr to A
1126: 53 07    MOV   [0x7],A            (0116)     mov   [pI2CHW_Write_BufHI], A
                                        (0117) ENDIF
1128: 52 FD    MOV   A,[X-3]            (0118)     mov   A, [X + WrBufLo]                                           ;move wrbuf addr to A
112A: 53 08    MOV   [0x8],A            (0119)     mov   [pI2CHW_Write_BufLO], A
112C: 52 FB    MOV   A,[X-5]            (0120)     mov   A, [X + WrCnt]                                               ;move Write_count to A
112E: 53 06    MOV   [0x6],A            (0121)     mov   [I2CHW_Write_Count], A
1130: 39 01    CMP   A,0x1              (0122)     cmp   A, 01                                                        ;if data buffer is one byte long or less
1132: A0 08    JZ    0x113B             (0123)     jz    I2CHW_SetNak
1134: C0 06    JC    0x113B             (0124)     jc    I2CHW_SetNak
1136: 26 05 8F AND   [0x5],0x8F         (0125)     and   [I2CHW_RsrcStatus], ~0x70                                  ;clear the 0x10, 0x20 (Write status bits)
1139: 80 09    JMP   0x1143             (0126)     jmp   I2Cs_1_ResetFlgs
                                        (0127) 
                                        (0128) I2CHW_SetNak:
113B: 2E 03 04 OR    [0x3],0x4          (0129)     or    [I2CHW_bStatus], fI2C_NAKnextWr                            ;set the nak-next-written-byte flag.
113E: 26 05 8F AND   [0x5],0x8F         (0130)     and   [I2CHW_RsrcStatus], ~0x70                                  ; clear the 0x10, 0x20 (Write status bits)
1141: 80 01    JMP   0x1143             (0131)     jmp   I2Cs_1_ResetFlgs
                                        (0132) 
                                        (0133) I2Cs_1_ResetFlgs:
1143: 18       POP   A                  (0134)     pop A
1144: 21 01    AND   A,0x1              (0135)     and A, I2CHW_INT_MASK                                                ; Only enable if it was previously enabled
1146: A0 04    JZ    0x114B             (0136)     jz  . + 5
1148: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0137)     M8C_EnableIntMask I2CHW_INT_REG, I2CHW_INT_MASK
114B: 18       POP   A                  (0138)     pop A
114C: 20       POP   X                  (0139)     pop X
114D: 70 3F    AND   F,0x3F             
114F: 71 C0    OR    F,0xC0             
                                        (0140) 	RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0141)     RAM_EPILOGUE RAM_USE_CLASS_2
1151: 7F       RET                      (0142)     ret
1152: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0143) 
                                        (0144) .ENDSECTION
                                        (0145) 
                                        (0146) .SECTION
                                        (0147) ;-----------------------------------------------------------------------------
                                        (0148) ;  FUNCTION NAME: I2CHW_InitRamRead
                                        (0149) ;
                                        (0150) ;  DESCRIPTION:
                                        (0151) ;     Initializes a data buffer pointer for the slave to use to retrieve data from,
                                        (0152) ;     and zeroes the value of a count byte for the same buffer.
                                        (0153) ;
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;
                                        (0156) ;  ARGUMENTS:  [SP-5]  -- count of bytes to read
                                        (0157) ;              [SP-4]  -- Hi order part of addr to ReadBuf
                                        (0158) ;              [SP-3]  -- Low order part of the address to ReadBuf
                                        (0159) ;
                                        (0160) ;  RETURNS: none
                                        (0161) ;
                                        (0162) ;  SIDE EFFECTS:
                                        (0163) ;    The A and X registers may be modified by this or future implementations
                                        (0164) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0165) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0166) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0167) ;    functions.
                                        (0168) ;          
                                        (0169) ;    Currently only the page pointer registers listed below are modified: 
                                        (0170) ;          CUR_PP
                                        (0171) ;
                                        (0172) ;     Read Status bits are cleared
                                        (0173) ;
                                        (0174) ;  THEORY of OPERATION or PROCEDURE:
                                        (0175) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                        (0176) ;     the accumulator.  X register is the low order pointer.
                                        (0177) ;
                                        (0178) 
                                        (0179)  I2CHW_InitRamRead:
                                        (0180) _I2CHW_InitRamRead:
                                        (0181) 
                                        (0182) RdCnt:     equ   -5
                                        (0183) RdBufHi:   equ   -4
                                        (0184) RdBufLo:   equ   -3
                                        (0185) 
                                        (0186)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0187) 	RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0188) 	RAM_SETPAGE_CUR >I2CHW_Read_Count
1155: 10       PUSH  X                  (0189)     push  X
1156: 4F       MOV   X,SP               (0190) 	mov   X, SP
1157: 79       DEC   X                  (0191)     dec   X                                                          ;set up the pointer for correct param access
1158: 08       PUSH  A                  (0192)     push  A
1159: 5D DE    MOV   A,REG[0xDE]        (0193)     mov   A, reg[I2CHW_INT_REG]
115B: 08       PUSH  A                  (0194)     push  A                                                            ;preserve flags prior to disabling int
115C: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0195)     M8C_DisableIntMask I2CHW_INT_REG, I2CHW_INT_MASK
                                        (0196) 
                                        (0197) IF SYSTEM_LARGE_MEMORY_MODEL
115F: 52 FC    MOV   A,[X-4]            (0198)     mov   A, [X + RdBufHi]                                           ;move wrbuf addr to A
1161: 53 09    MOV   [0x9],A            (0199)     mov   [pI2CHW_Read_BufHI], A
                                        (0200) ENDIF
1163: 52 FD    MOV   A,[X-3]            (0201)     mov   A, [X + RdBufLo]                                             ; move rdbuf addr to A
1165: 53 0A    MOV   [0xA],A            (0202)     mov   [pI2CHW_Read_BufLO], A
1167: 52 FB    MOV   A,[X-5]            (0203)     mov   A, [X + RdCnt]                                               ; move RamRead_count to A
1169: 53 0B    MOV   [0xB],A            (0204)     mov   [I2CHW_Read_Count], A
116B: 7A 0B    DEC   [0xB]              (0205)     dec   [I2CHW_Read_Count]                                         ; since we decrement through zero...
116D: 26 05 F0 AND   [0x5],0xF0         (0206)     and   [I2CHW_RsrcStatus], ~0x0f                                  ; clear the lower 4 (read status bits)
                                        (0207) 
1170: 18       POP   A                  (0208)     pop A
1171: 21 01    AND   A,0x1              (0209)     and A, I2CHW_INT_MASK                                                ; Only enable if it was previously enabled
1173: A0 04    JZ    0x1178             (0210)     jz  . + 5
1175: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0211)     M8C_EnableIntMask I2CHW_INT_REG, I2CHW_INT_MASK
1178: 18       POP   A                  (0212)     pop A
1179: 20       POP   X                  (0213)     pop X
117A: 70 3F    AND   F,0x3F             
117C: 71 C0    OR    F,0xC0             
                                        (0214) 
                                        (0215)     RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0216)     RAM_EPILOGUE RAM_USE_CLASS_2
117E: 7F       RET                      (0217)     ret
                                        (0218) 
                                        (0219) .ENDSECTION
                                        (0220) 
                                        (0221) .SECTION
                                        (0222) ;-----------------------------------------------------------------------------
                                        (0223) ;  FUNCTION NAME: I2CHW_InitFlashRead
                                        (0224) ;
                                        (0225) ;  DESCRIPTION:
                                        (0226) ;     Initializes a flash data buffer pointer for the slave to use to retrieve
                                        (0227) ;     data from, and zeroes the value of a count byte for the same buffer.
                                        (0228) ;
                                        (0229) ;-----------------------------------------------------------------------------
                                        (0230) ;
                                        (0231) ;  ARGUMENTS:  [SP-6]   -- Hi order part of flash Read count
                                        (0232) ;              [SP-5]   -- Low order part of flashRead counts
                                        (0233) ;              [SP-4]   -- Hi order part of the flash buf address
                                        (0234) ;              [SP-3]   -- Lo order part of flash buf address
                                        (0235) ;
                                        (0236) ;  RETURNS:
                                        (0237) ;
                                        (0238) ;  SIDE EFFECTS:
                                        (0239) ;    The A and X registers may be modified by this or future implementations
                                        (0240) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0241) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0242) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0243) ;    functions.
                                        (0244) ;          
                                        (0245) ;    Currently only the page pointer registers listed below are modified: 
                                        (0246) ;          CUR_PP
                                        (0247) ;
                                        (0248) ;    Read Status bits are cleared
                                        (0249) ;
                                        (0250) ;  THEORY of OPERATION or PROCEDURE:
                                        (0251) ;     The C compiler will place the upper order address of the buffer in Acc.
                                        (0252) ;     X register is the low order pointer.  A user module parameter is used to conserve code
                                        (0253) ;     if flash buffers are un-needed.  The API call is left defined and capable of returning in
                                        (0254) ;     either case
                                        (0255) ;
                                        (0256)  I2CHW_InitFlashRead:
                                        (0257) _I2CHW_InitFlashRead:
                                        (0258) 
                                        (0259) FlRdCntHI:     equ   -6
                                        (0260) FlRdCntLO:     equ   -5
                                        (0261) FlBufAdrHI:    equ   -4
                                        (0262) FlBufAdrLO:    equ   -3
                                        (0263) 
                                        (0264) IF I2CHW_READ_FLASH
                                        (0265)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0266)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0267)     RAM_SETPAGE_CUR >pI2CHW_Read_BufLO   
                                        (0268) 	push  X
                                        (0269) 	mov   X, SP
                                        (0270)     dec   X                                                            ;set up the pointer for correct param access
                                        (0271)     push  A
                                        (0272)     mov   A, reg[I2CHW_INT_REG]
                                        (0273)     push  A                                                            ;preserve flags prior to disabling int
                                        (0274)     M8C_DisableIntMask I2CHW_INT_REG, I2CHW_INT_MASK
                                        (0275) 
                                        (0276)     mov   A, [X + FlBufAdrLO]                                          ; move flrdbuf LOaddr to A
                                        (0277)     mov   [pI2CHW_Read_BufLO], A
                                        (0278)     mov   A, [X + FlBufAdrHI]                                          ; move flrdbuf HIaddr to A
                                        (0279)     mov   [pI2CHW_Read_BufHI], A
                                        (0280)     mov   A, [X + FlRdCntLO]                                           ; move flrdbuf LOcount to A
                                        (0281)     mov   [I2CHW_Read_Count], A
                                        (0282)     mov   A, [X + FlRdCntHI]                                           ; move flrdbuf HIcount to A
                                        (0283)     mov   [I2CHW_Read_CountHI], A
                                        (0284) 
                                        (0285)     dec   [I2CHW_Read_Count]                                         ; since this will count throu zero
                                        (0286)     jnc    . + 4                                                       ; only Read_CountHI if Read_Count rolled to 0xff
                                        (0287)     dec   [I2CHW_Read_CountHI]
                                        (0288) 
                                        (0289)     and   [I2CHW_RsrcStatus], ~0x07                                  ; clear the lower 3 (read status bits)
                                        (0290)     or    [I2CHW_RsrcStatus],I2CHW_READFLASH                         ; set the flash status bit
                                        (0291) 
                                        (0292)     pop A
                                        (0293)     and A, I2CHW_INT_MASK                                                ; Only enable if it was previously enabled
                                        (0294)     jz  . + 5
                                        (0295)     M8C_EnableIntMask I2CHW_INT_REG, I2CHW_INT_MASK
                                        (0296)     pop A
                                        (0297) 	pop X
                                        (0298)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0299) 	RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0300) ENDIF
117F: 7F       RET                      (0301)     ret
1180: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0302) 
                                        (0303) .ENDSECTION
                                        (0304) 
                                        (0305) .SECTION
                                        (0306) ;-----------------------------------------------------------------------------
                                        (0307) ;  FUNCTION NAME: I2CHW_bReadI2CStatus
                                        (0308) ;
                                        (0309) ;  DESCRIPTION:
                                        (0310) ;     Returns the value in the the RsrcStatus variable.
                                        (0311) ;
                                        (0312) ;-----------------------------------------------------------------------------
                                        (0313) ;
                                        (0314) ;  ARGUMENTS:
                                        (0315) ;
                                        (0316) ;  RETURNS:
                                        (0317) ;     BYTE  bI2CStatus -  status data.  Use the following defined bits
                                        (0318) ;     returned in A.
                                        (0319) ;         I2CHW_RD_NOERR:                   equ 1
                                        (0320) ;         I2CHW_RD_OVERFLOW:                equ 2
                                        (0321) ;         I2CHW_RD_INCOMPLETE:              equ 4
                                        (0322) ;         I2CHW_READFLASH:                  equ 8
                                        (0323) ;         I2CHW_WR_NOERR:                   equ 10h
                                        (0324) ;         I2CHW_WR_OVERFLOW:                equ 20h
                                        (0325) ;         I2CHW_WR_COMPLETE:                equ 40h
                                        (0326) ;         I2CHW_ISR_ACTIVE:                 equ 80h
                                        (0327) ;
                                        (0328) ;  SIDE EFFECTS:
                                        (0329) ;    The A and X registers may be modified by this or future implementations
                                        (0330) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0331) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0332) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0333) ;    functions.
                                        (0334) ;          
                                        (0335) ;    Currently only the page pointer registers listed below are modified: 
                                        (0336) ;          CUR_PP
                                        (0337) ;          
                                        (0338)  I2CHW_bReadI2CStatus:
                                        (0339) _I2CHW_bReadI2CStatus:
                                        (0340)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0341) 	RAM_SETPAGE_CUR >I2CHW_RsrcStatus
1183: 51 05    MOV   A,[0x5]            (0342)     mov   A, [I2CHW_RsrcStatus]                                      ;return the status in A
                                        (0343)     RAM_EPILOGUE RAM_USE_CLASS_4
1185: 7F       RET                      (0344)     ret
1186: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0345) 
                                        (0346) .ENDSECTION
                                        (0347) 
                                        (0348) .SECTION
                                        (0349) ;-----------------------------------------------------------------------------
                                        (0350) ;  FUNCTION NAME: I2CHW_ClrRdStatus
                                        (0351) ;
                                        (0352) ;  DESCRIPTION:
                                        (0353) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                        (0354) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                        (0355) ;
                                        (0356) ;-----------------------------------------------------------------------------
                                        (0357) ;
                                        (0358) ;  ARGUMENTS: none
                                        (0359) ;
                                        (0360) ;  RETURNS: none
                                        (0361) ;
                                        (0362) ;  SIDE EFFECTS:
                                        (0363) ;    The A and X registers may be modified by this or future implementations
                                        (0364) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0365) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0366) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0367) ;    functions.
                                        (0368) ;          
                                        (0369) ;    Currently only the page pointer registers listed below are modified: 
                                        (0370) ;          CUR_PP
                                        (0371) ;          
                                        (0372)  I2CHW_ClrRdStatus:
                                        (0373) _I2CHW_ClrRdStatus:
                                        (0374)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0375) 	RAM_SETPAGE_CUR >I2CHW_RsrcStatus
1189: 26 05 F8 AND   [0x5],0xF8         (0376)     and   [I2CHW_RsrcStatus], ~0x07                                  ; clear the lower 3 (read status bits)
                                        (0377)     RAM_EPILOGUE RAM_USE_CLASS_4
118C: 7F       RET                      (0378)     ret
118D: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0379) 
                                        (0380) .ENDSECTION
                                        (0381) 
                                        (0382) .SECTION
                                        (0383) ;-----------------------------------------------------------------------------
                                        (0384) ;  FUNCTION NAME: I2CHW_ClrWrStatus
                                        (0385) ;
                                        (0386) ;  DESCRIPTION:
                                        (0387) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                        (0388) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                        (0389) ;
                                        (0390) ;-----------------------------------------------------------------------------
                                        (0391) ;
                                        (0392) ;  ARGUMENTS: none
                                        (0393) ;
                                        (0394) ;  RETURNS: none
                                        (0395) ;
                                        (0396) ;  SIDE EFFECTS:
                                        (0397) ;    The A and X registers may be modified by this or future implementations
                                        (0398) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0399) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0400) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0401) ;    functions.
                                        (0402) ;          
                                        (0403) ;    Currently only the page pointer registers listed below are modified: 
                                        (0404) ;          CUR_PP
                                        (0405) ;          
                                        (0406)  I2CHW_ClrWrStatus:
                                        (0407) _I2CHW_ClrWrStatus:
                                        (0408)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0409) 	RAM_SETPAGE_CUR >I2CHW_RsrcStatus
1190: 26 05 8F AND   [0x5],0x8F         (0410)     and   [I2CHW_RsrcStatus], ~0x70                                  ; clear bits 10,20 (write status bits)
                                        (0411)     RAM_EPILOGUE RAM_USE_CLASS_4
1193: 7F       RET                      (0412)     ret
                                        (0413) 
                                        (0414) .ENDSECTION
                                        (0415) ; End of File I2CHW.asm
FILE: C:\Users\Jacob\Desktop\ECE381\HVACMO~1\HVACMO~1\main.c
(0001) //----------------------------------------------------------------------------
(0002) // C main line
(0003) //----------------------------------------------------------------------------
(0004) 
(0005) #include <m8c.h>        // part specific constants and macros
(0006) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0007) #include "string.h"		// used for any of the string fcns supported by API
(0008) #include "stdio.h"		// this is used for fcns....
(0009) #include "ctype.h"		// this is used for fcns.. csspanf() and cstork()
(0010) 
(0011) #pragma interrupt_handler PSoC_TempCounter_ISR_C
(0012) #pragma interrupt_handler PSoC_MotorDriver_ISR_C
(0013) #pragma interrupt_handler PSoC_GPIO_ISR_C
(0014) 
(0015) static char rubout[4] = { 0x08, 0x20, 0x08, 0x00 }; // Rubout Sequence consists of Backspace Space Backspace. This is the null-terminated string
(0016) static char slaveAddress = 0x48;		// 01010000'0' R/W shifted to front
(0017) 		
(0018) char checkTemp = TRUE;
(0019) char updateLCD = TRUE;
(0020) char curTemp;
(0021) char setTemp = 25;
(0022) char fanMode = 1; // zero = manual, one = automatic
(0023) char fanSpeed = 0; // zero = low, one = medium, two = high
(0024) char thermostatMode = 0; // zero = off, one = heat, two = cool
(0025) 
(0026) char buf[80];	// global array for user cmd and entry
(0027) 
(0028) // This function get's a line of text. It writes data into buffer with a maximum size of bufferLen. The function returns number of bytes written
(0029) // when enter is pressed
(0030) char GetLine(char *buffer, char bufferLen)
(0031) {
__UserModules_end|__text_start|_GetLine|_GetLine:
  strPos               --> X+1
  c                    --> X+0
  bufferLen            --> X-6
  buffer               --> X-5
    1194: 10       PUSH  X
    1195: 4F       MOV   X,SP
    1196: 38 02    ADD   SP,0x2
(0032) 	char c;
(0033) 	char strPos = 0; // Current position in the string
    1198: 56 01 00 MOV   [X+1],0x0
(0034) 	
(0035) 	UART_PutChar('>'); // print line pointer
    119B: 10       PUSH  X
    119C: 50 3E    MOV   A,0x3E
    119E: 7C 0A 83 LCALL _UART_PutChar
    11A1: 20       POP   X
    11A2: 80 94    JMP   0x1237
(0036) 	
(0037) 	while (1)
(0038) 	{
(0039) 		c = UART_cReadChar(); // Use UART module to read the character user enters
    11A4: 10       PUSH  X
    11A5: 7C 0A 93 LCALL _UART_cReadChar
    11A8: 20       POP   X
    11A9: 62 D0 00 MOV   REG[0xD0],0x0
    11AC: 54 00    MOV   [X+0],A
(0040) 		
(0041) 		if (c == 0x08 || c == 0x7F) // Delete or backspace pressed
    11AE: 3D 00 08 CMP   [X+0],0x8
    11B1: A0 06    JZ    0x11B8
    11B3: 3D 00 7F CMP   [X+0],0x7F
    11B6: B0 17    JNZ   0x11CE
(0042) 		{
(0043) 			if (strPos > 0) // Only delete if there are characters to delete
    11B8: 50 00    MOV   A,0x0
    11BA: 3B 01    CMP   A,[X+1]
    11BC: D0 7A    JNC   0x1237
(0044) 			{
(0045) 				strPos--; // Set the position back one
    11BE: 7B 01    DEC   [X+1]
(0046) 				UART_PutString(rubout); // Sends the rubout sequence to the serial.
    11C0: 10       PUSH  X
    11C1: 50 00    MOV   A,0x0
    11C3: 08       PUSH  A
    11C4: 50 7E    MOV   A,0x7E
    11C6: 5C       MOV   X,A
    11C7: 18       POP   A
    11C8: 7C 0A C0 LCALL _UART_PutString
    11CB: 20       POP   X
(0047) 			}
(0048) 		}
    11CC: 80 6A    JMP   0x1237
(0049) 		else if (c == 0x0D) // Newline enter is pressed
    11CE: 3D 00 0D CMP   [X+0],0xD
    11D1: B0 27    JNZ   0x11F9
(0050) 		{
(0051) 			buffer[strPos] = 0x00; // put the null character at the current strPos
    11D3: 62 D0 00 MOV   REG[0xD0],0x0
    11D6: 52 01    MOV   A,[X+1]
    11D8: 53 7C    MOV   [__r1],A
    11DA: 55 7D 00 MOV   [__r0],0x0
    11DD: 52 FC    MOV   A,[X-4]
    11DF: 04 7C    ADD   [__r1],A
    11E1: 52 FB    MOV   A,[X-5]
    11E3: 0C 7D    ADC   [__r0],A
    11E5: 51 7D    MOV   A,[__r0]
    11E7: 60 D5    MOV   REG[0xD5],A
    11E9: 50 00    MOV   A,0x0
    11EB: 3F 7C    MVI   [__r1],A
(0052) 			UART_PutCRLF(); // Go to another line
    11ED: 10       PUSH  X
    11EE: 7C 0B 38 LCALL _UART_PutCRLF
    11F1: 20       POP   X
(0053) 			return strPos;
    11F2: 52 01    MOV   A,[X+1]
    11F4: 62 D0 00 MOV   REG[0xD0],0x0
    11F7: 80 41    JMP   0x1239
(0054) 		}
(0055) 		else if (c >= 0x20 && c < 0x7F) // only valid characters to the string. These are any alphabet, numeric, or symbols
    11F9: 3D 00 20 CMP   [X+0],0x20
    11FC: C0 3A    JC    0x1237
    11FE: 3D 00 7F CMP   [X+0],0x7F
    1201: D0 35    JNC   0x1237
(0056) 		{
(0057) 			if (strPos < bufferLen) // If there is space in the buffer
    1203: 52 01    MOV   A,[X+1]
    1205: 3B FA    CMP   A,[X-6]
    1207: D0 28    JNC   0x1230
(0058) 			{
(0059) 				buffer[strPos++] = c; // Set the current character in buffer to c and then increment strPos
    1209: 62 D0 00 MOV   REG[0xD0],0x0
    120C: 52 01    MOV   A,[X+1]
    120E: 53 7C    MOV   [__r1],A
    1210: 55 7D 00 MOV   [__r0],0x0
    1213: 01 01    ADD   A,0x1
    1215: 54 01    MOV   [X+1],A
    1217: 52 FC    MOV   A,[X-4]
    1219: 04 7C    ADD   [__r1],A
    121B: 52 FB    MOV   A,[X-5]
    121D: 0C 7D    ADC   [__r0],A
    121F: 51 7D    MOV   A,[__r0]
    1221: 60 D5    MOV   REG[0xD5],A
    1223: 52 00    MOV   A,[X+0]
    1225: 3F 7C    MVI   [__r1],A
(0060) 				UART_PutChar(c); // Send the character to the computer
    1227: 10       PUSH  X
    1228: 52 00    MOV   A,[X+0]
    122A: 7C 0A 83 LCALL _UART_PutChar
    122D: 20       POP   X
(0061) 			}
    122E: 80 08    JMP   0x1237
(0062) 			else
(0063) 				UART_PutChar(0x07); // Send BEL key because there is no more space left to add to the string
    1230: 10       PUSH  X
    1231: 50 07    MOV   A,0x7
    1233: 7C 0A 83 LCALL _UART_PutChar
    1236: 20       POP   X
(0064) 		}
(0065) 	}
    1237: 8F 6C    JMP   0x11A4
    1239: 38 FE    ADD   SP,0xFE
    123B: 20       POP   X
    123C: 7F       RET   
(0066) 	
(0067) 	return 0;
(0068) }
(0069) 
(0070) char *Lowercase(char * str)
(0071) {	
_Lowercase:
  i                    --> X+0
  str                  --> X-5
    123D: 10       PUSH  X
    123E: 4F       MOV   X,SP
    123F: 38 04    ADD   SP,0x4
(0072) 	int i;
(0073) 	for (i = 0; str[i] != 0x00; i++)
    1241: 56 01 00 MOV   [X+1],0x0
    1244: 56 00 00 MOV   [X+0],0x0
    1247: 80 43    JMP   0x128B
(0074) 		str[i] = tolower(str[i]);
    1249: 62 D0 00 MOV   REG[0xD0],0x0
    124C: 52 01    MOV   A,[X+1]
    124E: 03 FC    ADD   A,[X-4]
    1250: 53 7C    MOV   [__r1],A
    1252: 52 00    MOV   A,[X+0]
    1254: 0B FB    ADC   A,[X-5]
    1256: 53 7D    MOV   [__r0],A
    1258: 51 7C    MOV   A,[__r1]
    125A: 54 03    MOV   [X+3],A
    125C: 51 7D    MOV   A,[__r0]
    125E: 54 02    MOV   [X+2],A
    1260: 60 D4    MOV   REG[0xD4],A
    1262: 3E 7C    MVI   A,[__r1]
    1264: 7A 7C    DEC   [__r1]
    1266: 53 7A    MOV   [__r3],A
    1268: 50 00    MOV   A,0x0
    126A: 08       PUSH  A
    126B: 51 7A    MOV   A,[__r3]
    126D: 08       PUSH  A
    126E: 7C 1A AA LCALL _tolower
    1271: 38 FE    ADD   SP,0xFE
    1273: 62 D0 00 MOV   REG[0xD0],0x0
    1276: 51 7C    MOV   A,[__r1]
    1278: 53 7D    MOV   [__r0],A
    127A: 52 03    MOV   A,[X+3]
    127C: 53 7A    MOV   [__r3],A
    127E: 52 02    MOV   A,[X+2]
    1280: 60 D5    MOV   REG[0xD5],A
    1282: 51 7D    MOV   A,[__r0]
    1284: 3F 7A    MVI   [__r3],A
    1286: 77 01    INC   [X+1]
    1288: 0F 00 00 ADC   [X+0],0x0
    128B: 62 D0 00 MOV   REG[0xD0],0x0
    128E: 52 01    MOV   A,[X+1]
    1290: 03 FC    ADD   A,[X-4]
    1292: 53 7C    MOV   [__r1],A
    1294: 52 00    MOV   A,[X+0]
    1296: 0B FB    ADC   A,[X-5]
    1298: 60 D4    MOV   REG[0xD4],A
    129A: 3E 7C    MVI   A,[__r1]
    129C: 39 00    CMP   A,0x0
    129E: BF AA    JNZ   0x1249
(0075) 	
(0076) 	return str;
    12A0: 52 FC    MOV   A,[X-4]
    12A2: 53 7C    MOV   [__r1],A
    12A4: 52 FB    MOV   A,[X-5]
    12A6: 53 7D    MOV   [__r0],A
    12A8: 38 FC    ADD   SP,0xFC
    12AA: 20       POP   X
    12AB: 7F       RET   
(0077) 
(0078) }
(0079) 
(0080) char IsNumber(char * str)
(0081) {
_IsNumber:
  i                    --> X+0
  str                  --> X-5
    12AC: 10       PUSH  X
    12AD: 4F       MOV   X,SP
    12AE: 38 02    ADD   SP,0x2
(0082) 	int i;
(0083) 	for (i = 0; str[i] != 0x00; i++)
    12B0: 56 01 00 MOV   [X+1],0x0
    12B3: 56 00 00 MOV   [X+0],0x0
    12B6: 80 38    JMP   0x12EF
(0084) 		if (!isdigit(str[i]))
    12B8: 62 D0 00 MOV   REG[0xD0],0x0
    12BB: 52 01    MOV   A,[X+1]
    12BD: 03 FC    ADD   A,[X-4]
    12BF: 53 7C    MOV   [__r1],A
    12C1: 52 00    MOV   A,[X+0]
    12C3: 0B FB    ADC   A,[X-5]
    12C5: 60 D4    MOV   REG[0xD4],A
    12C7: 3E 7C    MVI   A,[__r1]
    12C9: 53 7C    MOV   [__r1],A
    12CB: 50 00    MOV   A,0x0
    12CD: 08       PUSH  A
    12CE: 51 7C    MOV   A,[__r1]
    12D0: 08       PUSH  A
    12D1: 7C 19 E8 LCALL _isdigit
    12D4: 38 FE    ADD   SP,0xFE
    12D6: 62 D0 00 MOV   REG[0xD0],0x0
    12D9: 3C 7D 00 CMP   [__r0],0x0
    12DC: B0 0D    JNZ   0x12EA
    12DE: 3C 7C 00 CMP   [__r1],0x0
    12E1: B0 08    JNZ   0x12EA
(0085) 			return FALSE;		
    12E3: 62 D0 00 MOV   REG[0xD0],0x0
    12E6: 50 00    MOV   A,0x0
    12E8: 80 1D    JMP   0x1306
    12EA: 77 01    INC   [X+1]
    12EC: 0F 00 00 ADC   [X+0],0x0
    12EF: 62 D0 00 MOV   REG[0xD0],0x0
    12F2: 52 01    MOV   A,[X+1]
    12F4: 03 FC    ADD   A,[X-4]
    12F6: 53 7C    MOV   [__r1],A
    12F8: 52 00    MOV   A,[X+0]
    12FA: 0B FB    ADC   A,[X-5]
    12FC: 60 D4    MOV   REG[0xD4],A
    12FE: 3E 7C    MVI   A,[__r1]
    1300: 39 00    CMP   A,0x0
    1302: BF B5    JNZ   0x12B8
(0086) 		
(0087) 	return TRUE;
    1304: 50 01    MOV   A,0x1
    1306: 38 FE    ADD   SP,0xFE
    1308: 20       POP   X
    1309: 7F       RET   
(0088) }
(0089) 
(0090) void WriteI2C(char slaveAddress, char cmd, int len, ...)
(0091) {
_WriteI2C:
  buf                  --> X+4
  v1                   --> X+2
  i                    --> X+0
  len                  --> X-7
  cmd                  --> X-5
  slaveAddress         --> X-4
    130A: 10       PUSH  X
    130B: 4F       MOV   X,SP
    130C: 38 24    ADD   SP,0x24
(0092) 	char buf[32];
(0093) 	int i;
(0094) 	va_list v1;
(0095) 	
(0096) 	buf[0] = cmd;
    130E: 52 FB    MOV   A,[X-5]
    1310: 54 04    MOV   [X+4],A
(0097) 	
(0098) 	va_start(v1, len);
    1312: 62 D0 00 MOV   REG[0xD0],0x0
    1315: 5A 7C    MOV   [__r1],X
    1317: 16 7C 07 SUB   [__r1],0x7
    131A: 51 7C    MOV   A,[__r1]
    131C: 54 03    MOV   [X+3],A
    131E: 56 02 07 MOV   [X+2],0x7
(0099) 	for (i = 0; i < len; i++)
    1321: 56 01 00 MOV   [X+1],0x0
    1324: 56 00 00 MOV   [X+0],0x0
    1327: 80 33    JMP   0x135B
(0100) 		buf[i + 1] = va_arg(v1, char);
    1329: 07 03 FF ADD   [X+3],0xFF
    132C: 0F 02 FF ADC   [X+2],0xFF
    132F: 62 D0 00 MOV   REG[0xD0],0x0
    1332: 52 03    MOV   A,[X+3]
    1334: 53 7C    MOV   [__r1],A
    1336: 52 02    MOV   A,[X+2]
    1338: 60 D4    MOV   REG[0xD4],A
    133A: 3E 7C    MVI   A,[__r1]
    133C: 53 7D    MOV   [__r0],A
    133E: 55 7B 07 MOV   [__r2],0x7
    1341: 5A 7A    MOV   [__r3],X
    1343: 06 7A 05 ADD   [__r3],0x5
    1346: 52 01    MOV   A,[X+1]
    1348: 02 7A    ADD   A,[__r3]
    134A: 53 7A    MOV   [__r3],A
    134C: 52 00    MOV   A,[X+0]
    134E: 0A 7B    ADC   A,[__r2]
    1350: 60 D5    MOV   REG[0xD5],A
    1352: 51 7D    MOV   A,[__r0]
    1354: 3F 7A    MVI   [__r3],A
    1356: 77 01    INC   [X+1]
    1358: 0F 00 00 ADC   [X+0],0x0
    135B: 52 01    MOV   A,[X+1]
    135D: 13 FA    SUB   A,[X-6]
    135F: 52 F9    MOV   A,[X-7]
    1361: 31 80    XOR   A,0x80
    1363: 62 D0 00 MOV   REG[0xD0],0x0
    1366: 53 77    MOV   [__rX],A
    1368: 52 00    MOV   A,[X+0]
    136A: 31 80    XOR   A,0x80
    136C: 1A 77    SBB   A,[__rX]
    136E: CF BA    JC    0x1329
(0101) 	va_end(v1);
(0102) 	
(0103) 	I2CHW_bWriteBytes(slaveAddress, buf, len + 1, I2CHW_CompleteXfer);
    1370: 10       PUSH  X
    1371: 50 00    MOV   A,0x0
    1373: 08       PUSH  A
    1374: 62 D0 00 MOV   REG[0xD0],0x0
    1377: 52 FA    MOV   A,[X-6]
    1379: 01 01    ADD   A,0x1
    137B: 08       PUSH  A
    137C: 5A 7C    MOV   [__r1],X
    137E: 06 7C 04 ADD   [__r1],0x4
    1381: 50 07    MOV   A,0x7
    1383: 08       PUSH  A
    1384: 51 7C    MOV   A,[__r1]
    1386: 08       PUSH  A
    1387: 52 FC    MOV   A,[X-4]
    1389: 08       PUSH  A
    138A: 7C 0E 22 LCALL _I2CHW_bWriteBytes
    138D: 38 FB    ADD   SP,0xFB
    138F: 20       POP   X
(0104) 	while (!(I2CHW_bReadI2CStatus() & I2CHW_WR_COMPLETE));
    1390: 10       PUSH  X
    1391: 7C 11 80 LCALL _I2CHW_bReadI2CStatus
    1394: 20       POP   X
    1395: 62 D0 00 MOV   REG[0xD0],0x0
    1398: 53 7D    MOV   [__r0],A
    139A: 47 7D 40 TST   [__r0],0x40
    139D: AF F2    JZ    0x1390
(0105) 	I2CHW_ClrWrStatus();
    139F: 10       PUSH  X
    13A0: 7C 11 8D LCALL _I2CHW_ClrWrStatus
    13A3: 20       POP   X
    13A4: 38 DC    ADD   SP,0xDC
    13A6: 20       POP   X
    13A7: 7F       RET   
(0106) }
(0107) 
(0108) void ReadI2C(char slaveAddress, char cmd, int len, char *data)
(0109) {	
_ReadI2C:
  data                 --> X-9
  len                  --> X-7
  cmd                  --> X-5
  slaveAddress         --> X-4
    13A8: 10       PUSH  X
    13A9: 4F       MOV   X,SP
(0110) 	I2CHW_bWriteBytes(slaveAddress, &cmd, 1, I2CHW_NoStop);
    13AA: 10       PUSH  X
    13AB: 50 02    MOV   A,0x2
    13AD: 08       PUSH  A
    13AE: 50 01    MOV   A,0x1
    13B0: 08       PUSH  A
    13B1: 62 D0 00 MOV   REG[0xD0],0x0
    13B4: 5A 7C    MOV   [__r1],X
    13B6: 16 7C 05 SUB   [__r1],0x5
    13B9: 50 07    MOV   A,0x7
    13BB: 08       PUSH  A
    13BC: 51 7C    MOV   A,[__r1]
    13BE: 08       PUSH  A
    13BF: 52 FC    MOV   A,[X-4]
    13C1: 08       PUSH  A
    13C2: 7C 0E 22 LCALL _I2CHW_bWriteBytes
    13C5: 38 FB    ADD   SP,0xFB
    13C7: 20       POP   X
(0111) 	while (!(I2CHW_bReadI2CStatus() & I2CHW_WR_COMPLETE));
    13C8: 10       PUSH  X
    13C9: 7C 11 80 LCALL _I2CHW_bReadI2CStatus
    13CC: 20       POP   X
    13CD: 62 D0 00 MOV   REG[0xD0],0x0
    13D0: 53 7D    MOV   [__r0],A
    13D2: 47 7D 40 TST   [__r0],0x40
    13D5: AF F2    JZ    0x13C8
(0112) 	I2CHW_ClrWrStatus();
    13D7: 10       PUSH  X
    13D8: 7C 11 8D LCALL _I2CHW_ClrWrStatus
    13DB: 20       POP   X
(0113) 	
(0114) 	I2CHW_fReadBytes(slaveAddress, data, len, I2CHW_CompleteXfer);
    13DC: 10       PUSH  X
    13DD: 50 00    MOV   A,0x0
    13DF: 08       PUSH  A
    13E0: 62 D0 00 MOV   REG[0xD0],0x0
    13E3: 52 FA    MOV   A,[X-6]
    13E5: 08       PUSH  A
    13E6: 52 F7    MOV   A,[X-9]
    13E8: 08       PUSH  A
    13E9: 52 F8    MOV   A,[X-8]
    13EB: 08       PUSH  A
    13EC: 52 FC    MOV   A,[X-4]
    13EE: 08       PUSH  A
    13EF: 7C 0D DE LCALL _I2CHW_fReadBytes
    13F2: 38 FB    ADD   SP,0xFB
    13F4: 20       POP   X
(0115) 	while (!(I2CHW_bReadI2CStatus() & I2CHW_RD_COMPLETE));
    13F5: 10       PUSH  X
    13F6: 7C 11 80 LCALL _I2CHW_bReadI2CStatus
    13F9: 20       POP   X
    13FA: 62 D0 00 MOV   REG[0xD0],0x0
    13FD: 53 7D    MOV   [__r0],A
    13FF: 47 7D 04 TST   [__r0],0x4
    1402: AF F2    JZ    0x13F5
(0116) 	I2CHW_ClrRdStatus();
    1404: 10       PUSH  X
    1405: 7C 11 86 LCALL _I2CHW_ClrRdStatus
    1408: 20       POP   X
    1409: 20       POP   X
    140A: 7F       RET   
(0117) }
(0118) // This takes a string that has hex such as 'A4 FF 01 04' and converts it into a string containing the hex files. Returns -1 if error, otherwise it returns
(0119) // the number of bytes converted
(0120) 
(0121) void main(void)
(0122) {	
_main:
  buf                  --> X+4
  buf                  --> X+4
  params               --> X+2
  cmd                  --> X+0
    140B: 10       PUSH  X
    140C: 4F       MOV   X,SP
    140D: 38 09    ADD   SP,0x9
(0123) 	M8C_EnableGInt ; // Uncomment this line to enable Global Interrupts
    140F: 71 01    OR    F,0x1
(0124) 	M8C_EnableIntMask(INT_MSK1, INT_MSK1_DBB01);
    1411: 43 E1 02 OR    REG[0xE1],0x2
(0125) 	M8C_EnableIntMask(INT_MSK1, INT_MSK1_DBB11);
    1414: 43 E1 20 OR    REG[0xE1],0x20
(0126) 	M8C_EnableIntMask(INT_MSK0, INT_MSK0_GPIO);
    1417: 43 E0 20 OR    REG[0xE0],0x20
(0127) 	
(0128) 	UART_Start(UART_PARITY_NONE);
    141A: 10       PUSH  X
    141B: 50 00    MOV   A,0x0
    141D: 7C 0A 11 LCALL _UART_Start
(0129) 	// clock for moving serial
(0130) 	TempCounter_EnableInt();
    1420: 7C 0B 41 LCALL _TempCounter_EnableInt
(0131) 	TempCounter_Start();
    1423: 7C 0B 49 LCALL _TempCounter_Start
(0132) 	MotorDriver_EnableInt();
    1426: 7C 0B A1 LCALL _MotorDriver_EnableInt
(0133) 	
(0134) 	// used to debug
(0135) 	LCD_Start();
    1429: 7C 0D 13 LCALL _LCD_Init|LCD_Start|_LCD_Start
(0136) 	// initialize and enable the I2C module
(0137) 	I2CHW_Start();
    142C: 7C 0D B8 LCALL _I2CHW_Start
(0138) 	I2CHW_EnableMstr();
    142F: 7C 0D C6 LCALL _I2CHW_EnableMstr
(0139) 	I2CHW_EnableInt();
    1432: 7C 0D BB LCALL _I2CHW_EnableInt
    1435: 20       POP   X
(0140) 	
(0141) 	WriteI2C(slaveAddress, 0xAC, 1, 0x02);
    1436: 50 00    MOV   A,0x0
    1438: 08       PUSH  A
    1439: 50 02    MOV   A,0x2
    143B: 08       PUSH  A
    143C: 50 00    MOV   A,0x0
    143E: 08       PUSH  A
    143F: 50 01    MOV   A,0x1
    1441: 08       PUSH  A
    1442: 50 AC    MOV   A,0xAC
    1444: 08       PUSH  A
    1445: 62 D0 00 MOV   REG[0xD0],0x0
    1448: 51 84    MOV   A,[main.c:slaveAddress]
    144A: 08       PUSH  A
    144B: 9E BD    CALL  _WriteI2C
(0142) 	
(0143) 	WriteI2C(slaveAddress, 0xA1, 2, 30, 0x00);
    144D: 50 00    MOV   A,0x0
    144F: 08       PUSH  A
    1450: 08       PUSH  A
    1451: 08       PUSH  A
    1452: 50 1E    MOV   A,0x1E
    1454: 08       PUSH  A
    1455: 50 00    MOV   A,0x0
    1457: 08       PUSH  A
    1458: 50 02    MOV   A,0x2
    145A: 08       PUSH  A
    145B: 50 A1    MOV   A,0xA1
    145D: 08       PUSH  A
    145E: 62 D0 00 MOV   REG[0xD0],0x0
    1461: 51 84    MOV   A,[main.c:slaveAddress]
    1463: 08       PUSH  A
    1464: 9E A4    CALL  _WriteI2C
    1466: 38 F2    ADD   SP,0xF2
(0144) 	WriteI2C(slaveAddress, 0xA2, 2, 20, 0x00);
    1468: 50 00    MOV   A,0x0
    146A: 08       PUSH  A
    146B: 08       PUSH  A
    146C: 08       PUSH  A
    146D: 50 14    MOV   A,0x14
    146F: 08       PUSH  A
    1470: 50 00    MOV   A,0x0
    1472: 08       PUSH  A
    1473: 50 02    MOV   A,0x2
    1475: 08       PUSH  A
    1476: 50 A2    MOV   A,0xA2
    1478: 08       PUSH  A
    1479: 62 D0 00 MOV   REG[0xD0],0x0
    147C: 51 84    MOV   A,[main.c:slaveAddress]
    147E: 08       PUSH  A
    147F: 9E 89    CALL  _WriteI2C
(0145) 	WriteI2C(slaveAddress, 0xEE, 0);
    1481: 50 00    MOV   A,0x0
    1483: 08       PUSH  A
    1484: 08       PUSH  A
    1485: 50 EE    MOV   A,0xEE
    1487: 08       PUSH  A
    1488: 62 D0 00 MOV   REG[0xD0],0x0
    148B: 51 84    MOV   A,[main.c:slaveAddress]
    148D: 08       PUSH  A
    148E: 9E 7A    CALL  _WriteI2C
    1490: 38 F4    ADD   SP,0xF4
(0146) 	
(0147) 	LCD_Position(0,0); LCD_PrCString("CUR: 00 OFF     ");
    1492: 10       PUSH  X
    1493: 50 00    MOV   A,0x0
    1495: 57 00    MOV   X,0x0
    1497: 7C 0D 86 LCALL _LCD_Position
    149A: 50 06    MOV   A,0x6
    149C: 08       PUSH  A
    149D: 50 39    MOV   A,0x39
    149F: 5C       MOV   X,A
    14A0: 18       POP   A
    14A1: 7C 0C 01 LCALL _LCD_PrCString
(0148) 	LCD_Position(1,0); LCD_PrCString("SET: 00 FAN OFF ");
    14A4: 57 00    MOV   X,0x0
    14A6: 50 01    MOV   A,0x1
    14A8: 7C 0D 86 LCALL _LCD_Position
    14AB: 50 06    MOV   A,0x6
    14AD: 08       PUSH  A
    14AE: 50 28    MOV   A,0x28
    14B0: 5C       MOV   X,A
    14B1: 18       POP   A
    14B2: 7C 0C 01 LCALL _LCD_PrCString
(0149) 	
(0150) // user guide for cmd window
(0151) 	UART_CPutString("#################### Heating/Cooling Stepper Motors ##################\r\n\
    14B5: 50 03    MOV   A,0x3
    14B7: 08       PUSH  A
    14B8: 50 E8    MOV   A,0xE8
    14BA: 5C       MOV   X,A
    14BB: 18       POP   A
    14BC: 7C 0B 26 LCALL _UART_CPutString
    14BF: 20       POP   X
    14C0: 81 97    JMP   0x1658
(0152) #	S ##\r\n\
(0153) #		S - Set the desired Temperature\r\n\
(0154) #		## - Desired temperature in celsius\r\n\
(0155) #\r\n\
(0156) #	T ##\r\n\
(0157) #		T - Set the desired tolerance\r\n\
(0158) #		## - Desired tolerance in celsius\r\n\
(0159) #\r\n\
(0160) #	M X\r\n\
(0161) #		M - Change the mode of the thermostat\r\n\
(0162) #		X - C is for cool, H is for heat, F is for off\r\n\
(0163) #\r\n\
(0164) #	F X S\r\n\
(0165) #		F - Change the mode of the fan\r\n\
(0166) #		X - A is for automatic fan control, M is for always on\r\n\
(0167) #		S - Speed of the fan, H = high, M = medium, L = low\r\n\
(0168) #####################################################################\r\n");
(0169) 
(0170) 	while (1)
(0171) 	{
(0172) 		char *cmd;
(0173) 		char *params;	// most widely buffer
(0174) 		
(0175) 		/*GetLine(buf, 79); // passing ref to global char array and max length of cmd entry
(0176) 						
(0177) 		cmd = Lowercase(cstrtok(buf, " "));
(0178) 		
(0179) 		if (strlen(cmd) == 1 && cmd[0] == 's')
(0180) 		{	
(0181) 			int temp; 
(0182) 		
(0183) 			params = cstrtok(0x00, " "); 							
(0184) 			if (!IsNumber(params) || strlen(params) < 1 || strlen(params) > 2 || csscanf(params, "%d", &temp) != 1) goto error;
(0185) 			
(0186) 			if (cstrtok(0x00, " ") != 0x00) goto error;
(0187) 			if ( temp > 99 || temp < 0) goto error; 
(0188) 		}
(0189) 		else if (strlen(cmd) == 1 && cmd[0] == 't')
(0190) 		{	
(0191) 			int tolerance ; 
(0192) 		
(0193) 			params = cstrtok(0x00, " "); 							
(0194) 			if (!IsNumber(params) || strlen(params) < 1 || strlen(params) > 2 || csscanf(params, "%d", &tolerance) != 1) goto error;
(0195) 			
(0196) 			if (cstrtok(0x00, " ") != 0x00) goto error;
(0197) 			if ( tolerance > 20 || tolerance < 2) goto error; 
(0198) 		}
(0199) 		else if (strlen(cmd) == 1 && cmd[0] == 'm')
(0200) 		{	
(0201) 			char mode;
(0202) 		
(0203) 			params = cstrtok(0x00, " "); 	
(0204) 			
(0205) 			if (strlen(params) != 1 || csscanf(params, "%c", &mode) != 1) goto error;
(0206) 			if (cstrtok(0x00, " ") != 0x00) goto error;
(0207) 			
(0208) 			mode = tolower(mode);
(0209) 		// check	
(0210) 		}
(0211) 		else if (strlen(cmd) == 1 && cmd[0] == 'f')
(0212) 		{	
(0213) 			char fanMode;
(0214) 			char fanSpeed;
(0215) 		
(0216) 			params = cstrtok(0x00, " "); 	
(0217) 			if (strlen(params) != 1 || csscanf(params, "%c", &fanMode) != 1) goto error;
(0218) 			
(0219) 			params = cstrtok(0x00, " ");
(0220) 			if (strlen(params) != 1 || csscanf(params, "%c", &fanSpeed) != 1) goto error;
(0221) 			if (cstrtok(0x00, " ") != 0x00) goto error;
(0222) 			
(0223) 			fanSpeed = tolower(fanSpeed);
(0224) 			fanMode = tolower(fanMode);
(0225) 			
(0226) 		}
(0227) 		else 
(0228) 			goto error;*/
(0229) 		
(0230) 		if (checkTemp)
    14C2: 62 D0 00 MOV   REG[0xD0],0x0
    14C5: 3C 8A 00 CMP   [checkTemp],0x0
    14C8: A0 2F    JZ    0x14F8
(0231) 		{	
(0232) 			char buf[2];
(0233) 			ReadI2C(slaveAddress, 0xAA, 2, buf);
    14CA: 62 D0 00 MOV   REG[0xD0],0x0
    14CD: 5A 7C    MOV   [__r1],X
    14CF: 06 7C 04 ADD   [__r1],0x4
    14D2: 50 07    MOV   A,0x7
    14D4: 08       PUSH  A
    14D5: 51 7C    MOV   A,[__r1]
    14D7: 08       PUSH  A
    14D8: 50 00    MOV   A,0x0
    14DA: 08       PUSH  A
    14DB: 50 02    MOV   A,0x2
    14DD: 08       PUSH  A
    14DE: 50 AA    MOV   A,0xAA
    14E0: 08       PUSH  A
    14E1: 62 D0 00 MOV   REG[0xD0],0x0
    14E4: 51 84    MOV   A,[main.c:slaveAddress]
    14E6: 08       PUSH  A
    14E7: 9E BF    CALL  _ReadI2C
    14E9: 38 FA    ADD   SP,0xFA
(0234) 			curTemp = buf[0];
    14EB: 52 04    MOV   A,[X+4]
    14ED: 62 D0 00 MOV   REG[0xD0],0x0
    14F0: 53 89    MOV   [curTemp],A
(0235) 			checkTemp = FALSE;
    14F2: 62 D0 00 MOV   REG[0xD0],0x0
    14F5: 55 8A 00 MOV   [checkTemp],0x0
(0236) 		}
(0237) 		
(0238) 		if (updateLCD)
    14F8: 62 D0 00 MOV   REG[0xD0],0x0
    14FB: 3C 88 00 CMP   [updateLCD],0x0
    14FE: A1 59    JZ    0x1658
(0239) 		{	
(0240) 			char buf[3];
(0241) 			
(0242) 			csprintf(buf, "%d", curTemp);
    1500: 62 D0 00 MOV   REG[0xD0],0x0
    1503: 51 89    MOV   A,[curTemp]
    1505: 62 D0 00 MOV   REG[0xD0],0x0
    1508: 53 7C    MOV   [__r1],A
    150A: 50 00    MOV   A,0x0
    150C: 08       PUSH  A
    150D: 51 7C    MOV   A,[__r1]
    150F: 08       PUSH  A
    1510: 50 03    MOV   A,0x3
    1512: 08       PUSH  A
    1513: 50 E5    MOV   A,0xE5
    1515: 08       PUSH  A
    1516: 5A 7C    MOV   [__r1],X
    1518: 06 7C 04 ADD   [__r1],0x4
    151B: 50 07    MOV   A,0x7
    151D: 08       PUSH  A
    151E: 51 7C    MOV   A,[__r1]
    1520: 08       PUSH  A
    1521: 7C 1B 1A LCALL _csprintf
    1524: 38 FA    ADD   SP,0xFA
(0243) 			LCD_Position(0, 5); LCD_PrString(buf);
    1526: 10       PUSH  X
    1527: 57 05    MOV   X,0x5
    1529: 50 00    MOV   A,0x0
    152B: 7C 0D 86 LCALL _LCD_Position
    152E: 20       POP   X
    152F: 62 D0 00 MOV   REG[0xD0],0x0
    1532: 5A 7C    MOV   [__r1],X
    1534: 06 7C 04 ADD   [__r1],0x4
    1537: 10       PUSH  X
    1538: 50 07    MOV   A,0x7
    153A: 08       PUSH  A
    153B: 51 7C    MOV   A,[__r1]
    153D: 5C       MOV   X,A
    153E: 18       POP   A
    153F: 7C 0C 3D LCALL _LCD_PrString
(0244) 			
(0245) 			LCD_Position(0,8);
    1542: 57 08    MOV   X,0x8
    1544: 50 00    MOV   A,0x0
    1546: 7C 0D 86 LCALL _LCD_Position
    1549: 20       POP   X
(0246) 			switch(thermostatMode)
    154A: 62 D0 00 MOV   REG[0xD0],0x0
    154D: 51 86    MOV   A,[thermostatMode]
    154F: 54 08    MOV   [X+8],A
    1551: 56 07 00 MOV   [X+7],0x0
    1554: 3D 07 00 CMP   [X+7],0x0
    1557: B0 06    JNZ   0x155E
    1559: 3D 08 00 CMP   [X+8],0x0
    155C: A0 17    JZ    0x1574
    155E: 3D 07 00 CMP   [X+7],0x0
    1561: B0 06    JNZ   0x1568
    1563: 3D 08 01 CMP   [X+8],0x1
    1566: A0 1B    JZ    0x1582
    1568: 3D 07 00 CMP   [X+7],0x0
    156B: B0 06    JNZ   0x1572
    156D: 3D 08 02 CMP   [X+8],0x2
    1570: A0 1F    JZ    0x1590
    1572: 80 29    JMP   0x159C
(0247) 			{
(0248) 				case 0: LCD_PrCString("OFF "); break;
    1574: 10       PUSH  X
    1575: 50 03    MOV   A,0x3
    1577: 08       PUSH  A
    1578: 50 E0    MOV   A,0xE0
    157A: 5C       MOV   X,A
    157B: 18       POP   A
    157C: 7C 0C 01 LCALL _LCD_PrCString
    157F: 20       POP   X
    1580: 80 1B    JMP   0x159C
(0249) 				case 1: LCD_PrCString("HEAT"); break;
    1582: 10       PUSH  X
    1583: 50 03    MOV   A,0x3
    1585: 08       PUSH  A
    1586: 50 DB    MOV   A,0xDB
    1588: 5C       MOV   X,A
    1589: 18       POP   A
    158A: 7C 0C 01 LCALL _LCD_PrCString
    158D: 20       POP   X
    158E: 80 0D    JMP   0x159C
(0250) 				case 2: LCD_PrCString("COOL"); break;
    1590: 10       PUSH  X
    1591: 50 03    MOV   A,0x3
    1593: 08       PUSH  A
    1594: 50 D6    MOV   A,0xD6
    1596: 5C       MOV   X,A
    1597: 18       POP   A
    1598: 7C 0C 01 LCALL _LCD_PrCString
    159B: 20       POP   X
(0251) 			}
(0252) 			
(0253) 			csprintf(buf, "%d", setTemp);
    159C: 62 D0 00 MOV   REG[0xD0],0x0
    159F: 51 87    MOV   A,[setTemp]
    15A1: 62 D0 00 MOV   REG[0xD0],0x0
    15A4: 53 7C    MOV   [__r1],A
    15A6: 50 00    MOV   A,0x0
    15A8: 08       PUSH  A
    15A9: 51 7C    MOV   A,[__r1]
    15AB: 08       PUSH  A
    15AC: 50 03    MOV   A,0x3
    15AE: 08       PUSH  A
    15AF: 50 E5    MOV   A,0xE5
    15B1: 08       PUSH  A
    15B2: 5A 7C    MOV   [__r1],X
    15B4: 06 7C 04 ADD   [__r1],0x4
    15B7: 50 07    MOV   A,0x7
    15B9: 08       PUSH  A
    15BA: 51 7C    MOV   A,[__r1]
    15BC: 08       PUSH  A
    15BD: 7C 1B 1A LCALL _csprintf
    15C0: 38 FA    ADD   SP,0xFA
(0254) 			LCD_Position(1, 5); LCD_PrString(buf);
    15C2: 10       PUSH  X
    15C3: 57 05    MOV   X,0x5
    15C5: 50 01    MOV   A,0x1
    15C7: 7C 0D 86 LCALL _LCD_Position
    15CA: 20       POP   X
    15CB: 62 D0 00 MOV   REG[0xD0],0x0
    15CE: 5A 7C    MOV   [__r1],X
    15D0: 06 7C 04 ADD   [__r1],0x4
    15D3: 10       PUSH  X
    15D4: 50 07    MOV   A,0x7
    15D6: 08       PUSH  A
    15D7: 51 7C    MOV   A,[__r1]
    15D9: 5C       MOV   X,A
    15DA: 18       POP   A
    15DB: 7C 0C 3D LCALL _LCD_PrString
(0255) 			
(0256) 			LCD_Position(1,12);
    15DE: 57 0C    MOV   X,0xC
    15E0: 50 01    MOV   A,0x1
    15E2: 7C 0D 86 LCALL _LCD_Position
    15E5: 20       POP   X
(0257) 			if (fanMode == 1 && thermostatMode == 0) LCD_PrCString("OFF");
    15E6: 62 D0 00 MOV   REG[0xD0],0x0
    15E9: 3C 8B 01 CMP   [fanMode],0x1
    15EC: B0 17    JNZ   0x1604
    15EE: 62 D0 00 MOV   REG[0xD0],0x0
    15F1: 3C 86 00 CMP   [thermostatMode],0x0
    15F4: B0 0F    JNZ   0x1604
    15F6: 10       PUSH  X
    15F7: 50 03    MOV   A,0x3
    15F9: 08       PUSH  A
    15FA: 50 D2    MOV   A,0xD2
    15FC: 5C       MOV   X,A
    15FD: 18       POP   A
    15FE: 7C 0C 01 LCALL _LCD_PrCString
    1601: 20       POP   X
    1602: 80 41    JMP   0x1644
(0258) 			else if (fanSpeed == 0) LCD_PrCString("LOW");
    1604: 62 D0 00 MOV   REG[0xD0],0x0
    1607: 3C 85 00 CMP   [fanSpeed],0x0
    160A: B0 0F    JNZ   0x161A
    160C: 10       PUSH  X
    160D: 50 03    MOV   A,0x3
    160F: 08       PUSH  A
    1610: 50 CE    MOV   A,0xCE
    1612: 5C       MOV   X,A
    1613: 18       POP   A
    1614: 7C 0C 01 LCALL _LCD_PrCString
    1617: 20       POP   X
    1618: 80 2B    JMP   0x1644
(0259) 			else if (fanSpeed == 1) LCD_PrCString("MED");
    161A: 62 D0 00 MOV   REG[0xD0],0x0
    161D: 3C 85 01 CMP   [fanSpeed],0x1
    1620: B0 0F    JNZ   0x1630
    1622: 10       PUSH  X
    1623: 50 03    MOV   A,0x3
    1625: 08       PUSH  A
    1626: 50 CA    MOV   A,0xCA
    1628: 5C       MOV   X,A
    1629: 18       POP   A
    162A: 7C 0C 01 LCALL _LCD_PrCString
    162D: 20       POP   X
    162E: 80 15    JMP   0x1644
(0260) 			else if (fanSpeed == 2) LCD_PrCString("HI ");
    1630: 62 D0 00 MOV   REG[0xD0],0x0
    1633: 3C 85 02 CMP   [fanSpeed],0x2
    1636: B0 0D    JNZ   0x1644
    1638: 10       PUSH  X
    1639: 50 03    MOV   A,0x3
    163B: 08       PUSH  A
    163C: 50 C6    MOV   A,0xC6
    163E: 5C       MOV   X,A
    163F: 18       POP   A
    1640: 7C 0C 01 LCALL _LCD_PrCString
    1643: 20       POP   X
(0261) 			updateLCD = FALSE;
    1644: 62 D0 00 MOV   REG[0xD0],0x0
    1647: 55 88 00 MOV   [updateLCD],0x0
(0262) 		}
(0263) 		
(0264) 		continue;
    164A: 80 0D    JMP   0x1658
(0265) 		error:	
(0266) 			UART_CPutString("# Invalid format entered. Valid formats are:\r\n\
    164C: 10       PUSH  X
    164D: 50 01    MOV   A,0x1
    164F: 08       PUSH  A
    1650: 50 A0    MOV   A,0xA0
    1652: 5C       MOV   X,A
    1653: 18       POP   A
    1654: 7C 0B 26 LCALL _UART_CPutString
    1657: 20       POP   X
(0267) #	S ##\r\n\
(0268) #		S - Set the desired Temperature\r\n\
(0269) #		## - Desired temperature in celsius\r\n\
(0270) #\r\n\
(0271) #	T ##\r\n\
(0272) #		T - Set the desired tolerance\r\n\
(0273) #		## - Desired tolerance in celsius\r\n\
(0274) #\r\n\
(0275) #	M X\r\n\
(0276) #		M - Change the mode of the thermostat\r\n\
(0277) #		X - C is for cool, H is for heat, F is for off\r\n\
(0278) #\r\n\
(0279) #	F X S\r\n\
(0280) #		F - Change the mode of the fan\r\n\
(0281) #		X - A is for automatic fan control, M is for always on\r\n\
(0282) #		S - Speed of the fan, H = high, M = medium, L = low\r\n\
(0283) #####################################################################\r\n");
(0284) 	}
    1658: 8E 69    JMP   0x14C2
    165A: 38 F7    ADD   SP,0xF7
    165C: 20       POP   X
    165D: 8F FF    JMP   0x165D
(0285) }
(0286) 
(0287) void PSoC_TempCounter_ISR_C(void)
(0288) {
_PSoC_TempCounter_ISR_C:
    165F: 71 C0    OR    F,0xC0
    1661: 08       PUSH  A
    1662: 5D D0    MOV   A,REG[0xD0]
    1664: 08       PUSH  A
(0289)  	checkTemp = TRUE;
    1665: 62 D0 00 MOV   REG[0xD0],0x0
    1668: 55 8A 01 MOV   [checkTemp],0x1
(0290) 	updateLCD = TRUE;
    166B: 62 D0 00 MOV   REG[0xD0],0x0
    166E: 55 88 01 MOV   [updateLCD],0x1
    1671: 18       POP   A
    1672: 60 D0    MOV   REG[0xD0],A
    1674: 18       POP   A
    1675: 7E       RETI  
(0291) 	
(0292) }
(0293) 
(0294) void PSoC_MotorDriver_ISR_C(void)
(0295) {
_PSoC_MotorDriver_ISR_C:
    1676: 08       PUSH  A
    1677: 18       POP   A
    1678: 7E       RETI  
(0296) 
(0297) }
(0298) 
(0299) void PSoC_GPIO_ISR_C(void)
(0300) {
_PSoC_GPIO_ISR_C:
    1679: 08       PUSH  A
    167A: 18       POP   A
(0301) 
(0302) }    167B: 7E       RETI  
__plcall:
    16C0: 53 77    MOV   [__rX],A
    16C2: 28       ROMX  
    16C3: 08       PUSH  A
    16C4: 51 77    MOV   A,[__rX]
    16C6: 75       INC   X
    16C7: 09 00    ADC   A,0x0
    16C9: 28       ROMX  
    16CA: 08       PUSH  A
    16CB: 7F       RET   
_itoa:
    16CC: 10       PUSH  X
    16CD: 4F       MOV   X,SP
    16CE: 38 09    ADD   SP,0x9
    16D0: 52 FA    MOV   A,[X-6]
    16D2: 54 03    MOV   [X+3],A
    16D4: 52 F9    MOV   A,[X-7]
    16D6: 54 02    MOV   [X+2],A
    16D8: 3D F9 00 CMP   [X-7],0x0
    16DB: B0 2F    JNZ   0x170B
    16DD: 3D FA 00 CMP   [X-6],0x0
    16E0: B0 2A    JNZ   0x170B
    16E2: 62 D0 00 MOV   REG[0xD0],0x0
    16E5: 52 FC    MOV   A,[X-4]
    16E7: 53 7C    MOV   [__r1],A
    16E9: 52 FB    MOV   A,[X-5]
    16EB: 60 D5    MOV   REG[0xD5],A
    16ED: 50 30    MOV   A,0x30
    16EF: 3F 7C    MVI   [__r1],A
    16F1: 52 FC    MOV   A,[X-4]
    16F3: 01 01    ADD   A,0x1
    16F5: 53 7C    MOV   [__r1],A
    16F7: 52 FB    MOV   A,[X-5]
    16F9: 09 00    ADC   A,0x0
    16FB: 60 D5    MOV   REG[0xD5],A
    16FD: 50 00    MOV   A,0x0
    16FF: 3F 7C    MVI   [__r1],A
    1701: 52 FC    MOV   A,[X-4]
    1703: 53 7C    MOV   [__r1],A
    1705: 52 FB    MOV   A,[X-5]
    1707: 53 7D    MOV   [__r0],A
    1709: 81 97    JMP   0x18A1
    170B: 52 FA    MOV   A,[X-6]
    170D: 11 00    SUB   A,0x0
    170F: 52 F9    MOV   A,[X-7]
    1711: 31 80    XOR   A,0x80
    1713: 19 80    SBB   A,0x80
    1715: D0 29    JNC   0x173F
    1717: 3D F7 00 CMP   [X-9],0x0
    171A: B0 24    JNZ   0x173F
    171C: 3D F8 0A CMP   [X-8],0xA
    171F: B0 1F    JNZ   0x173F
    1721: 56 06 01 MOV   [X+6],0x1
    1724: 62 D0 00 MOV   REG[0xD0],0x0
    1727: 52 03    MOV   A,[X+3]
    1729: 73       CPL   A
    172A: 53 7C    MOV   [__r1],A
    172C: 52 02    MOV   A,[X+2]
    172E: 73       CPL   A
    172F: 53 7D    MOV   [__r0],A
    1731: 51 7C    MOV   A,[__r1]
    1733: 01 01    ADD   A,0x1
    1735: 54 03    MOV   [X+3],A
    1737: 51 7D    MOV   A,[__r0]
    1739: 09 00    ADC   A,0x0
    173B: 54 02    MOV   [X+2],A
    173D: 80 04    JMP   0x1742
    173F: 56 06 00 MOV   [X+6],0x0
    1742: 52 FC    MOV   A,[X-4]
    1744: 54 01    MOV   [X+1],A
    1746: 52 FB    MOV   A,[X-5]
    1748: 54 00    MOV   [X+0],A
    174A: 62 D0 00 MOV   REG[0xD0],0x0
    174D: 52 F7    MOV   A,[X-9]
    174F: 08       PUSH  A
    1750: 52 F8    MOV   A,[X-8]
    1752: 08       PUSH  A
    1753: 52 02    MOV   A,[X+2]
    1755: 08       PUSH  A
    1756: 52 03    MOV   A,[X+3]
    1758: 08       PUSH  A
    1759: 7C 16 7C LCALL 0x167C
    175C: 38 FE    ADD   SP,0xFE
    175E: 18       POP   A
    175F: 53 7C    MOV   [__r1],A
    1761: 18       POP   A
    1762: 53 7D    MOV   [__r0],A
    1764: 51 7C    MOV   A,[__r1]
    1766: 54 08    MOV   [X+8],A
    1768: 51 7D    MOV   A,[__r0]
    176A: 54 07    MOV   [X+7],A
    176C: 50 09    MOV   A,0x9
    176E: 13 08    SUB   A,[X+8]
    1770: 52 07    MOV   A,[X+7]
    1772: 31 80    XOR   A,0x80
    1774: 53 77    MOV   [__rX],A
    1776: 50 80    MOV   A,0x80
    1778: 1A 77    SBB   A,[__rX]
    177A: C0 28    JC    0x17A3
    177C: 62 D0 00 MOV   REG[0xD0],0x0
    177F: 52 01    MOV   A,[X+1]
    1781: 53 7C    MOV   [__r1],A
    1783: 52 00    MOV   A,[X+0]
    1785: 53 7D    MOV   [__r0],A
    1787: 51 7C    MOV   A,[__r1]
    1789: 01 01    ADD   A,0x1
    178B: 54 01    MOV   [X+1],A
    178D: 51 7D    MOV   A,[__r0]
    178F: 09 00    ADC   A,0x0
    1791: 54 00    MOV   [X+0],A
    1793: 52 08    MOV   A,[X+8]
    1795: 01 30    ADD   A,0x30
    1797: 53 7B    MOV   [__r2],A
    1799: 51 7D    MOV   A,[__r0]
    179B: 60 D5    MOV   REG[0xD5],A
    179D: 51 7B    MOV   A,[__r2]
    179F: 3F 7C    MVI   [__r1],A
    17A1: 80 26    JMP   0x17C8
    17A3: 62 D0 00 MOV   REG[0xD0],0x0
    17A6: 52 01    MOV   A,[X+1]
    17A8: 53 7C    MOV   [__r1],A
    17AA: 52 00    MOV   A,[X+0]
    17AC: 53 7D    MOV   [__r0],A
    17AE: 51 7C    MOV   A,[__r1]
    17B0: 01 01    ADD   A,0x1
    17B2: 54 01    MOV   [X+1],A
    17B4: 51 7D    MOV   A,[__r0]
    17B6: 09 00    ADC   A,0x0
    17B8: 54 00    MOV   [X+0],A
    17BA: 52 08    MOV   A,[X+8]
    17BC: 01 57    ADD   A,0x57
    17BE: 53 7B    MOV   [__r2],A
    17C0: 51 7D    MOV   A,[__r0]
    17C2: 60 D5    MOV   REG[0xD5],A
    17C4: 51 7B    MOV   A,[__r2]
    17C6: 3F 7C    MVI   [__r1],A
    17C8: 52 F7    MOV   A,[X-9]
    17CA: 08       PUSH  A
    17CB: 52 F8    MOV   A,[X-8]
    17CD: 08       PUSH  A
    17CE: 52 02    MOV   A,[X+2]
    17D0: 08       PUSH  A
    17D1: 52 03    MOV   A,[X+3]
    17D3: 08       PUSH  A
    17D4: 62 D0 00 MOV   REG[0xD0],0x0
    17D7: 7C 16 7C LCALL 0x167C
    17DA: 18       POP   A
    17DB: 54 03    MOV   [X+3],A
    17DD: 18       POP   A
    17DE: 54 02    MOV   [X+2],A
    17E0: 38 FE    ADD   SP,0xFE
    17E2: 3D 02 00 CMP   [X+2],0x0
    17E5: BF 64    JNZ   0x174A
    17E7: 3D 03 00 CMP   [X+3],0x0
    17EA: BF 5F    JNZ   0x174A
    17EC: 3D 06 00 CMP   [X+6],0x0
    17EF: A0 20    JZ    0x1810
    17F1: 62 D0 00 MOV   REG[0xD0],0x0
    17F4: 52 01    MOV   A,[X+1]
    17F6: 53 7C    MOV   [__r1],A
    17F8: 52 00    MOV   A,[X+0]
    17FA: 53 7D    MOV   [__r0],A
    17FC: 51 7C    MOV   A,[__r1]
    17FE: 01 01    ADD   A,0x1
    1800: 54 01    MOV   [X+1],A
    1802: 51 7D    MOV   A,[__r0]
    1804: 09 00    ADC   A,0x0
    1806: 54 00    MOV   [X+0],A
    1808: 51 7D    MOV   A,[__r0]
    180A: 60 D5    MOV   REG[0xD5],A
    180C: 50 2D    MOV   A,0x2D
    180E: 3F 7C    MVI   [__r1],A
    1810: 62 D0 00 MOV   REG[0xD0],0x0
    1813: 52 01    MOV   A,[X+1]
    1815: 53 7C    MOV   [__r1],A
    1817: 52 00    MOV   A,[X+0]
    1819: 53 7D    MOV   [__r0],A
    181B: 51 7C    MOV   A,[__r1]
    181D: 01 FF    ADD   A,0xFF
    181F: 54 01    MOV   [X+1],A
    1821: 51 7D    MOV   A,[__r0]
    1823: 09 FF    ADC   A,0xFF
    1825: 54 00    MOV   [X+0],A
    1827: 51 7D    MOV   A,[__r0]
    1829: 60 D5    MOV   REG[0xD5],A
    182B: 50 00    MOV   A,0x0
    182D: 3F 7C    MVI   [__r1],A
    182F: 52 FC    MOV   A,[X-4]
    1831: 54 05    MOV   [X+5],A
    1833: 52 FB    MOV   A,[X-5]
    1835: 54 04    MOV   [X+4],A
    1837: 80 54    JMP   0x188C
    1839: 62 D0 00 MOV   REG[0xD0],0x0
    183C: 52 05    MOV   A,[X+5]
    183E: 53 7C    MOV   [__r1],A
    1840: 52 04    MOV   A,[X+4]
    1842: 60 D4    MOV   REG[0xD4],A
    1844: 3E 7C    MVI   A,[__r1]
    1846: 54 06    MOV   [X+6],A
    1848: 52 05    MOV   A,[X+5]
    184A: 53 7C    MOV   [__r1],A
    184C: 52 04    MOV   A,[X+4]
    184E: 53 7D    MOV   [__r0],A
    1850: 51 7C    MOV   A,[__r1]
    1852: 01 01    ADD   A,0x1
    1854: 54 05    MOV   [X+5],A
    1856: 51 7D    MOV   A,[__r0]
    1858: 09 00    ADC   A,0x0
    185A: 54 04    MOV   [X+4],A
    185C: 52 01    MOV   A,[X+1]
    185E: 53 7A    MOV   [__r3],A
    1860: 52 00    MOV   A,[X+0]
    1862: 60 D4    MOV   REG[0xD4],A
    1864: 3E 7A    MVI   A,[__r3]
    1866: 53 7B    MOV   [__r2],A
    1868: 51 7D    MOV   A,[__r0]
    186A: 60 D5    MOV   REG[0xD5],A
    186C: 51 7B    MOV   A,[__r2]
    186E: 3F 7C    MVI   [__r1],A
    1870: 52 01    MOV   A,[X+1]
    1872: 53 7C    MOV   [__r1],A
    1874: 52 00    MOV   A,[X+0]
    1876: 53 7D    MOV   [__r0],A
    1878: 51 7C    MOV   A,[__r1]
    187A: 01 FF    ADD   A,0xFF
    187C: 54 01    MOV   [X+1],A
    187E: 51 7D    MOV   A,[__r0]
    1880: 09 FF    ADC   A,0xFF
    1882: 54 00    MOV   [X+0],A
    1884: 51 7D    MOV   A,[__r0]
    1886: 60 D5    MOV   REG[0xD5],A
    1888: 52 06    MOV   A,[X+6]
    188A: 3F 7C    MVI   [__r1],A
    188C: 52 05    MOV   A,[X+5]
    188E: 13 01    SUB   A,[X+1]
    1890: 52 04    MOV   A,[X+4]
    1892: 1B 00    SBB   A,[X+0]
    1894: CF A4    JC    0x1839
    1896: 62 D0 00 MOV   REG[0xD0],0x0
    1899: 52 FC    MOV   A,[X-4]
    189B: 53 7C    MOV   [__r1],A
    189D: 52 FB    MOV   A,[X-5]
    189F: 53 7D    MOV   [__r0],A
    18A1: 38 F7    ADD   SP,0xF7
    18A3: 20       POP   X
    18A4: 7F       RET   
_utoa:
    18A5: 10       PUSH  X
    18A6: 4F       MOV   X,SP
    18A7: 38 07    ADD   SP,0x7
    18A9: 52 FC    MOV   A,[X-4]
    18AB: 54 01    MOV   [X+1],A
    18AD: 52 FB    MOV   A,[X-5]
    18AF: 54 00    MOV   [X+0],A
    18B1: 62 D0 00 MOV   REG[0xD0],0x0
    18B4: 52 F7    MOV   A,[X-9]
    18B6: 08       PUSH  A
    18B7: 52 F8    MOV   A,[X-8]
    18B9: 08       PUSH  A
    18BA: 52 F9    MOV   A,[X-7]
    18BC: 08       PUSH  A
    18BD: 52 FA    MOV   A,[X-6]
    18BF: 08       PUSH  A
    18C0: 7C 16 7C LCALL 0x167C
    18C3: 38 FE    ADD   SP,0xFE
    18C5: 18       POP   A
    18C6: 53 7C    MOV   [__r1],A
    18C8: 18       POP   A
    18C9: 53 7D    MOV   [__r0],A
    18CB: 51 7C    MOV   A,[__r1]
    18CD: 54 06    MOV   [X+6],A
    18CF: 51 7D    MOV   A,[__r0]
    18D1: 54 05    MOV   [X+5],A
    18D3: 50 09    MOV   A,0x9
    18D5: 13 06    SUB   A,[X+6]
    18D7: 52 05    MOV   A,[X+5]
    18D9: 31 80    XOR   A,0x80
    18DB: 53 77    MOV   [__rX],A
    18DD: 50 80    MOV   A,0x80
    18DF: 1A 77    SBB   A,[__rX]
    18E1: C0 28    JC    0x190A
    18E3: 62 D0 00 MOV   REG[0xD0],0x0
    18E6: 52 01    MOV   A,[X+1]
    18E8: 53 7C    MOV   [__r1],A
    18EA: 52 00    MOV   A,[X+0]
    18EC: 53 7D    MOV   [__r0],A
    18EE: 51 7C    MOV   A,[__r1]
    18F0: 01 01    ADD   A,0x1
    18F2: 54 01    MOV   [X+1],A
    18F4: 51 7D    MOV   A,[__r0]
    18F6: 09 00    ADC   A,0x0
    18F8: 54 00    MOV   [X+0],A
    18FA: 52 06    MOV   A,[X+6]
    18FC: 01 30    ADD   A,0x30
    18FE: 53 7B    MOV   [__r2],A
    1900: 51 7D    MOV   A,[__r0]
    1902: 60 D5    MOV   REG[0xD5],A
    1904: 51 7B    MOV   A,[__r2]
    1906: 3F 7C    MVI   [__r1],A
    1908: 80 26    JMP   0x192F
    190A: 62 D0 00 MOV   REG[0xD0],0x0
    190D: 52 01    MOV   A,[X+1]
    190F: 53 7C    MOV   [__r1],A
    1911: 52 00    MOV   A,[X+0]
    1913: 53 7D    MOV   [__r0],A
    1915: 51 7C    MOV   A,[__r1]
    1917: 01 01    ADD   A,0x1
    1919: 54 01    MOV   [X+1],A
    191B: 51 7D    MOV   A,[__r0]
    191D: 09 00    ADC   A,0x0
    191F: 54 00    MOV   [X+0],A
    1921: 52 06    MOV   A,[X+6]
    1923: 01 57    ADD   A,0x57
    1925: 53 7B    MOV   [__r2],A
    1927: 51 7D    MOV   A,[__r0]
    1929: 60 D5    MOV   REG[0xD5],A
    192B: 51 7B    MOV   A,[__r2]
    192D: 3F 7C    MVI   [__r1],A
    192F: 52 F7    MOV   A,[X-9]
    1931: 08       PUSH  A
    1932: 52 F8    MOV   A,[X-8]
    1934: 08       PUSH  A
    1935: 52 F9    MOV   A,[X-7]
    1937: 08       PUSH  A
    1938: 52 FA    MOV   A,[X-6]
    193A: 08       PUSH  A
    193B: 62 D0 00 MOV   REG[0xD0],0x0
    193E: 7C 16 7C LCALL 0x167C
    1941: 18       POP   A
    1942: 54 FA    MOV   [X-6],A
    1944: 18       POP   A
    1945: 54 F9    MOV   [X-7],A
    1947: 38 FE    ADD   SP,0xFE
    1949: 3D F9 00 CMP   [X-7],0x0
    194C: BF 64    JNZ   0x18B1
    194E: 3D FA 00 CMP   [X-6],0x0
    1951: BF 5F    JNZ   0x18B1
    1953: 62 D0 00 MOV   REG[0xD0],0x0
    1956: 52 01    MOV   A,[X+1]
    1958: 53 7C    MOV   [__r1],A
    195A: 52 00    MOV   A,[X+0]
    195C: 53 7D    MOV   [__r0],A
    195E: 51 7C    MOV   A,[__r1]
    1960: 01 FF    ADD   A,0xFF
    1962: 54 01    MOV   [X+1],A
    1964: 51 7D    MOV   A,[__r0]
    1966: 09 FF    ADC   A,0xFF
    1968: 54 00    MOV   [X+0],A
    196A: 51 7D    MOV   A,[__r0]
    196C: 60 D5    MOV   REG[0xD5],A
    196E: 50 00    MOV   A,0x0
    1970: 3F 7C    MVI   [__r1],A
    1972: 52 FC    MOV   A,[X-4]
    1974: 54 03    MOV   [X+3],A
    1976: 52 FB    MOV   A,[X-5]
    1978: 54 02    MOV   [X+2],A
    197A: 80 54    JMP   0x19CF
    197C: 62 D0 00 MOV   REG[0xD0],0x0
    197F: 52 03    MOV   A,[X+3]
    1981: 53 7C    MOV   [__r1],A
    1983: 52 02    MOV   A,[X+2]
    1985: 60 D4    MOV   REG[0xD4],A
    1987: 3E 7C    MVI   A,[__r1]
    1989: 54 04    MOV   [X+4],A
    198B: 52 03    MOV   A,[X+3]
    198D: 53 7C    MOV   [__r1],A
    198F: 52 02    MOV   A,[X+2]
    1991: 53 7D    MOV   [__r0],A
    1993: 51 7C    MOV   A,[__r1]
    1995: 01 01    ADD   A,0x1
    1997: 54 03    MOV   [X+3],A
    1999: 51 7D    MOV   A,[__r0]
    199B: 09 00    ADC   A,0x0
    199D: 54 02    MOV   [X+2],A
    199F: 52 01    MOV   A,[X+1]
    19A1: 53 7A    MOV   [__r3],A
    19A3: 52 00    MOV   A,[X+0]
    19A5: 60 D4    MOV   REG[0xD4],A
    19A7: 3E 7A    MVI   A,[__r3]
    19A9: 53 7B    MOV   [__r2],A
    19AB: 51 7D    MOV   A,[__r0]
    19AD: 60 D5    MOV   REG[0xD5],A
    19AF: 51 7B    MOV   A,[__r2]
    19B1: 3F 7C    MVI   [__r1],A
    19B3: 52 01    MOV   A,[X+1]
    19B5: 53 7C    MOV   [__r1],A
    19B7: 52 00    MOV   A,[X+0]
    19B9: 53 7D    MOV   [__r0],A
    19BB: 51 7C    MOV   A,[__r1]
    19BD: 01 FF    ADD   A,0xFF
    19BF: 54 01    MOV   [X+1],A
    19C1: 51 7D    MOV   A,[__r0]
    19C3: 09 FF    ADC   A,0xFF
    19C5: 54 00    MOV   [X+0],A
    19C7: 51 7D    MOV   A,[__r0]
    19C9: 60 D5    MOV   REG[0xD5],A
    19CB: 52 04    MOV   A,[X+4]
    19CD: 3F 7C    MVI   [__r1],A
    19CF: 52 03    MOV   A,[X+3]
    19D1: 13 01    SUB   A,[X+1]
    19D3: 52 02    MOV   A,[X+2]
    19D5: 1B 00    SBB   A,[X+0]
    19D7: CF A4    JC    0x197C
    19D9: 62 D0 00 MOV   REG[0xD0],0x0
    19DC: 52 FC    MOV   A,[X-4]
    19DE: 53 7C    MOV   [__r1],A
    19E0: 52 FB    MOV   A,[X-5]
    19E2: 53 7D    MOV   [__r0],A
    19E4: 38 F9    ADD   SP,0xF9
    19E6: 20       POP   X
    19E7: 7F       RET   
_isdigit:
    19E8: 10       PUSH  X
    19E9: 4F       MOV   X,SP
    19EA: 62 D0 00 MOV   REG[0xD0],0x0
    19ED: 52 FC    MOV   A,[X-4]
    19EF: 01 07    ADD   A,0x7
    19F1: 53 7C    MOV   [__r1],A
    19F3: 52 FB    MOV   A,[X-5]
    19F5: 09 07    ADC   A,0x7
    19F7: 10       PUSH  X
    19F8: 58 7C    MOV   X,[__r1]
    19FA: 28       ROMX  
    19FB: 20       POP   X
    19FC: 53 7C    MOV   [__r1],A
    19FE: 55 7D 00 MOV   [__r0],0x0
    1A01: 26 7C 04 AND   [__r1],0x4
    1A04: 26 7D 00 AND   [__r0],0x0
    1A07: 20       POP   X
    1A08: 7F       RET   
_islower:
    1A09: 10       PUSH  X
    1A0A: 4F       MOV   X,SP
    1A0B: 62 D0 00 MOV   REG[0xD0],0x0
    1A0E: 52 FC    MOV   A,[X-4]
    1A10: 01 07    ADD   A,0x7
    1A12: 53 7C    MOV   [__r1],A
    1A14: 52 FB    MOV   A,[X-5]
    1A16: 09 07    ADC   A,0x7
    1A18: 10       PUSH  X
    1A19: 58 7C    MOV   X,[__r1]
    1A1B: 28       ROMX  
    1A1C: 20       POP   X
    1A1D: 53 7C    MOV   [__r1],A
    1A1F: 55 7D 00 MOV   [__r0],0x0
    1A22: 26 7C 02 AND   [__r1],0x2
    1A25: 26 7D 00 AND   [__r0],0x0
    1A28: 20       POP   X
    1A29: 7F       RET   
_isspace:
    1A2A: 10       PUSH  X
    1A2B: 4F       MOV   X,SP
    1A2C: 62 D0 00 MOV   REG[0xD0],0x0
    1A2F: 52 FC    MOV   A,[X-4]
    1A31: 01 07    ADD   A,0x7
    1A33: 53 7C    MOV   [__r1],A
    1A35: 52 FB    MOV   A,[X-5]
    1A37: 09 07    ADC   A,0x7
    1A39: 10       PUSH  X
    1A3A: 58 7C    MOV   X,[__r1]
    1A3C: 28       ROMX  
    1A3D: 20       POP   X
    1A3E: 53 7C    MOV   [__r1],A
    1A40: 55 7D 00 MOV   [__r0],0x0
    1A43: 26 7C 10 AND   [__r1],0x10
    1A46: 26 7D 00 AND   [__r0],0x0
    1A49: 20       POP   X
    1A4A: 7F       RET   
_isupper:
    1A4B: 10       PUSH  X
    1A4C: 4F       MOV   X,SP
    1A4D: 62 D0 00 MOV   REG[0xD0],0x0
    1A50: 52 FC    MOV   A,[X-4]
    1A52: 01 07    ADD   A,0x7
    1A54: 53 7C    MOV   [__r1],A
    1A56: 52 FB    MOV   A,[X-5]
    1A58: 09 07    ADC   A,0x7
    1A5A: 10       PUSH  X
    1A5B: 58 7C    MOV   X,[__r1]
    1A5D: 28       ROMX  
    1A5E: 20       POP   X
    1A5F: 53 7C    MOV   [__r1],A
    1A61: 55 7D 00 MOV   [__r0],0x0
    1A64: 26 7C 01 AND   [__r1],0x1
    1A67: 26 7D 00 AND   [__r0],0x0
    1A6A: 20       POP   X
    1A6B: 7F       RET   
_toupper:
    1A6C: 10       PUSH  X
    1A6D: 4F       MOV   X,SP
    1A6E: 52 FB    MOV   A,[X-5]
    1A70: 08       PUSH  A
    1A71: 52 FC    MOV   A,[X-4]
    1A73: 08       PUSH  A
    1A74: 7C 1A 09 LCALL _islower
    1A77: 38 FE    ADD   SP,0xFE
    1A79: 62 D0 00 MOV   REG[0xD0],0x0
    1A7C: 3C 7D 00 CMP   [__r0],0x0
    1A7F: B0 06    JNZ   0x1A86
    1A81: 3C 7C 00 CMP   [__r1],0x0
    1A84: A0 18    JZ    0x1A9D
    1A86: 62 D0 00 MOV   REG[0xD0],0x0
    1A89: 52 FC    MOV   A,[X-4]
    1A8B: 11 61    SUB   A,0x61
    1A8D: 53 7C    MOV   [__r1],A
    1A8F: 52 FB    MOV   A,[X-5]
    1A91: 19 00    SBB   A,0x0
    1A93: 53 7D    MOV   [__r0],A
    1A95: 06 7C 41 ADD   [__r1],0x41
    1A98: 0E 7D 00 ADC   [__r0],0x0
    1A9B: 80 0C    JMP   0x1AA8
    1A9D: 62 D0 00 MOV   REG[0xD0],0x0
    1AA0: 52 FC    MOV   A,[X-4]
    1AA2: 53 7C    MOV   [__r1],A
    1AA4: 52 FB    MOV   A,[X-5]
    1AA6: 53 7D    MOV   [__r0],A
    1AA8: 20       POP   X
    1AA9: 7F       RET   
_tolower:
    1AAA: 10       PUSH  X
    1AAB: 4F       MOV   X,SP
    1AAC: 52 FB    MOV   A,[X-5]
    1AAE: 08       PUSH  A
    1AAF: 52 FC    MOV   A,[X-4]
    1AB1: 08       PUSH  A
    1AB2: 7C 1A 4B LCALL _isupper
    1AB5: 38 FE    ADD   SP,0xFE
    1AB7: 62 D0 00 MOV   REG[0xD0],0x0
    1ABA: 3C 7D 00 CMP   [__r0],0x0
    1ABD: B0 06    JNZ   0x1AC4
    1ABF: 3C 7C 00 CMP   [__r1],0x0
    1AC2: A0 18    JZ    0x1ADB
    1AC4: 62 D0 00 MOV   REG[0xD0],0x0
    1AC7: 52 FC    MOV   A,[X-4]
    1AC9: 11 41    SUB   A,0x41
    1ACB: 53 7C    MOV   [__r1],A
    1ACD: 52 FB    MOV   A,[X-5]
    1ACF: 19 00    SBB   A,0x0
    1AD1: 53 7D    MOV   [__r0],A
    1AD3: 06 7C 61 ADD   [__r1],0x61
    1AD6: 0E 7D 00 ADC   [__r0],0x0
    1AD9: 80 0C    JMP   0x1AE6
    1ADB: 62 D0 00 MOV   REG[0xD0],0x0
    1ADE: 52 FC    MOV   A,[X-4]
    1AE0: 53 7C    MOV   [__r1],A
    1AE2: 52 FB    MOV   A,[X-5]
    1AE4: 53 7D    MOV   [__r0],A
    1AE6: 20       POP   X
    1AE7: 7F       RET   
__csdepi:
    1AE8: 10       PUSH  X
    1AE9: 4F       MOV   X,SP
    1AEA: 62 D0 00 MOV   REG[0xD0],0x0
    1AED: 51 83    MOV   A,[main.c:rubout+5]
    1AEF: 08       PUSH  A
    1AF0: 51 82    MOV   A,[main.c:rubout+4]
    1AF2: 62 D0 00 MOV   REG[0xD0],0x0
    1AF5: 53 7D    MOV   [__r0],A
    1AF7: 18       POP   A
    1AF8: 53 7C    MOV   [__r1],A
    1AFA: 01 01    ADD   A,0x1
    1AFC: 62 D0 00 MOV   REG[0xD0],0x0
    1AFF: 53 83    MOV   [main.c:rubout+5],A
    1B01: 62 D0 00 MOV   REG[0xD0],0x0
    1B04: 51 7D    MOV   A,[__r0]
    1B06: 09 00    ADC   A,0x0
    1B08: 62 D0 00 MOV   REG[0xD0],0x0
    1B0B: 53 82    MOV   [main.c:rubout+4],A
    1B0D: 62 D0 00 MOV   REG[0xD0],0x0
    1B10: 51 7D    MOV   A,[__r0]
    1B12: 60 D5    MOV   REG[0xD5],A
    1B14: 52 FC    MOV   A,[X-4]
    1B16: 3F 7C    MVI   [__r1],A
    1B18: 20       POP   X
    1B19: 7F       RET   
_csprintf:
    1B1A: 10       PUSH  X
    1B1B: 4F       MOV   X,SP
    1B1C: 38 02    ADD   SP,0x2
    1B1E: 62 D0 00 MOV   REG[0xD0],0x0
    1B21: 52 FC    MOV   A,[X-4]
    1B23: 53 83    MOV   [main.c:rubout+5],A
    1B25: 52 FB    MOV   A,[X-5]
    1B27: 53 82    MOV   [main.c:rubout+4],A
    1B29: 62 D0 00 MOV   REG[0xD0],0x0
    1B2C: 5A 7C    MOV   [__r1],X
    1B2E: 16 7C 07 SUB   [__r1],0x7
    1B31: 51 7C    MOV   A,[__r1]
    1B33: 54 01    MOV   [X+1],A
    1B35: 56 00 07 MOV   [X+0],0x7
    1B38: 52 00    MOV   A,[X+0]
    1B3A: 08       PUSH  A
    1B3B: 52 01    MOV   A,[X+1]
    1B3D: 08       PUSH  A
    1B3E: 52 F9    MOV   A,[X-7]
    1B40: 08       PUSH  A
    1B41: 52 FA    MOV   A,[X-6]
    1B43: 08       PUSH  A
    1B44: 50 08    MOV   A,0x8
    1B46: 08       PUSH  A
    1B47: 50 7D    MOV   A,0x7D
    1B49: 08       PUSH  A
    1B4A: 7C 1B 83 LCALL __cprint
    1B4D: 38 FA    ADD   SP,0xFA
    1B4F: 62 D0 00 MOV   REG[0xD0],0x0
    1B52: 51 83    MOV   A,[main.c:rubout+5]
    1B54: 08       PUSH  A
    1B55: 51 82    MOV   A,[main.c:rubout+4]
    1B57: 62 D0 00 MOV   REG[0xD0],0x0
    1B5A: 53 7D    MOV   [__r0],A
    1B5C: 18       POP   A
    1B5D: 53 7C    MOV   [__r1],A
    1B5F: 51 7D    MOV   A,[__r0]
    1B61: 60 D5    MOV   REG[0xD5],A
    1B63: 50 00    MOV   A,0x0
    1B65: 3F 7C    MVI   [__r1],A
    1B67: 62 D0 00 MOV   REG[0xD0],0x0
    1B6A: 51 83    MOV   A,[main.c:rubout+5]
    1B6C: 13 FC    SUB   A,[X-4]
    1B6E: 62 D0 00 MOV   REG[0xD0],0x0
    1B71: 53 7C    MOV   [__r1],A
    1B73: 62 D0 00 MOV   REG[0xD0],0x0
    1B76: 51 82    MOV   A,[main.c:rubout+4]
    1B78: 1B FB    SBB   A,[X-5]
    1B7A: 62 D0 00 MOV   REG[0xD0],0x0
    1B7D: 53 7D    MOV   [__r0],A
    1B7F: 38 FE    ADD   SP,0xFE
    1B81: 20       POP   X
    1B82: 7F       RET   
__cprint:
    1B83: 10       PUSH  X
    1B84: 4F       MOV   X,SP
    1B85: 38 11    ADD   SP,0x11
    1B87: 56 05 00 MOV   [X+5],0x0
    1B8A: 56 04 00 MOV   [X+4],0x0
    1B8D: 83 C7    JMP   0x1F55
    1B8F: 62 D0 00 MOV   REG[0xD0],0x0
    1B92: 52 FA    MOV   A,[X-6]
    1B94: 53 7C    MOV   [__r1],A
    1B96: 52 F9    MOV   A,[X-7]
    1B98: 10       PUSH  X
    1B99: 58 7C    MOV   X,[__r1]
    1B9B: 28       ROMX  
    1B9C: 20       POP   X
    1B9D: 39 25    CMP   A,0x25
    1B9F: A0 23    JZ    0x1BC3
    1BA1: 52 FA    MOV   A,[X-6]
    1BA3: 53 7C    MOV   [__r1],A
    1BA5: 52 F9    MOV   A,[X-7]
    1BA7: 10       PUSH  X
    1BA8: 58 7C    MOV   X,[__r1]
    1BAA: 28       ROMX  
    1BAB: 20       POP   X
    1BAC: 10       PUSH  X
    1BAD: 08       PUSH  A
    1BAE: 52 FC    MOV   A,[X-4]
    1BB0: 53 7C    MOV   [__r1],A
    1BB2: 52 FB    MOV   A,[X-5]
    1BB4: 58 7C    MOV   X,[__r1]
    1BB6: 7C 16 C0 LCALL __plcall
    1BB9: 38 FF    ADD   SP,0xFF
    1BBB: 20       POP   X
    1BBC: 77 05    INC   [X+5]
    1BBE: 0F 04 00 ADC   [X+4],0x0
    1BC1: 83 8E    JMP   0x1F50
    1BC3: 56 0A 00 MOV   [X+10],0x0
    1BC6: 56 09 00 MOV   [X+9],0x0
    1BC9: 56 07 5C MOV   [X+7],0x5C
    1BCC: 56 06 00 MOV   [X+6],0x0
    1BCF: 56 08 20 MOV   [X+8],0x20
    1BD2: 77 FA    INC   [X-6]
    1BD4: 0F F9 00 ADC   [X-7],0x0
    1BD7: 62 D0 00 MOV   REG[0xD0],0x0
    1BDA: 52 FA    MOV   A,[X-6]
    1BDC: 53 7C    MOV   [__r1],A
    1BDE: 52 F9    MOV   A,[X-7]
    1BE0: 10       PUSH  X
    1BE1: 58 7C    MOV   X,[__r1]
    1BE3: 28       ROMX  
    1BE4: 20       POP   X
    1BE5: 54 10    MOV   [X+16],A
    1BE7: 56 0F 00 MOV   [X+15],0x0
    1BEA: 52 10    MOV   A,[X+16]
    1BEC: 11 58    SUB   A,0x58
    1BEE: 53 76    MOV   [__rY],A
    1BF0: 52 0F    MOV   A,[X+15]
    1BF2: 31 80    XOR   A,0x80
    1BF4: 19 80    SBB   A,0x80
    1BF6: 2A 76    OR    A,[__rY]
    1BF8: A0 ED    JZ    0x1CE6
    1BFA: D0 22    JNC   0x1C1D
    1BFC: 52 10    MOV   A,[X+16]
    1BFE: 11 45    SUB   A,0x45
    1C00: 62 D0 00 MOV   REG[0xD0],0x0
    1C03: 53 76    MOV   [__rY],A
    1C05: 52 0F    MOV   A,[X+15]
    1C07: 31 80    XOR   A,0x80
    1C09: 19 80    SBB   A,0x80
    1C0B: C0 83    JC    0x1C8F
    1C0D: 2A 76    OR    A,[__rY]
    1C0F: A3 38    JZ    0x1F48
    1C11: 3D 0F 00 CMP   [X+15],0x0
    1C14: B0 06    JNZ   0x1C1B
    1C16: 3D 10 53 CMP   [X+16],0x53
    1C19: A2 32    JZ    0x1E4C
    1C1B: 80 73    JMP   0x1C8F
    1C1D: 3D 0F 00 CMP   [X+15],0x0
    1C20: B0 06    JNZ   0x1C27
    1C22: 3D 10 63 CMP   [X+16],0x63
    1C25: A1 F6    JZ    0x1E1C
    1C27: 3D 0F 00 CMP   [X+15],0x0
    1C2A: B0 06    JNZ   0x1C31
    1C2C: 3D 10 64 CMP   [X+16],0x64
    1C2F: A0 84    JZ    0x1CB4
    1C31: 3D 0F 00 CMP   [X+15],0x0
    1C34: B0 06    JNZ   0x1C3B
    1C36: 3D 10 65 CMP   [X+16],0x65
    1C39: A3 0E    JZ    0x1F48
    1C3B: 3D 0F 00 CMP   [X+15],0x0
    1C3E: B0 06    JNZ   0x1C45
    1C40: 3D 10 66 CMP   [X+16],0x66
    1C43: A3 04    JZ    0x1F48
    1C45: 3D 0F 00 CMP   [X+15],0x0
    1C48: B0 06    JNZ   0x1C4F
    1C4A: 3D 10 69 CMP   [X+16],0x69
    1C4D: A0 66    JZ    0x1CB4
    1C4F: 3D 0F 00 CMP   [X+15],0x0
    1C52: B0 06    JNZ   0x1C59
    1C54: 3D 10 6F CMP   [X+16],0x6F
    1C57: A0 8E    JZ    0x1CE6
    1C59: 3D 0F 00 CMP   [X+15],0x0
    1C5C: B0 06    JNZ   0x1C63
    1C5E: 3D 10 70 CMP   [X+16],0x70
    1C61: A0 84    JZ    0x1CE6
    1C63: 52 10    MOV   A,[X+16]
    1C65: 11 63    SUB   A,0x63
    1C67: 52 0F    MOV   A,[X+15]
    1C69: 31 80    XOR   A,0x80
    1C6B: 19 80    SBB   A,0x80
    1C6D: C0 21    JC    0x1C8F
    1C6F: 3D 0F 00 CMP   [X+15],0x0
    1C72: B0 06    JNZ   0x1C79
    1C74: 3D 10 73 CMP   [X+16],0x73
    1C77: A2 4A    JZ    0x1EC2
    1C79: 3D 0F 00 CMP   [X+15],0x0
    1C7C: B0 06    JNZ   0x1C83
    1C7E: 3D 10 75 CMP   [X+16],0x75
    1C81: A0 64    JZ    0x1CE6
    1C83: 3D 0F 00 CMP   [X+15],0x0
    1C86: B0 06    JNZ   0x1C8D
    1C88: 3D 10 78 CMP   [X+16],0x78
    1C8B: A0 5A    JZ    0x1CE6
    1C8D: 80 01    JMP   0x1C8F
    1C8F: 62 D0 00 MOV   REG[0xD0],0x0
    1C92: 52 FA    MOV   A,[X-6]
    1C94: 53 7C    MOV   [__r1],A
    1C96: 52 F9    MOV   A,[X-7]
    1C98: 10       PUSH  X
    1C99: 58 7C    MOV   X,[__r1]
    1C9B: 28       ROMX  
    1C9C: 20       POP   X
    1C9D: 10       PUSH  X
    1C9E: 08       PUSH  A
    1C9F: 52 FC    MOV   A,[X-4]
    1CA1: 53 7C    MOV   [__r1],A
    1CA3: 52 FB    MOV   A,[X-5]
    1CA5: 58 7C    MOV   X,[__r1]
    1CA7: 7C 16 C0 LCALL __plcall
    1CAA: 38 FF    ADD   SP,0xFF
    1CAC: 20       POP   X
    1CAD: 77 05    INC   [X+5]
    1CAF: 0F 04 00 ADC   [X+4],0x0
    1CB2: 82 9D    JMP   0x1F50
    1CB4: 07 F8 FE ADD   [X-8],0xFE
    1CB7: 0F F7 FF ADC   [X-9],0xFF
    1CBA: 62 D0 00 MOV   REG[0xD0],0x0
    1CBD: 52 F8    MOV   A,[X-8]
    1CBF: 53 7C    MOV   [__r1],A
    1CC1: 52 F7    MOV   A,[X-9]
    1CC3: 60 D4    MOV   REG[0xD4],A
    1CC5: 3E 7C    MVI   A,[__r1]
    1CC7: 54 0B    MOV   [X+11],A
    1CC9: 3E 7C    MVI   A,[__r1]
    1CCB: 54 0C    MOV   [X+12],A
    1CCD: 50 00    MOV   A,0x0
    1CCF: 08       PUSH  A
    1CD0: 50 0A    MOV   A,0xA
    1CD2: 08       PUSH  A
    1CD3: 52 0B    MOV   A,[X+11]
    1CD5: 08       PUSH  A
    1CD6: 52 0C    MOV   A,[X+12]
    1CD8: 08       PUSH  A
    1CD9: 52 06    MOV   A,[X+6]
    1CDB: 08       PUSH  A
    1CDC: 52 07    MOV   A,[X+7]
    1CDE: 08       PUSH  A
    1CDF: 7C 16 CC LCALL _itoa
    1CE2: 38 FA    ADD   SP,0xFA
    1CE4: 81 2F    JMP   0x1E14
    1CE6: 07 F8 FE ADD   [X-8],0xFE
    1CE9: 0F F7 FF ADC   [X-9],0xFF
    1CEC: 62 D0 00 MOV   REG[0xD0],0x0
    1CEF: 52 F8    MOV   A,[X-8]
    1CF1: 53 7C    MOV   [__r1],A
    1CF3: 52 F7    MOV   A,[X-9]
    1CF5: 60 D4    MOV   REG[0xD4],A
    1CF7: 3E 7C    MVI   A,[__r1]
    1CF9: 53 7D    MOV   [__r0],A
    1CFB: 3E 7C    MVI   A,[__r1]
    1CFD: 54 0C    MOV   [X+12],A
    1CFF: 51 7D    MOV   A,[__r0]
    1D01: 54 0B    MOV   [X+11],A
    1D03: 52 FA    MOV   A,[X-6]
    1D05: 53 7C    MOV   [__r1],A
    1D07: 52 F9    MOV   A,[X-7]
    1D09: 10       PUSH  X
    1D0A: 58 7C    MOV   X,[__r1]
    1D0C: 28       ROMX  
    1D0D: 20       POP   X
    1D0E: 39 75    CMP   A,0x75
    1D10: B0 1A    JNZ   0x1D2B
    1D12: 50 00    MOV   A,0x0
    1D14: 08       PUSH  A
    1D15: 50 0A    MOV   A,0xA
    1D17: 08       PUSH  A
    1D18: 52 0B    MOV   A,[X+11]
    1D1A: 08       PUSH  A
    1D1B: 52 0C    MOV   A,[X+12]
    1D1D: 08       PUSH  A
    1D1E: 52 06    MOV   A,[X+6]
    1D20: 08       PUSH  A
    1D21: 52 07    MOV   A,[X+7]
    1D23: 08       PUSH  A
    1D24: 7C 18 A5 LCALL _utoa
    1D27: 38 FA    ADD   SP,0xFA
    1D29: 80 EA    JMP   0x1E14
    1D2B: 62 D0 00 MOV   REG[0xD0],0x0
    1D2E: 52 FA    MOV   A,[X-6]
    1D30: 53 7C    MOV   [__r1],A
    1D32: 52 F9    MOV   A,[X-7]
    1D34: 10       PUSH  X
    1D35: 58 7C    MOV   X,[__r1]
    1D37: 28       ROMX  
    1D38: 20       POP   X
    1D39: 39 6F    CMP   A,0x6F
    1D3B: B0 1A    JNZ   0x1D56
    1D3D: 50 00    MOV   A,0x0
    1D3F: 08       PUSH  A
    1D40: 50 08    MOV   A,0x8
    1D42: 08       PUSH  A
    1D43: 52 0B    MOV   A,[X+11]
    1D45: 08       PUSH  A
    1D46: 52 0C    MOV   A,[X+12]
    1D48: 08       PUSH  A
    1D49: 52 06    MOV   A,[X+6]
    1D4B: 08       PUSH  A
    1D4C: 52 07    MOV   A,[X+7]
    1D4E: 08       PUSH  A
    1D4F: 7C 18 A5 LCALL _utoa
    1D52: 38 FA    ADD   SP,0xFA
    1D54: 80 BF    JMP   0x1E14
    1D56: 62 D0 00 MOV   REG[0xD0],0x0
    1D59: 52 FA    MOV   A,[X-6]
    1D5B: 53 7C    MOV   [__r1],A
    1D5D: 52 F9    MOV   A,[X-7]
    1D5F: 10       PUSH  X
    1D60: 58 7C    MOV   X,[__r1]
    1D62: 28       ROMX  
    1D63: 20       POP   X
    1D64: 39 70    CMP   A,0x70
    1D66: B0 39    JNZ   0x1DA0
    1D68: 52 07    MOV   A,[X+7]
    1D6A: 53 7C    MOV   [__r1],A
    1D6C: 52 06    MOV   A,[X+6]
    1D6E: 53 7D    MOV   [__r0],A
    1D70: 51 7C    MOV   A,[__r1]
    1D72: 01 01    ADD   A,0x1
    1D74: 54 07    MOV   [X+7],A
    1D76: 51 7D    MOV   A,[__r0]
    1D78: 09 00    ADC   A,0x0
    1D7A: 54 06    MOV   [X+6],A
    1D7C: 51 7D    MOV   A,[__r0]
    1D7E: 60 D5    MOV   REG[0xD5],A
    1D80: 50 30    MOV   A,0x30
    1D82: 3F 7C    MVI   [__r1],A
    1D84: 52 07    MOV   A,[X+7]
    1D86: 53 7C    MOV   [__r1],A
    1D88: 52 06    MOV   A,[X+6]
    1D8A: 53 7D    MOV   [__r0],A
    1D8C: 51 7C    MOV   A,[__r1]
    1D8E: 01 01    ADD   A,0x1
    1D90: 54 07    MOV   [X+7],A
    1D92: 51 7D    MOV   A,[__r0]
    1D94: 09 00    ADC   A,0x0
    1D96: 54 06    MOV   [X+6],A
    1D98: 51 7D    MOV   A,[__r0]
    1D9A: 60 D5    MOV   REG[0xD5],A
    1D9C: 50 78    MOV   A,0x78
    1D9E: 3F 7C    MVI   [__r1],A
    1DA0: 50 00    MOV   A,0x0
    1DA2: 08       PUSH  A
    1DA3: 50 10    MOV   A,0x10
    1DA5: 08       PUSH  A
    1DA6: 52 0B    MOV   A,[X+11]
    1DA8: 08       PUSH  A
    1DA9: 52 0C    MOV   A,[X+12]
    1DAB: 08       PUSH  A
    1DAC: 52 06    MOV   A,[X+6]
    1DAE: 08       PUSH  A
    1DAF: 52 07    MOV   A,[X+7]
    1DB1: 08       PUSH  A
    1DB2: 7C 18 A5 LCALL _utoa
    1DB5: 38 FA    ADD   SP,0xFA
    1DB7: 62 D0 00 MOV   REG[0xD0],0x0
    1DBA: 52 FA    MOV   A,[X-6]
    1DBC: 53 7C    MOV   [__r1],A
    1DBE: 52 F9    MOV   A,[X-7]
    1DC0: 10       PUSH  X
    1DC1: 58 7C    MOV   X,[__r1]
    1DC3: 28       ROMX  
    1DC4: 20       POP   X
    1DC5: 39 58    CMP   A,0x58
    1DC7: B0 4C    JNZ   0x1E14
    1DC9: 56 01 5C MOV   [X+1],0x5C
    1DCC: 56 00 00 MOV   [X+0],0x0
    1DCF: 80 33    JMP   0x1E03
    1DD1: 62 D0 00 MOV   REG[0xD0],0x0
    1DD4: 52 01    MOV   A,[X+1]
    1DD6: 53 7C    MOV   [__r1],A
    1DD8: 52 00    MOV   A,[X+0]
    1DDA: 60 D4    MOV   REG[0xD4],A
    1DDC: 3E 7C    MVI   A,[__r1]
    1DDE: 53 7C    MOV   [__r1],A
    1DE0: 50 00    MOV   A,0x0
    1DE2: 08       PUSH  A
    1DE3: 51 7C    MOV   A,[__r1]
    1DE5: 08       PUSH  A
    1DE6: 7C 1A 6C LCALL _toupper
    1DE9: 38 FE    ADD   SP,0xFE
    1DEB: 62 D0 00 MOV   REG[0xD0],0x0
    1DEE: 51 7C    MOV   A,[__r1]
    1DF0: 53 7D    MOV   [__r0],A
    1DF2: 52 01    MOV   A,[X+1]
    1DF4: 53 7A    MOV   [__r3],A
    1DF6: 52 00    MOV   A,[X+0]
    1DF8: 60 D5    MOV   REG[0xD5],A
    1DFA: 51 7D    MOV   A,[__r0]
    1DFC: 3F 7A    MVI   [__r3],A
    1DFE: 77 01    INC   [X+1]
    1E00: 0F 00 00 ADC   [X+0],0x0
    1E03: 62 D0 00 MOV   REG[0xD0],0x0
    1E06: 52 01    MOV   A,[X+1]
    1E08: 53 7C    MOV   [__r1],A
    1E0A: 52 00    MOV   A,[X+0]
    1E0C: 60 D4    MOV   REG[0xD4],A
    1E0E: 3E 7C    MVI   A,[__r1]
    1E10: 39 00    CMP   A,0x0
    1E12: BF BE    JNZ   0x1DD1
    1E14: 56 01 5C MOV   [X+1],0x5C
    1E17: 56 00 00 MOV   [X+0],0x0
    1E1A: 80 D2    JMP   0x1EED
    1E1C: 07 F8 FE ADD   [X-8],0xFE
    1E1F: 0F F7 FF ADC   [X-9],0xFF
    1E22: 62 D0 00 MOV   REG[0xD0],0x0
    1E25: 52 F8    MOV   A,[X-8]
    1E27: 53 7C    MOV   [__r1],A
    1E29: 52 F7    MOV   A,[X-9]
    1E2B: 60 D4    MOV   REG[0xD4],A
    1E2D: 3E 7C    MVI   A,[__r1]
    1E2F: 3E 7C    MVI   A,[__r1]
    1E31: 54 0D    MOV   [X+13],A
    1E33: 10       PUSH  X
    1E34: 52 0D    MOV   A,[X+13]
    1E36: 08       PUSH  A
    1E37: 52 FC    MOV   A,[X-4]
    1E39: 53 7C    MOV   [__r1],A
    1E3B: 52 FB    MOV   A,[X-5]
    1E3D: 58 7C    MOV   X,[__r1]
    1E3F: 7C 16 C0 LCALL __plcall
    1E42: 38 FF    ADD   SP,0xFF
    1E44: 20       POP   X
    1E45: 77 05    INC   [X+5]
    1E47: 0F 04 00 ADC   [X+4],0x0
    1E4A: 81 05    JMP   0x1F50
    1E4C: 07 F8 FE ADD   [X-8],0xFE
    1E4F: 0F F7 FF ADC   [X-9],0xFF
    1E52: 62 D0 00 MOV   REG[0xD0],0x0
    1E55: 52 F8    MOV   A,[X-8]
    1E57: 53 7C    MOV   [__r1],A
    1E59: 52 F7    MOV   A,[X-9]
    1E5B: 60 D4    MOV   REG[0xD4],A
    1E5D: 3E 7C    MVI   A,[__r1]
    1E5F: 54 02    MOV   [X+2],A
    1E61: 3E 7C    MVI   A,[__r1]
    1E63: 54 03    MOV   [X+3],A
    1E65: 3D 08 2D CMP   [X+8],0x2D
    1E68: B0 45    JNZ   0x1EAE
    1E6A: 10       PUSH  X
    1E6B: 50 2D    MOV   A,0x2D
    1E6D: 08       PUSH  A
    1E6E: 62 D0 00 MOV   REG[0xD0],0x0
    1E71: 52 FC    MOV   A,[X-4]
    1E73: 53 7C    MOV   [__r1],A
    1E75: 52 FB    MOV   A,[X-5]
    1E77: 58 7C    MOV   X,[__r1]
    1E79: 7C 16 C0 LCALL __plcall
    1E7C: 38 FF    ADD   SP,0xFF
    1E7E: 20       POP   X
    1E7F: 77 05    INC   [X+5]
    1E81: 0F 04 00 ADC   [X+4],0x0
    1E84: 80 29    JMP   0x1EAE
    1E86: 62 D0 00 MOV   REG[0xD0],0x0
    1E89: 52 03    MOV   A,[X+3]
    1E8B: 53 7C    MOV   [__r1],A
    1E8D: 52 02    MOV   A,[X+2]
    1E8F: 10       PUSH  X
    1E90: 58 7C    MOV   X,[__r1]
    1E92: 28       ROMX  
    1E93: 20       POP   X
    1E94: 10       PUSH  X
    1E95: 08       PUSH  A
    1E96: 52 FC    MOV   A,[X-4]
    1E98: 53 7C    MOV   [__r1],A
    1E9A: 52 FB    MOV   A,[X-5]
    1E9C: 58 7C    MOV   X,[__r1]
    1E9E: 7C 16 C0 LCALL __plcall
    1EA1: 38 FF    ADD   SP,0xFF
    1EA3: 20       POP   X
    1EA4: 77 05    INC   [X+5]
    1EA6: 0F 04 00 ADC   [X+4],0x0
    1EA9: 77 03    INC   [X+3]
    1EAB: 0F 02 00 ADC   [X+2],0x0
    1EAE: 62 D0 00 MOV   REG[0xD0],0x0
    1EB1: 52 03    MOV   A,[X+3]
    1EB3: 53 7C    MOV   [__r1],A
    1EB5: 52 02    MOV   A,[X+2]
    1EB7: 10       PUSH  X
    1EB8: 58 7C    MOV   X,[__r1]
    1EBA: 28       ROMX  
    1EBB: 20       POP   X
    1EBC: 39 00    CMP   A,0x0
    1EBE: BF C7    JNZ   0x1E86
    1EC0: 80 8F    JMP   0x1F50
    1EC2: 07 F8 FE ADD   [X-8],0xFE
    1EC5: 0F F7 FF ADC   [X-9],0xFF
    1EC8: 62 D0 00 MOV   REG[0xD0],0x0
    1ECB: 52 F8    MOV   A,[X-8]
    1ECD: 53 7C    MOV   [__r1],A
    1ECF: 52 F7    MOV   A,[X-9]
    1ED1: 60 D4    MOV   REG[0xD4],A
    1ED3: 3E 7C    MVI   A,[__r1]
    1ED5: 54 00    MOV   [X+0],A
    1ED7: 3E 7C    MVI   A,[__r1]
    1ED9: 54 01    MOV   [X+1],A
    1EDB: 3D 00 00 CMP   [X+0],0x0
    1EDE: B0 0E    JNZ   0x1EED
    1EE0: 3D 01 00 CMP   [X+1],0x0
    1EE3: B0 09    JNZ   0x1EED
    1EE5: 56 03 07 MOV   [X+3],0x7
    1EE8: 56 02 08 MOV   [X+2],0x8
    1EEB: 8F 79    JMP   0x1E65
    1EED: 3D 08 2D CMP   [X+8],0x2D
    1EF0: B0 44    JNZ   0x1F35
    1EF2: 10       PUSH  X
    1EF3: 50 2D    MOV   A,0x2D
    1EF5: 08       PUSH  A
    1EF6: 62 D0 00 MOV   REG[0xD0],0x0
    1EF9: 52 FC    MOV   A,[X-4]
    1EFB: 53 7C    MOV   [__r1],A
    1EFD: 52 FB    MOV   A,[X-5]
    1EFF: 58 7C    MOV   X,[__r1]
    1F01: 7C 16 C0 LCALL __plcall
    1F04: 38 FF    ADD   SP,0xFF
    1F06: 20       POP   X
    1F07: 77 05    INC   [X+5]
    1F09: 0F 04 00 ADC   [X+4],0x0
    1F0C: 80 28    JMP   0x1F35
    1F0E: 62 D0 00 MOV   REG[0xD0],0x0
    1F11: 52 01    MOV   A,[X+1]
    1F13: 53 7C    MOV   [__r1],A
    1F15: 52 00    MOV   A,[X+0]
    1F17: 60 D4    MOV   REG[0xD4],A
    1F19: 3E 7C    MVI   A,[__r1]
    1F1B: 10       PUSH  X
    1F1C: 08       PUSH  A
    1F1D: 52 FC    MOV   A,[X-4]
    1F1F: 53 7C    MOV   [__r1],A
    1F21: 52 FB    MOV   A,[X-5]
    1F23: 58 7C    MOV   X,[__r1]
    1F25: 7C 16 C0 LCALL __plcall
    1F28: 38 FF    ADD   SP,0xFF
    1F2A: 20       POP   X
    1F2B: 77 05    INC   [X+5]
    1F2D: 0F 04 00 ADC   [X+4],0x0
    1F30: 77 01    INC   [X+1]
    1F32: 0F 00 00 ADC   [X+0],0x0
    1F35: 62 D0 00 MOV   REG[0xD0],0x0
    1F38: 52 01    MOV   A,[X+1]
    1F3A: 53 7C    MOV   [__r1],A
    1F3C: 52 00    MOV   A,[X+0]
    1F3E: 60 D4    MOV   REG[0xD4],A
    1F40: 3E 7C    MVI   A,[__r1]
    1F42: 39 00    CMP   A,0x0
    1F44: BF C9    JNZ   0x1F0E
    1F46: 80 09    JMP   0x1F50
    1F48: 56 03 19 MOV   [X+3],0x19
    1F4B: 56 02 08 MOV   [X+2],0x8
    1F4E: 8F 16    JMP   0x1E65
    1F50: 77 FA    INC   [X-6]
    1F52: 0F F9 00 ADC   [X-7],0x0
    1F55: 62 D0 00 MOV   REG[0xD0],0x0
    1F58: 52 FA    MOV   A,[X-6]
    1F5A: 53 7C    MOV   [__r1],A
    1F5C: 52 F9    MOV   A,[X-7]
    1F5E: 10       PUSH  X
    1F5F: 58 7C    MOV   X,[__r1]
    1F61: 28       ROMX  
    1F62: 20       POP   X
    1F63: 39 00    CMP   A,0x0
    1F65: BC 29    JNZ   0x1B8F
    1F67: 52 05    MOV   A,[X+5]
    1F69: 53 7C    MOV   [__r1],A
    1F6B: 52 04    MOV   A,[X+4]
    1F6D: 53 7D    MOV   [__r0],A
    1F6F: 38 EF    ADD   SP,0xEF
    1F71: 20       POP   X
    1F72: 7F       RET   
    1F73: 10       PUSH  X
    1F74: 4F       MOV   X,SP
    1F75: 38 04    ADD   SP,0x4
    1F77: 80 06    JMP   0x1F7E
    1F79: 77 FC    INC   [X-4]
    1F7B: 0F FB 00 ADC   [X-5],0x0
    1F7E: 62 D0 00 MOV   REG[0xD0],0x0
    1F81: 52 FC    MOV   A,[X-4]
    1F83: 53 7C    MOV   [__r1],A
    1F85: 52 FB    MOV   A,[X-5]
    1F87: 10       PUSH  X
    1F88: 58 7C    MOV   X,[__r1]
    1F8A: 28       ROMX  
    1F8B: 20       POP   X
    1F8C: 53 7C    MOV   [__r1],A
    1F8E: 50 00    MOV   A,0x0
    1F90: 08       PUSH  A
    1F91: 51 7C    MOV   A,[__r1]
    1F93: 08       PUSH  A
    1F94: 7C 1A 2A LCALL _isspace
    1F97: 38 FE    ADD   SP,0xFE
    1F99: 62 D0 00 MOV   REG[0xD0],0x0
    1F9C: 3C 7D 00 CMP   [__r0],0x0
    1F9F: BF D9    JNZ   0x1F79
    1FA1: 3C 7C 00 CMP   [__r1],0x0
    1FA4: BF D4    JNZ   0x1F79
    1FA6: 56 03 00 MOV   [X+3],0x0
    1FA9: 56 02 00 MOV   [X+2],0x0
    1FAC: 62 D0 00 MOV   REG[0xD0],0x0
    1FAF: 52 FC    MOV   A,[X-4]
    1FB1: 53 7C    MOV   [__r1],A
    1FB3: 52 FB    MOV   A,[X-5]
    1FB5: 10       PUSH  X
    1FB6: 58 7C    MOV   X,[__r1]
    1FB8: 28       ROMX  
    1FB9: 20       POP   X
    1FBA: 39 2D    CMP   A,0x2D
    1FBC: B0 0E    JNZ   0x1FCB
    1FBE: 56 03 01 MOV   [X+3],0x1
    1FC1: 56 02 00 MOV   [X+2],0x0
    1FC4: 77 FC    INC   [X-4]
    1FC6: 0F FB 00 ADC   [X-5],0x0
    1FC9: 80 18    JMP   0x1FE2
    1FCB: 62 D0 00 MOV   REG[0xD0],0x0
    1FCE: 52 FC    MOV   A,[X-4]
    1FD0: 53 7C    MOV   [__r1],A
    1FD2: 52 FB    MOV   A,[X-5]
    1FD4: 10       PUSH  X
    1FD5: 58 7C    MOV   X,[__r1]
    1FD7: 28       ROMX  
    1FD8: 20       POP   X
    1FD9: 39 2B    CMP   A,0x2B
    1FDB: B0 06    JNZ   0x1FE2
    1FDD: 77 FC    INC   [X-4]
    1FDF: 0F FB 00 ADC   [X-5],0x0
    1FE2: 56 01 00 MOV   [X+1],0x0
    1FE5: 56 00 00 MOV   [X+0],0x0
    1FE8: 80 7C    JMP   0x2065
    1FEA: 62 D0 00 MOV   REG[0xD0],0x0
    1FED: 52 FC    MOV   A,[X-4]
    1FEF: 53 7C    MOV   [__r1],A
    1FF1: 52 FB    MOV   A,[X-5]
    1FF3: 53 7D    MOV   [__r0],A
    1FF5: 51 7C    MOV   A,[__r1]
    1FF7: 01 01    ADD   A,0x1
    1FF9: 54 FC    MOV   [X-4],A
    1FFB: 51 7D    MOV   A,[__r0]
    1FFD: 09 00    ADC   A,0x0
    1FFF: 54 FB    MOV   [X-5],A
    2001: 52 01    MOV   A,[X+1]
    2003: 53 7A    MOV   [__r3],A
    2005: 52 00    MOV   A,[X+0]
    2007: 53 7B    MOV   [__r2],A
    2009: 55 78 0A MOV   [__r5],0xA
    200C: 55 79 00 MOV   [__r4],0x0
    200F: 55 77 00 MOV   [__rX],0x0
    2012: 55 76 00 MOV   [__rY],0x0
    2015: 3C 79 00 CMP   [__r4],0x0
    2018: B0 06    JNZ   0x201F
    201A: 3C 78 00 CMP   [__r5],0x0
    201D: A0 1A    JZ    0x2038
    201F: 70 FB    AND   F,0xFB
    2021: 6E 79    RRC   [__r4]
    2023: 6E 78    RRC   [__r5]
    2025: D0 0C    JNC   0x2032
    2027: 62 D0 00 MOV   REG[0xD0],0x0
    202A: 51 7A    MOV   A,[__r3]
    202C: 04 77    ADD   [__rX],A
    202E: 51 7B    MOV   A,[__r2]
    2030: 0C 76    ADC   [__rY],A
    2032: 65 7A    ASL   [__r3]
    2034: 6B 7B    RLC   [__r2]
    2036: 8F DE    JMP   0x2015
    2038: 5F 7A 77 MOV   [__r3],[__rX]
    203B: 5F 7B 76 MOV   [__r2],[__rY]
    203E: 62 D0 00 MOV   REG[0xD0],0x0
    2041: 51 7D    MOV   A,[__r0]
    2043: 10       PUSH  X
    2044: 58 7C    MOV   X,[__r1]
    2046: 28       ROMX  
    2047: 20       POP   X
    2048: 53 7C    MOV   [__r1],A
    204A: 55 7D 00 MOV   [__r0],0x0
    204D: 51 7A    MOV   A,[__r3]
    204F: 02 7C    ADD   A,[__r1]
    2051: 53 7C    MOV   [__r1],A
    2053: 51 7B    MOV   A,[__r2]
    2055: 0A 7D    ADC   A,[__r0]
    2057: 53 7D    MOV   [__r0],A
    2059: 51 7C    MOV   A,[__r1]
    205B: 11 30    SUB   A,0x30
    205D: 54 01    MOV   [X+1],A
    205F: 51 7D    MOV   A,[__r0]
    2061: 19 00    SBB   A,0x0
    2063: 54 00    MOV   [X+0],A
    2065: 62 D0 00 MOV   REG[0xD0],0x0
    2068: 52 FC    MOV   A,[X-4]
    206A: 53 7C    MOV   [__r1],A
    206C: 52 FB    MOV   A,[X-5]
    206E: 10       PUSH  X
    206F: 58 7C    MOV   X,[__r1]
    2071: 28       ROMX  
    2072: 20       POP   X
    2073: 53 7C    MOV   [__r1],A
    2075: 50 00    MOV   A,0x0
    2077: 08       PUSH  A
    2078: 51 7C    MOV   A,[__r1]
    207A: 08       PUSH  A
    207B: 7C 19 E8 LCALL _isdigit
    207E: 38 FE    ADD   SP,0xFE
    2080: 62 D0 00 MOV   REG[0xD0],0x0
    2083: 3C 7D 00 CMP   [__r0],0x0
    2086: BF 63    JNZ   0x1FEA
    2088: 3C 7C 00 CMP   [__r1],0x0
    208B: BF 5E    JNZ   0x1FEA
    208D: 3D 02 00 CMP   [X+2],0x0
    2090: B0 06    JNZ   0x2097
    2092: 3D 03 00 CMP   [X+3],0x0
    2095: A0 14    JZ    0x20AA
    2097: 62 D0 00 MOV   REG[0xD0],0x0
    209A: 52 01    MOV   A,[X+1]
    209C: 73       CPL   A
    209D: 11 FF    SUB   A,0xFF
    209F: 53 7C    MOV   [__r1],A
    20A1: 52 00    MOV   A,[X+0]
    20A3: 73       CPL   A
    20A4: 19 FF    SBB   A,0xFF
    20A6: 53 7D    MOV   [__r0],A
    20A8: 80 0C    JMP   0x20B5
    20AA: 62 D0 00 MOV   REG[0xD0],0x0
    20AD: 52 01    MOV   A,[X+1]
    20AF: 53 7C    MOV   [__r1],A
    20B1: 52 00    MOV   A,[X+0]
    20B3: 53 7D    MOV   [__r0],A
    20B5: 38 FC    ADD   SP,0xFC
    20B7: 20       POP   X
    20B8: 7F       RET   
