#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              6.771    54.057
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.519    55.576
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27.QDI[0] (Q_FRAG)                                                                                                                              3.455    59.031
data arrival time                                                                                                                                                                                             59.031

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -59.031
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -56.936


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                               0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QCK[0] (Q_FRAG)                                                  1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.268     6.959
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552     8.511
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.416    12.927
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    13.922
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.909    18.832
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    19.827
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.857    23.684
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.680
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.840    28.520
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.515
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.408    32.923
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    33.919
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.474    37.393
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    38.389
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        3.981    42.370
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    43.365
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.267    46.632
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    47.628
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                           3.173    50.801
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.251    52.052
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     3.483    55.535
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    56.530
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q.QDI[0] (Q_FRAG)                                                     2.478    59.008
data arrival time                                                                                                                 59.008

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                               0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q.QCK[0] (Q_FRAG)                                                     1.990     1.990
clock uncertainty                                                                                                        0.000     1.990
cell setup time                                                                                                          0.105     2.095
data required time                                                                                                                 2.095
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 2.095
data arrival time                                                                                                                -59.008
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -56.913


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                                              3.576    50.863
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.462    52.325
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QDI[0] (Q_FRAG)                                                                                                                              6.086    58.411
data arrival time                                                                                                                                                                                             58.411

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -58.411
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -56.316


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                               0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QCK[0] (Q_FRAG)                                                  1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.268     6.959
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552     8.511
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.416    12.927
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    13.922
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.909    18.832
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    19.827
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.857    23.684
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.680
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.840    28.520
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.515
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.408    32.923
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    33.919
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.474    37.393
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    38.389
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        3.981    42.370
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    43.365
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.267    46.632
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    47.628
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                           3.173    50.801
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                            1.251    52.052
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   2.400    54.452
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.305    55.757
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1.QDI[0] (Q_FRAG)                                                   2.478    58.235
data arrival time                                                                                                                 58.235

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                               0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1.QCK[0] (Q_FRAG)                                                   1.990     1.990
clock uncertainty                                                                                                        0.000     1.990
cell setup time                                                                                                          0.105     2.095
data required time                                                                                                                 2.095
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 2.095
data arrival time                                                                                                                -58.235
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -56.140


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              6.089    53.375
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    54.981
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15.QDI[0] (Q_FRAG)                                                                                                                              3.172    58.153
data arrival time                                                                                                                                                                                             58.153

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.096
data required time                                                                                                                                                                                             2.096
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.096
data arrival time                                                                                                                                                                                            -58.153
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -56.057


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                               6.055    53.341
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                1.519    54.860
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8.QDI[0] (Q_FRAG)                                                                                                                               3.056    57.917
data arrival time                                                                                                                                                                                             57.917

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8.QCK[0] (Q_FRAG)                                                                                                                               2.212     2.212
clock uncertainty                                                                                                                                                                                    0.000     2.212
cell setup time                                                                                                                                                                                      0.105     2.318
data required time                                                                                                                                                                                             2.318
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.318
data arrival time                                                                                                                                                                                            -57.917
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -55.599


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag.TB2[0] (C_FRAG)                                                                                                              5.016    52.302
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                                               1.691    53.993
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QDI[0] (Q_FRAG)                                                                                                                              3.537    57.530
data arrival time                                                                                                                                                                                             57.530

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -57.530
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -55.435


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              6.062    53.348
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    54.954
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13.QDI[0] (Q_FRAG)                                                                                                                              2.575    57.528
data arrival time                                                                                                                                                                                             57.528

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.096
data required time                                                                                                                                                                                             2.096
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.096
data arrival time                                                                                                                                                                                            -57.528
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -55.433


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              4.881    52.167
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    53.773
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30.QDI[0] (Q_FRAG)                                                                                                                              3.537    57.309
data arrival time                                                                                                                                                                                             57.309

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -57.309
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -55.214


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              4.053    51.340
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    52.945
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11.QDI[0] (Q_FRAG)                                                                                                                              4.340    57.285
data arrival time                                                                                                                                                                                             57.285

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.096
data required time                                                                                                                                                                                             2.096
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.096
data arrival time                                                                                                                                                                                            -57.285
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -55.189


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                               0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QCK[0] (Q_FRAG)                                                  1.990     1.990
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                        3.268     6.959
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552     8.511
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.416    12.927
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    13.922
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.909    18.832
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    19.827
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.857    23.684
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    24.680
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.840    28.520
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.515
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                        3.408    32.923
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    33.919
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.474    37.393
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    38.389
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        3.981    42.370
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    43.365
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                         5.944    49.309
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305    50.615
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   2.672    53.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.251    54.537
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4.QDI[0] (Q_FRAG)                                                   2.398    56.935
data arrival time                                                                                                                 56.935

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                               0.000     0.000
clock source latency                                                                                                     0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                         0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4.QCK[0] (Q_FRAG)                                                   2.004     2.004
clock uncertainty                                                                                                        0.000     2.004
cell setup time                                                                                                          0.105     2.109
data required time                                                                                                                 2.109
----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 2.109
data arrival time                                                                                                                -56.935
----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -54.826


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                               4.968    52.255
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                1.519    53.774
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9.QDI[0] (Q_FRAG)                                                                                                                               2.973    56.747
data arrival time                                                                                                                                                                                             56.747

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9.QCK[0] (Q_FRAG)                                                                                                                               1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.096
data required time                                                                                                                                                                                             2.096
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.096
data arrival time                                                                                                                                                                                            -56.747
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -54.651


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              5.322    52.609
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    54.214
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23.QDI[0] (Q_FRAG)                                                                                                                              2.478    56.692
data arrival time                                                                                                                                                                                             56.692

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -56.692
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -54.597


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              5.258    52.544
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    54.150
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28.QDI[0] (Q_FRAG)                                                                                                                              2.504    56.653
data arrival time                                                                                                                                                                                             56.653

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -56.653
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -54.558


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              5.210    52.496
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    54.102
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17.QDI[0] (Q_FRAG)                                                                                                                              2.478    56.579
data arrival time                                                                                                                                                                                             56.579

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17.QCK[0] (Q_FRAG)                                                                                                                              2.004     2.004
clock uncertainty                                                                                                                                                                                    0.000     2.004
cell setup time                                                                                                                                                                                      0.105     2.109
data required time                                                                                                                                                                                             2.109
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.109
data arrival time                                                                                                                                                                                            -56.579
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -54.470


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              4.928    52.214
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    53.820
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12.QDI[0] (Q_FRAG)                                                                                                                              2.606    56.426
data arrival time                                                                                                                                                                                             56.426

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -56.426
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -54.331


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              4.421    51.707
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    53.313
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26.QDI[0] (Q_FRAG)                                                                                                                              3.091    56.404
data arrival time                                                                                                                                                                                             56.404

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -56.404
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -54.308


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                               3.169    50.456
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                1.519    51.975
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6.QDI[0] (Q_FRAG)                                                                                                                               4.407    56.382
data arrival time                                                                                                                                                                                             56.382

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6.QCK[0] (Q_FRAG)                                                                                                                               1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -56.382
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -54.287


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              4.942    52.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    53.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16.QDI[0] (Q_FRAG)                                                                                                                              2.478    56.312
data arrival time                                                                                                                                                                                             56.312

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.096
data required time                                                                                                                                                                                             2.096
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.096
data arrival time                                                                                                                                                                                            -56.312
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -54.216


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              4.789    52.075
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    53.681
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24.QDI[0] (Q_FRAG)                                                                                                                              2.617    56.298
data arrival time                                                                                                                                                                                             56.298

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.096
data required time                                                                                                                                                                                             2.096
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.096
data arrival time                                                                                                                                                                                            -56.298
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -54.202


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                               4.922    52.208
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                1.519    53.727
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3.QDI[0] (Q_FRAG)                                                                                                                               2.371    56.098
data arrival time                                                                                                                                                                                             56.098

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3.QCK[0] (Q_FRAG)                                                                                                                               1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -56.098
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -54.003


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag.TB2[0] (C_FRAG)                                                                                                               4.518    51.805
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                                                1.691    53.496
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2.QDI[0] (Q_FRAG)                                                                                                                               2.478    55.974
data arrival time                                                                                                                                                                                             55.974

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2.QCK[0] (Q_FRAG)                                                                                                                               1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -55.974
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -53.878


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              4.464    51.751
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    53.356
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20.QDI[0] (Q_FRAG)                                                                                                                              2.478    55.834
data arrival time                                                                                                                                                                                             55.834

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -55.834
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -53.739


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              4.447    51.734
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    53.339
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22.QDI[0] (Q_FRAG)                                                                                                                              2.478    55.817
data arrival time                                                                                                                                                                                             55.817

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -55.817
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -53.722


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              4.413    51.699
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    53.305
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19.QDI[0] (Q_FRAG)                                                                                                                              2.478    55.783
data arrival time                                                                                                                                                                                             55.783

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -55.783
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -53.687


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                                                                                              4.218    51.505
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                                               1.705    53.210
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25.QDI[0] (Q_FRAG)                                                                                                                              2.478    55.688
data arrival time                                                                                                                                                                                             55.688

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -55.688
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -53.593


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                                                                                               4.078    51.364
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                                                1.705    53.069
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5.QDI[0] (Q_FRAG)                                                                                                                               2.504    55.573
data arrival time                                                                                                                                                                                             55.573

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5.QCK[0] (Q_FRAG)                                                                                                                               2.004     2.004
clock uncertainty                                                                                                                                                                                    0.000     2.004
cell setup time                                                                                                                                                                                      0.105     2.109
data required time                                                                                                                                                                                             2.109
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.109
data arrival time                                                                                                                                                                                            -55.573
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -53.464


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              3.717    51.004
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    52.609
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10.QDI[0] (Q_FRAG)                                                                                                                              2.478    55.087
data arrival time                                                                                                                                                                                             55.087

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10.QCK[0] (Q_FRAG)                                                                                                                              2.004     2.004
clock uncertainty                                                                                                                                                                                    0.000     2.004
cell setup time                                                                                                                                                                                      0.105     2.109
data required time                                                                                                                                                                                             2.109
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.109
data arrival time                                                                                                                                                                                            -55.087
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -52.978


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              3.655    50.941
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    52.547
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18.QDI[0] (Q_FRAG)                                                                                                                              2.514    55.061
data arrival time                                                                                                                                                                                             55.061

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -55.061
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -52.966


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                               3.627    50.914
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                1.519    52.433
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7.QDI[0] (Q_FRAG)                                                                                                                               2.371    54.804
data arrival time                                                                                                                                                                                             54.804

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7.QCK[0] (Q_FRAG)                                                                                                                               1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.096
data required time                                                                                                                                                                                             2.096
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.096
data arrival time                                                                                                                                                                                            -54.804
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -52.708


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                                                                                              3.176    50.462
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                                               1.705    52.168
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14.QDI[0] (Q_FRAG)                                                                                                                              2.478    54.645
data arrival time                                                                                                                                                                                             54.645

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.095
data required time                                                                                                                                                                                             2.095
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.095
data arrival time                                                                                                                                                                                            -54.645
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -52.550


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              3.129    50.415
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    52.021
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21.QDI[0] (Q_FRAG)                                                                                                                              2.575    54.595
data arrival time                                                                                                                                                                                             54.595

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21.QCK[0] (Q_FRAG)                                                                                                                              1.990     1.990
clock uncertainty                                                                                                                                                                                    0.000     1.990
cell setup time                                                                                                                                                                                      0.105     2.096
data required time                                                                                                                                                                                             2.096
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.096
data arrival time                                                                                                                                                                                            -54.595
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -52.499


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                        1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                       1.701     3.691
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                       4.473     8.165
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.437     9.602
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.261    12.862
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    14.325
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           2.709    17.034
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593    18.627
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     2.598    21.226
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305    22.531
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               2.561    25.091
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    26.343
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                                         2.407    28.749
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.549    30.299
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   2.685    32.984
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.251    34.235
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             2.486    36.722
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    38.184
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       3.903    42.087
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.251    43.338
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 2.486    45.824
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    47.286
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                                                                           3.465    50.751
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                                                            1.251    52.002
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QDI[0] (Q_FRAG)                                                                                                                                   2.371    54.374
data arrival time                                                                                                                                                                                             54.374

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QCK[0] (Q_FRAG)                                                                                                                                   2.004     2.004
clock uncertainty                                                                                                                                                                                    0.000     2.004
cell setup time                                                                                                                                                                                      0.105     2.109
data required time                                                                                                                                                                                             2.109
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             2.109
data arrival time                                                                                                                                                                                            -54.374
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -52.265


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                        5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                         1.305    19.286
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                       6.204    25.490
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                        1.251    26.741
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                       7.246    33.987
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.501    35.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15.QDI[0] (Q_FRAG)                                       7.520    43.008
data arrival time                                                                                                            43.008

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell setup time                                                                                                     0.105     2.095
data required time                                                                                                            2.095
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.095
data arrival time                                                                                                           -43.008
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -40.913


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                        5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                         1.305    19.286
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                       6.204    25.490
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                        1.251    26.741
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       7.178    33.920
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    35.525
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11.QDI[0] (Q_FRAG)                                       5.799    41.324
data arrival time                                                                                                            41.324

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell setup time                                                                                                     0.105     2.096
data required time                                                                                                            2.096
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.096
data arrival time                                                                                                           -41.324
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -39.228


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       6.835    26.694
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.946
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             4.489    32.435
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.519    33.954
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29.QDI[0] (Q_FRAG)                                             6.981    40.934
data arrival time                                                                                                                   40.934

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29.QCK[0] (Q_FRAG)                                             1.990     1.990
clock uncertainty                                                                                                          0.000     1.990
cell setup time                                                                                                            0.105     2.095
data required time                                                                                                                   2.095
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   2.095
data arrival time                                                                                                                  -40.934
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -38.839


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                        5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                         1.305    19.286
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                       6.204    25.490
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                        1.251    26.741
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       6.771    33.513
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    35.118
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12.QDI[0] (Q_FRAG)                                       5.375    40.493
data arrival time                                                                                                            40.493

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell setup time                                                                                                     0.105     2.109
data required time                                                                                                            2.109
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.109
data arrival time                                                                                                           -40.493
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -38.384


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    19.286
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                      6.204    25.490
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                       1.251    26.741
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.912    32.653
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    34.172
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8.QDI[0] (Q_FRAG)                                       5.616    39.789
data arrival time                                                                                                           39.789

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                  0.000     1.990
cell setup time                                                                                                    0.105     2.095
data required time                                                                                                           2.095
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           2.095
data arrival time                                                                                                          -39.789
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -37.694


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       6.835    26.694
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.946
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                             5.113    33.059
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.501    34.560
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30.QDI[0] (Q_FRAG)                                             4.725    39.285
data arrival time                                                                                                                   39.285

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30.QCK[0] (Q_FRAG)                                             2.004     2.004
clock uncertainty                                                                                                          0.000     2.004
cell setup time                                                                                                            0.105     2.109
data required time                                                                                                                   2.109
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   2.109
data arrival time                                                                                                                  -39.285
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -37.176


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       6.835    26.694
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.946
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             5.146    33.092
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.605    34.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26.QDI[0] (Q_FRAG)                                             4.546    39.243
data arrival time                                                                                                                   39.243

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26.QCK[0] (Q_FRAG)                                             1.990     1.990
clock uncertainty                                                                                                          0.000     1.990
cell setup time                                                                                                            0.105     2.096
data required time                                                                                                                   2.096
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   2.096
data arrival time                                                                                                                  -39.243
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -37.147


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                        5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                         1.305    19.286
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                       6.204    25.490
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                        1.251    26.741
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.876    32.617
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    34.223
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10.QDI[0] (Q_FRAG)                                       4.456    38.679
data arrival time                                                                                                            38.679

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell setup time                                                                                                     0.105     2.109
data required time                                                                                                            2.109
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.109
data arrival time                                                                                                           -38.679
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -36.570


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                        5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                         1.305    19.286
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                       6.204    25.490
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                        1.251    26.741
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       6.810    33.551
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    35.070
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13.QDI[0] (Q_FRAG)                                       3.522    38.592
data arrival time                                                                                                            38.592

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell setup time                                                                                                     0.105     2.109
data required time                                                                                                            2.109
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.109
data arrival time                                                                                                           -38.592
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -36.483


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       3.160    23.019
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    24.324
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               6.284    30.609
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.605    32.214
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18.QDI[0] (Q_FRAG)                                               6.313    38.527
data arrival time                                                                                                                     38.527

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18.QCK[0] (Q_FRAG)                                               1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.095
data required time                                                                                                                     2.095
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.095
data arrival time                                                                                                                    -38.527
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -36.432


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       6.835    26.694
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.946
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             4.481    32.426
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.605    34.032
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25.QDI[0] (Q_FRAG)                                             4.418    38.450
data arrival time                                                                                                                   38.450

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25.QCK[0] (Q_FRAG)                                             1.990     1.990
clock uncertainty                                                                                                          0.000     1.990
cell setup time                                                                                                            0.105     2.095
data required time                                                                                                                   2.095
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   2.095
data arrival time                                                                                                                  -38.450
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -36.355


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.964    24.250
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    25.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                                5.559    31.115
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.501    32.616
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24.QDI[0] (Q_FRAG)                                                5.702    38.318
data arrival time                                                                                                                     38.318

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24.QCK[0] (Q_FRAG)                                                1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.096
data required time                                                                                                                     2.096
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.096
data arrival time                                                                                                                    -38.318
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -36.222


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       6.835    26.694
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.946
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             4.933    32.878
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.605    34.484
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27.QDI[0] (Q_FRAG)                                             3.045    37.528
data arrival time                                                                                                                   37.528

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27.QCK[0] (Q_FRAG)                                             1.990     1.990
clock uncertainty                                                                                                          0.000     1.990
cell setup time                                                                                                            0.105     2.095
data required time                                                                                                                   2.095
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   2.095
data arrival time                                                                                                                  -37.528
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -35.433


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       6.835    26.694
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.946
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                             5.328    33.274
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.501    34.775
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28.QDI[0] (Q_FRAG)                                             2.659    37.433
data arrival time                                                                                                                   37.433

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                             1.990     1.990
clock uncertainty                                                                                                          0.000     1.990
cell setup time                                                                                                            0.105     2.096
data required time                                                                                                                   2.096
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   2.096
data arrival time                                                                                                                  -37.433
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -35.338


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                        5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                         1.305    19.286
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                       6.204    25.490
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                        1.251    26.741
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.192    30.934
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    32.453
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14.QDI[0] (Q_FRAG)                                       4.850    37.303
data arrival time                                                                                                            37.303

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell setup time                                                                                                     0.105     2.109
data required time                                                                                                            2.109
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.109
data arrival time                                                                                                           -37.303
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -35.194


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       6.835    26.694
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.946
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             4.994    32.940
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.605    34.545
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24.QDI[0] (Q_FRAG)                                             2.690    37.236
data arrival time                                                                                                                   37.236

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24.QCK[0] (Q_FRAG)                                             1.990     1.990
clock uncertainty                                                                                                          0.000     1.990
cell setup time                                                                                                            0.105     2.096
data required time                                                                                                                   2.096
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   2.096
data arrival time                                                                                                                  -37.236
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -35.140


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.251    19.859
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       3.627    23.486
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305    24.791
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.432    30.224
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    31.743
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6.QDI[0] (Q_FRAG)                                       5.225    36.968
data arrival time                                                                                                            36.968

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6.QCK[0] (Q_FRAG)                                       2.081     2.081
clock uncertainty                                                                                                   0.000     2.081
cell setup time                                                                                                     0.105     2.186
data required time                                                                                                            2.186
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.186
data arrival time                                                                                                           -36.968
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -34.781


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    19.286
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      2.751    22.036
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.251    23.288
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.445    27.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    29.338
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3.QDI[0] (Q_FRAG)                                       7.462    36.799
data arrival time                                                                                                           36.799

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                  0.000     1.990
cell setup time                                                                                                    0.105     2.095
data required time                                                                                                           2.095
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           2.095
data arrival time                                                                                                          -36.799
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -34.704


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.251    19.859
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       3.627    23.486
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305    24.791
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.442    30.233
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    31.839
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2.QDI[0] (Q_FRAG)                                       4.827    36.665
data arrival time                                                                                                            36.665

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell setup time                                                                                                     0.105     2.109
data required time                                                                                                            2.109
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.109
data arrival time                                                                                                           -36.665
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -34.556


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    19.286
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                      6.204    25.490
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                       1.251    26.741
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                       5.951    32.692
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.501    34.193
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9.QDI[0] (Q_FRAG)                                       2.427    36.620
data arrival time                                                                                                           36.620

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                  0.000     1.990
cell setup time                                                                                                    0.105     2.096
data required time                                                                                                           2.096
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           2.096
data arrival time                                                                                                          -36.620
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -34.525


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                            1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                     7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                           6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                            1.251    19.859
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                          2.400    22.259
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.305    23.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.032    28.596
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606    30.202
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11.QDI[0] (Q_FRAG)                                       6.124    36.326
data arrival time                                                                                                             36.326

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell setup time                                                                                                      0.105     2.095
data required time                                                                                                             2.095
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.095
data arrival time                                                                                                            -36.326
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -34.231


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                            1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                     7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                           6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                            1.251    19.859
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                          2.400    22.259
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.305    23.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       6.631    30.195
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    31.801
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10.QDI[0] (Q_FRAG)                                       4.456    36.257
data arrival time                                                                                                             36.257

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell setup time                                                                                                      0.105     2.096
data required time                                                                                                             2.096
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.096
data arrival time                                                                                                            -36.257
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -34.161


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.964    24.250
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    25.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                6.744    32.300
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.519    33.819
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26.QDI[0] (Q_FRAG)                                                2.371    36.190
data arrival time                                                                                                                     36.190

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26.QCK[0] (Q_FRAG)                                                1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.095
data required time                                                                                                                     2.095
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.095
data arrival time                                                                                                                    -36.190
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -34.095


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       3.160    23.019
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    24.324
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               5.657    29.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.605    31.586
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19.QDI[0] (Q_FRAG)                                               4.339    35.925
data arrival time                                                                                                                     35.925

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19.QCK[0] (Q_FRAG)                                               1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.096
data required time                                                                                                                     2.096
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.096
data arrival time                                                                                                                    -35.925
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -33.829


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       2.398    21.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    22.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  3.902    26.837
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    28.442
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18.QDI[0] (Q_FRAG)                                                  7.258    35.700
data arrival time                                                                                                                       35.700

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18.QCK[0] (Q_FRAG)                                                  1.990     1.990
clock uncertainty                                                                                                              0.000     1.990
cell setup time                                                                                                                0.105     2.096
data required time                                                                                                                       2.096
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       2.096
data arrival time                                                                                                                      -35.700
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -33.604


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       3.160    23.019
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    24.324
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               6.694    31.018
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.605    32.624
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17.QDI[0] (Q_FRAG)                                               3.045    35.668
data arrival time                                                                                                                     35.668

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17.QCK[0] (Q_FRAG)                                               1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.095
data required time                                                                                                                     2.095
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.095
data arrival time                                                                                                                    -35.668
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -33.573


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.964    24.250
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    25.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                3.114    28.670
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.606    30.275
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27.QDI[0] (Q_FRAG)                                                5.263    35.538
data arrival time                                                                                                                     35.538

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27.QCK[0] (Q_FRAG)                                                1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.095
data required time                                                                                                                     2.095
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.095
data arrival time                                                                                                                    -35.538
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -33.443


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       3.160    23.019
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    24.324
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               6.653    30.978
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.519    32.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21.QDI[0] (Q_FRAG)                                               3.027    35.523
data arrival time                                                                                                                     35.523

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21.QCK[0] (Q_FRAG)                                               2.081     2.081
clock uncertainty                                                                                                            0.000     2.081
cell setup time                                                                                                              0.105     2.186
data required time                                                                                                                     2.186
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.186
data arrival time                                                                                                                    -35.523
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -33.337


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       3.160    23.019
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    24.324
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               6.137    30.461
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.519    31.980
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20.QDI[0] (Q_FRAG)                                               3.445    35.425
data arrival time                                                                                                                     35.425

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20.QCK[0] (Q_FRAG)                                               2.004     2.004
clock uncertainty                                                                                                            0.000     2.004
cell setup time                                                                                                              0.105     2.109
data required time                                                                                                                     2.109
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.109
data arrival time                                                                                                                    -35.425
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -33.316


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.964    24.250
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    25.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                3.299    28.855
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605    30.460
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25.QDI[0] (Q_FRAG)                                                4.866    35.327
data arrival time                                                                                                                     35.327

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25.QCK[0] (Q_FRAG)                                                1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.095
data required time                                                                                                                     2.095
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.095
data arrival time                                                                                                                    -35.327
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -33.232


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    19.286
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      2.751    22.036
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.251    23.288
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.943    28.230
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606    29.836
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1.QDI[0] (Q_FRAG)                                       5.221    35.057
data arrival time                                                                                                           35.057

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                  0.000     1.990
cell setup time                                                                                                    0.105     2.095
data required time                                                                                                           2.095
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           2.095
data arrival time                                                                                                          -35.057
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -32.962


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.251    19.859
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       3.627    23.486
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305    24.791
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.588    30.379
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    31.984
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1.QDI[0] (Q_FRAG)                                       3.045    35.029
data arrival time                                                                                                            35.029

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell setup time                                                                                                     0.105     2.109
data required time                                                                                                            2.109
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.109
data arrival time                                                                                                           -35.029
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -32.920


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    19.286
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      2.751    22.036
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.251    23.288
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.004    26.291
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    27.897
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2.QDI[0] (Q_FRAG)                                       6.922    34.819
data arrival time                                                                                                           34.819

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                  0.000     1.990
cell setup time                                                                                                    0.105     2.095
data required time                                                                                                           2.095
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           2.095
data arrival time                                                                                                          -34.819
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -32.724


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.251    19.859
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       3.627    23.486
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305    24.791
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.301    30.092
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    31.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4.QDI[0] (Q_FRAG)                                       3.091    34.788
data arrival time                                                                                                            34.788

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell setup time                                                                                                     0.105     2.095
data required time                                                                                                            2.095
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.095
data arrival time                                                                                                           -34.788
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -32.693


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.964    24.250
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    25.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                2.773    28.329
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.606    29.934
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QDI[0] (Q_FRAG)                                                4.804    34.739
data arrival time                                                                                                                     34.739

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.095
data required time                                                                                                                     2.095
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.095
data arrival time                                                                                                                    -34.739
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -32.644


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    19.286
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      2.751    22.036
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.251    23.288
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                         5.062    28.349
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.501    29.850
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q.QDI[0] (Q_FRAG)                                         4.815    34.666
data arrival time                                                                                                           34.666

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q.QCK[0] (Q_FRAG)                                         2.004     2.004
clock uncertainty                                                                                                  0.000     2.004
cell setup time                                                                                                    0.105     2.109
data required time                                                                                                           2.109
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           2.109
data arrival time                                                                                                          -34.666
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -32.557


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.964    24.250
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    25.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                3.153    28.709
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.519    30.228
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29.QDI[0] (Q_FRAG)                                                4.489    34.717
data arrival time                                                                                                                     34.717

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29.QCK[0] (Q_FRAG)                                                2.081     2.081
clock uncertainty                                                                                                            0.000     2.081
cell setup time                                                                                                              0.105     2.186
data required time                                                                                                                     2.186
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.186
data arrival time                                                                                                                    -34.717
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -32.530


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                            1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                     7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                           6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                            1.251    19.859
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                          2.400    22.259
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.305    23.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.436    29.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606    30.606
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14.QDI[0] (Q_FRAG)                                       3.981    34.587
data arrival time                                                                                                             34.587

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell setup time                                                                                                      0.105     2.095
data required time                                                                                                             2.095
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.095
data arrival time                                                                                                            -34.587
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -32.492


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : arnold_rst_o_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       6.835    26.694
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.251    27.946
arnold_rst_o_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                        2.475    30.420
arnold_rst_o_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                         1.605    32.026
arnold_rst_o_dffc_Q.QDI[0] (Q_FRAG)                                                                                        2.478    34.503
data arrival time                                                                                                                   34.503

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
arnold_rst_o_dffc_Q.QCK[0] (Q_FRAG)                                                                                        1.990     1.990
clock uncertainty                                                                                                          0.000     1.990
cell setup time                                                                                                            0.105     2.096
data required time                                                                                                                   2.096
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   2.096
data arrival time                                                                                                                  -34.503
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -32.408


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                        0.000     0.000
clock source latency                                                                                              0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                         1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                  7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                        6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                         1.251    19.859
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                     3.627    23.486
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                      1.305    24.791
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.545    27.336
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    28.855
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q.QDI[0] (Q_FRAG)                                       5.615    34.470
data arrival time                                                                                                          34.470

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                        0.000     0.000
clock source latency                                                                                              0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                 0.000     1.990
cell setup time                                                                                                   0.105     2.095
data required time                                                                                                          2.095
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          2.095
data arrival time                                                                                                         -34.470
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -32.375


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       2.398    21.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    22.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  4.043    26.978
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    28.583
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16.QDI[0] (Q_FRAG)                                                  5.848    34.432
data arrival time                                                                                                                       34.432

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16.QCK[0] (Q_FRAG)                                                  2.004     2.004
clock uncertainty                                                                                                              0.000     2.004
cell setup time                                                                                                                0.105     2.109
data required time                                                                                                                       2.109
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       2.109
data arrival time                                                                                                                      -34.432
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -32.322


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                            1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                     7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                           6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                            1.251    19.859
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                          2.400    22.259
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.305    23.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.346    27.910
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    29.516
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12.QDI[0] (Q_FRAG)                                       4.814    34.330
data arrival time                                                                                                             34.330

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell setup time                                                                                                      0.105     2.096
data required time                                                                                                             2.096
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.096
data arrival time                                                                                                            -34.330
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -32.234


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.251    19.859
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       3.627    23.486
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305    24.791
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.553    30.345
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    31.864
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7.QDI[0] (Q_FRAG)                                       2.371    34.235
data arrival time                                                                                                            34.235

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell setup time                                                                                                     0.105     2.109
data required time                                                                                                            2.109
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.109
data arrival time                                                                                                           -34.235
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -32.126


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.251    19.859
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                         2.400    22.259
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                          1.305    23.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       6.636    30.201
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    31.720
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9.QDI[0] (Q_FRAG)                                       2.371    34.091
data arrival time                                                                                                            34.091

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell setup time                                                                                                     0.105     2.109
data required time                                                                                                            2.109
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.109
data arrival time                                                                                                           -34.091
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -31.982


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.964    24.250
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    25.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                2.490    28.046
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.519    29.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31.QDI[0] (Q_FRAG)                                                4.453    34.018
data arrival time                                                                                                                     34.018

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31.QCK[0] (Q_FRAG)                                                1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.095
data required time                                                                                                                     2.095
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.095
data arrival time                                                                                                                    -34.018
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -31.923


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       2.398    21.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    22.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  4.086    27.021
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.519    28.540
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21.QDI[0] (Q_FRAG)                                                  5.304    33.844
data arrival time                                                                                                                       33.844

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21.QCK[0] (Q_FRAG)                                                  1.990     1.990
clock uncertainty                                                                                                              0.000     1.990
cell setup time                                                                                                                0.105     2.096
data required time                                                                                                                       2.096
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       2.096
data arrival time                                                                                                                      -33.844
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -31.748


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       4.964    24.250
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    25.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                3.272    28.828
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.519    30.347
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30.QDI[0] (Q_FRAG)                                                3.453    33.800
data arrival time                                                                                                                     33.800

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30.QCK[0] (Q_FRAG)                                                1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.095
data required time                                                                                                                     2.095
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.095
data arrival time                                                                                                                    -33.800
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -31.705


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       2.398    21.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    22.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  3.197    26.131
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    27.737
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17.QDI[0] (Q_FRAG)                                                  5.688    33.425
data arrival time                                                                                                                       33.425

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17.QCK[0] (Q_FRAG)                                                  1.990     1.990
clock uncertainty                                                                                                              0.000     1.990
cell setup time                                                                                                                0.105     2.096
data required time                                                                                                                       2.096
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       2.096
data arrival time                                                                                                                      -33.425
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -31.329


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.251    19.859
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       3.627    23.486
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305    24.791
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.868    28.659
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606    30.265
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3.QDI[0] (Q_FRAG)                                       3.045    33.309
data arrival time                                                                                                            33.309

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell setup time                                                                                                     0.105     2.109
data required time                                                                                                            2.109
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.109
data arrival time                                                                                                           -33.309
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -31.200


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       2.398    21.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    22.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  3.004    25.939
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605    27.544
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19.QDI[0] (Q_FRAG)                                                  5.237    32.781
data arrival time                                                                                                                       32.781

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19.QCK[0] (Q_FRAG)                                                  1.990     1.990
clock uncertainty                                                                                                              0.000     1.990
cell setup time                                                                                                                0.105     2.096
data required time                                                                                                                       2.096
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       2.096
data arrival time                                                                                                                      -32.781
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -30.686


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    19.286
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      2.751    22.036
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.251    23.288
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                       4.511    27.798
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.501    29.299
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6.QDI[0] (Q_FRAG)                                       3.433    32.732
data arrival time                                                                                                           32.732

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                  0.000     1.990
cell setup time                                                                                                    0.105     2.096
data required time                                                                                                           2.096
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           2.096
data arrival time                                                                                                          -32.732
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -30.636


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.251    19.859
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       3.627    23.486
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305    24.791
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.929    28.720
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    30.239
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5.QDI[0] (Q_FRAG)                                       2.371    32.610
data arrival time                                                                                                            32.610

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell setup time                                                                                                     0.105     2.096
data required time                                                                                                            2.096
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.096
data arrival time                                                                                                           -32.610
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -30.514


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                            1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                     7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                           6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                            1.251    19.859
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                          2.400    22.259
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.305    23.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.404    27.969
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    29.488
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15.QDI[0] (Q_FRAG)                                       3.060    32.547
data arrival time                                                                                                             32.547

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                    0.000     1.990
cell setup time                                                                                                      0.105     2.096
data required time                                                                                                             2.096
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.096
data arrival time                                                                                                            -32.547
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -30.451


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       3.160    23.019
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    24.324
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                               2.819    27.144
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.501    28.645
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22.QDI[0] (Q_FRAG)                                               3.883    32.528
data arrival time                                                                                                                     32.528

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22.QCK[0] (Q_FRAG)                                               1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.095
data required time                                                                                                                     2.095
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.095
data arrival time                                                                                                                    -32.528
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -30.433


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.251    19.859
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                         2.400    22.259
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                          1.305    23.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       5.037    28.602
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    30.121
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8.QDI[0] (Q_FRAG)                                       2.371    32.492
data arrival time                                                                                                            32.492

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell setup time                                                                                                     0.105     2.109
data required time                                                                                                            2.109
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.109
data arrival time                                                                                                           -32.492
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -30.383


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    19.286
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      2.751    22.036
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.251    23.288
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.012    27.299
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    28.905
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4.QDI[0] (Q_FRAG)                                       3.405    32.310
data arrival time                                                                                                           32.310

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                  0.000     2.004
cell setup time                                                                                                    0.105     2.109
data required time                                                                                                           2.109
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           2.109
data arrival time                                                                                                          -32.310
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -30.200


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       2.398    21.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    22.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  3.065    25.999
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.519    27.519
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20.QDI[0] (Q_FRAG)                                                  4.756    32.274
data arrival time                                                                                                                       32.274

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20.QCK[0] (Q_FRAG)                                                  1.990     1.990
clock uncertainty                                                                                                              0.000     1.990
cell setup time                                                                                                                0.105     2.095
data required time                                                                                                                       2.095
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       2.095
data arrival time                                                                                                                      -32.274
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -30.179


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       2.398    21.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    22.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  4.082    27.017
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.519    28.536
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23.QDI[0] (Q_FRAG)                                                  3.539    32.075
data arrival time                                                                                                                       32.075

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23.QCK[0] (Q_FRAG)                                                  1.990     1.990
clock uncertainty                                                                                                              0.000     1.990
cell setup time                                                                                                                0.105     2.096
data required time                                                                                                                       2.096
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       2.096
data arrival time                                                                                                                      -32.075
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -29.979


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    19.286
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      2.751    22.036
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.251    23.288
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       4.051    27.338
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    28.857
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5.QDI[0] (Q_FRAG)                                       3.012    31.870
data arrival time                                                                                                           31.870

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                  0.000     2.004
cell setup time                                                                                                    0.105     2.109
data required time                                                                                                           2.109
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           2.109
data arrival time                                                                                                          -31.870
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -29.760


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                            1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                     7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                           6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                            1.251    19.859
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                          2.400    22.259
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.305    23.565
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.698    27.262
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    28.868
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13.QDI[0] (Q_FRAG)                                       2.478    31.346
data arrival time                                                                                                             31.346

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                    0.000     2.004
cell setup time                                                                                                      0.105     2.109
data required time                                                                                                             2.109
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             2.109
data arrival time                                                                                                            -31.346
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -29.237


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       3.160    23.019
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    24.324
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               2.773    27.097
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.605    28.703
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16.QDI[0] (Q_FRAG)                                               2.478    31.181
data arrival time                                                                                                                     31.181

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16.QCK[0] (Q_FRAG)                                               1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.095
data required time                                                                                                                     2.095
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.095
data arrival time                                                                                                                    -31.181
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -29.086


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    19.286
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      2.751    22.036
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.251    23.288
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.204    26.491
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    28.011
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7.QDI[0] (Q_FRAG)                                       2.973    30.983
data arrival time                                                                                                           30.983

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                  0.000     1.990
cell setup time                                                                                                    0.105     2.095
data required time                                                                                                           2.095
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           2.095
data arrival time                                                                                                          -30.983
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -28.888


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag.XAB[0] (T_FRAG)                        3.666    16.019
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                         1.305    17.324
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       6.061    23.386
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605    24.991
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1.QDI[0] (Q_FRAG)                                       5.983    30.974
data arrival time                                                                                                            30.974

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004     2.004
clock uncertainty                                                                                                   0.000     2.004
cell setup time                                                                                                     0.105     2.109
data required time                                                                                                            2.109
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.109
data arrival time                                                                                                           -30.974
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -28.865


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   6.255    18.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.251    19.859
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       3.160    23.019
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305    24.324
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               2.490    26.814
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.519    28.334
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23.QDI[0] (Q_FRAG)                                               2.398    30.731
data arrival time                                                                                                                     30.731

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23.QCK[0] (Q_FRAG)                                               1.990     1.990
clock uncertainty                                                                                                            0.000     1.990
cell setup time                                                                                                              0.105     2.096
data required time                                                                                                                     2.096
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     2.096
data arrival time                                                                                                                    -30.731
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -28.635


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   5.627    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305    19.286
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       2.398    21.684
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.251    22.935
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                                  3.628    26.563
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.501    28.064
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22.QDI[0] (Q_FRAG)                                                  2.659    30.723
data arrival time                                                                                                                       30.723

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22.QCK[0] (Q_FRAG)                                                  1.990     1.990
clock uncertainty                                                                                                              0.000     1.990
cell setup time                                                                                                                0.105     2.095
data required time                                                                                                                       2.095
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       2.095
data arrival time                                                                                                                      -30.723
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -28.628


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                     1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                    1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XSL[0] (T_FRAG)                           7.109    10.800
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                            1.462    12.262
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.398    14.659
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    15.911
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag.TB1[0] (C_FRAG)                                 4.599    20.510
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  1.688    22.198
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QDI[0] (Q_FRAG)                                         7.539    29.737
data arrival time                                                                                                            29.737

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                         2.081     2.081
clock uncertainty                                                                                                   0.000     2.081
cell setup time                                                                                                     0.105     2.186
data required time                                                                                                            2.186
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.186
data arrival time                                                                                                           -29.737
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -27.551


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           1.990     1.990
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     3.691
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    7.666    11.358
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996    12.353
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag.XAB[0] (T_FRAG)                        3.666    16.019
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                         1.305    17.324
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.t_frag.XB1[0] (T_FRAG)                       7.871    25.196
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.501    26.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3.QDI[0] (Q_FRAG)                                       2.371    29.068
data arrival time                                                                                                            29.068

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990     1.990
clock uncertainty                                                                                                   0.000     1.990
cell setup time                                                                                                     0.105     2.096
data required time                                                                                                            2.096
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            2.096
data arrival time                                                                                                           -29.068
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -26.972


#End of timing report
