// Seed: 308867832
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_7, id_8 = 1, id_9, id_10;
  wire id_11;
  module_0();
  assign id_8 = id_2[1'b0];
  wire id_12;
  assign id_10 = 1;
  wire id_13;
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4
);
  assign id_6 = 1 - 1;
  module_0();
endmodule
