# Compilation
# --------------------------

#Directory with VHDL sources
set VHDLBASE  ".."
#Test bench files (separated by space)
set TBFILES "tb.vhd"
#Compile project
source "$VHDLBASE/compile.fdo"

# Simulation
# --------------------------
vsim -t ps work.testbench

add wave -divider "Top level"
add wave /uut/*

add wave -divider "Transmitter"
add wave /uut/tx/*

add wave -divider "Receiver"
add wave /uut/rx/*

run 110 us

wave zoomfull
