
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.621836                       # Number of seconds simulated
sim_ticks                                2621835532000                       # Number of ticks simulated
final_tick                               2621835532000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 758064                       # Simulator instruction rate (inst/s)
host_op_rate                                   758064                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            17854862380                       # Simulator tick rate (ticks/s)
host_mem_usage                                 461036                       # Number of bytes of host memory used
host_seconds                                   146.84                       # Real time elapsed on the host
sim_insts                                   111315221                       # Number of instructions simulated
sim_ops                                     111315221                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       37305600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      155698112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide        13312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        3430336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1975744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       28520256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       14342016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst       19912256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        4449088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          265646720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     37305600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      3430336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     28520256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst     19912256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      89168448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     29187200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32019584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          582900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2432783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide           208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           53599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           30871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          445629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          224094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst          311129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           69517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4150730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        456050                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             500306                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          14228810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          59385156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            5077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1308372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            753573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          10877973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           5470220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           7594777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1696936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101320894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     14228810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1308372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     10877973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      7594777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34009932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11132354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1080306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12212659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11132354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         14228810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         59385156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1085383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1308372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           753573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         10877973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          5470220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          7594777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1696936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            113533553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4150730                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     500306                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4150730                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   500306                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              263504128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2142592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31793664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               265646720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32019584                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  33478                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3504                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        31460                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            272222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            209046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            204599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            139549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            160832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            248947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            208869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            245913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            375231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            253805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           242041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           404833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           289960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           284956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           351314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           225135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67357                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2621835486000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4150730                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               500306                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3892919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  192880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     59                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1089255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.099465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.132998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.445493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       463234     42.53%     42.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       271234     24.90%     67.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        98214      9.02%     76.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        57137      5.25%     81.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        39039      3.58%     85.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20117      1.85%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15297      1.40%     88.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11516      1.06%     89.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       113467     10.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1089255                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     139.718406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6012.783492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        29467    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29468                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.858151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.784313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.155705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         19382     65.77%     65.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          9621     32.65%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           194      0.66%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            71      0.24%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            62      0.21%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            36      0.12%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            15      0.05%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            25      0.08%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            17      0.06%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             5      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             6      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             6      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::122-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::126-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29468                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  33329778043                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            110528253043                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                20586260000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8095.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26845.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       100.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    101.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3184288                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  340481                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     563710.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2124503607000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     87548760000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    409780724250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3167118360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5067634320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1728090375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2765078250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            13181727000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            18932659200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1441890720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1777217760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        171245374560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        171245374560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        274426548165                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        301845128490                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1332374804250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1308323418000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1797565553430                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1809956510580                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           685.614034                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           690.340101                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4002491                       # Transaction distribution
system.membus.trans_dist::ReadResp            4002491                       # Transaction distribution
system.membus.trans_dist::WriteReq              25544                       # Transaction distribution
system.membus.trans_dist::WriteResp             25544                       # Transaction distribution
system.membus.trans_dist::Writeback            456050                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            85933                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          54407                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          140340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           21                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           21                       # Transaction distribution
system.membus.trans_dist::ReadExReq            370154                       # Transaction distribution
system.membus.trans_dist::ReadExResp           370154                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      1165804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      1165804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        31540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5235585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      5267125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       107218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       107218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         6110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        98062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       104172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       891293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       891293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave        19882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       669265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       689147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       622263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       622263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         8512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       353861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       362373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9298324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2845696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2845696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     37305600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     37305600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        56458                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    173534080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    173590538                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      3430336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      3430336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        24195                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      2932480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      2956675                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port     28520256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total     28520256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        53736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     20152384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     20206120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port     19912256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total     19912256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        33468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      9033216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      9066684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               297834161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           323338                       # Total snoops (count)
system.membus.snoop_fanout::samples           5005856                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                 5005856    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total             5005856                       # Request fanout histogram
system.membus.reqLayer0.occupancy            58566000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9008781531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46204717                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         5456945237                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy        23107935222                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer4.occupancy          503118249                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          408286300                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy         4175775741                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2789936397                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer8.occupancy         2916040231                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1507119194                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                44449                       # number of replacements
system.iocache.tags.tagsinuse                0.400809                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44449                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2556157232000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.400809                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.025051                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.025051                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400185                       # Number of tag accesses
system.iocache.tags.data_accesses              400185                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     35839355                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35839355                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     35839355                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     35839355                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     35839355                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     35839355                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 171480.167464                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 171480.167464                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 171480.167464                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 171480.167464                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 171480.167464                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 171480.167464                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           442                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.822222                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     24913855                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     24913855                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2941209504                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2941209504                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     24913855                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     24913855                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     24913855                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     24913855                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 119205.047847                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 119205.047847                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide        66459                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total        66459                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 119205.047847                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 119205.047847                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 119205.047847                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 119205.047847                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    11323295                       # DTB read hits
system.cpu0.dtb.read_misses                      2735                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                  211964                       # DTB read accesses
system.cpu0.dtb.write_hits                    4851783                       # DTB write hits
system.cpu0.dtb.write_misses                      242                       # DTB write misses
system.cpu0.dtb.write_acv                          28                       # DTB write access violations
system.cpu0.dtb.write_accesses                  92978                       # DTB write accesses
system.cpu0.dtb.data_hits                    16175078                       # DTB hits
system.cpu0.dtb.data_misses                      2977                       # DTB misses
system.cpu0.dtb.data_acv                           28                       # DTB access violations
system.cpu0.dtb.data_accesses                  304942                       # DTB accesses
system.cpu0.itb.fetch_hits                    2389788                       # ITB hits
system.cpu0.itb.fetch_misses                     1128                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                2390916                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                      2621110857                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   65928108                       # Number of instructions committed
system.cpu0.committedOps                     65928108                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             63709673                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                197088                       # Number of float alu accesses
system.cpu0.num_func_calls                    2093497                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      8739357                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    63709673                       # number of integer instructions
system.cpu0.num_fp_insts                       197088                       # number of float instructions
system.cpu0.num_int_register_reads           87114926                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          49221304                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               78046                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              79449                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     16199629                       # number of memory refs
system.cpu0.num_load_insts                   11337190                       # Number of load instructions
system.cpu0.num_store_insts                   4862439                       # Number of store instructions
system.cpu0.num_idle_cycles              2298989813.330541                       # Number of idle cycles
system.cpu0.num_busy_cycles              322121043.669459                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.122895                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.877105                       # Percentage of idle cycles
system.cpu0.Branches                         11241395                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              1387365      2.10%      2.10% # Class of executed instruction
system.cpu0.op_class::IntAlu                 47316061     71.77%     73.87% # Class of executed instruction
system.cpu0.op_class::IntMult                  118185      0.18%     74.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     74.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  61844      0.09%     74.14% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     74.14% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     74.14% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     74.14% # Class of executed instruction
system.cpu0.op_class::FloatDiv                   1875      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     74.15% # Class of executed instruction
system.cpu0.op_class::MemRead                11585971     17.57%     91.72% # Class of executed instruction
system.cpu0.op_class::MemWrite                4879413      7.40%     99.12% # Class of executed instruction
system.cpu0.op_class::IprAccess                580399      0.88%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  65931113                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    7070                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    135512                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   46261     37.73%     37.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     14      0.01%     37.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2605      2.12%     39.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    757      0.62%     40.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  72975     59.52%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              122612                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    46128     48.62%     48.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      14      0.01%     48.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2605      2.75%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     757      0.80%     52.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   45376     47.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                94880                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2486223966000     94.85%     94.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               14520000      0.00%     94.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1620384000      0.06%     94.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1543232000      0.06%     94.98% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           131708727000      5.02%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2621110829000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997125                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.621802                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.773823                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      0.95%      0.95% # number of syscalls executed
system.cpu0.kern.syscall::3                        12     11.43%     12.38% # number of syscalls executed
system.cpu0.kern.syscall::6                        10      9.52%     21.90% # number of syscalls executed
system.cpu0.kern.syscall::15                        1      0.95%     22.86% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      4.76%     27.62% # number of syscalls executed
system.cpu0.kern.syscall::23                        3      2.86%     30.48% # number of syscalls executed
system.cpu0.kern.syscall::24                        3      2.86%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::33                        7      6.67%     40.00% # number of syscalls executed
system.cpu0.kern.syscall::45                       16     15.24%     55.24% # number of syscalls executed
system.cpu0.kern.syscall::47                        3      2.86%     58.10% # number of syscalls executed
system.cpu0.kern.syscall::48                        2      1.90%     60.00% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.95%     60.95% # number of syscalls executed
system.cpu0.kern.syscall::71                       28     26.67%     87.62% # number of syscalls executed
system.cpu0.kern.syscall::73                        1      0.95%     88.57% # number of syscalls executed
system.cpu0.kern.syscall::74                        9      8.57%     97.14% # number of syscalls executed
system.cpu0.kern.syscall::132                       3      2.86%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   105                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                 1040      0.81%      0.81% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.81% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.81% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.82% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1995      1.56%      2.37% # number of callpals executed
system.cpu0.kern.callpal::tbi                      11      0.01%      2.38% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.01%      2.39% # number of callpals executed
system.cpu0.kern.callpal::swpipl               115359     90.12%     92.51% # number of callpals executed
system.cpu0.kern.callpal::rdps                   5509      4.30%     96.81% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.81% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     3      0.00%     96.82% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     3      0.00%     96.82% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.82% # number of callpals executed
system.cpu0.kern.callpal::rti                    3879      3.03%     99.85% # number of callpals executed
system.cpu0.kern.callpal::callsys                 136      0.11%     99.96% # number of callpals executed
system.cpu0.kern.callpal::imb                      55      0.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                128004                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             5764                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                385                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                385                      
system.cpu0.kern.mode_good::user                  385                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.066794                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.125224                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      2609211020000     99.86%     99.86% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          3606921000      0.14%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1996                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7687                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7687                       # Transaction distribution
system.iobus.trans_dist::WriteReq               69800                       # Transaction distribution
system.iobus.trans_dist::WriteResp              69800                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        34148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        21136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         3628                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        66044                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  154974                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       136592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio        14492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       167857                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3005497                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             34033000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              181000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15598000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             3593000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398806076                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            40500000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45155283                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           582339                       # number of replacements
system.cpu0.icache.tags.tagsinuse          507.263336                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           65276173                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           582339                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           112.093082                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      96220079750                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   507.263336                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.990749                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.990749                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        132445130                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       132445130                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     65348209                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       65348209                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     65348209                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        65348209                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     65348209                       # number of overall hits
system.cpu0.icache.overall_hits::total       65348209                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       582904                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       582904                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       582904                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        582904                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       582904                       # number of overall misses
system.cpu0.icache.overall_misses::total       582904                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  32552228237                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  32552228237                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  32552228237                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  32552228237                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  32552228237                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  32552228237                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     65931113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     65931113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     65931113                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     65931113                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     65931113                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     65931113                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.008841                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008841                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.008841                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008841                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.008841                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008841                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55844.921697                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55844.921697                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55844.921697                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55844.921697                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55844.921697                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55844.921697                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       582904                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       582904                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       582904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       582904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       582904                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       582904                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  29798993763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  29798993763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  29798993763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  29798993763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  29798993763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  29798993763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.008841                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008841                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.008841                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008841                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.008841                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008841                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51121.614817                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51121.614817                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51121.614817                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51121.614817                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51121.614817                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51121.614817                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2443520                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1003.427737                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13632485                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2443520                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.579036                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        186231750                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1003.427737                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.979910                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979910                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          808                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          722                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         34833357                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        34833357                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8902290                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8902290                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      4475194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4475194                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       143181                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       143181                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       142148                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       142148                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     13377484                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13377484                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     13377484                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13377484                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2269345                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2269345                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       218159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       218159                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        13975                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        12680                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        12680                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2487504                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2487504                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2487504                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2487504                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 113451373952                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 113451373952                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  10017795428                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  10017795428                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    417830749                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    417830749                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    102776093                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    102776093                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 123469169380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 123469169380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 123469169380                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 123469169380                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11171635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11171635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      4693353                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4693353                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       157156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       157156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       154828                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       154828                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     15864988                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15864988                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     15864988                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15864988                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.203135                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.203135                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.046483                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046483                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.088924                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.088924                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.081897                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.081897                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.156792                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.156792                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.156792                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.156792                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 49993.004128                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49993.004128                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 45919.698147                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45919.698147                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 29898.443578                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29898.443578                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8105.370110                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8105.370110                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49635.767171                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49635.767171                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49635.767171                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49635.767171                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       278687                       # number of writebacks
system.cpu0.dcache.writebacks::total           278687                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2269345                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2269345                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       218159                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       218159                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        13975                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        13975                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        12680                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        12680                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      2487504                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2487504                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      2487504                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2487504                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 103037950048                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 103037950048                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   9018552572                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   9018552572                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    356313251                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    356313251                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     46247907                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     46247907                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 112056502620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 112056502620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 112056502620                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 112056502620                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1084998000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1084998000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data   2040612000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   2040612000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3125610000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3125610000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.203135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.203135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.046483                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.046483                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.088924                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.088924                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.081897                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.081897                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.156792                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156792                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.156792                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156792                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 45404.268654                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45404.268654                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 41339.356029                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41339.356029                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 25496.475921                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25496.475921                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3647.311278                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3647.311278                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 45047.767811                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45047.767811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 45047.767811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45047.767811                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     1328872                       # DTB read hits
system.cpu1.dtb.read_misses                      2357                       # DTB read misses
system.cpu1.dtb.read_acv                           12                       # DTB read access violations
system.cpu1.dtb.read_accesses                  184259                       # DTB read accesses
system.cpu1.dtb.write_hits                     779670                       # DTB write hits
system.cpu1.dtb.write_misses                      208                       # DTB write misses
system.cpu1.dtb.write_acv                          23                       # DTB write access violations
system.cpu1.dtb.write_accesses                  91272                       # DTB write accesses
system.cpu1.dtb.data_hits                     2108542                       # DTB hits
system.cpu1.dtb.data_misses                      2565                       # DTB misses
system.cpu1.dtb.data_acv                           35                       # DTB access violations
system.cpu1.dtb.data_accesses                  275531                       # DTB accesses
system.cpu1.itb.fetch_hits                    1500030                       # ITB hits
system.cpu1.itb.fetch_misses                     1379                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                1501409                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                      2621097913                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    6251269                       # Number of instructions committed
system.cpu1.committedOps                      6251269                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              5985780                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 23204                       # Number of float alu accesses
system.cpu1.num_func_calls                     231874                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       532066                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     5985780                       # number of integer instructions
system.cpu1.num_fp_insts                        23204                       # number of float instructions
system.cpu1.num_int_register_reads            8166239                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           4607145                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               12879                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes              12823                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      2117937                       # number of memory refs
system.cpu1.num_load_insts                    1334125                       # Number of load instructions
system.cpu1.num_store_insts                    783812                       # Number of store instructions
system.cpu1.num_idle_cycles              2598620433.523314                       # Number of idle cycles
system.cpu1.num_busy_cycles              22477479.476686                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.008576                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.991424                       # Percentage of idle cycles
system.cpu1.Branches                           877109                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                64104      1.03%      1.03% # Class of executed instruction
system.cpu1.op_class::IntAlu                  3776836     60.39%     61.42% # Class of executed instruction
system.cpu1.op_class::IntMult                   17439      0.28%     61.70% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.70% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   3433      0.05%     61.75% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.75% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.75% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.75% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    558      0.01%     61.76% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.76% # Class of executed instruction
system.cpu1.op_class::MemRead                 1364072     21.81%     83.57% # Class of executed instruction
system.cpu1.op_class::MemWrite                 784614     12.55%     96.12% # Class of executed instruction
system.cpu1.op_class::IprAccess                242813      3.88%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   6253869                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    3218                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     54357                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   12480     28.00%     28.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2587      5.81%     33.81% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    151      0.34%     34.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  29346     65.85%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               44564                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    12429     45.29%     45.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2587      9.43%     54.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     151      0.55%     55.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   12279     44.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                27446                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2512258607000     95.85%     95.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1430839000      0.05%     95.90% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              186808000      0.01%     95.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           107221631000      4.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        2621097885000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995913                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.418422                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.615878                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         2      2.67%      2.67% # number of syscalls executed
system.cpu1.kern.syscall::3                         6      8.00%     10.67% # number of syscalls executed
system.cpu1.kern.syscall::4                         3      4.00%     14.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         9     12.00%     26.67% # number of syscalls executed
system.cpu1.kern.syscall::17                        3      4.00%     30.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        4      5.33%     36.00% # number of syscalls executed
system.cpu1.kern.syscall::20                        2      2.67%     38.67% # number of syscalls executed
system.cpu1.kern.syscall::24                        2      2.67%     41.33% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      1.33%     42.67% # number of syscalls executed
system.cpu1.kern.syscall::41                        2      2.67%     45.33% # number of syscalls executed
system.cpu1.kern.syscall::45                       11     14.67%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::47                        2      2.67%     62.67% # number of syscalls executed
system.cpu1.kern.syscall::48                        2      2.67%     65.33% # number of syscalls executed
system.cpu1.kern.syscall::54                        5      6.67%     72.00% # number of syscalls executed
system.cpu1.kern.syscall::58                        1      1.33%     73.33% # number of syscalls executed
system.cpu1.kern.syscall::71                        9     12.00%     85.33% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      2.67%     88.00% # number of syscalls executed
system.cpu1.kern.syscall::74                        2      2.67%     90.67% # number of syscalls executed
system.cpu1.kern.syscall::87                        1      1.33%     92.00% # number of syscalls executed
system.cpu1.kern.syscall::90                        1      1.33%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::92                        3      4.00%     97.33% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      1.33%     98.67% # number of syscalls executed
system.cpu1.kern.syscall::147                       1      1.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    75                       # number of syscalls executed
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                   71      0.15%      0.15% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      0.15% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      0.16% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  367      0.77%      0.93% # number of callpals executed
system.cpu1.kern.callpal::tbi                       9      0.02%      0.94% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      0.96% # number of callpals executed
system.cpu1.kern.callpal::swpipl                38703     81.24%     82.20% # number of callpals executed
system.cpu1.kern.callpal::rdps                   5173     10.86%     93.06% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     93.06% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     93.06% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.00%     93.07% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.01%     93.08% # number of callpals executed
system.cpu1.kern.callpal::rti                    3123      6.56%     99.63% # number of callpals executed
system.cpu1.kern.callpal::callsys                 118      0.25%     99.88% # number of callpals executed
system.cpu1.kern.callpal::imb                      57      0.12%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 47639                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              654                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                338                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2795                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                410                      
system.cpu1.kern.mode_good::user                  338                      
system.cpu1.kern.mode_good::idle                   72                      
system.cpu1.kern.mode_switch_good::kernel     0.626911                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.025760                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.216530                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        7118304000      0.27%      0.27% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          3158105000      0.12%      0.39% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2609090730000     99.61%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     368                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            53048                       # number of replacements
system.cpu1.icache.tags.tagsinuse          484.712530                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6155571                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53048                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           116.037758                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     2580656178750                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   484.712530                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.946704                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946704                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12561357                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12561357                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      6200250                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6200250                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      6200250                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6200250                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      6200250                       # number of overall hits
system.cpu1.icache.overall_hits::total        6200250                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        53619                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        53619                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        53619                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         53619                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        53619                       # number of overall misses
system.cpu1.icache.overall_misses::total        53619                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   3093169249                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3093169249                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   3093169249                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3093169249                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   3093169249                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3093169249                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      6253869                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6253869                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      6253869                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6253869                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      6253869                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6253869                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.008574                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008574                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.008574                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008574                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008574                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008574                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 57687.932431                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57687.932431                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 57687.932431                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57687.932431                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 57687.932431                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57687.932431                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        53619                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        53619                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        53619                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        53619                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        53619                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        53619                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   2837598751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2837598751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   2837598751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2837598751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   2837598751                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2837598751                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.008574                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008574                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.008574                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008574                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.008574                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008574                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 52921.515713                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52921.515713                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 52921.515713                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52921.515713                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 52921.515713                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52921.515713                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            30607                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          911.156155                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2031609                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            30607                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            66.377267                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2580938956750                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   911.156155                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.889801                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889801                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          814                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          814                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4260871                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4260871                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1280718                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1280718                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       745229                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        745229                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        21079                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21079                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        13074                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        13074                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2025947                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2025947                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2025947                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2025947                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        28407                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28407                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        16754                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16754                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1532                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1532                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2353                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2353                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        45161                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         45161                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        45161                       # number of overall misses
system.cpu1.dcache.overall_misses::total        45161                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1216884998                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1216884998                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    664171514                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    664171514                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     41827750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     41827750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     18793039                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18793039                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       141999                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       141999                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1881056512                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1881056512                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1881056512                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1881056512                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1309125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1309125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       761983                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       761983                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        22611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        15427                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15427                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2071108                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2071108                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2071108                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2071108                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021699                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021699                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.021987                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.021987                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.067755                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.067755                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.152525                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.152525                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.021805                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021805                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.021805                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021805                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 42837.504770                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42837.504770                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 39642.563806                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39642.563806                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 27302.708877                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27302.708877                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7986.841904                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7986.841904                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 41652.233387                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41652.233387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 41652.233387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41652.233387                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14949                       # number of writebacks
system.cpu1.dcache.writebacks::total            14949                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        28407                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        28407                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        16754                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        16754                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         1532                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1532                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         2353                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2353                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        45161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        45161                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45161                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1086569002                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1086569002                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    585220486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    585220486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     35178250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     35178250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      7528961                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7528961                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        72001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        72001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1671789488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1671789488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1671789488                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1671789488                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      4044000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      4044000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    622180000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    622180000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    626224000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    626224000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.021699                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.021699                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.021987                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.021987                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.067755                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.067755                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.152525                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.152525                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.021805                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.021805                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.021805                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.021805                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 38250.044074                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38250.044074                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 34930.194939                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34930.194939                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 22962.304178                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22962.304178                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3199.728432                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3199.728432                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 37018.433781                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 37018.433781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 37018.433781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 37018.433781                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     5020456                       # DTB read hits
system.cpu2.dtb.read_misses                      5382                       # DTB read misses
system.cpu2.dtb.read_acv                           27                       # DTB read access violations
system.cpu2.dtb.read_accesses                  431047                       # DTB read accesses
system.cpu2.dtb.write_hits                    3220919                       # DTB write hits
system.cpu2.dtb.write_misses                      596                       # DTB write misses
system.cpu2.dtb.write_acv                          81                       # DTB write access violations
system.cpu2.dtb.write_accesses                 148452                       # DTB write accesses
system.cpu2.dtb.data_hits                     8241375                       # DTB hits
system.cpu2.dtb.data_misses                      5978                       # DTB misses
system.cpu2.dtb.data_acv                          108                       # DTB access violations
system.cpu2.dtb.data_accesses                  579499                       # DTB accesses
system.cpu2.itb.fetch_hits                    2834662                       # ITB hits
system.cpu2.itb.fetch_misses                     2918                       # ITB misses
system.cpu2.itb.fetch_acv                           1                       # ITB acv
system.cpu2.itb.fetch_accesses                2837580                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                      2621098185                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   26075846                       # Number of instructions committed
system.cpu2.committedOps                     26075846                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             25303887                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                290128                       # Number of float alu accesses
system.cpu2.num_func_calls                     786235                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2652448                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    25303887                       # number of integer instructions
system.cpu2.num_fp_insts                       290128                       # number of float instructions
system.cpu2.num_int_register_reads           35319156                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          19049012                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads              143973                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes             147313                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      8284688                       # number of memory refs
system.cpu2.num_load_insts                    5046638                       # Number of load instructions
system.cpu2.num_store_insts                   3238050                       # Number of store instructions
system.cpu2.num_idle_cycles              2510735605.844326                       # Number of idle cycles
system.cpu2.num_busy_cycles              110362579.155674                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.042105                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.957895                       # Percentage of idle cycles
system.cpu2.Branches                          3720063                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               189613      0.73%      0.73% # Class of executed instruction
system.cpu2.op_class::IntAlu                 16834779     64.55%     65.27% # Class of executed instruction
system.cpu2.op_class::IntMult                   50425      0.19%     65.47% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     65.47% # Class of executed instruction
system.cpu2.op_class::FloatAdd                  21548      0.08%     65.55% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::FloatDiv                   1507      0.01%     65.55% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     65.55% # Class of executed instruction
system.cpu2.op_class::MemRead                 5163226     19.80%     85.35% # Class of executed instruction
system.cpu2.op_class::MemWrite                3296006     12.64%     97.99% # Class of executed instruction
system.cpu2.op_class::IprAccess                524828      2.01%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  26081932                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    5529                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    111817                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   34280     37.42%     37.42% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    100      0.11%     37.53% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   2587      2.82%     40.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   1562      1.71%     42.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  53074     57.94%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               91603                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    33515     48.07%     48.07% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     100      0.14%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    2587      3.71%     51.92% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    1562      2.24%     54.16% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   31959     45.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                69723                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            2474130027000     94.39%     94.39% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              157621000      0.01%     94.40% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1507508000      0.06%     94.46% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             2109657000      0.08%     94.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           143193344000      5.46%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        2621098157000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.977684                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.602159                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.761143                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         5      3.11%      3.11% # number of syscalls executed
system.cpu2.kern.syscall::3                        14      8.70%     11.80% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      2.48%     14.29% # number of syscalls executed
system.cpu2.kern.syscall::6                        20     12.42%     26.71% # number of syscalls executed
system.cpu2.kern.syscall::12                        1      0.62%     27.33% # number of syscalls executed
system.cpu2.kern.syscall::17                        9      5.59%     32.92% # number of syscalls executed
system.cpu2.kern.syscall::19                        7      4.35%     37.27% # number of syscalls executed
system.cpu2.kern.syscall::20                        4      2.48%     39.75% # number of syscalls executed
system.cpu2.kern.syscall::23                        1      0.62%     40.37% # number of syscalls executed
system.cpu2.kern.syscall::24                        3      1.86%     42.24% # number of syscalls executed
system.cpu2.kern.syscall::33                        3      1.86%     44.10% # number of syscalls executed
system.cpu2.kern.syscall::45                       31     19.25%     63.35% # number of syscalls executed
system.cpu2.kern.syscall::47                        3      1.86%     65.22% # number of syscalls executed
system.cpu2.kern.syscall::48                        2      1.24%     66.46% # number of syscalls executed
system.cpu2.kern.syscall::54                        6      3.73%     70.19% # number of syscalls executed
system.cpu2.kern.syscall::58                        1      0.62%     70.81% # number of syscalls executed
system.cpu2.kern.syscall::59                        2      1.24%     72.05% # number of syscalls executed
system.cpu2.kern.syscall::71                       22     13.66%     85.71% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      1.24%     86.96% # number of syscalls executed
system.cpu2.kern.syscall::74                        6      3.73%     90.68% # number of syscalls executed
system.cpu2.kern.syscall::87                        1      0.62%     91.30% # number of syscalls executed
system.cpu2.kern.syscall::90                        1      0.62%     91.93% # number of syscalls executed
system.cpu2.kern.syscall::92                        6      3.73%     95.65% # number of syscalls executed
system.cpu2.kern.syscall::97                        2      1.24%     96.89% # number of syscalls executed
system.cpu2.kern.syscall::98                        2      1.24%     98.14% # number of syscalls executed
system.cpu2.kern.syscall::132                       1      0.62%     98.76% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.62%     99.38% # number of syscalls executed
system.cpu2.kern.syscall::147                       1      0.62%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   161                       # number of syscalls executed
system.cpu2.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::wripir                 1441      1.46%      1.46% # number of callpals executed
system.cpu2.kern.callpal::wrmces                    1      0.00%      1.46% # number of callpals executed
system.cpu2.kern.callpal::wrfen                     1      0.00%      1.47% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 3622      3.67%      5.14% # number of callpals executed
system.cpu2.kern.callpal::tbi                      22      0.02%      5.16% # number of callpals executed
system.cpu2.kern.callpal::wrent                     7      0.01%      5.17% # number of callpals executed
system.cpu2.kern.callpal::swpipl                81517     82.70%     87.87% # number of callpals executed
system.cpu2.kern.callpal::rdps                   5733      5.82%     93.69% # number of callpals executed
system.cpu2.kern.callpal::wrkgp                     1      0.00%     93.69% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     3      0.00%     93.69% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     5      0.01%     93.70% # number of callpals executed
system.cpu2.kern.callpal::whami                     3      0.00%     93.70% # number of callpals executed
system.cpu2.kern.callpal::rti                    5840      5.93%     99.63% # number of callpals executed
system.cpu2.kern.callpal::callsys                 256      0.26%     99.89% # number of callpals executed
system.cpu2.kern.callpal::imb                     111      0.11%    100.00% # number of callpals executed
system.cpu2.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 98565                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             8709                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                841                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                841                      
system.cpu2.kern.mode_good::user                  841                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.096567                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.176126                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      2613531148000     99.77%     99.77% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          6096918000      0.23%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    3623                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements           445048                       # number of replacements
system.cpu2.icache.tags.tagsinuse          477.300350                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           25597528                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           445048                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            57.516331                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2556390232750                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   477.300350                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.932227                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.932227                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         52609528                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        52609528                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     25636268                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       25636268                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     25636268                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        25636268                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     25636268                       # number of overall hits
system.cpu2.icache.overall_hits::total       25636268                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       445664                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       445664                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       445664                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        445664                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       445664                       # number of overall misses
system.cpu2.icache.overall_misses::total       445664                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  25397018741                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  25397018741                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  25397018741                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  25397018741                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  25397018741                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  25397018741                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     26081932                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     26081932                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     26081932                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     26081932                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     26081932                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     26081932                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.017087                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.017087                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.017087                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.017087                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.017087                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.017087                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 56986.920059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56986.920059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 56986.920059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56986.920059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 56986.920059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56986.920059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       445664                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       445664                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       445664                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       445664                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       445664                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       445664                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst  23284763259                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  23284763259                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst  23284763259                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  23284763259                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst  23284763259                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  23284763259                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.017087                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.017087                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.017087                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.017087                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.017087                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.017087                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 52247.350603                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52247.350603                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 52247.350603                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52247.350603                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 52247.350603                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52247.350603                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           179452                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          701.933625                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7932270                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           179452                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            44.202739                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2567245107750                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   701.933625                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.685482                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.685482                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          888                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          842                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16817815                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16817815                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      4802315                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4802315                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      3010793                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3010793                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        56797                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        56797                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        48542                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        48542                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      7813108                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7813108                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      7813108                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7813108                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       164160                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       164160                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       142281                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       142281                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        16189                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        16189                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        21737                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        21737                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       306441                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        306441                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       306441                       # number of overall misses
system.cpu2.dcache.overall_misses::total       306441                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   7256815945                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7256815945                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   5960295856                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5960295856                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data    373824249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    373824249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data    174303347                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    174303347                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        17000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        17000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  13217111801                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13217111801                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  13217111801                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13217111801                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      4966475                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4966475                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3153074                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3153074                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        72986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        72986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        70279                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        70279                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      8119549                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8119549                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      8119549                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8119549                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.033054                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.033054                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.045125                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.045125                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.221810                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.221810                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.309296                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.309296                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.037741                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037741                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.037741                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037741                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 44205.750152                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44205.750152                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 41891.017465                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 41891.017465                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 23091.250170                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23091.250170                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  8018.739799                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8018.739799                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 43131.016414                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43131.016414                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 43131.016414                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43131.016414                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        90787                       # number of writebacks
system.cpu2.dcache.writebacks::total            90787                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       164160                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       164160                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       142281                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       142281                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        16189                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        16189                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        21737                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        21737                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       306441                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       306441                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       306441                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       306441                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   6498448055                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6498448055                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   5311924144                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5311924144                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    304599751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    304599751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     80078653                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     80078653                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  11810372199                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11810372199                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  11810372199                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11810372199                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data    298478000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    298478000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data   1561824000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total   1561824000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data   1860302000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   1860302000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.033054                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033054                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.045125                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.045125                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.221810                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.221810                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.309296                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.309296                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.037741                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037741                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.037741                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037741                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 39586.062713                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39586.062713                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 37334.037180                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 37334.037180                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 18815.229539                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18815.229539                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3683.979068                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3683.979068                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 38540.443997                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38540.443997                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 38540.443997                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38540.443997                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     2638713                       # DTB read hits
system.cpu3.dtb.read_misses                      2131                       # DTB read misses
system.cpu3.dtb.read_acv                           60                       # DTB read access violations
system.cpu3.dtb.read_accesses                   45326                       # DTB read accesses
system.cpu3.dtb.write_hits                    1777559                       # DTB write hits
system.cpu3.dtb.write_misses                      289                       # DTB write misses
system.cpu3.dtb.write_acv                          46                       # DTB write access violations
system.cpu3.dtb.write_accesses                  20448                       # DTB write accesses
system.cpu3.dtb.data_hits                     4416272                       # DTB hits
system.cpu3.dtb.data_misses                      2420                       # DTB misses
system.cpu3.dtb.data_acv                          106                       # DTB access violations
system.cpu3.dtb.data_accesses                   65774                       # DTB accesses
system.cpu3.itb.fetch_hits                    1360328                       # ITB hits
system.cpu3.itb.fetch_misses                      838                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                1361166                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                      2621835532                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   13059998                       # Number of instructions committed
system.cpu3.committedOps                     13059998                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             12571030                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 94419                       # Number of float alu accesses
system.cpu3.num_func_calls                     528766                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1167929                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    12571030                       # number of integer instructions
system.cpu3.num_fp_insts                        94419                       # number of float instructions
system.cpu3.num_int_register_reads           17322699                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           9457997                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               46222                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes              47495                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      4437402                       # number of memory refs
system.cpu3.num_load_insts                    2650621                       # Number of load instructions
system.cpu3.num_store_insts                   1786781                       # Number of store instructions
system.cpu3.num_idle_cycles              2562422321.499022                       # Number of idle cycles
system.cpu3.num_busy_cycles              59413210.500977                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.022661                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.977339                       # Percentage of idle cycles
system.cpu3.Branches                          1902147                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                72706      0.56%      0.56% # Class of executed instruction
system.cpu3.op_class::IntAlu                  7976728     61.07%     61.62% # Class of executed instruction
system.cpu3.op_class::IntMult                   28737      0.22%     61.84% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     61.84% # Class of executed instruction
system.cpu3.op_class::FloatAdd                   5958      0.05%     61.89% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::FloatDiv                    263      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     61.89% # Class of executed instruction
system.cpu3.op_class::MemRead                 2755343     21.09%     82.98% # Class of executed instruction
system.cpu3.op_class::MemWrite                1789611     13.70%     96.68% # Class of executed instruction
system.cpu3.op_class::IprAccess                433178      3.32%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  13062524                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    3768                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     99294                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   30281     34.28%     34.28% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   2585      2.93%     37.21% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    808      0.91%     38.12% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  54658     61.88%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               88332                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    29645     47.79%     47.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    2585      4.17%     51.96% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     808      1.30%     53.26% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   28993     46.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                62031                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            2489981066000     94.97%     94.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1543872000      0.06%     95.03% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1030241000      0.04%     95.07% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           129278023000      4.93%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        2621833202000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.978997                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.530444                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.702248                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      3.57%      3.57% # number of syscalls executed
system.cpu3.kern.syscall::6                         6     21.43%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      3.57%     28.57% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      3.57%     32.14% # number of syscalls executed
system.cpu3.kern.syscall::45                        4     14.29%     46.43% # number of syscalls executed
system.cpu3.kern.syscall::48                        4     14.29%     60.71% # number of syscalls executed
system.cpu3.kern.syscall::54                        1      3.57%     64.29% # number of syscalls executed
system.cpu3.kern.syscall::59                        4     14.29%     78.57% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     14.29%     92.86% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      3.57%     96.43% # number of syscalls executed
system.cpu3.kern.syscall::90                        1      3.57%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    28                       # number of syscalls executed
system.cpu3.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::wripir                  644      0.70%      0.70% # number of callpals executed
system.cpu3.kern.callpal::wrmces                    1      0.00%      0.70% # number of callpals executed
system.cpu3.kern.callpal::wrfen                     1      0.00%      0.70% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 1642      1.77%      2.47% # number of callpals executed
system.cpu3.kern.callpal::tbi                      23      0.02%      2.50% # number of callpals executed
system.cpu3.kern.callpal::wrent                     7      0.01%      2.50% # number of callpals executed
system.cpu3.kern.callpal::swpipl                80636     87.07%     89.57% # number of callpals executed
system.cpu3.kern.callpal::rdps                   5202      5.62%     95.19% # number of callpals executed
system.cpu3.kern.callpal::wrkgp                     1      0.00%     95.19% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.00%     95.19% # number of callpals executed
system.cpu3.kern.callpal::whami                     3      0.00%     95.19% # number of callpals executed
system.cpu3.kern.callpal::rti                    4380      4.73%     99.92% # number of callpals executed
system.cpu3.kern.callpal::callsys                  57      0.06%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                      13      0.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 92613                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             5390                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                432                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                431                      
system.cpu3.kern.mode_good::user                  432                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.079963                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.148231                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      2620907731000     99.96%     99.96% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           925467000      0.04%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    1643                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements           310615                       # number of replacements
system.cpu3.icache.tags.tagsinuse          481.980103                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12606723                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           310615                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            40.586330                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     2577030088500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   481.980103                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.941367                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.941367                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         26436184                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        26436184                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     12751391                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12751391                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     12751391                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12751391                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     12751391                       # number of overall hits
system.cpu3.icache.overall_hits::total       12751391                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       311134                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       311134                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       311134                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        311134                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       311134                       # number of overall misses
system.cpu3.icache.overall_misses::total       311134                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst  17820936231                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  17820936231                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst  17820936231                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  17820936231                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst  17820936231                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  17820936231                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     13062525                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13062525                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     13062525                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13062525                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     13062525                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13062525                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.023819                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.023819                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.023819                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.023819                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.023819                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.023819                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 57277.366765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57277.366765                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 57277.366765                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57277.366765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 57277.366765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57277.366765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       311134                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       311134                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       311134                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       311134                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       311134                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       311134                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst  16344731769                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  16344731769                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst  16344731769                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  16344731769                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst  16344731769                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  16344731769                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.023819                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.023819                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.023819                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.023819                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.023819                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.023819                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 52532.772918                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52532.772918                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 52532.772918                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52532.772918                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 52532.772918                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52532.772918                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           112123                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          952.307522                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4243559                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           112123                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            37.847355                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2600766143750                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   952.307522                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.929988                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.929988                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          641                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          9009935                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         9009935                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2492924                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2492924                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1639204                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1639204                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        47605                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        47605                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        42068                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        42068                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      4132128                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4132128                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      4132128                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4132128                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        95077                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        95077                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        78893                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        78893                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        12798                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        12798                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        17659                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        17659                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       173970                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        173970                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       173970                       # number of overall misses
system.cpu3.dcache.overall_misses::total       173970                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   3162435489                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3162435489                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1696659220                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1696659220                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data    239252500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    239252500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data    141665985                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    141665985                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        18000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        18000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   4859094709                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4859094709                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   4859094709                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4859094709                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2588001                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2588001                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1718097                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1718097                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        60403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        60403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        59727                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        59727                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4306098                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4306098                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4306098                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4306098                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.036738                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.036738                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.045919                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.045919                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.211877                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.211877                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.295662                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.295662                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.040401                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040401                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.040401                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040401                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 33261.835028                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33261.835028                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 21505.827133                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 21505.827133                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 18694.522582                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18694.522582                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8022.310720                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8022.310720                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 27930.647290                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27930.647290                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 27930.647290                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27930.647290                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        71627                       # number of writebacks
system.cpu3.dcache.writebacks::total            71627                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        95077                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        95077                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        78893                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        78893                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        12798                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        12798                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        17658                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        17658                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       173970                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       173970                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       173970                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       173970                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   2739494511                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2739494511                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   1354926780                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1354926780                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    185719500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    185719500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     65018015                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     65018015                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   4094421291                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4094421291                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   4094421291                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4094421291                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      3852000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      3852000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data    849910000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    849910000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data    853762000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    853762000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.036738                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.036738                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.045919                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.045919                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.211877                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.211877                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.295645                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.295645                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.040401                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.040401                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.040401                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.040401                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 28813.430283                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 28813.430283                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 17174.233202                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 17174.233202                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 14511.603376                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14511.603376                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  3682.071299                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3682.071299                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 23535.214640                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23535.214640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 23535.214640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23535.214640                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.165115                       # Number of seconds simulated
sim_ticks                                165114588000                       # Number of ticks simulated
final_tick                               2786950120000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2556864                       # Simulator instruction rate (inst/s)
host_op_rate                                  2556863                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2445690633                       # Simulator tick rate (ticks/s)
host_mem_usage                                 463084                       # Number of bytes of host memory used
host_seconds                                    67.51                       # Real time elapsed on the host
sim_insts                                   172620021                       # Number of instructions simulated
sim_ops                                     172620021                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         680192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1001024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          30656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        3913600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        7843072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         630720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         631424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14739712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       680192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        30656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      3913600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       630720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5255168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4538048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1437696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5975744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           10628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           15641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           61150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          122548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            9855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            9866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              230308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         70907                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        22464                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93371                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           4119515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           6062602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           26357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            185665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             28296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          23702327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          47500782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           3819893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           3824156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89269593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      4119515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       185665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     23702327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      3819893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31827400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27484234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        8707262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36191496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27484234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          4119515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          6062602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        8733620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           185665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            28296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         23702327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         47500782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          3819893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          3824156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125461089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      230308                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93371                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230308                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93371                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14476352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  263360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5954368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14739712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5975744                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4115                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   328                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1377                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10060                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  165114588000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230308                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93371                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  220784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     58                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        98341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.755789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.745461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.173800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        43392     44.12%     44.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30269     30.78%     74.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10046     10.22%     85.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4345      4.42%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2386      2.43%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1456      1.48%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1100      1.12%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          809      0.82%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4538      4.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        98341                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.932518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    130.748775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5315     98.54%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           61      1.13%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           10      0.19%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5394                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.248239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.052515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.008164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          5184     96.11%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            95      1.76%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            44      0.82%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            27      0.50%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            20      0.37%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.04%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             2      0.04%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             4      0.07%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             4      0.07%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.06%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             4      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5394                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2480334503                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6721453253                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1130965000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10965.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29715.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        87.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   148411                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72479                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     510118.32                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    75522399000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      5513560000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     84079291500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3504740400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5473485360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1912308750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2986524750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            13984011600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19894719000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1731119040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2090869200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        182029897920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        182029897920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        318504522195                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        346487659875                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1392779065500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1368232453500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1914445665405                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1927195609605                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           686.932601                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           691.507478                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              192730                       # Transaction distribution
system.membus.trans_dist::ReadResp             192730                       # Transaction distribution
system.membus.trans_dist::WriteReq               1642                       # Transaction distribution
system.membus.trans_dist::WriteResp              1642                       # Transaction distribution
system.membus.trans_dist::Writeback             70907                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        22464                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        22464                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1762                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            634                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2396                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42459                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42459                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        21257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        21257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         1882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        42594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        44476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total          958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       122300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       122300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         2588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       304803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       307391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        19710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        19710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        27025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        27421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 589353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1442048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1442048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       680192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       680192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         2294                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1574208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1576502                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port        30656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total        30656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total         6688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      3913600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      3913600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         3851                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     11467712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     11471563                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       630720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       630720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         1447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port       971008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total       972455                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20724424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4938                       # Total snoops (count)
system.membus.snoop_fanout::samples            330019                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  330019    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              330019                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4247000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1076998244                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23108735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           99615749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          153983701                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy            4569500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy            2657462                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy          572098749                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1167567761                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer8.occupancy           92423749                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy          103612194                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                22531                       # number of replacements
system.iocache.tags.tagsinuse               15.999251                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22531                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.999251                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.999953                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999953                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202916                       # Number of tag accesses
system.iocache.tags.data_accesses              202916                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        22464                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        22464                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           68                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               68                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           16                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           16                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           68                       # number of demand (read+write) misses
system.iocache.demand_misses::total                68                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           68                       # number of overall misses
system.iocache.overall_misses::total               68                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     10555458                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     10555458                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     10555458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     10555458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     10555458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     10555458                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           68                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             68                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        22480                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        22480                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           68                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              68                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           68                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             68                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000712                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000712                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 155227.323529                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 155227.323529                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 155227.323529                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 155227.323529                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 155227.323529                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 155227.323529                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      22464                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           68                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        22464                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        22464                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           68                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           68                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6994458                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      6994458                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1494553699                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1494553699                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      6994458                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      6994458                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      6994458                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      6994458                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999288                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999288                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 102859.676471                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 102859.676471                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66531.058538                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66531.058538                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 102859.676471                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 102859.676471                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 102859.676471                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 102859.676471                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 171                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        180                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      215525                       # DTB read hits
system.cpu0.dtb.read_misses                       712                       # DTB read misses
system.cpu0.dtb.read_acv                           13                       # DTB read access violations
system.cpu0.dtb.read_accesses                   36182                       # DTB read accesses
system.cpu0.dtb.write_hits                     169940                       # DTB write hits
system.cpu0.dtb.write_misses                      150                       # DTB write misses
system.cpu0.dtb.write_acv                          15                       # DTB write access violations
system.cpu0.dtb.write_accesses                  16460                       # DTB write accesses
system.cpu0.dtb.data_hits                      385465                       # DTB hits
system.cpu0.dtb.data_misses                       862                       # DTB misses
system.cpu0.dtb.data_acv                           28                       # DTB access violations
system.cpu0.dtb.data_accesses                   52642                       # DTB accesses
system.cpu0.itb.fetch_hits                     231942                       # ITB hits
system.cpu0.itb.fetch_misses                      279                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 232221                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       165839263                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    1103022                       # Number of instructions committed
system.cpu0.committedOps                      1103022                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              1059539                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  4190                       # Number of float alu accesses
system.cpu0.num_func_calls                      39478                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       103768                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     1059539                       # number of integer instructions
system.cpu0.num_fp_insts                         4190                       # number of float instructions
system.cpu0.num_int_register_reads            1460846                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            771480                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2621                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2611                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       387962                       # number of memory refs
system.cpu0.num_load_insts                     217323                       # Number of load instructions
system.cpu0.num_store_insts                    170639                       # Number of store instructions
system.cpu0.num_idle_cycles              161132949.617897                       # Number of idle cycles
system.cpu0.num_busy_cycles              4706313.382103                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.028379                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.971621                       # Percentage of idle cycles
system.cpu0.Branches                           155434                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                15775      1.43%      1.43% # Class of executed instruction
system.cpu0.op_class::IntAlu                   655811     59.41%     60.84% # Class of executed instruction
system.cpu0.op_class::IntMult                    1998      0.18%     61.02% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     61.02% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1274      0.12%     61.13% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     61.13% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     61.13% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     61.13% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    230      0.02%     61.15% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     61.15% # Class of executed instruction
system.cpu0.op_class::MemRead                  225680     20.44%     81.60% # Class of executed instruction
system.cpu0.op_class::MemWrite                 171107     15.50%     97.10% # Class of executed instruction
system.cpu0.op_class::IprAccess                 32037      2.90%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   1103912                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     182                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      6074                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1392     31.74%     31.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      6      0.14%     31.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    169      3.85%     35.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      5      0.11%     35.84% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2814     64.16%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4386                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1390     47.04%     47.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       6      0.20%     47.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     169      5.72%     52.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       5      0.17%     53.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1385     46.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2955                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            164327975000     99.09%     99.09% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6038000      0.00%     99.09% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               98558000      0.06%     99.15% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                8092000      0.00%     99.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1395957000      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        165836620000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998563                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.492182                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.673735                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      6.67%      6.67% # number of syscalls executed
system.cpu0.kern.syscall::6                         2     13.33%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      6.67%     26.67% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      6.67%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     20.00%     53.33% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      6.67%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     26.67%     93.33% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    15                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    6      0.13%      0.13% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  118      2.50%      2.62% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.11%      2.73% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3858     81.65%     84.38% # number of callpals executed
system.cpu0.kern.callpal::rdps                    362      7.66%     92.04% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     92.06% # number of callpals executed
system.cpu0.kern.callpal::rti                     348      7.37%     99.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                  24      0.51%     99.94% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.06%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4725                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              466                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                167                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                166                      
system.cpu0.kern.mode_good::user                  167                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.356223                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.526066                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      173502623000     99.64%     99.64% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           626881000      0.36%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     118                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1031                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1031                       # Transaction distribution
system.iobus.trans_dist::WriteReq               24090                       # Transaction distribution
system.iobus.trans_dist::WriteResp              24106                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           16                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1686                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   50274                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          686                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1447208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1637000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                63000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              865000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1640000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           202358892                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3568000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22620265                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            10627                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999129                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1020195                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10627                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            96.000282                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.999129                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          224                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2218455                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2218455                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1093284                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1093284                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1093284                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1093284                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1093284                       # number of overall hits
system.cpu0.icache.overall_hits::total        1093284                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        10629                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        10629                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        10629                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         10629                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        10629                       # number of overall misses
system.cpu0.icache.overall_misses::total        10629                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    603042749                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    603042749                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    603042749                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    603042749                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    603042749                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    603042749                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1103913                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1103913                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1103913                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1103913                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1103913                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1103913                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.009628                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009628                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.009628                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009628                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.009628                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009628                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56735.605325                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56735.605325                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56735.605325                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56735.605325                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56735.605325                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56735.605325                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        10629                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        10629                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        10629                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        10629                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        10629                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        10629                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    552617251                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    552617251                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    552617251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    552617251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    552617251                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    552617251                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.009628                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.009628                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.009628                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.009628                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.009628                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.009628                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51991.462132                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51991.462132                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51991.462132                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51991.462132                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51991.462132                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51991.462132                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            15143                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          860.713148                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             401673                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15143                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.525325                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   860.713148                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.840540                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.840540                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          623                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           787708                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          787708                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       205077                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         205077                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       156967                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        156967                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         3381                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3381                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         3159                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3159                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       362044                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          362044                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       362044                       # number of overall hits
system.cpu0.dcache.overall_hits::total         362044                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         7346                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7346                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         9281                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         9281                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          263                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          263                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          309                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          309                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        16627                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16627                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        16627                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16627                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    413471249                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    413471249                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    457164893                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    457164893                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     12279750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12279750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      2544809                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2544809                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    870636142                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    870636142                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    870636142                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    870636142                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       212423                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       212423                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       166248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       166248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         3644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         3468                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3468                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       378671                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       378671                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       378671                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       378671                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.034582                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.034582                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.055826                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055826                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.072173                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.072173                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.089100                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089100                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.043909                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.043909                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.043909                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.043909                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56285.223115                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56285.223115                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 49258.150307                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49258.150307                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 46691.064639                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46691.064639                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8235.627832                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8235.627832                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 52362.791965                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52362.791965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 52362.791965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52362.791965                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8956                       # number of writebacks
system.cpu0.dcache.writebacks::total             8956                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         7346                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7346                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         9281                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         9281                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          263                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          263                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          309                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          309                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        16627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        16627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        16627                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        16627                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    378376751                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    378376751                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    413967107                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    413967107                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     11040250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     11040250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       931191                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       931191                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data         6000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         6000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    792343858                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    792343858                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    792343858                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    792343858                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    106422000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    106422000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data     80738000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     80738000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    187160000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    187160000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.034582                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.034582                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.055826                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055826                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.072173                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.072173                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.089100                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089100                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.043909                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043909                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.043909                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043909                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 51507.861557                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 51507.861557                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 44603.718026                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44603.718026                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 41978.136882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41978.136882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3013.563107                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3013.563107                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 47654.048115                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47654.048115                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 47654.048115                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47654.048115                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       50366                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                      28126                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                       78492                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                      35109                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  35109                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       165039362                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     223691                       # Number of instructions committed
system.cpu1.committedOps                       223691                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               212998                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                       9676                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        14307                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      212998                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads             288660                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            168997                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        78664                       # number of memory refs
system.cpu1.num_load_insts                      50366                       # Number of load instructions
system.cpu1.num_store_insts                     28298                       # Number of store instructions
system.cpu1.num_idle_cycles              164356762.633175                       # Number of idle cycles
system.cpu1.num_busy_cycles              682599.366825                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.004136                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.995864                       # Percentage of idle cycles
system.cpu1.Branches                            28977                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 1523      0.68%      0.68% # Class of executed instruction
system.cpu1.op_class::IntAlu                   129690     57.98%     58.66% # Class of executed instruction
system.cpu1.op_class::IntMult                     845      0.38%     59.04% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     59.04% # Class of executed instruction
system.cpu1.op_class::MemRead                   51447     23.00%     82.04% # Class of executed instruction
system.cpu1.op_class::MemWrite                  28298     12.65%     94.69% # Class of executed instruction
system.cpu1.op_class::IprAccess                 11888      5.31%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    223691                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     172                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2923                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     688     26.62%     26.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    169      6.54%     33.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      0.12%     33.27% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1725     66.73%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2585                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      688     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     169     10.94%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      0.19%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     685     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1545                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            164441001000     99.64%     99.64% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               92066000      0.06%     99.69% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                3912000      0.00%     99.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              502383000      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        165039362000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397101                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.597679                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                 2241     81.46%     81.46% # number of callpals executed
system.cpu1.kern.callpal::rdps                    338     12.29%     93.75% # number of callpals executed
system.cpu1.kern.callpal::rti                     172      6.25%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  2751                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                172                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements              479                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              13885                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              479                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            28.987474                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           447861                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          447861                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       223212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         223212                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       223212                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          223212                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       223212                       # number of overall hits
system.cpu1.icache.overall_hits::total         223212                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          479                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          479                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          479                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           479                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          479                       # number of overall misses
system.cpu1.icache.overall_misses::total          479                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     35047500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     35047500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     35047500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     35047500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     35047500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     35047500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       223691                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       223691                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       223691                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       223691                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       223691                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       223691                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002141                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002141                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002141                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002141                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002141                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002141                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 73168.058455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73168.058455                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 73168.058455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73168.058455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 73168.058455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73168.058455                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          479                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          479                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          479                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          479                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          479                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          479                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     32614500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     32614500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     32614500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     32614500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     32614500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     32614500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.002141                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002141                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.002141                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002141                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.002141                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002141                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 68088.726514                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68088.726514                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 68088.726514                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68088.726514                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 68088.726514                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68088.726514                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements               14                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          696.160766                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                101                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               14                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.214286                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   696.160766                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.679844                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.679844                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          708                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          705                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           156902                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          156902                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        49627                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          49627                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        27351                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         27351                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          522                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          522                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          509                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          509                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        76978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           76978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        76978                       # number of overall hits
system.cpu1.dcache.overall_hits::total          76978                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          206                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          206                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           70                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           11                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           24                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          276                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           276                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          276                       # number of overall misses
system.cpu1.dcache.overall_misses::total          276                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3020250                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3020250                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      3975475                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3975475                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       267750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       267750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       198987                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       198987                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      6995725                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      6995725                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      6995725                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      6995725                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        49833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        49833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        27421                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        27421                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          533                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          533                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        77254                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        77254                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        77254                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        77254                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.004134                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004134                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002553                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002553                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.020638                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.020638                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.045028                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.045028                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.003573                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003573                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.003573                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003573                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14661.407767                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14661.407767                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 56792.500000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56792.500000                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 24340.909091                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24340.909091                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8291.125000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8291.125000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 25346.829710                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25346.829710                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 25346.829710                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25346.829710                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu1.dcache.writebacks::total               10                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          206                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          206                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           70                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           11                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          276                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          276                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      2171750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      2171750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      3592525                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3592525                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       220250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       220250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        77013                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        77013                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      5764275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      5764275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      5764275                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      5764275                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     35074000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     35074000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     35074000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     35074000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.004134                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004134                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.002553                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.020638                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.020638                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.045028                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.045028                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.003573                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003573                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.003573                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003573                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10542.475728                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10542.475728                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 51321.785714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 51321.785714                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 20022.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20022.727273                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3208.875000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3208.875000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20885.054348                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20885.054348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20885.054348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20885.054348                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                    11162308                       # DTB read hits
system.cpu2.dtb.read_misses                       697                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                10793161                       # DTB read accesses
system.cpu2.dtb.write_hits                    3731667                       # DTB write hits
system.cpu2.dtb.write_misses                      250                       # DTB write misses
system.cpu2.dtb.write_acv                          24                       # DTB write access violations
system.cpu2.dtb.write_accesses                3426161                       # DTB write accesses
system.cpu2.dtb.data_hits                    14893975                       # DTB hits
system.cpu2.dtb.data_misses                       947                       # DTB misses
system.cpu2.dtb.data_acv                           24                       # DTB access violations
system.cpu2.dtb.data_accesses                14219322                       # DTB accesses
system.cpu2.itb.fetch_hits                   55672581                       # ITB hits
system.cpu2.itb.fetch_misses                      687                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses               55673268                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                       165039183                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   57519081                       # Number of instructions committed
system.cpu2.committedOps                     57519081                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             56823074                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                124191                       # Number of float alu accesses
system.cpu2.num_func_calls                     387098                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      5802556                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    56823074                       # number of integer instructions
system.cpu2.num_fp_insts                       124191                       # number of float instructions
system.cpu2.num_int_register_reads           82488330                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          47074468                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               82178                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes              82085                       # number of times the floating registers were written
system.cpu2.num_mem_refs                     14896551                       # number of memory refs
system.cpu2.num_load_insts                   11164072                       # Number of load instructions
system.cpu2.num_store_insts                   3732479                       # Number of store instructions
system.cpu2.num_idle_cycles              9838515.866661                       # Number of idle cycles
system.cpu2.num_busy_cycles              155200667.133339                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.940387                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.059613                       # Percentage of idle cycles
system.cpu2.Branches                          6763008                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                49390      0.09%      0.09% # Class of executed instruction
system.cpu2.op_class::IntAlu                 41970642     72.97%     73.05% # Class of executed instruction
system.cpu2.op_class::IntMult                  489385      0.85%     73.90% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     73.90% # Class of executed instruction
system.cpu2.op_class::FloatAdd                  41199      0.07%     73.98% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     73.98% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     73.98% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     73.98% # Class of executed instruction
system.cpu2.op_class::FloatDiv                   8121      0.01%     73.99% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     73.99% # Class of executed instruction
system.cpu2.op_class::MemRead                11178719     19.43%     93.42% # Class of executed instruction
system.cpu2.op_class::MemWrite                3733600      6.49%     99.91% # Class of executed instruction
system.cpu2.op_class::IprAccess                 48996      0.09%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  57520052                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     132                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      9907                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2459     32.87%     32.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     44      0.59%     33.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    169      2.26%     35.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      0.03%     35.75% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4806     64.25%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7480                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2452     47.91%     47.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      44      0.86%     48.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     169      3.30%     52.07% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      0.04%     52.11% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2451     47.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5118                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            160703142000     97.37%     97.37% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               69836000      0.04%     97.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              160419000      0.10%     97.51% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                6042000      0.00%     97.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             4099744000      2.48%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        165039183000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997153                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.509988                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.684225                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         2      3.45%      3.45% # number of syscalls executed
system.cpu2.kern.syscall::3                        11     18.97%     22.41% # number of syscalls executed
system.cpu2.kern.syscall::4                        12     20.69%     43.10% # number of syscalls executed
system.cpu2.kern.syscall::6                         4      6.90%     50.00% # number of syscalls executed
system.cpu2.kern.syscall::17                       11     18.97%     68.97% # number of syscalls executed
system.cpu2.kern.syscall::19                        2      3.45%     72.41% # number of syscalls executed
system.cpu2.kern.syscall::45                        4      6.90%     79.31% # number of syscalls executed
system.cpu2.kern.syscall::71                        4      6.90%     86.21% # number of syscalls executed
system.cpu2.kern.syscall::73                        4      6.90%     93.10% # number of syscalls executed
system.cpu2.kern.syscall::256                       2      3.45%     96.55% # number of syscalls executed
system.cpu2.kern.syscall::257                       2      3.45%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    58                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    7      0.09%      0.09% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  120      1.49%      1.58% # number of callpals executed
system.cpu2.kern.callpal::tbi                      11      0.14%      1.72% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6807     84.72%     86.43% # number of callpals executed
system.cpu2.kern.callpal::rdps                    549      6.83%     93.27% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     2      0.02%     93.29% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     2      0.02%     93.32% # number of callpals executed
system.cpu2.kern.callpal::rti                     459      5.71%     99.03% # number of callpals executed
system.cpu2.kern.callpal::callsys                  77      0.96%     99.99% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  8035                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              578                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                389                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                389                      
system.cpu2.kern.mode_good::user                  389                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.673010                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.804550                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       20106384000     12.20%     12.20% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        144698158000     87.80%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     120                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            61150                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           57453500                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            61150                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           939.550286                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        115101254                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       115101254                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     57458902                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       57458902                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     57458902                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        57458902                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     57458902                       # number of overall hits
system.cpu2.icache.overall_hits::total       57458902                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        61150                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        61150                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        61150                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         61150                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        61150                       # number of overall misses
system.cpu2.icache.overall_misses::total        61150                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   3437208749                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3437208749                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   3437208749                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3437208749                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   3437208749                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3437208749                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     57520052                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     57520052                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     57520052                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     57520052                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     57520052                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     57520052                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001063                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001063                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001063                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001063                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001063                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001063                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 56209.464415                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56209.464415                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 56209.464415                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56209.464415                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 56209.464415                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56209.464415                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        61150                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        61150                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        61150                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        61150                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        61150                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        61150                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   3149111251                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3149111251                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   3149111251                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3149111251                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   3149111251                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3149111251                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001063                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001063                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001063                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001063                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 51498.139836                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51498.139836                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 51498.139836                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51498.139836                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 51498.139836                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51498.139836                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           123501                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1010.230548                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14791638                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           123501                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           119.769378                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data  1010.230548                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.986553                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.986553                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          627                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          624                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.612305                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         29912320                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        29912320                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     11061201                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11061201                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      3692735                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3692735                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         6996                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6996                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         7511                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7511                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     14753936                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14753936                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     14753936                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14753936                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        94042                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94042                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        30467                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        30467                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          708                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          708                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       124509                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        124509                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       124509                       # number of overall misses
system.cpu2.dcache.overall_misses::total       124509                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   5156920749                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5156920749                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1578827289                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1578827289                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     41079750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     41079750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      1353973                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1353973                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   6735748038                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6735748038                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   6735748038                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6735748038                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     11155243                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11155243                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3723202                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3723202                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         7704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         7676                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7676                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     14878445                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14878445                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     14878445                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14878445                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.008430                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008430                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.008183                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008183                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.091900                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.091900                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.021496                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.021496                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.008368                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008368                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.008368                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008368                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 54836.357681                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54836.357681                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 51820.897660                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 51820.897660                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 58022.245763                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 58022.245763                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  8205.896970                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8205.896970                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 54098.483146                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54098.483146                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 54098.483146                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54098.483146                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        56635                       # number of writebacks
system.cpu2.dcache.writebacks::total            56635                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        94042                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        94042                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        30467                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        30467                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          708                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          708                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       124509                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       124509                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       124509                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       124509                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   4713501251                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4713501251                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   1438674711                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1438674711                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     37630250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     37630250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       640027                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       640027                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   6152175962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6152175962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   6152175962                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6152175962                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     60976000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     60976000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    134474000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    134474000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    195450000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    195450000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008430                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008430                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.008183                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008183                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.091900                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.091900                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.021496                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.021496                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.008368                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.008368                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.008368                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.008368                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 50121.235735                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 50121.235735                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 47220.753963                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 47220.753963                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 53150.070621                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53150.070621                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3878.951515                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3878.951515                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 49411.496052                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49411.496052                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 49411.496052                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49411.496052                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      577142                       # DTB read hits
system.cpu3.dtb.read_misses                       844                       # DTB read misses
system.cpu3.dtb.read_acv                           26                       # DTB read access violations
system.cpu3.dtb.read_accesses                  436279                       # DTB read accesses
system.cpu3.dtb.write_hits                     382167                       # DTB write hits
system.cpu3.dtb.write_misses                      109                       # DTB write misses
system.cpu3.dtb.write_acv                          33                       # DTB write access violations
system.cpu3.dtb.write_accesses                 288841                       # DTB write accesses
system.cpu3.dtb.data_hits                      959309                       # DTB hits
system.cpu3.dtb.data_misses                       953                       # DTB misses
system.cpu3.dtb.data_acv                           59                       # DTB access violations
system.cpu3.dtb.data_accesses                  725120                       # DTB accesses
system.cpu3.itb.fetch_hits                    1827482                       # ITB hits
system.cpu3.itb.fetch_misses                      437                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                1827919                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                       164302014                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    2459006                       # Number of instructions committed
system.cpu3.committedOps                      2459006                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              2386623                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  1517                       # Number of float alu accesses
system.cpu3.num_func_calls                      74757                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       248946                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     2386623                       # number of integer instructions
system.cpu3.num_fp_insts                         1517                       # number of float instructions
system.cpu3.num_int_register_reads            3269220                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           1723049                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                 987                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                534                       # number of times the floating registers were written
system.cpu3.num_mem_refs                       962213                       # number of memory refs
system.cpu3.num_load_insts                     579309                       # Number of load instructions
system.cpu3.num_store_insts                    382904                       # Number of store instructions
system.cpu3.num_idle_cycles              156288503.214563                       # Number of idle cycles
system.cpu3.num_busy_cycles              8013510.785437                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.048773                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.951227                       # Percentage of idle cycles
system.cpu3.Branches                           345052                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                40841      1.66%      1.66% # Class of executed instruction
system.cpu3.op_class::IntAlu                  1417636     57.63%     59.29% # Class of executed instruction
system.cpu3.op_class::IntMult                    1286      0.05%     59.34% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::FloatAdd                    108      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      9      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     59.34% # Class of executed instruction
system.cpu3.op_class::MemRead                  584283     23.75%     83.10% # Class of executed instruction
system.cpu3.op_class::MemWrite                 383218     15.58%     98.67% # Class of executed instruction
system.cpu3.op_class::IprAccess                 32637      1.33%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   2460018                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     171                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      5928                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1307     33.56%     33.56% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    169      4.34%     37.90% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      9      0.23%     38.14% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2409     61.86%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3894                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1307     46.86%     46.86% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     169      6.06%     52.92% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       9      0.32%     53.24% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1304     46.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2789                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            163299248000     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               95733000      0.06%     99.45% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               14830000      0.01%     99.46% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              894505000      0.54%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        164304316000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.541303                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.716230                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::2                         1      7.69%      7.69% # number of syscalls executed
system.cpu3.kern.syscall::3                         1      7.69%     15.38% # number of syscalls executed
system.cpu3.kern.syscall::4                         4     30.77%     46.15% # number of syscalls executed
system.cpu3.kern.syscall::6                         2     15.38%     61.54% # number of syscalls executed
system.cpu3.kern.syscall::19                        1      7.69%     69.23% # number of syscalls executed
system.cpu3.kern.syscall::48                        2     15.38%     84.62% # number of syscalls executed
system.cpu3.kern.syscall::59                        2     15.38%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    13                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.07%      0.07% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  139      3.23%      3.30% # number of callpals executed
system.cpu3.kern.callpal::tbi                      12      0.28%      3.58% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 3329     77.35%     80.92% # number of callpals executed
system.cpu3.kern.callpal::rdps                    345      8.02%     88.94% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.02%     88.96% # number of callpals executed
system.cpu3.kern.callpal::rti                     390      9.06%     98.03% # number of callpals executed
system.cpu3.kern.callpal::callsys                  81      1.88%     99.91% # number of callpals executed
system.cpu3.kern.callpal::imb                       4      0.09%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  4304                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              530                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                220                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                221                      
system.cpu3.kern.mode_good::user                  220                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.416981                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.588000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      157658859000     96.79%     96.79% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          5226354000      3.21%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     139                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements             9853                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999969                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2546046                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9853                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           258.403126                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.999969                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           91                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4929889                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4929889                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      2450162                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2450162                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2450162                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2450162                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2450162                       # number of overall hits
system.cpu3.icache.overall_hits::total        2450162                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         9855                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         9855                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         9855                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          9855                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         9855                       # number of overall misses
system.cpu3.icache.overall_misses::total         9855                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    566514749                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    566514749                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    566514749                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    566514749                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    566514749                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    566514749                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2460017                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2460017                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2460017                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2460017                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2460017                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2460017                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.004006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004006                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.004006                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004006                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.004006                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004006                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 57485.007509                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57485.007509                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 57485.007509                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57485.007509                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 57485.007509                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57485.007509                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         9855                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9855                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         9855                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9855                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         9855                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9855                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    519637251                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    519637251                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    519637251                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    519637251                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    519637251                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    519637251                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.004006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.004006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.004006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004006                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 52728.285236                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52728.285236                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 52728.285236                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52728.285236                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 52728.285236                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52728.285236                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            10014                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          910.270994                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             937001                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            10014                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            93.569103                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   910.270994                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.888937                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.888937                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          864                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          834                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1932198                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1932198                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       569069                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         569069                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       375212                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        375212                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         2356                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2356                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         2425                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2425                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       944281                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          944281                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       944281                       # number of overall hits
system.cpu3.dcache.overall_hits::total         944281                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         6795                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6795                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         4403                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4403                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          215                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          215                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          138                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        11198                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11198                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        11198                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11198                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    361798748                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    361798748                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    213851967                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    213851967                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      9428500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      9428500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      1119979                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1119979                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    575650715                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    575650715                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    575650715                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    575650715                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       575864                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       575864                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       379615                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       379615                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         2571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2563                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       955479                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       955479                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       955479                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       955479                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.011800                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011800                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.011599                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.011599                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.083625                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.083625                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.053843                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.053843                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.011720                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011720                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.011720                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011720                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 53244.848859                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53244.848859                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 48569.604134                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48569.604134                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 43853.488372                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 43853.488372                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8115.789855                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8115.789855                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 51406.565012                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 51406.565012                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 51406.565012                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 51406.565012                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         5306                       # number of writebacks
system.cpu3.dcache.writebacks::total             5306                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         6795                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6795                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         4403                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4403                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          215                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          215                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          137                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        11198                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11198                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        11198                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11198                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    329621252                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    329621252                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    193248033                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    193248033                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      8431500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      8431500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       530021                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       530021                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    522869285                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    522869285                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    522869285                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    522869285                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     38278000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     38278000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     38806000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     38806000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.011800                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011800                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.011599                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.011599                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.083625                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.083625                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.053453                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.053453                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.011720                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011720                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011720                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011720                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 48509.382193                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 48509.382193                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 43890.082444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 43890.082444                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 39216.279070                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39216.279070                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  3868.766423                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3868.766423                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 46693.095642                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46693.095642                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 46693.095642                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 46693.095642                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.183811                       # Number of seconds simulated
sim_ticks                                183811122000                       # Number of ticks simulated
final_tick                               2970761242000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1347133                       # Simulator instruction rate (inst/s)
host_op_rate                                  1347133                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              722480692                       # Simulator tick rate (ticks/s)
host_mem_usage                                 464108                       # Number of bytes of host memory used
host_seconds                                   254.42                       # Real time elapsed on the host
sim_insts                                   342733093                       # Number of instructions simulated
sim_ops                                     342733093                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        7347456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       43194752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        6457216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       45183168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        7739392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       47169024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst        6944832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data       42840704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          206878400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      7347456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      6457216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      7739392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      6944832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28488896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     80411328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       839680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        81251008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          114804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          674918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          100894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          705987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          120928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          737016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst          108513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          669386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3232475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1256427                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1269547                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          39972859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         234995312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           10097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          35129626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         245813025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          42105134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         256616811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          37782436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         233069161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1125494463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     39972859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     35129626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     42105134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     37782436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        154990055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       437467152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        4568168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            442035319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       437467152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         39972859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        234995312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        4578265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         35129626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        245813025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         42105134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        256616811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         37782436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        233069161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1567529782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3232475                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1269547                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3232475                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1269547                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              200396096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6482304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                78363712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               206878400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             81251008                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 101286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 45126                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        62507                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            213224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            190463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            217245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            170656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            170215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            211986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            194419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            168236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            267877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            187608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           195573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           167733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           212232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           211150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           160015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           192557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             85745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             76659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             81033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             78739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             97133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            72539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            62120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            60472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            60302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            85504                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  183811122000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3232475                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1269547                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1785256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  963873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  316527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   65533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  74743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  78112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  77635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  76736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  76840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  78216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  76297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  77204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  75135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  75023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  74788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  74319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     25                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1648850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.062704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.764110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.651222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       844754     51.23%     51.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       488115     29.60%     80.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       135889      8.24%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        60753      3.68%     92.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37365      2.27%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22218      1.35%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14836      0.90%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10183      0.62%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34737      2.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1648850                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        73895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.373774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.385006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          28932     39.15%     39.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         36581     49.50%     88.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          5460      7.39%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         1497      2.03%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          626      0.85%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          292      0.40%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          131      0.18%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           77      0.10%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           77      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           50      0.07%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           52      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           36      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           19      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           16      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           18      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           15      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         73895                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        73895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.569903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.529399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.397835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         57967     78.45%     78.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         14499     19.62%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1303      1.76%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            54      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            10      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            16      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            16      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         73895                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  62440508817                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            121150302567                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15655945000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19941.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38691.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1090.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       426.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1125.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    442.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1865348                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  841418                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      40828.57                       # Average gap between requests
system.mem_ctrls.pageHitRate                    62.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     2647339000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      6137820000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    175024850750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9601751880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11841742080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5239051125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6461268000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            25968235800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            32333714400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            5774826960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            5981383440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        194035473840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        194035473840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        439970151915                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        468477809010                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1396516273500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1371509556750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2077105765020                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2090640947520                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           699.183686                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           703.739823                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             2748730                       # Transaction distribution
system.membus.trans_dist::ReadResp            2748730                       # Transaction distribution
system.membus.trans_dist::WriteReq               9610                       # Transaction distribution
system.membus.trans_dist::WriteResp              9610                       # Transaction distribution
system.membus.trans_dist::Writeback           1256427                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13120                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13120                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           157027                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          57053                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          214080                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           94                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           94                       # Transaction distribution
system.membus.trans_dist::ReadExReq            795520                       # Transaction distribution
system.membus.trans_dist::ReadExResp           795520                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       229608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       229608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        14996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1797220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      1812216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       201788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       201788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         3978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port      1857307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total      1861285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       241856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       241856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         4598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port      1961641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total      1966239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       217026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       217026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         4144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port      1799081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total      1803225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8359541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       841536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       841536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      7347456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      7347456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        21239                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     62668544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     62689783                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      6457216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      6457216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        15796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     64585984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     64601780                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      7739392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      7739392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        16536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     68730304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     68746840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port      6944832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total      6944832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        15880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port     62814144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total     62830024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               288198859                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           459194                       # Total snoops (count)
system.membus.snoop_fanout::samples           5023733                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                 5023733    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total             5023733                       # Request fanout histogram
system.membus.reqLayer0.occupancy            23476991                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15182709324                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13395994                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1078835738                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy         7107928175                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer4.occupancy          947837239                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer5.occupancy         7391490842                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy         1135709234                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7733323433                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.2                       # Layer utilization (%)
system.membus.respLayer8.occupancy         1019516235                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer9.occupancy         7095573578                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              3.9                       # Layer utilization (%)
system.iocache.tags.replacements                13149                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13149                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               118357                       # Number of tag accesses
system.iocache.tags.data_accesses              118357                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13120                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13120                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4127234                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4127234                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4127234                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4127234                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4127234                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4127234                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13122                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13122                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000152                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000152                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 142318.413793                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 142318.413793                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 142318.413793                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 142318.413793                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 142318.413793                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 142318.413793                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13120                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2604734                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2604734                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    872699615                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    872699615                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2604734                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2604734                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2604734                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2604734                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999848                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999848                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 89818.413793                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 89818.413793                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66516.738948                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66516.738948                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 89818.413793                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 89818.413793                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 89818.413793                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 89818.413793                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   839680                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        104                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     9852064                       # DTB read hits
system.cpu0.dtb.read_misses                      7944                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                 8378616                       # DTB read accesses
system.cpu0.dtb.write_hits                    3054695                       # DTB write hits
system.cpu0.dtb.write_misses                     4840                       # DTB write misses
system.cpu0.dtb.write_acv                          15                       # DTB write access violations
system.cpu0.dtb.write_accesses                1742889                       # DTB write accesses
system.cpu0.dtb.data_hits                    12906759                       # DTB hits
system.cpu0.dtb.data_misses                     12784                       # DTB misses
system.cpu0.dtb.data_acv                           15                       # DTB access violations
system.cpu0.dtb.data_accesses                10121505                       # DTB accesses
system.cpu0.itb.fetch_hits                   36084373                       # ITB hits
system.cpu0.itb.fetch_misses                      360                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               36084733                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       183811122                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   43211935                       # Number of instructions committed
system.cpu0.committedOps                     43211935                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             31568411                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              19944226                       # Number of float alu accesses
system.cpu0.num_func_calls                     336373                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      2218224                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    31568411                       # number of integer instructions
system.cpu0.num_fp_insts                     19944226                       # number of float instructions
system.cpu0.num_int_register_reads           67325192                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          19171129                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            24562233                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           18247292                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     12937709                       # number of memory refs
system.cpu0.num_load_insts                    9870826                       # Number of load instructions
system.cpu0.num_store_insts                   3066883                       # Number of store instructions
system.cpu0.num_idle_cycles              18694238.999898                       # Number of idle cycles
system.cpu0.num_busy_cycles              165116883.000102                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.898296                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.101704                       # Percentage of idle cycles
system.cpu0.Branches                          2651191                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               207177      0.48%      0.48% # Class of executed instruction
system.cpu0.op_class::IntAlu                 18405379     42.58%     43.06% # Class of executed instruction
system.cpu0.op_class::IntMult                   14309      0.03%     43.09% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     43.09% # Class of executed instruction
system.cpu0.op_class::FloatAdd                7988126     18.48%     61.57% # Class of executed instruction
system.cpu0.op_class::FloatCmp                 458284      1.06%     62.63% # Class of executed instruction
system.cpu0.op_class::FloatCvt                  76758      0.18%     62.81% # Class of executed instruction
system.cpu0.op_class::FloatMult               2351143      5.44%     68.25% # Class of executed instruction
system.cpu0.op_class::FloatDiv                 455538      1.05%     69.30% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.30% # Class of executed instruction
system.cpu0.op_class::MemRead                 9925119     22.96%     92.27% # Class of executed instruction
system.cpu0.op_class::MemWrite                3070634      7.10%     99.37% # Class of executed instruction
system.cpu0.op_class::IprAccess                272267      0.63%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  43224734                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     992                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     41025                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    9622     41.87%     41.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     12      0.05%     41.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    189      0.82%     42.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    874      3.80%     46.54% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  12286     53.46%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               22983                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     9620     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      12      0.06%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     189      0.97%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     874      4.49%     54.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    8753     45.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                19448                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            163503407000     88.95%     88.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               13530000      0.01%     88.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              195998000      0.11%     89.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1211744000      0.66%     89.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            18886614000     10.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        183811293000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999792                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.712437                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.846191                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      5.00%      5.00% # number of syscalls executed
system.cpu0.kern.syscall::2                         1      5.00%     10.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     10.00%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::4                         4     20.00%     40.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.00%     45.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.00%     55.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.00%     60.00% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     15.00%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     20.00%     95.00% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    20                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  878      3.28%      3.28% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1798      6.71%      9.99% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.01%     10.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl                18723     69.88%     79.88% # number of callpals executed
system.cpu0.kern.callpal::rdps                    389      1.45%     81.33% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     81.34% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     81.34% # number of callpals executed
system.cpu0.kern.callpal::rti                    3187     11.89%     93.24% # number of callpals executed
system.cpu0.kern.callpal::callsys                1590      5.93%     99.17% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.01%     99.18% # number of callpals executed
system.cpu0.kern.callpal::rdunique                219      0.82%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 26793                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4985                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2254                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2254                      
system.cpu0.kern.mode_good::user                 2254                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.452156                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.622738                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       52861565000     28.76%     28.76% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        130949728000     71.24%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1798                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4277                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4277                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22728                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22730                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        15826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        11006                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        27716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54014                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        63304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5503                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        69451                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       839912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       839912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   909363                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             15798000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               84000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6947000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           118147343                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            18106000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13189006                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           114803                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.996805                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           43194349                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           114803                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           376.247563                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.996805                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999994                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         86564272                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        86564272                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     43109930                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       43109930                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     43109930                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        43109930                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     43109930                       # number of overall hits
system.cpu0.icache.overall_hits::total       43109930                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       114804                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       114804                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       114804                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        114804                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       114804                       # number of overall misses
system.cpu0.icache.overall_misses::total       114804                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   7057515738                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7057515738                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   7057515738                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7057515738                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   7057515738                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7057515738                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     43224734                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     43224734                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     43224734                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     43224734                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     43224734                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     43224734                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002656                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002656                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002656                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002656                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002656                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002656                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 61474.475959                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61474.475959                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 61474.475959                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61474.475959                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 61474.475959                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61474.475959                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       114804                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       114804                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       114804                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       114804                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       114804                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       114804                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   6507100262                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6507100262                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   6507100262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6507100262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   6507100262                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6507100262                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.002656                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002656                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.002656                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002656                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.002656                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002656                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 56680.083116                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56680.083116                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 56680.083116                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56680.083116                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 56680.083116                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56680.083116                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           674031                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          978.189197                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12173576                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           674031                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            18.060855                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   978.189197                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.955263                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.955263                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          507                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26577060                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26577060                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      9284145                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9284145                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      2796454                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2796454                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        18221                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18221                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        14051                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        14051                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     12080599                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12080599                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     12080599                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12080599                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       544558                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       544558                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       230558                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       230558                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        11875                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        11875                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        14310                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        14310                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       775116                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        775116                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       775116                       # number of overall misses
system.cpu0.dcache.overall_misses::total       775116                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  33104185759                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33104185759                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  11684149980                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  11684149980                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    173968745                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    173968745                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    116727691                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    116727691                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       302000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       302000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  44788335739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  44788335739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  44788335739                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  44788335739                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      9828703                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9828703                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      3027012                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3027012                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        30096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        30096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        28361                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        28361                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     12855715                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12855715                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     12855715                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12855715                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.055405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.055405                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.076167                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076167                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.394571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.394571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.504566                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.504566                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.060293                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060293                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.060293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060293                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 60790.927246                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60790.927246                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50677.703571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50677.703571                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14649.999579                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14649.999579                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8157.071349                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8157.071349                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 57782.752180                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57782.752180                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 57782.752180                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57782.752180                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       304279                       # number of writebacks
system.cpu0.dcache.writebacks::total           304279                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       544558                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       544558                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       230558                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       230558                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        11875                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        11875                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        14292                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        14292                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       775116                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       775116                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       775116                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       775116                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  30492778241                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30492778241                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  10588404020                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10588404020                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    125095255                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    125095255                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     57082309                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     57082309                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       170000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       170000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  41081182261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  41081182261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  41081182261                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  41081182261                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    824767000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    824767000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    689845000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    689845000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1514612000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1514612000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.055405                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.055405                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.076167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.076167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.394571                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.394571                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.503931                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.503931                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.060293                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060293                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.060293                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060293                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 55995.464654                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55995.464654                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 45925.120881                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45925.120881                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 10534.337263                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10534.337263                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3994.004268                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3994.004268                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 53000.044201                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53000.044201                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 53000.044201                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53000.044201                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     9498306                       # DTB read hits
system.cpu1.dtb.read_misses                      7842                       # DTB read misses
system.cpu1.dtb.read_acv                           13                       # DTB read access violations
system.cpu1.dtb.read_accesses                 8244858                       # DTB read accesses
system.cpu1.dtb.write_hits                    2852408                       # DTB write hits
system.cpu1.dtb.write_misses                     4821                       # DTB write misses
system.cpu1.dtb.write_acv                          10                       # DTB write access violations
system.cpu1.dtb.write_accesses                1649936                       # DTB write accesses
system.cpu1.dtb.data_hits                    12350714                       # DTB hits
system.cpu1.dtb.data_misses                     12663                       # DTB misses
system.cpu1.dtb.data_acv                           23                       # DTB access violations
system.cpu1.dtb.data_accesses                 9894794                       # DTB accesses
system.cpu1.itb.fetch_hits                   35492912                       # ITB hits
system.cpu1.itb.fetch_misses                      173                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses               35493085                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       184570333                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   41634374                       # Number of instructions committed
system.cpu1.committedOps                     41634374                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             30025340                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses              19970003                       # Number of float alu accesses
system.cpu1.num_func_calls                     231840                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2040278                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    30025340                       # number of integer instructions
system.cpu1.num_fp_insts                     19970003                       # number of float instructions
system.cpu1.num_int_register_reads           65343648                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          18042695                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            24595395                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           18275339                       # number of times the floating registers were written
system.cpu1.num_mem_refs                     12381261                       # number of memory refs
system.cpu1.num_load_insts                    9516767                       # Number of load instructions
system.cpu1.num_store_insts                   2864494                       # Number of store instructions
system.cpu1.num_idle_cycles              23491787.040330                       # Number of idle cycles
system.cpu1.num_busy_cycles              161078545.959670                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.872722                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.127278                       # Percentage of idle cycles
system.cpu1.Branches                          2354440                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               189246      0.45%      0.45% # Class of executed instruction
system.cpu1.op_class::IntAlu                 17418875     41.82%     42.28% # Class of executed instruction
system.cpu1.op_class::IntMult                   13523      0.03%     42.31% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatAdd                8002373     19.21%     61.53% # Class of executed instruction
system.cpu1.op_class::FloatCmp                 458220      1.10%     62.63% # Class of executed instruction
system.cpu1.op_class::FloatCvt                  76753      0.18%     62.81% # Class of executed instruction
system.cpu1.op_class::FloatMult               2354018      5.65%     68.46% # Class of executed instruction
system.cpu1.op_class::FloatDiv                 455313      1.09%     69.56% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.56% # Class of executed instruction
system.cpu1.op_class::MemRead                 9556316     22.95%     92.50% # Class of executed instruction
system.cpu1.op_class::MemWrite                2867727      6.89%     99.39% # Class of executed instruction
system.cpu1.op_class::IprAccess                254696      0.61%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  41647060                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     879                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     37054                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    7975     41.24%     41.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    190      0.98%     42.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    867      4.48%     46.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  10305     53.29%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               19337                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     7975     49.38%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     190      1.18%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     867      5.37%     55.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    7118     44.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                16150                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            167366863000     90.68%     90.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              205078000      0.11%     90.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1230384000      0.67%     91.46% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            15768008000      8.54%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        184570333000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.690733                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.835186                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  919      3.97%      3.97% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 1761      7.61%     11.58% # number of callpals executed
system.cpu1.kern.callpal::tbi                       6      0.03%     11.61% # number of callpals executed
system.cpu1.kern.callpal::swpipl                15149     65.46%     77.07% # number of callpals executed
system.cpu1.kern.callpal::rdps                    386      1.67%     78.74% # number of callpals executed
system.cpu1.kern.callpal::rti                    3135     13.55%     92.28% # number of callpals executed
system.cpu1.kern.callpal::callsys                1565      6.76%     99.05% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.01%     99.05% # number of callpals executed
system.cpu1.kern.callpal::rdunique                219      0.95%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 23142                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             3165                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               2226                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1731                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               3073                      
system.cpu1.kern.mode_good::user                 2226                      
system.cpu1.kern.mode_good::idle                  847                      
system.cpu1.kern.mode_switch_good::kernel     0.970932                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.489313                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.862960                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       24739400000      7.17%      7.17% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        131454563000     38.07%     45.24% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        189071330000     54.76%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    1761                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements           100894                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           39058409                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           100894                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           387.123209                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          328                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         83395014                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        83395014                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     41546166                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       41546166                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     41546166                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        41546166                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     41546166                       # number of overall hits
system.cpu1.icache.overall_hits::total       41546166                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       100894                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       100894                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       100894                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        100894                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       100894                       # number of overall misses
system.cpu1.icache.overall_misses::total       100894                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   6212862239                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   6212862239                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   6212862239                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   6212862239                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   6212862239                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   6212862239                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     41647060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     41647060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     41647060                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     41647060                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     41647060                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     41647060                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002423                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002423                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002423                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002423                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002423                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002423                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 61578.114050                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61578.114050                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 61578.114050                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61578.114050                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 61578.114050                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61578.114050                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       100894                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       100894                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       100894                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       100894                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       100894                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       100894                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   5729703761                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5729703761                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   5729703761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5729703761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   5729703761                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5729703761                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.002423                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002423                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.002423                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002423                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 56789.340902                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56789.340902                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 56789.340902                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56789.340902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 56789.340902                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56789.340902                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           706931                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          973.531500                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11549826                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           706931                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.337982                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   973.531500                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.950714                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.950714                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          679                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25507158                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25507158                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      8905150                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8905150                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2600659                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2600659                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        14430                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14430                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        10828                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10828                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     11505809                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11505809                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     11505809                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11505809                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       577726                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       577726                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       228712                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       228712                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        11602                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11602                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        14274                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        14274                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       806438                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        806438                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       806438                       # number of overall misses
system.cpu1.dcache.overall_misses::total       806438                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  34950351043                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  34950351043                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  11496739429                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11496739429                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    145987498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    145987498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    116490872                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    116490872                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       199000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       199000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  46447090472                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  46447090472                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  46447090472                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  46447090472                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      9482876                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9482876                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2829371                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2829371                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        26032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        26032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        25102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        25102                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     12312247                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12312247                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     12312247                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12312247                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.060923                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.060923                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.080835                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.080835                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.445682                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.445682                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.568640                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.568640                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.065499                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.065499                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.065499                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.065499                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 60496.413599                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60496.413599                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 50267.320600                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 50267.320600                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12582.959662                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12582.959662                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8161.053104                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8161.053104                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 57595.364395                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57595.364395                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 57595.364395                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57595.364395                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       303169                       # number of writebacks
system.cpu1.dcache.writebacks::total           303169                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       577726                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       577726                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       228712                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       228712                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        11602                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        11602                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        14262                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        14262                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       806438                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       806438                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       806438                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       806438                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  32184550957                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  32184550957                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  10411828571                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10411828571                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     98730502                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     98730502                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     57283128                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     57283128                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       111000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       111000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  42596379528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  42596379528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  42596379528                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  42596379528                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    400093000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    400093000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    400621000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    400621000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.060923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.060923                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.080835                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.080835                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.445682                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.445682                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.568162                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.568162                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.065499                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.065499                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.065499                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.065499                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 55709.022888                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55709.022888                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 45523.752890                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45523.752890                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  8509.782968                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8509.782968                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4016.486327                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4016.486327                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 52820.402223                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 52820.402223                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 52820.402223                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 52820.402223                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     9826697                       # DTB read hits
system.cpu2.dtb.read_misses                      7963                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                 8279723                       # DTB read accesses
system.cpu2.dtb.write_hits                    3139749                       # DTB write hits
system.cpu2.dtb.write_misses                     5049                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                1704444                       # DTB write accesses
system.cpu2.dtb.data_hits                    12966446                       # DTB hits
system.cpu2.dtb.data_misses                     13012                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                 9984167                       # DTB accesses
system.cpu2.itb.fetch_hits                   35857561                       # ITB hits
system.cpu2.itb.fetch_misses                      373                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses               35857934                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                       184588578                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   43535402                       # Number of instructions committed
system.cpu2.committedOps                     43535402                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             31889241                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses              19971301                       # Number of float alu accesses
system.cpu2.num_func_calls                     277306                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2266209                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    31889241                       # number of integer instructions
system.cpu2.num_fp_insts                     19971301                       # number of float instructions
system.cpu2.num_int_register_reads           67958723                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          19393320                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads            24587170                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes           18241677                       # number of times the floating registers were written
system.cpu2.num_mem_refs                     12997811                       # number of memory refs
system.cpu2.num_load_insts                    9845675                       # Number of load instructions
system.cpu2.num_store_insts                   3152136                       # Number of store instructions
system.cpu2.num_idle_cycles              15434055.141591                       # Number of idle cycles
system.cpu2.num_busy_cycles              169154522.858409                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.916387                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.083613                       # Percentage of idle cycles
system.cpu2.Branches                          2640206                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               213413      0.49%      0.49% # Class of executed instruction
system.cpu2.op_class::IntAlu                 18656078     42.84%     43.33% # Class of executed instruction
system.cpu2.op_class::IntMult                   18016      0.04%     43.37% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     43.37% # Class of executed instruction
system.cpu2.op_class::FloatAdd                7984687     18.34%     61.71% # Class of executed instruction
system.cpu2.op_class::FloatCmp                 457939      1.05%     62.76% # Class of executed instruction
system.cpu2.op_class::FloatCvt                  76795      0.18%     62.93% # Class of executed instruction
system.cpu2.op_class::FloatMult               2350569      5.40%     68.33% # Class of executed instruction
system.cpu2.op_class::FloatDiv                 455375      1.05%     69.38% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     1      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.38% # Class of executed instruction
system.cpu2.op_class::MemRead                 9899698     22.73%     92.11% # Class of executed instruction
system.cpu2.op_class::MemWrite                3155893      7.25%     99.36% # Class of executed instruction
system.cpu2.op_class::IprAccess                279957      0.64%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  43548421                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     904                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     42655                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   10067     41.97%     41.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     16      0.07%     42.04% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    190      0.79%     42.83% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    869      3.62%     46.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  12842     53.54%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               23984                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    10067     49.46%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      16      0.08%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     190      0.93%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     869      4.27%     54.74% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    9213     45.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                20355                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            164598668000     89.17%     89.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               23675000      0.01%     89.18% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              228041000      0.12%     89.31% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             1201506000      0.65%     89.96% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            18536688000     10.04%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        184588578000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.717412                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.848691                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      1.72%      1.72% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      1.72%      3.45% # number of syscalls executed
system.cpu2.kern.syscall::4                        28     48.28%     51.72% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      6.90%     58.62% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      1.72%     60.34% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.72%     62.07% # number of syscalls executed
system.cpu2.kern.syscall::71                       16     27.59%     89.66% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      5.17%     94.83% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.72%     96.55% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.72%     98.28% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.72%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    58                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  920      3.26%      3.26% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 1786      6.33%      9.60% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.01%      9.60% # number of callpals executed
system.cpu2.kern.callpal::swpipl                19606     69.54%     79.14% # number of callpals executed
system.cpu2.kern.callpal::rdps                    441      1.56%     80.71% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     80.71% # number of callpals executed
system.cpu2.kern.callpal::rti                    3310     11.74%     92.45% # number of callpals executed
system.cpu2.kern.callpal::callsys                1646      5.84%     98.29% # number of callpals executed
system.cpu2.kern.callpal::rdunique                482      1.71%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 28195                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             5096                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2387                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2387                      
system.cpu2.kern.mode_good::user                 2387                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.468407                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.637979                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       50830290000     27.66%     27.66% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        132958135000     72.34%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    1786                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements           120928                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           43445681                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           120928                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           359.268995                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         87217770                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        87217770                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     43427493                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       43427493                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     43427493                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        43427493                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     43427493                       # number of overall hits
system.cpu2.icache.overall_hits::total       43427493                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       120928                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       120928                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       120928                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        120928                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       120928                       # number of overall misses
system.cpu2.icache.overall_misses::total       120928                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   7372512234                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   7372512234                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   7372512234                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   7372512234                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   7372512234                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   7372512234                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     43548421                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     43548421                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     43548421                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     43548421                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     43548421                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     43548421                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002777                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002777                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002777                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002777                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002777                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002777                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 60966.130540                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60966.130540                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 60966.130540                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60966.130540                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 60966.130540                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60966.130540                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       120928                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       120928                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       120928                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       120928                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       120928                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       120928                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   6794085766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   6794085766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   6794085766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   6794085766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   6794085766                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   6794085766                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.002777                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002777                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.002777                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002777                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.002777                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002777                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 56182.900288                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56182.900288                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 56182.900288                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56182.900288                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 56182.900288                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56182.900288                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           749028                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          983.871952                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           12155456                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           749028                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.228307                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   983.871952                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.960812                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.960812                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          743                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          652                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.725586                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         26775255                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        26775255                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      9215633                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9215633                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2853533                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2853533                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        20668                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20668                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        16837                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16837                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     12069166                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        12069166                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     12069166                       # number of overall hits
system.cpu2.dcache.overall_hits::total       12069166                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       589540                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       589540                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       256622                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       256622                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        11734                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        11734                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        14558                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        14558                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       846162                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        846162                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       846162                       # number of overall misses
system.cpu2.dcache.overall_misses::total       846162                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  35563406054                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  35563406054                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  12637201908                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  12637201908                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data    142557749                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    142557749                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data    119091722                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    119091722                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       174000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       174000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  48200607962                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  48200607962                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  48200607962                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  48200607962                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      9805173                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9805173                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3110155                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3110155                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        32402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        32402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        31395                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        31395                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     12915328                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12915328                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     12915328                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12915328                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.060125                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060125                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.082511                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.082511                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.362138                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.362138                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.463704                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.463704                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.065516                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.065516                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.065516                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.065516                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 60323.991678                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 60323.991678                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 49244.421398                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 49244.421398                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 12149.117863                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12149.117863                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  8180.500206                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8180.500206                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 56963.805940                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56963.805940                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 56963.805940                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56963.805940                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       336897                       # number of writebacks
system.cpu2.dcache.writebacks::total           336897                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       589540                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       589540                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       256622                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       256622                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        11734                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        11734                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        14548                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        14548                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       846162                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       846162                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       846162                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       846162                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data  32742961946                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  32742961946                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data  11431576092                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11431576092                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     94788251                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     94788251                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     58420278                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     58420278                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       102000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       102000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  44174538038                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  44174538038                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  44174538038                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  44174538038                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     19554000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     19554000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    426308000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    426308000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    445862000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    445862000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.060125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.060125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.082511                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.082511                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.362138                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.362138                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.463386                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.463386                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.065516                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.065516                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.065516                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.065516                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 55539.847926                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 55539.847926                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 44546.360374                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44546.360374                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  8078.085137                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8078.085137                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  4015.691367                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4015.691367                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 52205.769153                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 52205.769153                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 52205.769153                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 52205.769153                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     9498348                       # DTB read hits
system.cpu3.dtb.read_misses                      7744                       # DTB read misses
system.cpu3.dtb.read_acv                           13                       # DTB read access violations
system.cpu3.dtb.read_accesses                 8189092                       # DTB read accesses
system.cpu3.dtb.write_hits                    2870268                       # DTB write hits
system.cpu3.dtb.write_misses                     4791                       # DTB write misses
system.cpu3.dtb.write_acv                          10                       # DTB write access violations
system.cpu3.dtb.write_accesses                1650629                       # DTB write accesses
system.cpu3.dtb.data_hits                    12368616                       # DTB hits
system.cpu3.dtb.data_misses                     12535                       # DTB misses
system.cpu3.dtb.data_acv                           23                       # DTB access violations
system.cpu3.dtb.data_accesses                 9839721                       # DTB accesses
system.cpu3.itb.fetch_hits                   35343028                       # ITB hits
system.cpu3.itb.fetch_misses                      188                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses               35343216                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                       184570080                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   41731361                       # Number of instructions committed
system.cpu3.committedOps                     41731361                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             30156270                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses              19916058                       # Number of float alu accesses
system.cpu3.num_func_calls                     243331                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      2057657                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    30156270                       # number of integer instructions
system.cpu3.num_fp_insts                     19916058                       # number of float instructions
system.cpu3.num_int_register_reads           65451880                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          18153757                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads            24521691                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes           18215920                       # number of times the floating registers were written
system.cpu3.num_mem_refs                     12400527                       # number of memory refs
system.cpu3.num_load_insts                    9517650                       # Number of load instructions
system.cpu3.num_store_insts                   2882877                       # Number of store instructions
system.cpu3.num_idle_cycles              24768218.196581                       # Number of idle cycles
system.cpu3.num_busy_cycles              159801861.803419                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.865806                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.134194                       # Percentage of idle cycles
system.cpu3.Branches                          2386684                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               186883      0.45%      0.45% # Class of executed instruction
system.cpu3.op_class::IntAlu                 17529169     41.99%     42.44% # Class of executed instruction
system.cpu3.op_class::IntMult                   14405      0.03%     42.47% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     42.47% # Class of executed instruction
system.cpu3.op_class::FloatAdd                7969481     19.09%     61.57% # Class of executed instruction
system.cpu3.op_class::FloatCmp                 457896      1.10%     62.66% # Class of executed instruction
system.cpu3.op_class::FloatCvt                  76744      0.18%     62.85% # Class of executed instruction
system.cpu3.op_class::FloatMult               2347860      5.62%     68.47% # Class of executed instruction
system.cpu3.op_class::FloatDiv                 455312      1.09%     69.56% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.56% # Class of executed instruction
system.cpu3.op_class::MemRead                 9560873     22.90%     92.47% # Class of executed instruction
system.cpu3.op_class::MemWrite                2885869      6.91%     99.38% # Class of executed instruction
system.cpu3.op_class::IprAccess                259427      0.62%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  41743919                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     977                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     37875                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    8418     41.86%     41.86% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    191      0.95%     42.81% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    956      4.75%     47.57% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  10544     52.43%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               20109                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     8417     49.38%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     191      1.12%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     956      5.61%     56.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    7481     43.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                17045                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            166512853000     90.22%     90.22% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              177393000      0.10%     90.31% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1309297000      0.71%     91.02% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            16570537000      8.98%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        184570080000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999881                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.709503                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.847630                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  832      3.47%      3.47% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 1946      8.11%     11.58% # number of callpals executed
system.cpu3.kern.callpal::tbi                       6      0.03%     11.60% # number of callpals executed
system.cpu3.kern.callpal::swpipl                15733     65.58%     77.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                    406      1.69%     78.88% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.00%     78.88% # number of callpals executed
system.cpu3.kern.callpal::rti                    3238     13.50%     92.38% # number of callpals executed
system.cpu3.kern.callpal::callsys                1608      6.70%     99.08% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.01%     99.09% # number of callpals executed
system.cpu3.kern.callpal::rdunique                219      0.91%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 23991                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             5184                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               2240                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               2240                      
system.cpu3.kern.mode_good::user                 2240                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.432099                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.603448                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       54843235000     29.84%     29.84% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        128932361000     70.16%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    1946                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements           108513                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           41255979                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           108513                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           380.193885                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          490                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         83596351                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        83596351                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     41635406                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       41635406                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     41635406                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        41635406                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     41635406                       # number of overall hits
system.cpu3.icache.overall_hits::total       41635406                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       108513                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       108513                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       108513                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        108513                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       108513                       # number of overall misses
system.cpu3.icache.overall_misses::total       108513                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   6677353235                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   6677353235                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   6677353235                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   6677353235                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   6677353235                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   6677353235                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     41743919                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     41743919                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     41743919                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     41743919                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     41743919                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     41743919                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.002599                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002599                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.002599                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002599                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.002599                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002599                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 61535.053266                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61535.053266                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 61535.053266                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61535.053266                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 61535.053266                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61535.053266                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       108513                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       108513                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       108513                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       108513                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       108513                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       108513                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   6157502765                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   6157502765                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   6157502765                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   6157502765                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   6157502765                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   6157502765                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.002599                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002599                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.002599                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002599                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.002599                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002599                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 56744.378692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56744.378692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 56744.378692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56744.378692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 56744.378692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56744.378692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           681097                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          990.923678                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           11633154                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           681097                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.080025                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   990.923678                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.967699                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.967699                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          924                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          917                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         25514021                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        25514021                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      8942150                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8942150                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      2609663                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2609663                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        15440                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        15440                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        12356                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        12356                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     11551813                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        11551813                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     11551813                       # number of overall hits
system.cpu3.dcache.overall_hits::total       11551813                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       540423                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       540423                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       236655                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       236655                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        11856                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        11856                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        14062                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        14062                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       777078                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        777078                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       777078                       # number of overall misses
system.cpu3.dcache.overall_misses::total       777078                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  32683598557                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  32683598557                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  11701524274                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  11701524274                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data    175112000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    175112000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data    114769747                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    114769747                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       186000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       186000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  44385122831                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  44385122831                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  44385122831                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  44385122831                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      9482573                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9482573                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      2846318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2846318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        27296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        27296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        26418                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        26418                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     12328891                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     12328891                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     12328891                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     12328891                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.056991                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.056991                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.083144                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.083144                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.434349                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.434349                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.532289                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.532289                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.063029                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.063029                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.063029                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.063029                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 60477.808230                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60477.808230                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 49445.497767                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49445.497767                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 14769.905533                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 14769.905533                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8161.694425                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8161.694425                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 57117.976356                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57117.976356                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 57117.976356                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57117.976356                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       312086                       # number of writebacks
system.cpu3.dcache.writebacks::total           312086                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       540423                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       540423                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       236655                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       236655                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        11856                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        11856                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        14045                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        14045                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       777078                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       777078                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       777078                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       777078                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data  30094451443                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30094451443                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data  10586183726                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  10586183726                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    126342000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    126342000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     56174253                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     56174253                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       102000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       102000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  40680635169                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  40680635169                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  40680635169                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  40680635169                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      3168000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      3168000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data    408236000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    408236000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data    411404000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    411404000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.056991                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.056991                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.083144                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083144                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.434349                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.434349                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.531645                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.531645                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.063029                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.063029                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.063029                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.063029                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 55686.844274                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 55686.844274                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 44732.558898                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 44732.558898                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 10656.376518                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10656.376518                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  3999.590815                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3999.590815                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 52350.774528                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 52350.774528                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 52350.774528                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 52350.774528                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.196449                       # Number of seconds simulated
sim_ticks                                196448842000                       # Number of ticks simulated
final_tick                               3167210084000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5218901                       # Simulator instruction rate (inst/s)
host_op_rate                                  5218900                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2438260573                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466156                       # Number of bytes of host memory used
host_seconds                                    80.57                       # Real time elapsed on the host
sim_insts                                   420482733                       # Number of instructions simulated
sim_ops                                     420482733                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         847872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1102848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         219904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         220736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        4083072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       11849664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         339136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         381888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19049216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       847872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       219904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      4083072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       339136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5489984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7357184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1380352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8737536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           13248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           17232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            3436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            3449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           63798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          185151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            5299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            5967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        114956                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        21568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             136524                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           4315994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           5613920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           20850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1119396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1123631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          20784404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          60319337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1726332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1943956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96967820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      4315994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1119396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     20784404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1726332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27946126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37450890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        7026521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44477412                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37450890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          4315994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          5613920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        7047372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1119396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1123631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         20784404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         60319337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1726332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1943956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            141445232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      297644                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     136524                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   136524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               18856832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  192384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8670976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19049216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8737536                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3006                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1043                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1961                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10824                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  196448842000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               136524                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  288059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     55                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.468074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.312045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.762243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        47074     42.49%     42.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32253     29.11%     71.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8739      7.89%     79.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4570      4.13%     83.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3837      3.46%     87.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1951      1.76%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1834      1.66%     90.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1806      1.63%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8722      7.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110786                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.344613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.367752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7561     95.83%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          246      3.12%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           40      0.51%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           21      0.27%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           13      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7890                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.171610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.032273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.361886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          7685     97.40%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            94      1.19%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            48      0.61%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            30      0.38%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             9      0.11%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.03%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.01%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             5      0.06%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.05%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             2      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7890                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3163669750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8688132250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1473190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10737.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29487.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        95.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     96.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   206186                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  113147                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     452471.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    79230276750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      6559800000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    110657413750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              9981377280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             12299628600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5446188000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6711106875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            27065610000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            33534384000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6206796720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6427343520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        206866442640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        206866442640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        498275530290                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        525460048380                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1463239433250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1439393364750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2217081378180                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2230692318765                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           700.011874                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.309335                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              223806                       # Transaction distribution
system.membus.trans_dist::ReadResp             223806                       # Transaction distribution
system.membus.trans_dist::WriteReq               2637                       # Transaction distribution
system.membus.trans_dist::WriteResp              2637                       # Transaction distribution
system.membus.trans_dist::Writeback            114956                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2268                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            921                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3189                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             81920                       # Transaction distribution
system.membus.trans_dist::ReadExResp            81920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        43264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        43264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        26497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        26497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         8582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        48714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        57296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         6872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         6872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         9074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         9518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       127596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       127596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         2588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       474894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       477482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        10598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        10598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        15709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        16161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 775284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1384448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1384448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6065                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1773312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1779377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       219904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       219904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       307392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       309052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      4083072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      4083072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         3988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     18304768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     18308756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       339136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       339136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         1692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port       526848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total       528540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27800157                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5916                       # Total snoops (count)
system.membus.snoop_fanout::samples            442067                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  442067    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              442067                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8670000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1534269996                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22184481                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          124237250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          181292619                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           32301750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy           37729636                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy          596901500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1751368824                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer8.occupancy           49770250                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy           64002458                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.iocache.tags.replacements                21632                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21632                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               194688                       # Number of tag accesses
system.iocache.tags.data_accesses              194688                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        21568                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        21568                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           64                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               64                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           64                       # number of demand (read+write) misses
system.iocache.demand_misses::total                64                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           64                       # number of overall misses
system.iocache.overall_misses::total               64                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      9563460                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      9563460                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      9563460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      9563460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      9563460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      9563460                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           64                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             64                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21568                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21568                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           64                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           64                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 149429.062500                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 149429.062500                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 149429.062500                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 149429.062500                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 149429.062500                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 149429.062500                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      21568                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           64                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           64                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           64                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6206460                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      6206460                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1428404824                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1428404824                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      6206460                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      6206460                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      6206460                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      6206460                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 96975.937500                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 96975.937500                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66227.968472                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66227.968472                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 96975.937500                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 96975.937500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 96975.937500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 96975.937500                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 165                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1380352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        172                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      368426                       # DTB read hits
system.cpu0.dtb.read_misses                       497                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                   96821                       # DTB read accesses
system.cpu0.dtb.write_hits                     251464                       # DTB write hits
system.cpu0.dtb.write_misses                      126                       # DTB write misses
system.cpu0.dtb.write_acv                          15                       # DTB write access violations
system.cpu0.dtb.write_accesses                  53238                       # DTB write accesses
system.cpu0.dtb.data_hits                      619890                       # DTB hits
system.cpu0.dtb.data_misses                       623                       # DTB misses
system.cpu0.dtb.data_acv                           15                       # DTB access violations
system.cpu0.dtb.data_accesses                  150059                       # DTB accesses
system.cpu0.itb.fetch_hits                     505543                       # ITB hits
system.cpu0.itb.fetch_misses                      316                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 505859                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       196448842                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    1808096                       # Number of instructions committed
system.cpu0.committedOps                      1808096                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              1741071                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  4358                       # Number of float alu accesses
system.cpu0.num_func_calls                      97412                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       159029                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     1741071                       # number of integer instructions
system.cpu0.num_fp_insts                         4358                       # number of float instructions
system.cpu0.num_int_register_reads            2346199                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           1291182                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2765                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2659                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       621638                       # number of memory refs
system.cpu0.num_load_insts                     369602                       # Number of load instructions
system.cpu0.num_store_insts                    252036                       # Number of store instructions
system.cpu0.num_idle_cycles              188923646.499038                       # Number of idle cycles
system.cpu0.num_busy_cycles              7525195.500962                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.038306                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.961694                       # Percentage of idle cycles
system.cpu0.Branches                           276312                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                22470      1.24%      1.24% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1105675     61.13%     62.37% # Class of executed instruction
system.cpu0.op_class::IntMult                    2528      0.14%     62.51% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.51% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1225      0.07%     62.58% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.58% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.58% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.58% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.01%     62.59% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.59% # Class of executed instruction
system.cpu0.op_class::MemRead                  384220     21.24%     83.83% # Class of executed instruction
system.cpu0.op_class::MemWrite                 252816     13.98%     97.81% # Class of executed instruction
system.cpu0.op_class::IprAccess                 39573      2.19%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   1808734                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     255                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      8418                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2444     35.32%     35.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     22      0.32%     35.64% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    201      2.91%     38.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      4      0.06%     38.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4248     61.40%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                6919                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2442     47.82%     47.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      22      0.43%     48.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     201      3.94%     52.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       4      0.08%     52.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2438     47.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5107                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            193251896000     98.37%     98.37% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               23410000      0.01%     98.38% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              115095000      0.06%     98.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                7534000      0.00%     98.45% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3050939000      1.55%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        196448874000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999182                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.573917                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.738112                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      5.26%      5.26% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     10.53%     15.79% # number of syscalls executed
system.cpu0.kern.syscall::4                         4     21.05%     36.84% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.26%     42.11% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.26%     47.37% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.26%     52.63% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.26%     57.89% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     15.79%     73.68% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     21.05%     94.74% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.26%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    19                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   74      1.02%      1.08% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.04%      1.12% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6335     87.54%     88.66% # number of callpals executed
system.cpu0.kern.callpal::rdps                    424      5.86%     94.51% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     94.53% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     94.54% # number of callpals executed
system.cpu0.kern.callpal::rti                     357      4.93%     99.47% # number of callpals executed
system.cpu0.kern.callpal::callsys                  35      0.48%     99.96% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7237                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              431                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                128                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                128                      
system.cpu0.kern.mode_good::user                  128                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.296984                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.457961                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      195016214000     99.27%     99.27% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          1432660000      0.73%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      74                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3460                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3460                       # Transaction distribution
system.iobus.trans_dist::WriteReq               24205                       # Transaction distribution
system.iobus.trans_dist::WriteResp              24205                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12066                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        43264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        43264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   55330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          242                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3971                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        13405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1380864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1380864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1394269                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1890000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                57000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5009000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           194262765                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9429000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21714519                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            13246                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999277                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1756248                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13246                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           132.587045                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.999277                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          270                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3630717                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3630717                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1795485                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1795485                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1795485                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1795485                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1795485                       # number of overall hits
system.cpu0.icache.overall_hits::total        1795485                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        13249                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13249                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        13249                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13249                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        13249                       # number of overall misses
system.cpu0.icache.overall_misses::total        13249                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    758109250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    758109250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    758109250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    758109250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    758109250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    758109250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1808734                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1808734                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1808734                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1808734                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1808734                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1808734                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.007325                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007325                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.007325                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007325                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.007325                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007325                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 57220.110952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57220.110952                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 57220.110952                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57220.110952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 57220.110952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57220.110952                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        13249                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13249                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        13249                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13249                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        13249                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13249                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    695120750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    695120750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    695120750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    695120750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    695120750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    695120750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.007325                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007325                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.007325                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007325                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.007325                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007325                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52465.903087                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52465.903087                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52465.903087                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52465.903087                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52465.903087                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52465.903087                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            17148                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          792.050958                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             596641                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            17148                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            34.793620                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   792.050958                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.773487                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.773487                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          601                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1251054                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1251054                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       351609                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         351609                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       235489                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        235489                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         5199                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5199                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4178                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4178                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       587098                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          587098                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       587098                       # number of overall hits
system.cpu0.dcache.overall_hits::total         587098                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         8947                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8947                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        10148                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        10148                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          369                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          369                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          411                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          411                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        19095                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19095                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        19095                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19095                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    493858500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    493858500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    489431334                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    489431334                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     16154000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16154000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      3312785                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3312785                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data         8000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         8000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    983289834                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    983289834                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    983289834                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    983289834                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       360556                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       360556                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       245637                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       245637                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         5568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         4589                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4589                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       606193                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       606193                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       606193                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       606193                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.024814                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024814                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.041313                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041313                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.066272                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.066272                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.089562                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089562                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.031500                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.031500                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.031500                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.031500                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 55198.222868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55198.222868                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 48229.339180                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48229.339180                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 43777.777778                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43777.777778                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8060.304136                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8060.304136                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 51494.623409                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51494.623409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 51494.623409                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51494.623409                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10476                       # number of writebacks
system.cpu0.dcache.writebacks::total            10476                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         8947                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         8947                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        10148                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        10148                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          369                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          369                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          411                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          411                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        19095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        19095                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        19095                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        19095                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    451299500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    451299500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    441646666                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    441646666                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     14444000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     14444000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1243215                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1243215                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    892946166                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    892946166                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    892946166                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    892946166                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    601882000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    601882000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    264460000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    264460000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    866342000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    866342000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.024814                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.024814                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.041313                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041313                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.066272                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.066272                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.089562                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.089562                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.031500                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.031500                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.031500                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.031500                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 50441.432883                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 50441.432883                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 43520.562278                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43520.562278                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 39143.631436                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39143.631436                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3024.854015                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3024.854015                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 46763.349882                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46763.349882                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 46763.349882                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46763.349882                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       98047                       # DTB read hits
system.cpu1.dtb.read_misses                       338                       # DTB read misses
system.cpu1.dtb.read_acv                           13                       # DTB read access violations
system.cpu1.dtb.read_accesses                    1878                       # DTB read accesses
system.cpu1.dtb.write_hits                      56547                       # DTB write hits
system.cpu1.dtb.write_misses                       40                       # DTB write misses
system.cpu1.dtb.write_acv                          10                       # DTB write access violations
system.cpu1.dtb.write_accesses                    896                       # DTB write accesses
system.cpu1.dtb.data_hits                      154594                       # DTB hits
system.cpu1.dtb.data_misses                       378                       # DTB misses
system.cpu1.dtb.data_acv                           23                       # DTB access violations
system.cpu1.dtb.data_accesses                    2774                       # DTB accesses
system.cpu1.itb.fetch_hits                      67023                       # ITB hits
system.cpu1.itb.fetch_misses                      129                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  67152                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       196293514                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     471577                       # Number of instructions committed
system.cpu1.committedOps                       471577                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               452393                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   517                       # Number of float alu accesses
system.cpu1.num_func_calls                      16574                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        40082                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      452393                       # number of integer instructions
system.cpu1.num_fp_insts                          517                       # number of float instructions
system.cpu1.num_int_register_reads             613071                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            351549                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 252                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                257                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       155970                       # number of memory refs
system.cpu1.num_load_insts                      98979                       # Number of load instructions
system.cpu1.num_store_insts                     56991                       # Number of store instructions
system.cpu1.num_idle_cycles              194572631.242796                       # Number of idle cycles
system.cpu1.num_busy_cycles              1720882.757204                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.008767                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.991233                       # Percentage of idle cycles
system.cpu1.Branches                            64243                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 4769      1.01%      1.01% # Class of executed instruction
system.cpu1.op_class::IntAlu                   286004     60.60%     61.61% # Class of executed instruction
system.cpu1.op_class::IntMult                    1243      0.26%     61.87% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.87% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     50      0.01%     61.88% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      3      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.88% # Class of executed instruction
system.cpu1.op_class::MemRead                  101519     21.51%     83.39% # Class of executed instruction
system.cpu1.op_class::MemWrite                  57021     12.08%     95.47% # Class of executed instruction
system.cpu1.op_class::IprAccess                 21369      4.53%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    471978                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     207                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      4447                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     969     28.23%     28.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    201      5.85%     34.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      5      0.15%     34.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2258     65.77%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3433                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      969     45.26%     45.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     201      9.39%     54.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       5      0.23%     54.88% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     966     45.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2141                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            195423520000     99.56%     99.56% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              110879000      0.06%     99.61% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                7932000      0.00%     99.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              751183000      0.38%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        196293514000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.427812                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.623653                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   63      1.70%      1.70% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.11%      1.80% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2954     79.58%     81.38% # number of callpals executed
system.cpu1.kern.callpal::rdps                    407     10.96%     92.35% # number of callpals executed
system.cpu1.kern.callpal::rti                     274      7.38%     99.73% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.24%     99.97% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.03%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3712                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              129                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 69                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                208                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 72                      
system.cpu1.kern.mode_good::user                   69                      
system.cpu1.kern.mode_good::idle                    3                      
system.cpu1.kern.mode_switch_good::kernel     0.558140                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.014423                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.354680                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         717432000      0.40%      0.40% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            65106000      0.04%      0.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        178168296000     99.56%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      63                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             3436                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3020756                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3436                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           879.149010                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           947392                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          947392                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       468542                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         468542                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       468542                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          468542                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       468542                       # number of overall hits
system.cpu1.icache.overall_hits::total         468542                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         3436                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3436                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         3436                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3436                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         3436                       # number of overall misses
system.cpu1.icache.overall_misses::total         3436                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    204066750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    204066750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    204066750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    204066750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    204066750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    204066750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       471978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       471978                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       471978                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       471978                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       471978                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       471978                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.007280                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007280                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.007280                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007280                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.007280                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007280                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59390.788708                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59390.788708                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59390.788708                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59390.788708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59390.788708                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59390.788708                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         3436                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3436                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         3436                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3436                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         3436                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3436                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    187567250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    187567250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    187567250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    187567250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    187567250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    187567250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.007280                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007280                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.007280                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007280                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.007280                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007280                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54588.838766                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54588.838766                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54588.838766                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54588.838766                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54588.838766                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54588.838766                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             3068                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          891.475530                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             196434                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3068                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            64.026728                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   891.475530                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.870582                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.870582                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          925                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          911                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.903320                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           314118                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          314118                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        94557                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          94557                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        54019                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         54019                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1172                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1172                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1166                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1166                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       148576                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          148576                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       148576                       # number of overall hits
system.cpu1.dcache.overall_hits::total         148576                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         2823                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2823                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1189                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1189                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           72                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           72                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           73                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           73                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         4012                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4012                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         4012                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4012                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    146868250                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    146868250                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     63486672                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     63486672                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      2890750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2890750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       582964                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       582964                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         9000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         9000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    210354922                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    210354922                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    210354922                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    210354922                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        97380                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        97380                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        55208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        55208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1239                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1239                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       152588                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       152588                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       152588                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       152588                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.028990                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028990                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.021537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.021537                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.057878                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.057878                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.058918                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.058918                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.026293                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026293                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.026293                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026293                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 52025.593340                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52025.593340                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 53395.014298                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53395.014298                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 40149.305556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40149.305556                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7985.808219                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7985.808219                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 52431.436191                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52431.436191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 52431.436191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52431.436191                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1354                       # number of writebacks
system.cpu1.dcache.writebacks::total             1354                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         2823                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2823                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1189                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1189                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           72                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           73                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           73                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         4012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4012                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         4012                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4012                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    133561750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    133561750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     57781328                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     57781328                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      2561250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2561250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       223036                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       223036                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    191343078                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    191343078                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    191343078                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    191343078                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     43516000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     43516000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     44044000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     44044000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.028990                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028990                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.021537                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.021537                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.057878                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.057878                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.058918                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.058918                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.026293                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.026293                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.026293                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.026293                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 47311.990790                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47311.990790                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 48596.575273                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48596.575273                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 35572.916667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35572.916667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3055.287671                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3055.287671                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 47692.691426                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47692.691426                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 47692.691426                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47692.691426                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                    10510921                       # DTB read hits
system.cpu2.dtb.read_misses                      1194                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                 9997757                       # DTB read accesses
system.cpu2.dtb.write_hits                    3108136                       # DTB write hits
system.cpu2.dtb.write_misses                      587                       # DTB write misses
system.cpu2.dtb.write_acv                          24                       # DTB write access violations
system.cpu2.dtb.write_accesses                2518604                       # DTB write accesses
system.cpu2.dtb.data_hits                    13619057                       # DTB hits
system.cpu2.dtb.data_misses                      1781                       # DTB misses
system.cpu2.dtb.data_acv                           24                       # DTB access violations
system.cpu2.dtb.data_accesses                12516361                       # DTB accesses
system.cpu2.itb.fetch_hits                   71989036                       # ITB hits
system.cpu2.itb.fetch_misses                      751                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses               71989787                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                       196270186                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   74854954                       # Number of instructions committed
system.cpu2.committedOps                     74854954                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             58515287                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses              14197009                       # Number of float alu accesses
system.cpu2.num_func_calls                     727723                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      9226607                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    58515287                       # number of integer instructions
system.cpu2.num_fp_insts                     14197009                       # number of float instructions
system.cpu2.num_int_register_reads          101000518                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          40168939                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads            14667846                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes           13185252                       # number of times the floating registers were written
system.cpu2.num_mem_refs                     13622757                       # number of memory refs
system.cpu2.num_load_insts                   10513382                       # Number of load instructions
system.cpu2.num_store_insts                   3109375                       # Number of store instructions
system.cpu2.num_idle_cycles              5419095.240175                       # Number of idle cycles
system.cpu2.num_busy_cycles              190851090.759825                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.972390                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.027610                       # Percentage of idle cycles
system.cpu2.Branches                         10297230                       # Number of branches fetched
system.cpu2.op_class::No_OpClass              8444449     11.28%     11.28% # Class of executed instruction
system.cpu2.op_class::IntAlu                 44888521     59.97%     71.25% # Class of executed instruction
system.cpu2.op_class::IntMult                  288331      0.39%     71.63% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     71.63% # Class of executed instruction
system.cpu2.op_class::FloatAdd                4319053      5.77%     77.40% # Class of executed instruction
system.cpu2.op_class::FloatCmp                 327687      0.44%     77.84% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     77.84% # Class of executed instruction
system.cpu2.op_class::FloatMult               2676755      3.58%     81.42% # Class of executed instruction
system.cpu2.op_class::FloatDiv                 196177      0.26%     81.68% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     81.68% # Class of executed instruction
system.cpu2.op_class::MemRead                10533479     14.07%     95.75% # Class of executed instruction
system.cpu2.op_class::MemWrite                3110707      4.16%     99.90% # Class of executed instruction
system.cpu2.op_class::IprAccess                 71600      0.10%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  74856759                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     121                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     13692                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3685     36.06%     36.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     40      0.39%     36.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    201      1.97%     38.42% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     38.43% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   6291     61.57%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               10218                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3677     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      40      0.53%     48.94% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     201      2.65%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3676     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 7595                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            191394204000     97.52%     97.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               64968000      0.03%     97.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              167752000      0.09%     97.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2161000      0.00%     97.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             4641101000      2.36%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        196270186000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997829                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.584327                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.743296                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         2      1.82%      1.82% # number of syscalls executed
system.cpu2.kern.syscall::3                        22     20.00%     21.82% # number of syscalls executed
system.cpu2.kern.syscall::4                        39     35.45%     57.27% # number of syscalls executed
system.cpu2.kern.syscall::6                         3      2.73%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        8      7.27%     67.27% # number of syscalls executed
system.cpu2.kern.syscall::19                        4      3.64%     70.91% # number of syscalls executed
system.cpu2.kern.syscall::45                        4      3.64%     74.55% # number of syscalls executed
system.cpu2.kern.syscall::54                        2      1.82%     76.36% # number of syscalls executed
system.cpu2.kern.syscall::71                       11     10.00%     86.36% # number of syscalls executed
system.cpu2.kern.syscall::73                       11     10.00%     96.36% # number of syscalls executed
system.cpu2.kern.syscall::256                       2      1.82%     98.18% # number of syscalls executed
system.cpu2.kern.syscall::257                       2      1.82%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   110                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    9      0.08%      0.08% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  139      1.28%      1.36% # number of callpals executed
system.cpu2.kern.callpal::tbi                      12      0.11%      1.47% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 9232     84.74%     86.21% # number of callpals executed
system.cpu2.kern.callpal::rdps                    620      5.69%     91.90% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     2      0.02%     91.92% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     2      0.02%     91.94% # number of callpals executed
system.cpu2.kern.callpal::rti                     744      6.83%     98.77% # number of callpals executed
system.cpu2.kern.callpal::callsys                 133      1.22%     99.99% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 10894                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              883                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                676                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                676                      
system.cpu2.kern.mode_good::user                  676                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.765572                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.867223                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       20855787000     10.62%     10.62% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        175563524000     89.38%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     139                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            63798                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           74776998                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            63798                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1172.090003                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        149777316                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       149777316                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     74792961                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       74792961                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     74792961                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        74792961                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     74792961                       # number of overall hits
system.cpu2.icache.overall_hits::total       74792961                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        63798                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        63798                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        63798                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         63798                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        63798                       # number of overall misses
system.cpu2.icache.overall_misses::total        63798                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   3580820500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3580820500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   3580820500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3580820500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   3580820500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3580820500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     74856759                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     74856759                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     74856759                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     74856759                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     74856759                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     74856759                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000852                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000852                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000852                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000852                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000852                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000852                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 56127.472648                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56127.472648                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 56127.472648                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56127.472648                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 56127.472648                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56127.472648                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        63798                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        63798                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        63798                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        63798                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        63798                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        63798                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   3280189500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3280189500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   3280189500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3280189500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   3280189500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3280189500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000852                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000852                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000852                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000852                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000852                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000852                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 51415.240290                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51415.240290                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 51415.240290                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51415.240290                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 51415.240290                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51415.240290                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           185699                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1013.736632                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           13437874                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           185699                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            72.363739                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data  1013.736632                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.989977                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.989977                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          698                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          697                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         27425239                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        27425239                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     10384013                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10384013                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      3025504                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3025504                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        10165                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10165                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        10771                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10771                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     13409517                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13409517                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     13409517                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13409517                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       116567                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       116567                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        70529                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        70529                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1036                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1036                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          326                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          326                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       187096                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        187096                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       187096                       # number of overall misses
system.cpu2.dcache.overall_misses::total       187096                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   6446067498                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6446067498                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   3745329136                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3745329136                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     52697250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     52697250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      2623940                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2623940                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  10191396634                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10191396634                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  10191396634                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10191396634                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     10500580                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10500580                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3096033                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3096033                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        11201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        11201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        11097                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        11097                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     13596613                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     13596613                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     13596613                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     13596613                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.011101                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.011101                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.022780                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.022780                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.092492                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.092492                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.029377                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.029377                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.013760                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013760                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.013760                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013760                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 55299.248484                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55299.248484                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 53103.392023                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 53103.392023                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 50866.071429                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 50866.071429                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  8048.895706                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8048.895706                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 54471.483271                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54471.483271                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 54471.483271                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54471.483271                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       100861                       # number of writebacks
system.cpu2.dcache.writebacks::total           100861                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       116567                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       116567                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        70529                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        70529                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data         1036                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1036                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          326                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          326                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       187096                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       187096                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       187096                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       187096                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   5901052502                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5901052502                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   3419138864                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3419138864                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     47746750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     47746750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      1200060                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1200060                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   9320191366                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9320191366                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   9320191366                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9320191366                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     57854000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     57854000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    139912000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    139912000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    197766000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    197766000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.011101                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011101                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.022780                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.022780                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.092492                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.092492                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.029377                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.029377                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.013760                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013760                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.013760                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013760                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 50623.697118                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 50623.697118                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 48478.482100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48478.482100                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 46087.596525                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46087.596525                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3681.165644                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3681.165644                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 49815.022053                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49815.022053                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 49815.022053                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49815.022053                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      125333                       # DTB read hits
system.cpu3.dtb.read_misses                       673                       # DTB read misses
system.cpu3.dtb.read_acv                           26                       # DTB read access violations
system.cpu3.dtb.read_accesses                    3708                       # DTB read accesses
system.cpu3.dtb.write_hits                      74270                       # DTB write hits
system.cpu3.dtb.write_misses                       81                       # DTB write misses
system.cpu3.dtb.write_acv                          20                       # DTB write access violations
system.cpu3.dtb.write_accesses                   1757                       # DTB write accesses
system.cpu3.dtb.data_hits                      199603                       # DTB hits
system.cpu3.dtb.data_misses                       754                       # DTB misses
system.cpu3.dtb.data_acv                           46                       # DTB access violations
system.cpu3.dtb.data_accesses                    5465                       # DTB accesses
system.cpu3.itb.fetch_hits                      90660                       # ITB hits
system.cpu3.itb.fetch_misses                      254                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                  90914                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                       196288929                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                     615013                       # Number of instructions committed
system.cpu3.committedOps                       615013                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses               589856                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  1004                       # Number of float alu accesses
system.cpu3.num_func_calls                      19470                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts        55974                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                      589856                       # number of integer instructions
system.cpu3.num_fp_insts                         1004                       # number of float instructions
system.cpu3.num_int_register_reads             795604                       # number of times the integer registers were read
system.cpu3.num_int_register_writes            454082                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                 504                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                514                       # number of times the floating registers were written
system.cpu3.num_mem_refs                       202160                       # number of memory refs
system.cpu3.num_load_insts                     127199                       # Number of load instructions
system.cpu3.num_store_insts                     74961                       # Number of store instructions
system.cpu3.num_idle_cycles              193927685.661769                       # Number of idle cycles
system.cpu3.num_busy_cycles              2361243.338231                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.012029                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.987971                       # Percentage of idle cycles
system.cpu3.Branches                            84042                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                 7954      1.29%      1.29% # Class of executed instruction
system.cpu3.op_class::IntAlu                   372435     60.48%     61.77% # Class of executed instruction
system.cpu3.op_class::IntMult                    1304      0.21%     61.98% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     61.98% # Class of executed instruction
system.cpu3.op_class::FloatAdd                     70      0.01%     61.99% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      6      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     61.99% # Class of executed instruction
system.cpu3.op_class::MemRead                  131104     21.29%     83.28% # Class of executed instruction
system.cpu3.op_class::MemWrite                  74995     12.18%     95.46% # Class of executed instruction
system.cpu3.op_class::IprAccess                 27945      4.54%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                    615813                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     209                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      5252                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1067     29.39%     29.39% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    201      5.54%     34.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      8      0.22%     35.14% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2355     64.86%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3631                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1067     45.62%     45.62% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     201      8.59%     54.21% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       8      0.34%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1063     45.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2339                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            195308057000     99.50%     99.50% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              111334000      0.06%     99.56% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               12844000      0.01%     99.56% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              856694000      0.44%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        196288929000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.451380                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.644175                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         2     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        2     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        2     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     6                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    2      0.05%      0.05% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  127      3.18%      3.23% # number of callpals executed
system.cpu3.kern.callpal::tbi                       9      0.23%      3.46% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 3079     77.15%     80.61% # number of callpals executed
system.cpu3.kern.callpal::rdps                    408     10.22%     90.83% # number of callpals executed
system.cpu3.kern.callpal::rti                     345      8.64%     99.47% # number of callpals executed
system.cpu3.kern.callpal::callsys                  18      0.45%     99.92% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3991                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              472                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                138                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                138                      
system.cpu3.kern.mode_good::user                  138                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.292373                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.452459                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      196303962000     99.93%     99.93% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           128863000      0.07%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     127                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements             5299                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             984061                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5299                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           185.706926                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          436                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           73                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1236925                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1236925                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       610514                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         610514                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       610514                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          610514                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       610514                       # number of overall hits
system.cpu3.icache.overall_hits::total         610514                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         5299                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5299                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         5299                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5299                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         5299                       # number of overall misses
system.cpu3.icache.overall_misses::total         5299                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    310215250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    310215250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    310215250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    310215250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    310215250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    310215250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       615813                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       615813                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       615813                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       615813                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       615813                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       615813                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.008605                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008605                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.008605                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008605                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.008605                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008605                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 58542.224948                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58542.224948                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 58542.224948                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58542.224948                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 58542.224948                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58542.224948                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         5299                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5299                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         5299                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5299                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         5299                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5299                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    284860750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    284860750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    284860750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    284860750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    284860750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    284860750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.008605                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.008605                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.008605                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.008605                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.008605                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.008605                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 53757.454237                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53757.454237                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 53757.454237                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53757.454237                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 53757.454237                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53757.454237                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             5610                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          869.747947                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             175653                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5610                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            31.310695                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   869.747947                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.849363                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.849363                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          895                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          827                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.874023                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           408313                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          408313                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       120039                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         120039                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        70143                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         70143                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         1707                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1707                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1713                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1713                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       190182                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          190182                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       190182                       # number of overall hits
system.cpu3.dcache.overall_hits::total         190182                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         4626                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         4626                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2322                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2322                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          124                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          124                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          113                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         6948                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6948                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         6948                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6948                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    247090500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    247090500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    111544758                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    111544758                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      5522250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5522250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data       940950                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       940950                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    358635258                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    358635258                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    358635258                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    358635258                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       124665                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       124665                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        72465                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        72465                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         1831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         1826                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1826                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       197130                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       197130                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       197130                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       197130                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.037107                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.037107                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.032043                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.032043                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.067723                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.067723                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.061884                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.061884                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.035246                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.035246                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.035246                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.035246                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 53413.424125                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53413.424125                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 48038.224806                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48038.224806                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 44534.274194                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 44534.274194                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8326.991150                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8326.991150                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 51617.049223                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 51617.049223                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 51617.049223                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 51617.049223                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2265                       # number of writebacks
system.cpu3.dcache.writebacks::total             2265                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         4626                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4626                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2322                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2322                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          124                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          124                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          113                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         6948                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6948                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         6948                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6948                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    225195500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    225195500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    100473242                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    100473242                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      4949750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4949750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       389050                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       389050                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    325668742                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    325668742                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    325668742                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    325668742                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     43934000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     43934000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     44462000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     44462000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.037107                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.037107                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.032043                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.032043                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.067723                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.067723                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.061884                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.061884                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.035246                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035246                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.035246                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035246                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 48680.393428                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 48680.393428                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 43270.130060                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 43270.130060                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 39917.338710                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39917.338710                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  3442.920354                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3442.920354                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 46872.300230                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46872.300230                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 46872.300230                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 46872.300230                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.041886                       # Number of seconds simulated
sim_ticks                                 41885784000                       # Number of ticks simulated
final_tick                               3209095868000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               20576509                       # Simulator instruction rate (inst/s)
host_op_rate                                 20576480                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1968048094                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466156                       # Number of bytes of host memory used
host_seconds                                    21.28                       # Real time elapsed on the host
sim_insts                                   437926782                       # Number of instructions simulated
sim_ops                                     437926782                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         717824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1037568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         217920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         525888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        1833856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        2128960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         393344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        1835648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8692800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       717824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       217920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      1833856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       393344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3162944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3390144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4127424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           11216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           16212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            3405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            8217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           28654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           33265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            6146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           28682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              135825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         52971                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64491                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          17137652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          24771364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           42783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           5202720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          12555286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          43782301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          50827746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           9390871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          43825084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             207535807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     17137652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      5202720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     43782301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      9390871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         75513544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        80937819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       17602154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98539972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        80937819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         17137652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         24771364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       17644937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          5202720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         12555286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         43782301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         50827746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          9390871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         43825084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            306075780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      135825                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      64491                       # Number of write requests accepted
system.mem_ctrls.readBursts                    135825                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    64491                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8638848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   53952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4120960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8692800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4127424                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    843                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    94                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1497                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4520                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   41885784000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                135825                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                64491                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  123831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     34                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        51812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.321933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.774928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.941728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21882     42.23%     42.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13740     26.52%     68.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5717     11.03%     79.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2558      4.94%     84.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1682      3.25%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1118      2.16%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          787      1.52%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          675      1.30%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3653      7.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        51812                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.179353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.748943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           3375     87.98%     87.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          347      9.05%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           72      1.88%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           16      0.42%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           10      0.26%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.05%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.08%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            6      0.16%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3836                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.785714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.642794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.465150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2966     77.32%     77.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           756     19.71%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            47      1.23%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            13      0.34%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            14      0.36%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             9      0.23%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.13%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            10      0.26%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.16%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.05%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            2      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3836                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1557967999                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4088880499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  674910000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11542.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30292.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       206.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    207.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    95604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   51965                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     209098.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    22351554750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1398800000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     18139228250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             10152989280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             12519783360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5539825500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6831231000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            27548593800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            34104548400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6407786880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6643710720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        209602495440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        209602495440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        509561783370                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        537153931260                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1478473226250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1454269587750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2247286700520                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2261125287930                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           700.286658                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           704.598960                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              102640                       # Transaction distribution
system.membus.trans_dist::ReadResp             102640                       # Transaction distribution
system.membus.trans_dist::WriteReq               1865                       # Transaction distribution
system.membus.trans_dist::WriteResp              1865                       # Transaction distribution
system.membus.trans_dist::Writeback             52971                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2321                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1164                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3485                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42381                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42381                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        22433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        22433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        45778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        55628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         6810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         6810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        21563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        21705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        57308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        57308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        93212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        94250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        12292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        12292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        75604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        75790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 369312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       739072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       739072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       717824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       717824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         5464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1705880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       217920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       217920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          452                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       782016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       782468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      1833856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      1833856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         1544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      3592576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      3594120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       393344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       393344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave          628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      2843200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      2843828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12828312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7441                       # Total snoops (count)
system.membus.snoop_fanout::samples            209264                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  209264    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              209264                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7475997                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           725213232                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11784746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          105177750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          171667730                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy           31963750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy           83872121                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer6.occupancy          268225500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer7.occupancy          332785095                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer8.occupancy           57689750                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy          282346800                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.iocache.tags.replacements                11548                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11548                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103972                       # Number of tag accesses
system.iocache.tags.data_accesses              103972                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            5                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            5                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4089483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4089483                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4089483                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4089483                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4089483                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4089483                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11525                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11525                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000434                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000434                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 146052.964286                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 146052.964286                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 146052.964286                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 146052.964286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 146052.964286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 146052.964286                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2622483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2622483                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    766042311                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    766042311                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2622483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2622483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2622483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2622483                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999566                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999566                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 93660.107143                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 93660.107143                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66496.728385                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66496.728385                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 93660.107143                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 93660.107143                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 93660.107143                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 93660.107143                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      384732                       # DTB read hits
system.cpu0.dtb.read_misses                       504                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                  174221                       # DTB read accesses
system.cpu0.dtb.write_hits                     267817                       # DTB write hits
system.cpu0.dtb.write_misses                      127                       # DTB write misses
system.cpu0.dtb.write_acv                          16                       # DTB write access violations
system.cpu0.dtb.write_accesses                 106237                       # DTB write accesses
system.cpu0.dtb.data_hits                      652549                       # DTB hits
system.cpu0.dtb.data_misses                       631                       # DTB misses
system.cpu0.dtb.data_acv                           16                       # DTB access violations
system.cpu0.dtb.data_accesses                  280458                       # DTB accesses
system.cpu0.itb.fetch_hits                     779654                       # ITB hits
system.cpu0.itb.fetch_misses                      320                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 779974                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        41885784                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    1867804                       # Number of instructions committed
system.cpu0.committedOps                      1867804                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              1804809                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  4021                       # Number of float alu accesses
system.cpu0.num_func_calls                     101634                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       173634                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     1804809                       # number of integer instructions
system.cpu0.num_fp_insts                         4021                       # number of float instructions
system.cpu0.num_int_register_reads            2429415                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           1318475                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2643                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2455                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       654086                       # number of memory refs
system.cpu0.num_load_insts                     385871                       # Number of load instructions
system.cpu0.num_store_insts                    268215                       # Number of store instructions
system.cpu0.num_idle_cycles              34241493.999182                       # Number of idle cycles
system.cpu0.num_busy_cycles              7644290.000817                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.182503                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.817497                       # Percentage of idle cycles
system.cpu0.Branches                           291918                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                26658      1.43%      1.43% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1143883     61.22%     62.65% # Class of executed instruction
system.cpu0.op_class::IntMult                    1155      0.06%     62.71% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.71% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1202      0.06%     62.77% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.77% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.77% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.77% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.01%     62.79% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.79% # Class of executed instruction
system.cpu0.op_class::MemRead                  398819     21.34%     84.13% # Class of executed instruction
system.cpu0.op_class::MemWrite                 268656     14.38%     98.51% # Class of executed instruction
system.cpu0.op_class::IprAccess                 27851      1.49%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   1868451                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     154                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5511                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1897     43.83%     43.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     13      0.30%     44.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     43      0.99%     45.12% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      4      0.09%     45.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2371     54.78%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4328                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1895     49.27%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      13      0.34%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      43      1.12%     50.73% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       4      0.10%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1891     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3846                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             39206649000     93.60%     93.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               13429000      0.03%     93.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               28292000      0.07%     93.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                5738000      0.01%     93.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2631501000      6.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         41885609000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998946                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.797554                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.888632                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      5.26%      5.26% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     10.53%     15.79% # number of syscalls executed
system.cpu0.kern.syscall::4                         4     21.05%     36.84% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.26%     42.11% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.26%     47.37% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.26%     52.63% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.26%     57.89% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     15.79%     73.68% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     21.05%     94.74% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.26%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    19                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   68      1.52%      1.61% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.04%      1.65% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4069     90.74%     92.40% # number of callpals executed
system.cpu0.kern.callpal::rdps                     95      2.12%     94.51% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     94.54% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.02%     94.56% # number of callpals executed
system.cpu0.kern.callpal::rti                     199      4.44%     99.00% # number of callpals executed
system.cpu0.kern.callpal::callsys                  43      0.96%     99.96% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.04%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4484                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              267                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                139                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                139                      
system.cpu0.kern.mode_good::user                  139                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.520599                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.684729                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       39552213000     94.43%     94.43% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          2333396000      5.57%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      68                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3771                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3771                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13380                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13385                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            5                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          644                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9628                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4814                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   745592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               614000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               91000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6087000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103753540                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9351000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11585254                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            11216                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.986281                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1867421                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11216                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           166.496166                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.986281                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          267                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3748119                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3748119                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1857234                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1857234                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1857234                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1857234                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1857234                       # number of overall hits
system.cpu0.icache.overall_hits::total        1857234                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        11217                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11217                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        11217                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11217                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        11217                       # number of overall misses
system.cpu0.icache.overall_misses::total        11217                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    636324750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    636324750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    636324750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    636324750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    636324750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    636324750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1868451                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1868451                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1868451                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1868451                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1868451                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1868451                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.006003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.006003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.006003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56728.603905                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56728.603905                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56728.603905                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56728.603905                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56728.603905                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56728.603905                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        11217                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11217                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        11217                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11217                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        11217                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11217                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    583007250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    583007250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    583007250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    583007250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    583007250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    583007250                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.006003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.006003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.006003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51975.327628                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51975.327628                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51975.327628                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51975.327628                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51975.327628                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51975.327628                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            16416                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          834.839393                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             631466                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16416                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            38.466496                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   834.839393                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.815273                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.815273                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          616                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1313901                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1313901                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       369310                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         369310                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       253249                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        253249                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         3961                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3961                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         3354                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3354                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       622559                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          622559                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       622559                       # number of overall hits
system.cpu0.dcache.overall_hits::total         622559                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         8166                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8166                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         9619                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         9619                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          363                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          363                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          291                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          291                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        17785                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17785                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        17785                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17785                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    439553250                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    439553250                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    476589801                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    476589801                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     13648750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13648750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      2339929                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2339929                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    916143051                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    916143051                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    916143051                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    916143051                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       377476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       377476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       262868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       262868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         4324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         3645                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3645                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       640344                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       640344                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       640344                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       640344                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.021633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021633                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.036593                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036593                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.083950                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.083950                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.079835                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079835                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.027774                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.027774                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.027774                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.027774                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 53827.240999                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53827.240999                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 49546.709741                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49546.709741                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 37599.862259                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37599.862259                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8040.993127                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8040.993127                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 51512.119820                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51512.119820                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 51512.119820                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51512.119820                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10357                       # number of writebacks
system.cpu0.dcache.writebacks::total            10357                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         8166                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         8166                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         9619                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         9619                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          363                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          363                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          291                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          291                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        17785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        17785                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        17785                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        17785                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    400692750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    400692750                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    431588199                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    431588199                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     11987250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     11987250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1034071                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1034071                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    832280949                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    832280949                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    832280949                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    832280949                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    720538000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    720538000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    274428000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    274428000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    994966000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    994966000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.021633                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021633                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036593                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036593                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.083950                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.083950                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.079835                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.079835                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.027774                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027774                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.027774                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027774                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 49068.423953                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 49068.423953                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 44868.302214                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44868.302214                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 33022.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33022.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3553.508591                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3553.508591                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 46796.792184                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46796.792184                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 46796.792184                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46796.792184                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      163006                       # DTB read hits
system.cpu1.dtb.read_misses                       418                       # DTB read misses
system.cpu1.dtb.read_acv                           13                       # DTB read access violations
system.cpu1.dtb.read_accesses                  112676                       # DTB read accesses
system.cpu1.dtb.write_hits                     113472                       # DTB write hits
system.cpu1.dtb.write_misses                       54                       # DTB write misses
system.cpu1.dtb.write_acv                          10                       # DTB write access violations
system.cpu1.dtb.write_accesses                  82632                       # DTB write accesses
system.cpu1.dtb.data_hits                      276478                       # DTB hits
system.cpu1.dtb.data_misses                       472                       # DTB misses
system.cpu1.dtb.data_acv                           23                       # DTB access violations
system.cpu1.dtb.data_accesses                  195308                       # DTB accesses
system.cpu1.itb.fetch_hits                     856686                       # ITB hits
system.cpu1.itb.fetch_misses                      133                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                 856819                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        41988694                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    1085315                       # Number of instructions committed
system.cpu1.committedOps                      1085315                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               894418                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                356841                       # Number of float alu accesses
system.cpu1.num_func_calls                       8072                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       100399                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      894418                       # number of integer instructions
system.cpu1.num_fp_insts                       356841                       # number of float instructions
system.cpu1.num_int_register_reads            1634758                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            566900                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads              403178                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             274190                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       277873                       # number of memory refs
system.cpu1.num_load_insts                     164070                       # Number of load instructions
system.cpu1.num_store_insts                    113803                       # Number of store instructions
system.cpu1.num_idle_cycles              38549718.422220                       # Number of idle cycles
system.cpu1.num_busy_cycles              3438975.577780                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.081902                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.918098                       # Percentage of idle cycles
system.cpu1.Branches                           115609                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                17408      1.60%      1.60% # Class of executed instruction
system.cpu1.op_class::IntAlu                   612619     56.42%     58.02% # Class of executed instruction
system.cpu1.op_class::IntMult                     490      0.05%     58.07% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     58.07% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  91296      8.41%     66.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     66.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                    722      0.07%     66.54% # Class of executed instruction
system.cpu1.op_class::FloatMult                 71680      6.60%     73.14% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    233      0.02%     73.17% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.17% # Class of executed instruction
system.cpu1.op_class::MemRead                  165775     15.27%     88.43% # Class of executed instruction
system.cpu1.op_class::MemWrite                 113837     10.48%     98.92% # Class of executed instruction
system.cpu1.op_class::IprAccess                 11750      1.08%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   1085810                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      53                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1895                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     355     33.15%     33.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     43      4.01%     37.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     11      1.03%     38.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    662     61.81%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1071                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      355     47.02%     47.02% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      43      5.70%     52.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      11      1.46%     54.17% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     346     45.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  755                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             41606917000     99.09%     99.09% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               25197000      0.06%     99.15% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               16276000      0.04%     99.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              340304000      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         41988694000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.522659                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.704949                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.08%      0.08% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   71      5.85%      5.93% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.41%      6.34% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  883     72.73%     79.08% # number of callpals executed
system.cpu1.kern.callpal::rdps                     93      7.66%     86.74% # number of callpals executed
system.cpu1.kern.callpal::rti                     135     11.12%     97.86% # number of callpals executed
system.cpu1.kern.callpal::callsys                  22      1.81%     99.67% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.16%     99.84% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  2      0.16%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1214                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              148                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 84                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 58                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 91                      
system.cpu1.kern.mode_good::user                   84                      
system.cpu1.kern.mode_good::idle                    7                      
system.cpu1.kern.mode_switch_good::kernel     0.614865                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.120690                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.627586                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         769120000      1.26%      1.26% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          2371371000      3.89%      5.15% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         57782372000     94.85%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      71                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             3405                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             956212                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3405                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           280.825844                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          364                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2175025                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2175025                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1082405                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1082405                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1082405                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1082405                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1082405                       # number of overall hits
system.cpu1.icache.overall_hits::total        1082405                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         3405                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3405                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         3405                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3405                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         3405                       # number of overall misses
system.cpu1.icache.overall_misses::total         3405                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    199897750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    199897750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    199897750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    199897750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    199897750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    199897750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1085810                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1085810                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1085810                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1085810                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1085810                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1085810                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.003136                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003136                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.003136                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003136                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.003136                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003136                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 58707.121880                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58707.121880                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 58707.121880                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58707.121880                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 58707.121880                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58707.121880                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         3405                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3405                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         3405                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3405                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         3405                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3405                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    183640250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    183640250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    183640250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    183640250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    183640250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    183640250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.003136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.003136                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003136                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.003136                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003136                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 53932.525698                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53932.525698                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 53932.525698                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53932.525698                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 53932.525698                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53932.525698                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             8133                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          923.441410                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             347476                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8133                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            42.724210                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   923.441410                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.901798                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901798                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          896                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          893                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           563270                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          563270                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       157312                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         157312                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       109256                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        109256                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          698                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          698                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          689                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          689                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       266568                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          266568                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       266568                       # number of overall hits
system.cpu1.dcache.overall_hits::total         266568                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         5511                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         5511                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         3479                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3479                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          114                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          114                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         8990                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8990                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         8990                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8990                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    292681500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    292681500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    194436150                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    194436150                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      3980500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3980500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       941971                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       941971                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    487117650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    487117650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    487117650                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    487117650                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       162823                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       162823                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       112735                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       112735                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          801                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          801                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       275558                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       275558                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       275558                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       275558                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.033847                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.033847                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.030860                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.030860                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.140394                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.140394                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.139825                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.139825                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.032625                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032625                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.032625                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032625                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 53108.600980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53108.600980                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 55888.516815                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55888.516815                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 34916.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34916.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8410.455357                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8410.455357                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 54184.388209                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 54184.388209                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 54184.388209                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 54184.388209                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4002                       # number of writebacks
system.cpu1.dcache.writebacks::total             4002                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         5511                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5511                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         3479                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3479                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          114                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         8990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         8990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         8990                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8990                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    266970500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    266970500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    177983850                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    177983850                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      3471500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3471500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       436029                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       436029                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    444954350                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    444954350                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    444954350                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    444954350                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     12690000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     12690000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     13218000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     13218000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.033847                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033847                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.030860                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030860                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.140394                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.140394                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.139825                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.139825                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.032625                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.032625                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.032625                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.032625                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 48443.204500                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 48443.204500                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 51159.485484                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 51159.485484                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 30451.754386                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30451.754386                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3893.116071                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3893.116071                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 49494.365962                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49494.365962                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 49494.365962                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 49494.365962                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     1690952                       # DTB read hits
system.cpu2.dtb.read_misses                       505                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                 1428160                       # DTB read accesses
system.cpu2.dtb.write_hits                     947489                       # DTB write hits
system.cpu2.dtb.write_misses                      266                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                 711355                       # DTB write accesses
system.cpu2.dtb.data_hits                     2638441                       # DTB hits
system.cpu2.dtb.data_misses                       771                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                 2139515                       # DTB accesses
system.cpu2.itb.fetch_hits                    8574475                       # ITB hits
system.cpu2.itb.fetch_misses                      352                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                8574827                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        41992933                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    9865426                       # Number of instructions committed
system.cpu2.committedOps                      9865426                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              7347866                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses               3387917                       # Number of float alu accesses
system.cpu2.num_func_calls                     307406                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       655478                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     7347866                       # number of integer instructions
system.cpu2.num_fp_insts                      3387917                       # number of float instructions
system.cpu2.num_int_register_reads           14323996                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           4756894                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads             4304312                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes            2832166                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      2640637                       # number of memory refs
system.cpu2.num_load_insts                    1692497                       # Number of load instructions
system.cpu2.num_store_insts                    948140                       # Number of store instructions
system.cpu2.num_idle_cycles              13207670.640301                       # Number of idle cycles
system.cpu2.num_busy_cycles              28785262.359699                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.685479                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.314521                       # Percentage of idle cycles
system.cpu2.Branches                          1027215                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               447983      4.54%      4.54% # Class of executed instruction
system.cpu2.op_class::IntAlu                  4571705     46.34%     50.88% # Class of executed instruction
system.cpu2.op_class::IntMult                   35842      0.36%     51.24% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     51.24% # Class of executed instruction
system.cpu2.op_class::FloatAdd                1212007     12.28%     63.53% # Class of executed instruction
system.cpu2.op_class::FloatCmp                  97463      0.99%     64.51% # Class of executed instruction
system.cpu2.op_class::FloatCvt                 138316      1.40%     65.92% # Class of executed instruction
system.cpu2.op_class::FloatMult                646890      6.56%     72.47% # Class of executed instruction
system.cpu2.op_class::FloatDiv                  33501      0.34%     72.81% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     72.81% # Class of executed instruction
system.cpu2.op_class::MemRead                 1702155     17.25%     90.06% # Class of executed instruction
system.cpu2.op_class::MemWrite                 948800      9.62%     99.68% # Class of executed instruction
system.cpu2.op_class::IprAccess                 31542      0.32%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   9866204                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      76                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      6177                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1742     39.42%     39.42% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     17      0.38%     39.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     43      0.97%     40.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     15      0.34%     41.12% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2602     58.88%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4419                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1741     49.15%     49.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      17      0.48%     49.63% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      43      1.21%     50.85% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      15      0.42%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1726     48.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3542                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             39572557000     94.24%     94.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               27807000      0.07%     94.30% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               36055000      0.09%     94.39% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               19417000      0.05%     94.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2337097000      5.57%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         41992933000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999426                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.663336                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.801539                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.00%      2.00% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.00%      4.00% # number of syscalls executed
system.cpu2.kern.syscall::4                        29     58.00%     62.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      8.00%     70.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.00%     72.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.00%     74.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        7     14.00%     88.00% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      6.00%     94.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.00%     98.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    50                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   19      0.38%      0.38% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  100      2.01%      2.39% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.02%      2.41% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 4028     81.01%     83.43% # number of callpals executed
system.cpu2.kern.callpal::rdps                    169      3.40%     86.83% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     86.85% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.02%     86.87% # number of callpals executed
system.cpu2.kern.callpal::rti                     316      6.36%     93.22% # number of callpals executed
system.cpu2.kern.callpal::callsys                  96      1.93%     95.15% # number of callpals executed
system.cpu2.kern.callpal::rdunique                240      4.83%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  4972                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              416                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                263                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                263                      
system.cpu2.kern.mode_good::user                  263                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.632212                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.774669                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       19822840000     47.29%     47.29% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         22093710000     52.71%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     100                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            28654                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9836841                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            28654                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           343.297306                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19761062                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19761062                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      9837550                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9837550                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      9837550                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9837550                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      9837550                       # number of overall hits
system.cpu2.icache.overall_hits::total        9837550                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        28654                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        28654                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        28654                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         28654                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        28654                       # number of overall misses
system.cpu2.icache.overall_misses::total        28654                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1632202500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1632202500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1632202500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1632202500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1632202500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1632202500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      9866204                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9866204                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      9866204                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9866204                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      9866204                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9866204                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002904                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002904                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002904                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002904                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002904                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002904                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 56962.465973                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56962.465973                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 56962.465973                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56962.465973                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 56962.465973                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56962.465973                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        28654                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        28654                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        28654                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        28654                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        28654                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        28654                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1496907500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1496907500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1496907500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1496907500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1496907500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1496907500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.002904                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002904                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.002904                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002904                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.002904                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002904                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 52240.786627                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52240.786627                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 52240.786627                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52240.786627                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 52240.786627                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52240.786627                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            33591                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          971.524680                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2564063                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            33591                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            76.331845                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   971.524680                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.948755                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.948755                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          651                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          649                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.635742                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          5313484                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         5313484                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1671004                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1671004                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       921771                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        921771                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         4758                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4758                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         4813                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4813                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      2592775                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2592775                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      2592775                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2592775                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        15384                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15384                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        20142                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        20142                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          678                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          678                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          471                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          471                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        35526                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         35526                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        35526                       # number of overall misses
system.cpu2.dcache.overall_misses::total        35526                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    835215500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    835215500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1054241656                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1054241656                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     23958000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     23958000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      3789939                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      3789939                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   1889457156                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1889457156                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   1889457156                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1889457156                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1686388                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1686388                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       941913                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       941913                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5284                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5284                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2628301                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2628301                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2628301                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2628301                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.009122                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009122                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.021384                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.021384                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.124724                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.124724                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.089137                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.089137                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.013517                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013517                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.013517                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013517                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 54291.179147                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54291.179147                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 52340.465495                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52340.465495                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 35336.283186                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35336.283186                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  8046.579618                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8046.579618                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 53185.192704                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53185.192704                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 53185.192704                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53185.192704                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22869                       # number of writebacks
system.cpu2.dcache.writebacks::total            22869                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        15384                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        15384                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        20142                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20142                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          678                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          678                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          470                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          470                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        35526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        35526                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35526                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    762514500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    762514500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    961518344                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    961518344                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     20912000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     20912000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      1788061                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1788061                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1724032844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1724032844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1724032844                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1724032844                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     23786000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     23786000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     54882000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     54882000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data     78668000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     78668000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.009122                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.009122                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.021384                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.021384                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.124724                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.124724                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.088948                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.088948                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.013517                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013517                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.013517                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013517                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 49565.425117                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 49565.425117                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 47736.984609                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 47736.984609                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 30843.657817                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30843.657817                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3804.385106                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3804.385106                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 48528.763272                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 48528.763272                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 48528.763272                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 48528.763272                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      656204                       # DTB read hits
system.cpu3.dtb.read_misses                       539                       # DTB read misses
system.cpu3.dtb.read_acv                           13                       # DTB read access violations
system.cpu3.dtb.read_accesses                  580760                       # DTB read accesses
system.cpu3.dtb.write_hits                     483454                       # DTB write hits
system.cpu3.dtb.write_misses                      115                       # DTB write misses
system.cpu3.dtb.write_acv                          10                       # DTB write access violations
system.cpu3.dtb.write_accesses                 410600                       # DTB write accesses
system.cpu3.dtb.data_hits                     1139658                       # DTB hits
system.cpu3.dtb.data_misses                       654                       # DTB misses
system.cpu3.dtb.data_acv                           23                       # DTB access violations
system.cpu3.dtb.data_accesses                  991360                       # DTB accesses
system.cpu3.itb.fetch_hits                    4244427                       # ITB hits
system.cpu3.itb.fetch_misses                      144                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                4244571                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        41993168                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    4625504                       # Number of instructions committed
system.cpu3.committedOps                      4625504                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              3617370                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               1893898                       # Number of float alu accesses
system.cpu3.num_func_calls                      15180                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       407556                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     3617370                       # number of integer instructions
system.cpu3.num_fp_insts                      1893898                       # number of float instructions
system.cpu3.num_int_register_reads            7145419                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           2141832                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads             2187625                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            1481268                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      1141543                       # number of memory refs
system.cpu3.num_load_insts                     657585                       # Number of load instructions
system.cpu3.num_store_insts                    483958                       # Number of store instructions
system.cpu3.num_idle_cycles              28423332.517295                       # Number of idle cycles
system.cpu3.num_busy_cycles              13569835.482705                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.323144                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.676856                       # Percentage of idle cycles
system.cpu3.Branches                           447842                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                76153      1.65%      1.65% # Class of executed instruction
system.cpu3.op_class::IntAlu                  2482247     53.66%     55.30% # Class of executed instruction
system.cpu3.op_class::IntMult                     912      0.02%     55.32% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     55.32% # Class of executed instruction
system.cpu3.op_class::FloatAdd                 480915     10.40%     65.72% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     65.72% # Class of executed instruction
system.cpu3.op_class::FloatCvt                   3700      0.08%     65.80% # Class of executed instruction
system.cpu3.op_class::FloatMult                419840      9.08%     74.87% # Class of executed instruction
system.cpu3.op_class::FloatDiv                   1150      0.02%     74.90% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     74.90% # Class of executed instruction
system.cpu3.op_class::MemRead                  660426     14.28%     89.17% # Class of executed instruction
system.cpu3.op_class::MemWrite                 484084     10.46%     99.64% # Class of executed instruction
system.cpu3.op_class::IprAccess                 16754      0.36%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   4626181                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      43                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      2682                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     550     35.32%     35.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     43      2.76%     38.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     17      1.09%     39.18% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    947     60.82%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1557                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      550     47.78%     47.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      43      3.74%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      17      1.48%     53.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     541     47.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1151                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             41215406000     98.15%     98.15% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               32022000      0.08%     98.22% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               23410000      0.06%     98.28% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              722330000      1.72%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         41993168000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.571278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.739242                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         2     40.00%     40.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     20.00%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     20.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     20.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   19      1.05%      1.05% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  101      5.60%      6.65% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.22%      6.87% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1284     71.18%     78.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                     90      4.99%     83.04% # number of callpals executed
system.cpu3.kern.callpal::rti                     216     11.97%     95.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  73      4.05%     99.06% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.06%     99.11% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 16      0.89%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1804                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              317                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                172                      
system.cpu3.kern.mode_good::user                  172                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.542587                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.703476                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       30337087000     72.38%     72.38% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         11574382000     27.62%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     101                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements             6146                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4585687                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6146                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           746.125447                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          465                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          9258508                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         9258508                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      4620035                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4620035                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      4620035                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4620035                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      4620035                       # number of overall hits
system.cpu3.icache.overall_hits::total        4620035                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         6146                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6146                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         6146                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6146                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         6146                       # number of overall misses
system.cpu3.icache.overall_misses::total         6146                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    360306750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    360306750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    360306750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    360306750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    360306750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    360306750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      4626181                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4626181                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      4626181                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4626181                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      4626181                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4626181                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001329                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001329                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001329                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001329                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001329                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001329                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 58624.593231                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58624.593231                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 58624.593231                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58624.593231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 58624.593231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58624.593231                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         6146                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6146                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         6146                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6146                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         6146                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6146                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    330971250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    330971250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    330971250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    330971250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    330971250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    330971250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001329                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001329                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001329                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001329                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001329                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001329                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 53851.488773                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53851.488773                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 53851.488773                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53851.488773                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 53851.488773                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53851.488773                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            28976                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          910.530527                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1140977                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            28976                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            39.376622                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   910.530527                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.889190                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.889190                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          918                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          916                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2311297                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2311297                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       636589                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         636589                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       470596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        470596                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         1209                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1209                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1179                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1179                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1107185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1107185                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1107185                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1107185                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        18945                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18945                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        11462                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        11462                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          286                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          286                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          291                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          291                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        30407                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         30407                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        30407                       # number of overall misses
system.cpu3.dcache.overall_misses::total        30407                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    993172748                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    993172748                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    622378847                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    622378847                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      6981250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6981250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      2373955                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2373955                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   1615551595                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1615551595                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   1615551595                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1615551595                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       655534                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       655534                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       482058                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       482058                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         1495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         1470                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1470                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1137592                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1137592                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1137592                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1137592                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.028900                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.028900                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.023777                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.023777                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.191304                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.191304                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.197959                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.197959                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.026729                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026729                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.026729                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026729                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 52424.003589                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 52424.003589                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 54299.323591                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 54299.323591                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 24409.965035                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24409.965035                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8157.920962                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8157.920962                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 53130.910481                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 53130.910481                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 53130.910481                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 53130.910481                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        15743                       # number of writebacks
system.cpu3.dcache.writebacks::total            15743                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        18945                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        18945                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        11462                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        11462                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          286                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          286                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          291                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          291                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        30407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        30407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        30407                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        30407                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    905627252                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    905627252                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    568867153                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    568867153                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      5752750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      5752750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      1120045                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1120045                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   1474494405                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1474494405                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   1474494405                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1474494405                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     17068000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     17068000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     17596000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     17596000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.028900                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.028900                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.023777                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.023777                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.191304                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.191304                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.197959                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.197959                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.026729                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.026729                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.026729                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.026729                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 47802.969227                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 47802.969227                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 49630.706072                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 49630.706072                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 20114.510490                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20114.510490                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  3848.951890                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3848.951890                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 48491.939521                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 48491.939521                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 48491.939521                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 48491.939521                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.139537                       # Number of seconds simulated
sim_ticks                                1139536841000                       # Number of ticks simulated
final_tick                               4348632709000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1982073                       # Simulator instruction rate (inst/s)
host_op_rate                                  1982073                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2490025038                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466156                       # Number of bytes of host memory used
host_seconds                                   457.64                       # Real time elapsed on the host
sim_insts                                   907077340                       # Number of instructions simulated
sim_ops                                     907077340                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        1300224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1121408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         653568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          97344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       22170240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        4140736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         843840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         355584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30685312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1300224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       653568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     22170240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       843840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      24967872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2716032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       520192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3236224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           20316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           17522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           10212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          346410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           64699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           13185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            5556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              479458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         42438                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide         8128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50566                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           1141011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data            984091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            2078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            573538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             85424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          19455483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           3633701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            740511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            312043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26927881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1141011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       573538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     19455483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       740511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21910544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2383453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         456494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2839947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2383453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1141011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data           984091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         458572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           573538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            85424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         19455483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          3633701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           740511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           312043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29767827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      479458                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50566                       # Number of write requests accepted
system.mem_ctrls.readBursts                    479458                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50566                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               30237504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  447808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2932608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30685312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3236224                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6997                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4745                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         8406                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             43436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             34524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            47644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4499                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1139536841000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                479458                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50566                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  454169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       146688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.118237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.350374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.521338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        55022     37.51%     37.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43949     29.96%     67.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22484     15.33%     82.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8301      5.66%     88.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5100      3.48%     91.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2584      1.76%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2237      1.53%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1809      1.23%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5202      3.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       146688                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     174.537495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.378934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    530.699494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2434     89.92%     89.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           99      3.66%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           32      1.18%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           12      0.44%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           30      1.11%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           30      1.11%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           13      0.48%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.11%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            6      0.22%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.11%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           11      0.41%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           14      0.52%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            8      0.30%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.04%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.04%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            3      0.11%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2707                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.927226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.805857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.442288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1898     70.11%     70.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      1.37%     71.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              637     23.53%     95.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      1.33%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.59%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.48%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.15%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.15%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.11%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.15%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.11%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.18%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.22%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.22%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.11%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                6      0.22%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               13      0.48%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.07%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                4      0.15%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2707                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4106477751                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12965121501                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2362305000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8691.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27441.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        26.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   337109                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34477                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.24                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2149972.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   966567741750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     38051520000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    134913998250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             10600049880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             13181593320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              5783757375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              7192337625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            29087557200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            36250546800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6532727760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6815592720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        284031268560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        284031268560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        591154972020                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        644005883025                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2090620209750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2044259761500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3017810542545                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3035736983550                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           693.968322                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           698.090643                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              465399                       # Transaction distribution
system.membus.trans_dist::ReadResp             465399                       # Transaction distribution
system.membus.trans_dist::WriteReq               5407                       # Transaction distribution
system.membus.trans_dist::WriteResp              5407                       # Transaction distribution
system.membus.trans_dist::Writeback             42438                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         8128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         8128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7116                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2492                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            9608                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32205                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32205                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        16330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        16330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        40633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        40633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         3256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        60164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        63420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        20424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        20424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         2374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         9427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        11801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       692837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       692837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         4110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       164130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       168240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        26370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        26370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         2382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        22801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        25183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1065238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       522560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       522560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      1300224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      1300224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         9961                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1805312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1815273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       653568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       653568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         9380                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       141056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       150436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port     22170240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total     22170240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        11322                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      5984128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      5995450                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       843840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       843840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         9412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port       500608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total       510020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33961611                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            18694                       # Total snoops (count)
system.membus.snoop_fanout::samples            557128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  557128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              557128                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11468000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           961683223                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8472743                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          190312000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          204418901                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy           95970500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy           52772650                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy         3230281749                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy          641102850                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer8.occupancy          123203750                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy          119839187                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 8165                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 8165                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                73493                       # Number of tag accesses
system.iocache.tags.data_accesses               73493                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide         8128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         8128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           37                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               37                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            1                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            1                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           37                       # number of demand (read+write) misses
system.iocache.demand_misses::total                37                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           37                       # number of overall misses
system.iocache.overall_misses::total               37                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4918467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4918467                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4918467                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4918467                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4918467                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4918467                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           37                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             37                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         8129                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         8129                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           37                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              37                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           37                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             37                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000123                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000123                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 132931.540541                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 132931.540541                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 132931.540541                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 132931.540541                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 132931.540541                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 132931.540541                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       8128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           37                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           37                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           37                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2985467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2985467                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    532099240                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    532099240                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2985467                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2985467                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2985467                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2985467                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999877                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999877                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 80688.297297                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 80688.297297                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 65464.965551                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 65464.965551                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 80688.297297                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 80688.297297                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 80688.297297                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 80688.297297                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  60                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   520192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         67                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      800690                       # DTB read hits
system.cpu0.dtb.read_misses                       501                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                  169193                       # DTB read accesses
system.cpu0.dtb.write_hits                     509300                       # DTB write hits
system.cpu0.dtb.write_misses                      124                       # DTB write misses
system.cpu0.dtb.write_acv                          15                       # DTB write access violations
system.cpu0.dtb.write_accesses                 102771                       # DTB write accesses
system.cpu0.dtb.data_hits                     1309990                       # DTB hits
system.cpu0.dtb.data_misses                       625                       # DTB misses
system.cpu0.dtb.data_acv                           15                       # DTB access violations
system.cpu0.dtb.data_accesses                  271964                       # DTB accesses
system.cpu0.itb.fetch_hits                     987968                       # ITB hits
system.cpu0.itb.fetch_misses                      321                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 988289                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                      1139536841                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    3610416                       # Number of instructions committed
system.cpu0.committedOps                      3610416                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              3473113                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  4317                       # Number of float alu accesses
system.cpu0.num_func_calls                     144212                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       292560                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     3473113                       # number of integer instructions
system.cpu0.num_fp_insts                         4317                       # number of float instructions
system.cpu0.num_int_register_reads            4772055                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           2629047                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2785                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2591                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      1312661                       # number of memory refs
system.cpu0.num_load_insts                     801832                       # Number of load instructions
system.cpu0.num_store_insts                    510829                       # Number of store instructions
system.cpu0.num_idle_cycles              1127106001.499011                       # Number of idle cycles
system.cpu0.num_busy_cycles              12430839.500989                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.010909                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.989091                       # Percentage of idle cycles
system.cpu0.Branches                           491415                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                33860      0.94%      0.94% # Class of executed instruction
system.cpu0.op_class::IntAlu                  2123477     58.80%     59.74% # Class of executed instruction
system.cpu0.op_class::IntMult                   10117      0.28%     60.02% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.02% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1228      0.03%     60.06% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.01%     60.06% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.06% # Class of executed instruction
system.cpu0.op_class::MemRead                  821019     22.74%     82.80% # Class of executed instruction
system.cpu0.op_class::MemWrite                 513521     14.22%     97.02% # Class of executed instruction
system.cpu0.op_class::IprAccess                107607      2.98%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   3611056                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1170                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     25183                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    5382     24.74%     24.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      8      0.04%     24.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1166      5.36%     30.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      4      0.02%     30.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  15192     69.84%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               21752                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     5380     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       8      0.07%     45.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1166      9.77%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       4      0.03%     54.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    5376     45.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                11934                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1133052276000     99.43%     99.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                9463000      0.00%     99.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              651074000      0.06%     99.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                7553000      0.00%     99.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             5816560000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1139536926000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999628                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.353870                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.548639                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      5.26%      5.26% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     10.53%     15.79% # number of syscalls executed
system.cpu0.kern.syscall::4                         4     21.05%     36.84% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.26%     42.11% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.26%     47.37% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.26%     52.63% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.26%     57.89% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     15.79%     73.68% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     21.05%     94.74% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.26%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    19                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   72      0.31%      0.33% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.01%      0.34% # number of callpals executed
system.cpu0.kern.callpal::swpipl                19256     83.56%     83.90% # number of callpals executed
system.cpu0.kern.callpal::rdps                   2341     10.16%     94.06% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     94.07% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     94.07% # number of callpals executed
system.cpu0.kern.callpal::rti                    1318      5.72%     99.79% # number of callpals executed
system.cpu0.kern.callpal::callsys                  45      0.20%     99.99% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 23044                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1390                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                140                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                140                      
system.cpu0.kern.mode_good::user                  140                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.100719                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.183007                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1137274813000     99.80%     99.80% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          2262113000      0.20%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      72                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                  691                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 691                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13534                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13535                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         9602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           72                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          800                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        16330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        16330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   28452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        38408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        40075                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       520488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       520488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   560563                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              9561000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                54000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              510000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1287000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            73255450                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6715000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8207257                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            20315                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999503                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3533316                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            20315                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           173.926458                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.999503                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          221                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7242429                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7242429                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      3590739                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3590739                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3590739                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3590739                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3590739                       # number of overall hits
system.cpu0.icache.overall_hits::total        3590739                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        20317                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20317                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        20317                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20317                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        20317                       # number of overall misses
system.cpu0.icache.overall_misses::total        20317                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1158927000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1158927000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1158927000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1158927000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1158927000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1158927000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3611056                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3611056                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3611056                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3611056                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3611056                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3611056                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.005626                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005626                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.005626                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005626                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.005626                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005626                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 57042.230644                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57042.230644                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 57042.230644                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57042.230644                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 57042.230644                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57042.230644                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        20317                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        20317                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        20317                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        20317                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        20317                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        20317                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1062741000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1062741000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1062741000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1062741000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1062741000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1062741000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.005626                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005626                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.005626                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005626                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52307.968696                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52307.968696                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52307.968696                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52307.968696                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52307.968696                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52307.968696                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            17785                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          754.465396                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1289925                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            17785                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            72.528816                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   754.465396                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.736783                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.736783                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          622                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2638693                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2638693                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       780640                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         780640                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       485012                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        485012                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         9190                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9190                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         7872                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7872                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1265652                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1265652                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1265652                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1265652                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        10925                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10925                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        13684                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        13684                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          266                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          266                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1485                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1485                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        24609                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         24609                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        24609                       # number of overall misses
system.cpu0.dcache.overall_misses::total        24609                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    504714248                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    504714248                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    524108052                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    524108052                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     13521000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13521000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     11918601                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11918601                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1028822300                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1028822300                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1028822300                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1028822300                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       791565                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       791565                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       498696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       498696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         9456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         9357                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9357                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1290261                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1290261                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1290261                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1290261                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.013802                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013802                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.027440                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.027440                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.028130                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.028130                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.158705                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.158705                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.019073                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019073                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.019073                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019073                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 46198.100503                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46198.100503                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38300.793043                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38300.793043                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 50830.827068                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 50830.827068                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8025.993939                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8025.993939                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 41806.749563                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41806.749563                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 41806.749563                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41806.749563                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10686                       # number of writebacks
system.cpu0.dcache.writebacks::total            10686                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        10925                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10925                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        13684                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        13684                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          266                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          266                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1485                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1485                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        24609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        24609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        24609                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        24609                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    454139752                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    454139752                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    455723948                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    455723948                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     12253000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     12253000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      3183399                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3183399                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    909863700                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    909863700                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    909863700                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    909863700                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data     62340000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     62340000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    269952000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    269952000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    332292000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    332292000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.013802                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013802                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.027440                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027440                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.028130                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.028130                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.158705                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.158705                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.019073                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019073                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.019073                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019073                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 41568.856018                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41568.856018                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 33303.416253                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33303.416253                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 46063.909774                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46063.909774                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  2143.703030                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2143.703030                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 36972.802633                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36972.802633                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 36972.802633                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36972.802633                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      425927                       # DTB read hits
system.cpu1.dtb.read_misses                       325                       # DTB read misses
system.cpu1.dtb.read_acv                           13                       # DTB read access violations
system.cpu1.dtb.read_accesses                    2456                       # DTB read accesses
system.cpu1.dtb.write_hits                     233346                       # DTB write hits
system.cpu1.dtb.write_misses                       49                       # DTB write misses
system.cpu1.dtb.write_acv                           8                       # DTB write access violations
system.cpu1.dtb.write_accesses                   1306                       # DTB write accesses
system.cpu1.dtb.data_hits                      659273                       # DTB hits
system.cpu1.dtb.data_misses                       374                       # DTB misses
system.cpu1.dtb.data_acv                           21                       # DTB access violations
system.cpu1.dtb.data_accesses                    3762                       # DTB accesses
system.cpu1.itb.fetch_hits                     269995                       # ITB hits
system.cpu1.itb.fetch_misses                      173                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                 270168                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                      1138675994                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    1992019                       # Number of instructions committed
system.cpu1.committedOps                      1992019                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              1908484                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   291                       # Number of float alu accesses
system.cpu1.num_func_calls                      79133                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       150116                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     1908484                       # number of integer instructions
system.cpu1.num_fp_insts                          291                       # number of float instructions
system.cpu1.num_int_register_reads            2613893                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           1508329                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 132                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                136                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       661546                       # number of memory refs
system.cpu1.num_load_insts                     426799                       # Number of load instructions
system.cpu1.num_store_insts                    234747                       # Number of store instructions
system.cpu1.num_idle_cycles              1132368022.870213                       # Number of idle cycles
system.cpu1.num_busy_cycles              6307971.129788                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.005540                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.994460                       # Percentage of idle cycles
system.cpu1.Branches                           268190                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                14240      0.71%      0.71% # Class of executed instruction
system.cpu1.op_class::IntAlu                  1211532     60.81%     61.52% # Class of executed instruction
system.cpu1.op_class::IntMult                    7273      0.37%     61.89% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     31      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.89% # Class of executed instruction
system.cpu1.op_class::MemRead                  435143     21.84%     83.73% # Class of executed instruction
system.cpu1.op_class::MemWrite                 234768     11.78%     95.51% # Class of executed instruction
system.cpu1.op_class::IprAccess                 89427      4.49%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   1992414                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1171                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     21232                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    4799     26.28%     26.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1166      6.39%     32.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      4      0.02%     32.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  12289     67.31%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               18258                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     4799     44.58%     44.58% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1166     10.83%     55.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       4      0.04%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    4795     44.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                10764                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1134360207000     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              641874000      0.06%     99.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                7247000      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             3666666000      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1138675994000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.390186                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.589550                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   58      0.30%      0.30% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.01%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpipl                15854     81.33%     81.64% # number of callpals executed
system.cpu1.kern.callpal::rdps                   2337     11.99%     93.62% # number of callpals executed
system.cpu1.kern.callpal::rti                    1234      6.33%     99.95% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.05%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 19494                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              120                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 64                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1172                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 66                      
system.cpu1.kern.mode_good::user                   64                      
system.cpu1.kern.mode_good::idle                    2                      
system.cpu1.kern.mode_switch_good::kernel     0.550000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001706                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.097345                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         476150000      0.05%      0.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            76193000      0.01%      0.06% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        939501111000     99.94%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            10212                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1195944                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10212                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           117.111633                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3995040                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3995040                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1982202                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1982202                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1982202                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1982202                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1982202                       # number of overall hits
system.cpu1.icache.overall_hits::total        1982202                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        10212                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10212                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        10212                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10212                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        10212                       # number of overall misses
system.cpu1.icache.overall_misses::total        10212                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    614528500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    614528500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    614528500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    614528500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    614528500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    614528500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1992414                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1992414                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1992414                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1992414                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1992414                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1992414                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.005125                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005125                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.005125                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005125                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.005125                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005125                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60177.095574                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60177.095574                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60177.095574                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60177.095574                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60177.095574                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60177.095574                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        10212                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10212                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        10212                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10212                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        10212                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10212                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    565555500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    565555500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    565555500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    565555500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    565555500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    565555500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.005125                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005125                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.005125                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005125                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.005125                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005125                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 55381.462985                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55381.462985                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 55381.462985                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55381.462985                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 55381.462985                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55381.462985                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             1375                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          761.774664                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              37182                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1375                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.041455                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   761.774664                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.743921                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.743921                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          690                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          681                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1322923                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1322923                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       417721                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         417721                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       226916                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        226916                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         3962                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3962                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3758                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3758                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       644637                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          644637                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       644637                       # number of overall hits
system.cpu1.dcache.overall_hits::total         644637                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         4728                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4728                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1351                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1351                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           46                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          248                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          248                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         6079                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6079                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         6079                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6079                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     94925500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     94925500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     33895367                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     33895367                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      1771000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1771000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1996783                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1996783                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    128820867                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    128820867                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    128820867                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    128820867                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       422449                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       422449                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       228267                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       228267                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         4008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         4006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       650716                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       650716                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       650716                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       650716                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.011192                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011192                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.005919                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005919                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.011477                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011477                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.061907                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.061907                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.009342                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009342                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.009342                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009342                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 20077.305415                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20077.305415                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 25089.094745                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25089.094745                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        38500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        38500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8051.544355                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8051.544355                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 21191.127982                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21191.127982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 21191.127982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21191.127982                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          683                       # number of writebacks
system.cpu1.dcache.writebacks::total              683                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         4728                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4728                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1351                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1351                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          248                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          248                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         6079                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6079                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         6079                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6079                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     75050500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     75050500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     26898633                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     26898633                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      1567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1567000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       571217                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       571217                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    101949133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    101949133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    101949133                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    101949133                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    240380000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    240380000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    240908000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    240908000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.011192                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011192                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.005919                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005919                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.011477                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011477                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.061907                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.061907                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.009342                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009342                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.009342                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009342                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15873.625212                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15873.625212                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 19910.165063                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19910.165063                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 34065.217391                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34065.217391                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  2303.294355                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2303.294355                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16770.707847                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16770.707847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16770.707847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16770.707847                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                    63258868                       # DTB read hits
system.cpu2.dtb.read_misses                      1856                       # DTB read misses
system.cpu2.dtb.read_acv                            4                       # DTB read access violations
system.cpu2.dtb.read_accesses                62466012                       # DTB read accesses
system.cpu2.dtb.write_hits                   30513966                       # DTB write hits
system.cpu2.dtb.write_misses                      212                       # DTB write misses
system.cpu2.dtb.write_acv                          33                       # DTB write access violations
system.cpu2.dtb.write_accesses               29998128                       # DTB write accesses
system.cpu2.dtb.data_hits                    93772834                       # DTB hits
system.cpu2.dtb.data_misses                      2068                       # DTB misses
system.cpu2.dtb.data_acv                           37                       # DTB access violations
system.cpu2.dtb.data_accesses                92464140                       # DTB accesses
system.cpu2.itb.fetch_hits                  457546193                       # ITB hits
system.cpu2.itb.fetch_misses                     1090                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses              457547283                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                      1138671357                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  461262525                       # Number of instructions committed
system.cpu2.committedOps                    461262525                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            438874105                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 12347                       # Number of float alu accesses
system.cpu2.num_func_calls                     643336                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     16286455                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   438874105                       # number of integer instructions
system.cpu2.num_fp_insts                        12347                       # number of float instructions
system.cpu2.num_int_register_reads          649489859                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         391779619                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                7547                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               7204                       # number of times the floating registers were written
system.cpu2.num_mem_refs                     93778868                       # number of memory refs
system.cpu2.num_load_insts                   63262824                       # Number of load instructions
system.cpu2.num_store_insts                  30516044                       # Number of store instructions
system.cpu2.num_idle_cycles              6305895.501128                       # Number of idle cycles
system.cpu2.num_busy_cycles              1132365461.498872                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.994462                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.005538                       # Percentage of idle cycles
system.cpu2.Branches                         17118253                       # Number of branches fetched
system.cpu2.op_class::No_OpClass             22146116      4.80%      4.80% # Class of executed instruction
system.cpu2.op_class::IntAlu                325798134     70.63%     75.43% # Class of executed instruction
system.cpu2.op_class::IntMult                19369443      4.20%     79.63% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::FloatAdd                   3254      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::FloatDiv                    563      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     79.63% # Class of executed instruction
system.cpu2.op_class::MemRead                63288145     13.72%     93.35% # Class of executed instruction
system.cpu2.op_class::MemWrite               30517025      6.62%     99.97% # Class of executed instruction
system.cpu2.op_class::IprAccess                141950      0.03%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 461264630                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     100                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     29696                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    6505     27.88%     27.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     33      0.14%     28.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1166      5.00%     33.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     33.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  15626     66.98%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               23331                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     6497     45.78%     45.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      33      0.23%     46.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1166      8.22%     54.22% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     54.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    6496     45.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                14193                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1128221371000     99.08%     99.08% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               52639000      0.00%     99.09% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1124973000      0.10%     99.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2954000      0.00%     99.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             9269420000      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1138671357000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998770                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.415717                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.608332                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         2      0.92%      0.92% # number of syscalls executed
system.cpu2.kern.syscall::3                        87     40.09%     41.01% # number of syscalls executed
system.cpu2.kern.syscall::4                        85     39.17%     80.18% # number of syscalls executed
system.cpu2.kern.syscall::6                         5      2.30%     82.49% # number of syscalls executed
system.cpu2.kern.syscall::17                        6      2.76%     85.25% # number of syscalls executed
system.cpu2.kern.syscall::19                        2      0.92%     86.18% # number of syscalls executed
system.cpu2.kern.syscall::33                        2      0.92%     87.10% # number of syscalls executed
system.cpu2.kern.syscall::45                        8      3.69%     90.78% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.46%     91.24% # number of syscalls executed
system.cpu2.kern.syscall::71                       12      5.53%     96.77% # number of syscalls executed
system.cpu2.kern.syscall::73                        4      1.84%     98.62% # number of syscalls executed
system.cpu2.kern.syscall::74                        2      0.92%     99.54% # number of syscalls executed
system.cpu2.kern.syscall::90                        1      0.46%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   217                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    9      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  219      0.87%      0.90% # number of callpals executed
system.cpu2.kern.callpal::tbi                      11      0.04%      0.94% # number of callpals executed
system.cpu2.kern.callpal::swpipl                20468     80.90%     81.84% # number of callpals executed
system.cpu2.kern.callpal::rdps                   2624     10.37%     92.21% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     2      0.01%     92.22% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     2      0.01%     92.23% # number of callpals executed
system.cpu2.kern.callpal::rti                    1663      6.57%     98.80% # number of callpals executed
system.cpu2.kern.callpal::callsys                 252      1.00%     99.80% # number of callpals executed
system.cpu2.kern.callpal::imb                      51      0.20%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 25301                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1882                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1605                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1605                      
system.cpu2.kern.mode_good::user                 1605                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.852816                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.920562                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       27724784000      2.43%      2.43% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        1111820345000     97.57%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     219                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements           346379                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.968976                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          460919828                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           346379                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1330.680636                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.968976                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999939                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        922875687                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       922875687                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst    460918203                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      460918203                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst    460918203                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       460918203                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst    460918203                       # number of overall hits
system.cpu2.icache.overall_hits::total      460918203                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       346427                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       346427                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       346427                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        346427                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       346427                       # number of overall misses
system.cpu2.icache.overall_misses::total       346427                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  18276176749                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  18276176749                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  18276176749                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  18276176749                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  18276176749                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  18276176749                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst    461264630                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    461264630                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst    461264630                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    461264630                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst    461264630                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    461264630                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000751                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000751                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000751                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000751                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000751                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000751                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 52756.213427                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52756.213427                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 52756.213427                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52756.213427                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 52756.213427                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52756.213427                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       346427                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       346427                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       346427                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       346427                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       346427                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       346427                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst  16665591251                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  16665591251                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst  16665591251                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  16665591251                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst  16665591251                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  16665591251                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000751                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000751                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000751                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000751                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000751                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000751                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 48107.079561                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48107.079561                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 48107.079561                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48107.079561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 48107.079561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48107.079561                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            65531                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1018.893179                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           93750696                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            65531                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1430.631243                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data  1018.893179                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.995013                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995013                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          783                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          782                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.764648                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        187614178                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       187614178                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     63200699                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       63200699                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     30478495                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      30478495                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        11900                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11900                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        12216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12216                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     93679194                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        93679194                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     93679194                       # number of overall hits
system.cpu2.dcache.overall_hits::total       93679194                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        47208                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        47208                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        21266                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        21266                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          821                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          821                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          436                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          436                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        68474                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68474                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        68474                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68474                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   2519731248                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2519731248                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    977231874                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    977231874                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     41421000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     41421000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      3504728                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      3504728                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   3496963122                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3496963122                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   3496963122                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3496963122                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     63247907                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     63247907                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     30499761                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     30499761                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        12721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        12721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        12652                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12652                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     93747668                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     93747668                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     93747668                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     93747668                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000746                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000746                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000697                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000697                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.064539                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.064539                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.034461                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.034461                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000730                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000730                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000730                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000730                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 53375.089985                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53375.089985                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 45952.782564                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 45952.782564                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 50451.887942                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 50451.887942                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  8038.366972                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8038.366972                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 51069.940737                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 51069.940737                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 51069.940737                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 51069.940737                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        28803                       # number of writebacks
system.cpu2.dcache.writebacks::total            28803                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        47208                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        47208                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        21266                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        21266                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          821                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          821                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          436                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          436                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        68474                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        68474                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        68474                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        68474                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   2295696752                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2295696752                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    880144126                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    880144126                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     37481000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     37481000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      1217272                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1217272                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   3175840878                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3175840878                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   3175840878                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3175840878                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     47922000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     47922000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    315326000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    315326000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    363248000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    363248000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000746                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000746                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000697                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000697                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.064539                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.064539                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.034461                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.034461                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000730                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000730                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000730                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000730                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 48629.400780                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 48629.400780                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 41387.384840                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 41387.384840                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 45652.862363                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45652.862363                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  2791.908257                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2791.908257                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 46380.244735                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46380.244735                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 46380.244735                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 46380.244735                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      483484                       # DTB read hits
system.cpu3.dtb.read_misses                       833                       # DTB read misses
system.cpu3.dtb.read_acv                           30                       # DTB read access violations
system.cpu3.dtb.read_accesses                    5121                       # DTB read accesses
system.cpu3.dtb.write_hits                     262775                       # DTB write hits
system.cpu3.dtb.write_misses                      103                       # DTB write misses
system.cpu3.dtb.write_acv                          21                       # DTB write access violations
system.cpu3.dtb.write_accesses                   2425                       # DTB write accesses
system.cpu3.dtb.data_hits                      746259                       # DTB hits
system.cpu3.dtb.data_misses                       936                       # DTB misses
system.cpu3.dtb.data_acv                           51                       # DTB access violations
system.cpu3.dtb.data_accesses                    7546                       # DTB accesses
system.cpu3.itb.fetch_hits                     303729                       # ITB hits
system.cpu3.itb.fetch_misses                      350                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                 304079                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                      1138678136                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    2285598                       # Number of instructions committed
system.cpu3.committedOps                      2285598                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              2181785                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                   885                       # Number of float alu accesses
system.cpu3.num_func_calls                      86868                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       183675                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     2181785                       # number of integer instructions
system.cpu3.num_fp_insts                          885                       # number of float instructions
system.cpu3.num_int_register_reads            2971897                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           1716258                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                 438                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                446                       # number of times the floating registers were written
system.cpu3.num_mem_refs                       750210                       # number of memory refs
system.cpu3.num_load_insts                     485702                       # Number of load instructions
system.cpu3.num_store_insts                    264508                       # Number of store instructions
system.cpu3.num_idle_cycles              1131212766.317661                       # Number of idle cycles
system.cpu3.num_busy_cycles              7465369.682339                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.006556                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.993444                       # Percentage of idle cycles
system.cpu3.Branches                           311725                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                22985      1.01%      1.01% # Class of executed instruction
system.cpu3.op_class::IntAlu                  1389944     60.79%     61.79% # Class of executed instruction
system.cpu3.op_class::IntMult                    7209      0.32%     62.11% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::FloatAdd                     81      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      6      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::MemRead                  502684     21.98%     84.10% # Class of executed instruction
system.cpu3.op_class::MemWrite                 264561     11.57%     95.67% # Class of executed instruction
system.cpu3.op_class::IprAccess                 99115      4.33%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   2286585                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1173                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     22436                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    4984     26.83%     26.83% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1166      6.28%     33.11% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      9      0.05%     33.16% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  12415     66.84%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               18574                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     4984     44.74%     44.74% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1166     10.47%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       9      0.08%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    4981     44.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                11140                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1133917138000     99.58%     99.58% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              636426000      0.06%     99.64% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               14900000      0.00%     99.64% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             4109672000      0.36%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1138678136000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.401208                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.599763                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         3     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        1     11.11%     44.44% # number of syscalls executed
system.cpu3.kern.syscall::48                        2     22.22%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        2     22.22%     88.89% # number of syscalls executed
system.cpu3.kern.syscall::90                        1     11.11%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     9                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    2      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  145      0.73%      0.74% # number of callpals executed
system.cpu3.kern.callpal::tbi                       9      0.05%      0.78% # number of callpals executed
system.cpu3.kern.callpal::swpipl                16069     80.64%     81.42% # number of callpals executed
system.cpu3.kern.callpal::rdps                   2345     11.77%     93.19% # number of callpals executed
system.cpu3.kern.callpal::rti                    1333      6.69%     99.88% # number of callpals executed
system.cpu3.kern.callpal::callsys                  21      0.11%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 19927                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             1478                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                161                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                161                      
system.cpu3.kern.mode_good::user                  161                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.108931                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.196461                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1139362588000     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           172076000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     145                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements            13185                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2304880                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            13185                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           174.810770                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          396                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4586355                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4586355                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      2273400                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2273400                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2273400                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2273400                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2273400                       # number of overall hits
system.cpu3.icache.overall_hits::total        2273400                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        13185                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        13185                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        13185                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         13185                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        13185                       # number of overall misses
system.cpu3.icache.overall_misses::total        13185                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    732777750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    732777750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    732777750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    732777750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    732777750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    732777750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2286585                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2286585                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2286585                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2286585                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2286585                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2286585                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.005766                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005766                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.005766                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005766                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.005766                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005766                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 55576.621160                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 55576.621160                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 55576.621160                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 55576.621160                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 55576.621160                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 55576.621160                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        13185                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        13185                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        13185                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        13185                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        13185                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        13185                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    670960250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    670960250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    670960250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    670960250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    670960250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    670960250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.005766                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005766                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.005766                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005766                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.005766                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005766                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 50888.149412                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50888.149412                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 50888.149412                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50888.149412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 50888.149412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50888.149412                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             5122                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          855.241751                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             683025                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5122                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           133.351230                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   855.241751                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.835197                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.835197                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          921                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          848                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.899414                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1506066                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1506066                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       468330                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         468330                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       252786                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        252786                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         5932                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5932                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         5735                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         5735                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       721116                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          721116                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       721116                       # number of overall hits
system.cpu3.dcache.overall_hits::total         721116                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        10441                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10441                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         3020                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3020                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          323                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          323                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        13461                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13461                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        13461                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13461                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    276532000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    276532000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    118900189                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    118900189                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      5507250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5507250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      2596748                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2596748                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    395432189                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    395432189                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    395432189                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    395432189                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       478771                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       478771                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       255806                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       255806                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         6064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         6058                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6058                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       734577                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       734577                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       734577                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       734577                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.021808                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021808                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.011806                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.011806                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.021768                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.021768                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.053318                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.053318                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.018325                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018325                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.018325                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.018325                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 26485.202567                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26485.202567                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 39370.923510                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 39370.923510                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 41721.590909                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 41721.590909                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8039.467492                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8039.467492                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 29376.137657                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29376.137657                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 29376.137657                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29376.137657                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2266                       # number of writebacks
system.cpu3.dcache.writebacks::total             2266                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        10441                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        10441                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         3020                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3020                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          132                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          132                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          323                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          323                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        13461                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        13461                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        13461                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        13461                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    231570000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    231570000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    103827811                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    103827811                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      4904750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4904750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       801252                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       801252                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    335397811                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    335397811                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    335397811                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    335397811                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data    238864000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    238864000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data    239392000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    239392000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.021808                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021808                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.011806                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.011806                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.021768                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.021768                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.053318                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.053318                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.018325                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.018325                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.018325                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.018325                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 22178.910066                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 22178.910066                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 34380.069868                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 34380.069868                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 37157.196970                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37157.196970                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  2480.656347                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2480.656347                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 24916.262611                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24916.262611                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 24916.262611                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24916.262611                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.171196                       # Number of seconds simulated
sim_ticks                                171195919000                       # Number of ticks simulated
final_tick                               4519828628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7448336                       # Simulator instruction rate (inst/s)
host_op_rate                                  7448335                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1249783742                       # Simulator tick rate (ticks/s)
host_mem_usage                                 467180                       # Number of bytes of host memory used
host_seconds                                   136.98                       # Real time elapsed on the host
sim_insts                                  1020275916                       # Number of instructions simulated
sim_ops                                    1020275916                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         736704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1000960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         674048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        2907072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        1732032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        4747584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst        1329472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        5782272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18911936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       736704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       674048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      1732032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      1329472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4472256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7638656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8343168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           11511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           15640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           10532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           45423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           27063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           74181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           20773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           90348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              295499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        119354                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             130362                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           4303280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           5846868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           10468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           3937290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          16980966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          10117251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          27731876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           7765793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          33775758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             110469549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      4303280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      3937290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     10117251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      7765793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26123613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        44619381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        4115238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48734620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        44619381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          4303280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          5846868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        4125706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          3937290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         16980966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         10117251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         27731876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          7765793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         33775758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            159204169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      295499                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     130362                       # Number of write requests accepted
system.mem_ctrls.readBursts                    295499                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   130362                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               18753472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  158464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8320704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18911936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8343168                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2476                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   348                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         8287                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8975                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  171195919000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                295499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               130362                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  271566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       150774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.569634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.411828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   203.102531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        71070     47.14%     47.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        48925     32.45%     79.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12095      8.02%     87.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6323      4.19%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3750      2.49%     94.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2942      1.95%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1345      0.89%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          678      0.45%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3646      2.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       150774                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.005857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.695625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          7504     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            6      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7512                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.307109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.190449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.055918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          7391     98.39%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            58      0.77%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            21      0.28%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             7      0.09%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            12      0.16%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             5      0.07%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             4      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             3      0.04%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             2      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7512                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3367812250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8861993500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1465115000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11493.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30243.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       109.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    110.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   196793                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75468                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.05                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     401999.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    76859197502                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      5716620000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     88620461248                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             11113479720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             13808060280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6063902625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              7534159875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            30124848000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            37498843200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6934610880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7256284560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        295212977280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        295212977280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        639367519995                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        692985649860                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2151046268250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2104012821000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3139863606750                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3158308796055                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           694.686994                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           698.767946                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              333368                       # Transaction distribution
system.membus.trans_dist::ReadResp             333368                       # Transaction distribution
system.membus.trans_dist::WriteReq               2760                       # Transaction distribution
system.membus.trans_dist::WriteResp              2760                       # Transaction distribution
system.membus.trans_dist::Writeback            119354                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            46174                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3158                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           49332                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36555                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36555                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        23022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        23022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        45216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        56106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        21064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        21064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       149011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       149581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        54126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        54126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       216784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       217868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        41546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        41546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       287568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       288552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 873937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6922                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1643712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1650634                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       674048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       674048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         2164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      4182592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      4184756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      1732032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      1732032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      7371904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      7374848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port      1329472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total      1329472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         2776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      8878336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      8881112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27269910                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           111467                       # Total snoops (count)
system.membus.snoop_fanout::samples            545619                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  545619    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              545619                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9527996                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1588759509                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11271747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          107989750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          168918827                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           98831000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy          637199359                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer6.occupancy          253700749                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          853381702                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer8.occupancy          194832500                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1151299257                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4480984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4480984                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4480984                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4480984                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4480984                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4480984                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 160035.142857                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 160035.142857                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 160035.142857                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 160035.142857                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 160035.142857                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 160035.142857                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3010984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3010984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    714851877                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    714851877                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3010984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3010984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3010984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3010984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 107535.142857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 107535.142857                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 64939.305687                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 64939.305687                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 107535.142857                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 107535.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 107535.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 107535.142857                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      419563                       # DTB read hits
system.cpu0.dtb.read_misses                       504                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                  148377                       # DTB read accesses
system.cpu0.dtb.write_hits                     282970                       # DTB write hits
system.cpu0.dtb.write_misses                      128                       # DTB write misses
system.cpu0.dtb.write_acv                          16                       # DTB write access violations
system.cpu0.dtb.write_accesses                  88860                       # DTB write accesses
system.cpu0.dtb.data_hits                      702533                       # DTB hits
system.cpu0.dtb.data_misses                       632                       # DTB misses
system.cpu0.dtb.data_acv                           16                       # DTB access violations
system.cpu0.dtb.data_accesses                  237237                       # DTB accesses
system.cpu0.itb.fetch_hits                     705281                       # ITB hits
system.cpu0.itb.fetch_misses                      322                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 705603                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       171195919                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    2036356                       # Number of instructions committed
system.cpu0.committedOps                      2036356                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              1963869                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  4007                       # Number of float alu accesses
system.cpu0.num_func_calls                     114866                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       180162                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     1963869                       # number of integer instructions
system.cpu0.num_fp_insts                         4007                       # number of float instructions
system.cpu0.num_int_register_reads            2636758                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           1452664                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2629                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2455                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       704205                       # number of memory refs
system.cpu0.num_load_insts                     420702                       # Number of load instructions
system.cpu0.num_store_insts                    283503                       # Number of store instructions
system.cpu0.num_idle_cycles              163004208.999048                       # Number of idle cycles
system.cpu0.num_busy_cycles              8191710.000952                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.047850                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.952150                       # Percentage of idle cycles
system.cpu0.Branches                           316150                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                26294      1.29%      1.29% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1248441     61.29%     62.58% # Class of executed instruction
system.cpu0.op_class::IntMult                    2120      0.10%     62.68% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.68% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1202      0.06%     62.74% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.74% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.74% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.74% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.01%     62.75% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::MemRead                  435889     21.40%     84.15% # Class of executed instruction
system.cpu0.op_class::MemWrite                 284209     13.95%     98.10% # Class of executed instruction
system.cpu0.op_class::IprAccess                 38622      1.90%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   2037004                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     326                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      8166                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2494     37.13%     37.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     13      0.19%     37.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    176      2.62%     39.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      5      0.07%     40.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4029     59.98%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                6717                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2492     48.17%     48.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      13      0.25%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     176      3.40%     51.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       5      0.10%     51.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2487     48.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5173                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            167657605000     97.93%     97.93% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               13571000      0.01%     97.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              102896000      0.06%     98.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                6899000      0.00%     98.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3415078000      1.99%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        171196049000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999198                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.617275                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.770135                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      5.26%      5.26% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     10.53%     15.79% # number of syscalls executed
system.cpu0.kern.syscall::4                         4     21.05%     36.84% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.26%     42.11% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.26%     47.37% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.26%     52.63% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.26%     57.89% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     15.79%     73.68% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     21.05%     94.74% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.26%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    19                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   68      0.97%      1.03% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.03%      1.06% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6191     88.42%     89.47% # number of callpals executed
system.cpu0.kern.callpal::rdps                    359      5.13%     94.60% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     94.62% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     94.63% # number of callpals executed
system.cpu0.kern.callpal::rti                     332      4.74%     99.37% # number of callpals executed
system.cpu0.kern.callpal::callsys                  42      0.60%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7002                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              400                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                138                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                138                      
system.cpu0.kern.mode_good::user                  138                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.345000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.513011                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      169165282000     98.81%     98.81% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          2030767000      1.19%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      68                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4032                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4032                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13768                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13768                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        10398                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        13528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   35600                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5199                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        14806                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   719542                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2205000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               91000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6586000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99135608                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10768000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11072253                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            11509                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.996511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2063725                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11509                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           179.314015                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.996511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          270                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4085519                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4085519                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      2025493                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2025493                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2025493                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2025493                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2025493                       # number of overall hits
system.cpu0.icache.overall_hits::total        2025493                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        11511                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11511                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        11511                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11511                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        11511                       # number of overall misses
system.cpu0.icache.overall_misses::total        11511                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    663881750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    663881750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    663881750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    663881750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    663881750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    663881750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2037004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2037004                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2037004                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2037004                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2037004                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2037004                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.005651                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005651                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.005651                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005651                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.005651                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005651                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 57673.681696                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57673.681696                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 57673.681696                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57673.681696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 57673.681696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57673.681696                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        11511                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11511                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        11511                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11511                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        11511                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11511                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    609056250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    609056250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    609056250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    609056250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    609056250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    609056250                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.005651                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005651                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.005651                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005651                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52910.802710                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52910.802710                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52910.802710                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52910.802710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52910.802710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52910.802710                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            16011                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          791.682749                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             672837                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16011                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            42.023421                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   791.682749                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.773128                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.773128                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          473                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1412378                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1412378                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       403403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         403403                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       267095                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        267095                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         4858                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4858                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4064                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4064                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       670498                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          670498                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       670498                       # number of overall hits
system.cpu0.dcache.overall_hits::total         670498                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         7765                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7765                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         9823                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         9823                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          334                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          334                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          438                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          438                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        17588                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17588                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        17588                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17588                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    417044750                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    417044750                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    474706562                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    474706562                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     13624750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13624750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      3549765                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3549765                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data         9000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         9000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    891751312                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    891751312                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    891751312                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    891751312                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       411168                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       411168                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       276918                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       276918                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         5192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         4502                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4502                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       688086                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       688086                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       688086                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       688086                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.018885                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018885                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.035473                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.035473                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.064330                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.064330                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.097290                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.097290                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.025561                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025561                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.025561                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025561                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 53708.274308                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53708.274308                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 48326.026876                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48326.026876                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 40792.664671                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40792.664671                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8104.486301                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8104.486301                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 50702.257903                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50702.257903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 50702.257903                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50702.257903                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10043                       # number of writebacks
system.cpu0.dcache.writebacks::total            10043                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         7765                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7765                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         9823                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         9823                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          334                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          334                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          438                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          438                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        17588                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        17588                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        17588                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        17588                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    380155250                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    380155250                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    428435438                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    428435438                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     12103250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     12103250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1332235                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1332235                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    808590688                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    808590688                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    808590688                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    808590688                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    775279000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    775279000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    324911000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    324911000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1100190000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1100190000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.018885                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.018885                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.035473                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035473                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.064330                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.064330                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.097290                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.097290                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.025561                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.025561                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.025561                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.025561                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 48957.533806                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48957.533806                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 43615.538837                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43615.538837                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 36237.275449                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36237.275449                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3041.632420                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3041.632420                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 45973.998635                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45973.998635                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 45973.998635                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45973.998635                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     5035347                       # DTB read hits
system.cpu1.dtb.read_misses                      2402                       # DTB read misses
system.cpu1.dtb.read_acv                           13                       # DTB read access violations
system.cpu1.dtb.read_accesses                 4884146                       # DTB read accesses
system.cpu1.dtb.write_hits                    2328043                       # DTB write hits
system.cpu1.dtb.write_misses                       44                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                2237626                       # DTB write accesses
system.cpu1.dtb.data_hits                     7363390                       # DTB hits
system.cpu1.dtb.data_misses                      2446                       # DTB misses
system.cpu1.dtb.data_acv                           22                       # DTB access violations
system.cpu1.dtb.data_accesses                 7121772                       # DTB accesses
system.cpu1.itb.fetch_hits                   24466173                       # ITB hits
system.cpu1.itb.fetch_misses                      135                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses               24466308                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       171876654                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   25124269                       # Number of instructions committed
system.cpu1.committedOps                     25124269                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             20439970                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses              11459645                       # Number of float alu accesses
system.cpu1.num_func_calls                      31628                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2612788                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    20439970                       # number of integer instructions
system.cpu1.num_fp_insts                     11459645                       # number of float instructions
system.cpu1.num_int_register_reads           39960095                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          10881581                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            11441561                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            9213769                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      7367950                       # number of memory refs
system.cpu1.num_load_insts                    5039073                       # Number of load instructions
system.cpu1.num_store_insts                   2328877                       # Number of store instructions
system.cpu1.num_idle_cycles              103179373.923362                       # Number of idle cycles
system.cpu1.num_busy_cycles              68697280.076638                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.399689                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.600311                       # Percentage of idle cycles
system.cpu1.Branches                          2656966                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                54172      0.22%      0.22% # Class of executed instruction
system.cpu1.op_class::IntAlu                 13031267     51.86%     52.08% # Class of executed instruction
system.cpu1.op_class::IntMult                    4623      0.02%     52.10% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     52.10% # Class of executed instruction
system.cpu1.op_class::FloatAdd                2377285      9.46%     61.56% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.56% # Class of executed instruction
system.cpu1.op_class::FloatCvt                   7376      0.03%     61.59% # Class of executed instruction
system.cpu1.op_class::FloatMult               2217914      8.83%     70.41% # Class of executed instruction
system.cpu1.op_class::FloatDiv                  12422      0.05%     70.46% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     70.46% # Class of executed instruction
system.cpu1.op_class::MemRead                 5043603     20.07%     90.54% # Class of executed instruction
system.cpu1.op_class::MemWrite                2329007      9.27%     99.80% # Class of executed instruction
system.cpu1.op_class::IprAccess                 49068      0.20%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  25126737                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     171                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      7644                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1413     33.28%     33.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    176      4.15%     37.42% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     60      1.41%     38.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2597     61.16%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4246                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1413     47.07%     47.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     176      5.86%     52.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      60      2.00%     54.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1353     45.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3002                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            169879116000     98.84%     98.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              136994000      0.08%     98.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               70225000      0.04%     98.96% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1790319000      1.04%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        171876654000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.520986                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.707018                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   32      0.67%      0.67% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  171      3.56%      4.22% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.10%      4.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3513     73.11%     77.44% # number of callpals executed
system.cpu1.kern.callpal::rdps                    382      7.95%     85.39% # number of callpals executed
system.cpu1.kern.callpal::rti                     497     10.34%     95.73% # number of callpals executed
system.cpu1.kern.callpal::callsys                 201      4.18%     99.92% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.04%     99.96% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  2      0.04%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4805                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              440                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                327                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                228                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                384                      
system.cpu1.kern.mode_good::user                  327                      
system.cpu1.kern.mode_good::idle                   57                      
system.cpu1.kern.mode_switch_good::kernel     0.872727                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.771859                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2206900000      0.60%      0.60% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         65371239000     17.65%     18.24% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        302878385000     81.76%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     171                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            10532                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           25316006                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10532                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2403.722560                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          303                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         50264006                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        50264006                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     25116205                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25116205                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     25116205                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25116205                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     25116205                       # number of overall hits
system.cpu1.icache.overall_hits::total       25116205                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        10532                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10532                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        10532                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10532                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        10532                       # number of overall misses
system.cpu1.icache.overall_misses::total        10532                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    623660000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    623660000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    623660000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    623660000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    623660000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    623660000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     25126737                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25126737                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     25126737                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25126737                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     25126737                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25126737                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000419                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000419                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000419                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000419                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000419                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000419                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59215.723509                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59215.723509                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59215.723509                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59215.723509                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59215.723509                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59215.723509                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        10532                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10532                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        10532                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10532                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        10532                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10532                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    573446000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    573446000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    573446000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    573446000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    573446000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    573446000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000419                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000419                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000419                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000419                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000419                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000419                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54447.968097                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54447.968097                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54447.968097                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54447.968097                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54447.968097                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54447.968097                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            45461                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          932.039549                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7635650                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            45461                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           167.960450                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   932.039549                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.910195                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910195                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          814                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          604                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14796547                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14796547                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4971539                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4971539                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2308457                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2308457                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1762                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1762                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1654                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      7279996                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7279996                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      7279996                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7279996                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        62807                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        62807                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        17329                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        17329                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          546                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          546                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          606                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          606                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        80136                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         80136                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        80136                       # number of overall misses
system.cpu1.dcache.overall_misses::total        80136                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2622927480                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2622927480                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    227043210                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    227043210                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     11289750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     11289750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      4908919                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4908919                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2849970690                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2849970690                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2849970690                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2849970690                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      5034346                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5034346                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2325786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2325786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         2308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         2260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      7360132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7360132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      7360132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7360132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.012476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012476                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.007451                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007451                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.236568                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.236568                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.268142                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.268142                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.010888                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010888                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.010888                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010888                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 41761.706179                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41761.706179                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13101.922211                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13101.922211                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 20677.197802                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20677.197802                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8100.526403                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8100.526403                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 35564.174528                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35564.174528                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 35564.174528                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35564.174528                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19930                       # number of writebacks
system.cpu1.dcache.writebacks::total            19930                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        62807                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        62807                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        17329                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        17329                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          546                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          546                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          606                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          606                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        80136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        80136                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80136                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   2341002520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2341002520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    151804790                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    151804790                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      8994250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      8994250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      2323081                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2323081                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2492807310                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2492807310                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2492807310                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2492807310                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     56016000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     56016000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     56544000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     56544000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.012476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012476                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.007451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.007451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.236568                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.236568                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.268142                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.268142                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.010888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.010888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 37272.955562                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37272.955562                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data  8760.158694                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  8760.158694                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 16472.985348                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16472.985348                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3833.466997                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3833.466997                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 31107.209119                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 31107.209119                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 31107.209119                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 31107.209119                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     7113091                       # DTB read hits
system.cpu2.dtb.read_misses                      2509                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                 6792982                       # DTB read accesses
system.cpu2.dtb.write_hits                    3470473                       # DTB write hits
system.cpu2.dtb.write_misses                      282                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                3193328                       # DTB write accesses
system.cpu2.dtb.data_hits                    10583564                       # DTB hits
system.cpu2.dtb.data_misses                      2791                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                 9986310                       # DTB accesses
system.cpu2.itb.fetch_hits                   33519377                       # ITB hits
system.cpu2.itb.fetch_misses                      309                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses               33519686                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                       171875332                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   35037946                       # Number of instructions committed
system.cpu2.committedOps                     35037946                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             29155847                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses              12352614                       # Number of float alu accesses
system.cpu2.num_func_calls                     601164                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      3294493                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    29155847                       # number of integer instructions
system.cpu2.num_fp_insts                     12352614                       # number of float instructions
system.cpu2.num_int_register_reads           52721759                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          17155328                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads            12241076                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes            9890076                       # number of times the floating registers were written
system.cpu2.num_mem_refs                     10588969                       # number of memory refs
system.cpu2.num_load_insts                    7117331                       # Number of load instructions
system.cpu2.num_store_insts                   3471638                       # Number of store instructions
system.cpu2.num_idle_cycles              74296415.326656                       # Number of idle cycles
system.cpu2.num_busy_cycles              97578916.673344                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.567731                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.432269                       # Percentage of idle cycles
system.cpu2.Branches                          3917790                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               895165      2.55%      2.55% # Class of executed instruction
system.cpu2.op_class::IntAlu                 18157665     51.82%     54.37% # Class of executed instruction
system.cpu2.op_class::IntMult                  277299      0.79%     55.16% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     55.16% # Class of executed instruction
system.cpu2.op_class::FloatAdd                2592692      7.40%     62.56% # Class of executed instruction
system.cpu2.op_class::FloatCmp                     66      0.00%     62.56% # Class of executed instruction
system.cpu2.op_class::FloatCvt                  98664      0.28%     62.85% # Class of executed instruction
system.cpu2.op_class::FloatMult               2248964      6.42%     69.26% # Class of executed instruction
system.cpu2.op_class::FloatDiv                 104098      0.30%     69.56% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     1      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.56% # Class of executed instruction
system.cpu2.op_class::MemRead                 7127465     20.34%     89.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                3472290      9.91%     99.81% # Class of executed instruction
system.cpu2.op_class::IprAccess                 66375      0.19%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  35040744                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     172                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     11202                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2498     36.32%     36.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     16      0.23%     36.55% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    176      2.56%     39.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     73      1.06%     40.17% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4115     59.83%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                6878                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2498     48.13%     48.13% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      16      0.31%     48.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     176      3.39%     51.83% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      73      1.41%     53.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2427     46.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5190                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            168266904000     97.90%     97.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               19344000      0.01%     97.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              144298000      0.08%     98.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               85447000      0.05%     98.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             3359339000      1.95%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        171875332000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.589793                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.754580                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.27%      2.27% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.27%      4.55% # number of syscalls executed
system.cpu2.kern.syscall::4                        25     56.82%     61.36% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      9.09%     70.45% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.27%     72.73% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.27%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        5     11.36%     86.36% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      6.82%     93.18% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.27%     95.45% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.27%     97.73% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.27%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    44                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   33      0.42%      0.42% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  198      2.53%      2.95% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.03%      2.98% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 5927     75.69%     78.66% # number of callpals executed
system.cpu2.kern.callpal::rdps                    424      5.41%     84.08% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     84.09% # number of callpals executed
system.cpu2.kern.callpal::rti                     687      8.77%     92.86% # number of callpals executed
system.cpu2.kern.callpal::callsys                 277      3.54%     96.40% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%     96.41% # number of callpals executed
system.cpu2.kern.callpal::rdunique                280      3.58%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  7831                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              885                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                517                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                517                      
system.cpu2.kern.mode_good::user                  517                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.584181                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.737518                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       81457808000     47.58%     47.58% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         89730353000     52.42%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     198                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            27063                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           35012130                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            27063                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1293.726860                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         70108551                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        70108551                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     35013681                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       35013681                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     35013681                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        35013681                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     35013681                       # number of overall hits
system.cpu2.icache.overall_hits::total       35013681                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        27063                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27063                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        27063                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27063                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        27063                       # number of overall misses
system.cpu2.icache.overall_misses::total        27063                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1565086749                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1565086749                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1565086749                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1565086749                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1565086749                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1565086749                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     35040744                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     35040744                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     35040744                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     35040744                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     35040744                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     35040744                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000772                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000772                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000772                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000772                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000772                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000772                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 57831.236337                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57831.236337                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 57831.236337                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57831.236337                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 57831.236337                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57831.236337                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        27063                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        27063                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        27063                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        27063                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        27063                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        27063                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1436567251                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1436567251                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1436567251                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1436567251                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1436567251                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1436567251                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000772                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000772                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000772                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000772                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000772                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000772                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 53082.335698                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53082.335698                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 53082.335698                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53082.335698                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 53082.335698                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53082.335698                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            81729                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          984.078601                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10489479                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            81729                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           128.344639                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   984.078601                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.961014                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.961014                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          741                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          740                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.723633                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         21260686                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        21260686                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      7037150                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7037150                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      3438197                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3438197                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         4705                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4705                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         4586                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4586                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     10475347                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        10475347                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     10475347                       # number of overall hits
system.cpu2.dcache.overall_hits::total       10475347                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        71708                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        71708                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        26385                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        26385                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1137                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1137                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1073                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1073                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        98093                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         98093                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        98093                       # number of overall misses
system.cpu2.dcache.overall_misses::total        98093                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   3300761996                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3300761996                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    977298099                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    977298099                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     29583750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     29583750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      8630857                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8630857                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   4278060095                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4278060095                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   4278060095                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4278060095                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      7108858                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7108858                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3464582                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3464582                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5659                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5659                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     10573440                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10573440                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     10573440                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10573440                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.010087                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010087                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.007616                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.007616                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.194625                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.194625                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.189609                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.189609                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.009277                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009277                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.009277                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009277                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 46030.596251                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46030.596251                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 37039.912791                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37039.912791                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 26019.129288                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26019.129288                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  8043.669152                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8043.669152                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 43612.287268                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43612.287268                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 43612.287268                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43612.287268                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        41005                       # number of writebacks
system.cpu2.dcache.writebacks::total            41005                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        71708                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71708                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        26385                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        26385                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data         1137                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1137                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1072                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1072                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        98093                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        98093                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        98093                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        98093                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   2974560004                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2974560004                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    859803901                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    859803901                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     24678250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     24678250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      4057143                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      4057143                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   3834363905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3834363905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   3834363905                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3834363905                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     17644000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     17644000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     78061000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     78061000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data     95705000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     95705000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010087                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010087                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.007616                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.007616                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.194625                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.194625                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.189433                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.189433                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.009277                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.009277                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.009277                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.009277                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 41481.564177                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41481.564177                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 32586.844836                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 32586.844836                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 21704.705365                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21704.705365                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3784.648321                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3784.648321                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 39089.067569                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39089.067569                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 39089.067569                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39089.067569                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                    10129074                       # DTB read hits
system.cpu3.dtb.read_misses                      4496                       # DTB read misses
system.cpu3.dtb.read_acv                           13                       # DTB read access violations
system.cpu3.dtb.read_accesses                 9882569                       # DTB read accesses
system.cpu3.dtb.write_hits                    4688101                       # DTB write hits
system.cpu3.dtb.write_misses                       57                       # DTB write misses
system.cpu3.dtb.write_acv                          10                       # DTB write access violations
system.cpu3.dtb.write_accesses                4535543                       # DTB write accesses
system.cpu3.dtb.data_hits                    14817175                       # DTB hits
system.cpu3.dtb.data_misses                      4553                       # DTB misses
system.cpu3.dtb.data_acv                           23                       # DTB access violations
system.cpu3.dtb.data_accesses                14418112                       # DTB accesses
system.cpu3.itb.fetch_hits                   49904155                       # ITB hits
system.cpu3.itb.fetch_misses                      161                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses               49904316                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                       171869167                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   51000005                       # Number of instructions committed
system.cpu3.committedOps                     51000005                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             41492993                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses              23216678                       # Number of float alu accesses
system.cpu3.num_func_calls                      57710                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      5419848                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    41492993                       # number of integer instructions
system.cpu3.num_fp_insts                     23216678                       # number of float instructions
system.cpu3.num_int_register_reads           81088909                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          22033854                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads            23176828                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes           18664861                       # number of times the floating registers were written
system.cpu3.num_mem_refs                     14824583                       # number of memory refs
system.cpu3.num_load_insts                   10135418                       # Number of load instructions
system.cpu3.num_store_insts                   4689165                       # Number of store instructions
system.cpu3.num_idle_cycles              32995081.235993                       # Number of idle cycles
system.cpu3.num_busy_cycles              138874085.764007                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.808022                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.191978                       # Percentage of idle cycles
system.cpu3.Branches                          5498340                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               132882      0.26%      0.26% # Class of executed instruction
system.cpu3.op_class::IntAlu                 26591348     52.14%     52.40% # Class of executed instruction
system.cpu3.op_class::IntMult                    9679      0.02%     52.41% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     52.41% # Class of executed instruction
system.cpu3.op_class::FloatAdd                4818023      9.45%     61.86% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     61.86% # Class of executed instruction
system.cpu3.op_class::FloatCvt                  18334      0.04%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatMult               4488472      8.80%     70.70% # Class of executed instruction
system.cpu3.op_class::FloatDiv                  29671      0.06%     70.76% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     70.76% # Class of executed instruction
system.cpu3.op_class::MemRead                10144464     19.89%     90.64% # Class of executed instruction
system.cpu3.op_class::MemWrite                4689665      9.19%     99.84% # Class of executed instruction
system.cpu3.op_class::IprAccess                 82043      0.16%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  51004581                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      81                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     12244                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2217     35.13%     35.13% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    176      2.79%     37.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     43      0.68%     38.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3874     61.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                6310                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2216     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     176      3.80%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      43      0.93%     52.56% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2198     47.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4633                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            168657452000     98.13%     98.13% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              167919000      0.10%     98.23% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               54333000      0.03%     98.26% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2989463000      1.74%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        171869167000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999549                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.567372                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.734231                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         2     40.00%     40.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     20.00%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     20.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     20.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  107      1.47%      1.47% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  225      3.09%      4.55% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.07%      4.62% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 5364     73.56%     78.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                    391      5.36%     83.54% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.01%     83.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     731     10.02%     93.58% # number of callpals executed
system.cpu3.kern.callpal::callsys                 450      6.17%     99.75% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.03%     99.78% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 16      0.22%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7292                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              956                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                671                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                671                      
system.cpu3.kern.mode_good::user                  671                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.701883                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.824831                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       38263362000     22.35%     22.35% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        132956480000     77.65%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     225                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements            20773                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           48597565                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            20773                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2339.458191                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          459                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        102029935                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       102029935                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     50983808                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       50983808                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     50983808                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        50983808                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     50983808                       # number of overall hits
system.cpu3.icache.overall_hits::total       50983808                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        20773                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        20773                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        20773                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         20773                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        20773                       # number of overall misses
system.cpu3.icache.overall_misses::total        20773                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1218708500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1218708500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1218708500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1218708500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1218708500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1218708500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     51004581                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     51004581                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     51004581                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     51004581                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     51004581                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     51004581                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000407                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000407                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000407                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000407                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000407                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000407                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 58667.910268                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58667.910268                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 58667.910268                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58667.910268                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 58667.910268                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58667.910268                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        20773                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        20773                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        20773                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        20773                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        20773                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        20773                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   1119865500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1119865500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   1119865500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1119865500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   1119865500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1119865500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000407                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000407                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000407                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000407                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000407                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000407                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 53909.666394                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53909.666394                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 53909.666394                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53909.666394                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 53909.666394                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53909.666394                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            96341                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          959.753390                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           14734732                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            96341                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           152.943524                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   959.753390                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.937259                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.937259                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          908                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          904                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         29758809                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        29758809                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     10012271                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10012271                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      4654368                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4654368                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         3438                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3438                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         3309                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3309                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     14666639                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14666639                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     14666639                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14666639                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       114131                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114131                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        29192                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        29192                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         1029                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1029                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         1044                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1044                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       143323                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        143323                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       143323                       # number of overall misses
system.cpu3.dcache.overall_misses::total       143323                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   5112512963                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5112512963                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    403216681                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    403216681                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     25173750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     25173750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      8449863                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      8449863                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data         8000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         8000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   5515729644                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5515729644                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   5515729644                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5515729644                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data     10126402                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10126402                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      4683560                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4683560                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         4467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         4353                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4353                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     14809962                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14809962                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     14809962                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14809962                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.011271                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011271                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.006233                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006233                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.230356                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.230356                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.239835                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.239835                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.009677                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009677                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.009677                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009677                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 44795.129833                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44795.129833                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 13812.574712                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 13812.574712                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 24464.285714                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24464.285714                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8093.738506                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8093.738506                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 38484.609197                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38484.609197                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 38484.609197                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38484.609197                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        48377                       # number of writebacks
system.cpu3.dcache.writebacks::total            48377                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       114131                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       114131                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        29192                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29192                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data         1029                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1029                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         1044                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1044                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       143323                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       143323                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       143323                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       143323                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   4594811037                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4594811037                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    277371319                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    277371319                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     20764250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     20764250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      4004137                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4004137                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   4872182356                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4872182356                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   4872182356                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4872182356                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      5280000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      5280000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     82205000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     82205000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     87485000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     87485000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.011271                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011271                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.006233                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006233                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.230356                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.230356                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.239835                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.239835                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.009677                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.009677                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.009677                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.009677                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 40259.097327                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 40259.097327                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data  9501.620958                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  9501.620958                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 20179.057337                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20179.057337                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  3835.380268                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3835.380268                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 33994.420686                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33994.420686                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 33994.420686                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33994.420686                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.053836                       # Number of seconds simulated
sim_ticks                                 53835835000                       # Number of ticks simulated
final_tick                               4573664463000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               50462160                       # Simulator instruction rate (inst/s)
host_op_rate                                 50462018                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2612116548                       # Simulator tick rate (ticks/s)
host_mem_usage                                 467180                       # Number of bytes of host memory used
host_seconds                                    20.61                       # Real time elapsed on the host
sim_insts                                  1040023057                       # Number of instructions simulated
sim_ops                                    1040023057                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         697792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1024704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         131008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          89088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        5314944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        2438656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         432512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         375552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10509120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       697792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       131008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      5314944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       432512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6576256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2094720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1605632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3700352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           10903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           16011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           83046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           38104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            6758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            5868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              164205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         32730                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        25088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57818                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          12961478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          19033865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           90349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2433472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1654809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          98725022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          45298006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           8033905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           6975874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             195206780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     12961478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2433472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     98725022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      8033905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        122153878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        38909399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       29824595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68733995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        38909399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         12961478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         19033865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       29914944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2433472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1654809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         98725022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         45298006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          8033905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          6975874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            263940775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      164205                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      57818                       # Number of write requests accepted
system.mem_ctrls.readBursts                    164205                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    57818                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               10399360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  109760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3682112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10509120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3700352                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1715                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   287                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          803                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3928                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   53835835000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                164205                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                57818                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  158043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.161363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.073519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.006918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26753     42.97%     42.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18033     28.97%     71.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6366     10.23%     82.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3125      5.02%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2083      3.35%     90.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1103      1.77%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          789      1.27%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          550      0.88%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3455      5.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62257                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.681546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     75.717672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2059     61.68%     61.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           421     12.61%     74.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           281      8.42%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          217      6.50%     89.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          121      3.62%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           74      2.22%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           33      0.99%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           37      1.11%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           26      0.78%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           13      0.39%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           22      0.66%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            8      0.24%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.09%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            5      0.15%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      0.09%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.15%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3338                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.235770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.990574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.268956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2414     72.32%     72.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           691     20.70%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            85      2.55%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            37      1.11%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            31      0.93%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            14      0.42%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            12      0.36%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            18      0.54%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            16      0.48%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.06%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.06%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             3      0.09%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.03%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.06%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.03%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             2      0.06%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3338                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1754781500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4801469000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  812450000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10799.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29549.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       193.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        68.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    195.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     68.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   111497                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     242478.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    29149687500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1797640000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     22887686750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             11302358760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             14089798800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6166961625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              7687886250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            30651340200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            38239695000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7103142720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7460462880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        298729161120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        298729161120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        654370555545                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        708659960445                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2170186190250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2122563905250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3178509710220                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3197430869745                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           694.959911                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           699.096896                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              142304                       # Transaction distribution
system.membus.trans_dist::ReadResp             142304                       # Transaction distribution
system.membus.trans_dist::WriteReq               1386                       # Transaction distribution
system.membus.trans_dist::WriteResp              1386                       # Transaction distribution
system.membus.trans_dist::Writeback             32730                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25088                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25088                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1240                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            495                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1735                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26299                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26299                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        21807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        21807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         1702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        43791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        45493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         4094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         4094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         3514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         3666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       166092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       166092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        99086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       102006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        13516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        13516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        14925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        15121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 422123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1610496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1610496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       697792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       697792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         1435                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1667712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1669147                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       131008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       131008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       115136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       115628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      5314944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      5314944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         3515                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      3724352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      3727867                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       432512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       432512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave          552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port       515520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total       516072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14215466                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4231                       # Total snoops (count)
system.membus.snoop_fanout::samples            227067                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  227067    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              227067                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3871000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           689617497                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25809230                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          102145250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy          159593678                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy           19209250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy           14930698                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy          776281000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer7.occupancy          375705226                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer8.occupancy           63352250                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy           60554094                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                25164                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25164                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226508                       # Number of tag accesses
system.iocache.tags.data_accesses              226508                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        25088                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        25088                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           76                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               76                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            4                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            4                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           76                       # number of demand (read+write) misses
system.iocache.demand_misses::total                76                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           76                       # number of overall misses
system.iocache.overall_misses::total               76                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     11163698                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     11163698                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     11163698                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     11163698                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     11163698                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     11163698                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           76                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             76                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25092                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25092                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           76                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              76                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           76                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             76                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000159                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000159                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 146890.763158                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 146890.763158                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 146890.763158                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 146890.763158                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 146890.763158                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 146890.763158                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      25088                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           76                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           76                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           76                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      7184198                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      7184198                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1647628633                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1647628633                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      7184198                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      7184198                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      7184198                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      7184198                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999841                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999841                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 94528.921053                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 94528.921053                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 65673.972935                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 65673.972935                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 94528.921053                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 94528.921053                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 94528.921053                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 94528.921053                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1605632                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      203721                       # DTB read hits
system.cpu0.dtb.read_misses                       510                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                   79263                       # DTB read accesses
system.cpu0.dtb.write_hits                     165227                       # DTB write hits
system.cpu0.dtb.write_misses                      127                       # DTB write misses
system.cpu0.dtb.write_acv                          16                       # DTB write access violations
system.cpu0.dtb.write_accesses                  40981                       # DTB write accesses
system.cpu0.dtb.data_hits                      368948                       # DTB hits
system.cpu0.dtb.data_misses                       637                       # DTB misses
system.cpu0.dtb.data_acv                           16                       # DTB access violations
system.cpu0.dtb.data_accesses                  120244                       # DTB accesses
system.cpu0.itb.fetch_hits                     383334                       # ITB hits
system.cpu0.itb.fetch_misses                      321                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 383655                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        53835835                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    1022280                       # Number of instructions committed
system.cpu0.committedOps                      1022280                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               985005                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  4061                       # Number of float alu accesses
system.cpu0.num_func_calls                      35202                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       100119                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      985005                       # number of integer instructions
system.cpu0.num_fp_insts                         4061                       # number of float instructions
system.cpu0.num_int_register_reads            1364979                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            705199                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2607                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2523                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       370523                       # number of memory refs
system.cpu0.num_load_insts                     204877                       # Number of load instructions
system.cpu0.num_store_insts                    165646                       # Number of store instructions
system.cpu0.num_idle_cycles              49328909.999084                       # Number of idle cycles
system.cpu0.num_busy_cycles              4506925.000916                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.083716                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.916284                       # Percentage of idle cycles
system.cpu0.Branches                           144400                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                17163      1.68%      1.68% # Class of executed instruction
system.cpu0.op_class::IntAlu                   605261     59.17%     60.85% # Class of executed instruction
system.cpu0.op_class::IntMult                    1165      0.11%     60.96% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.96% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1214      0.12%     61.08% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     61.08% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     61.08% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     61.08% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.02%     61.10% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     61.10% # Class of executed instruction
system.cpu0.op_class::MemRead                  211049     20.63%     81.73% # Class of executed instruction
system.cpu0.op_class::MemWrite                 166111     16.24%     97.97% # Class of executed instruction
system.cpu0.op_class::IprAccess                 20743      2.03%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   1022933                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      3753                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     965     37.98%     37.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.39%     38.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     55      2.16%     40.54% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      4      0.16%     40.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1507     59.31%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2541                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      963     48.37%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.50%     48.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      55      2.76%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       4      0.20%     51.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     959     48.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1991                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             52863434000     98.19%     98.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               12170000      0.02%     98.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               33550000      0.06%     98.28% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                7421000      0.01%     98.29% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              919100000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         53835675000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997927                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.636364                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.783550                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      5.26%      5.26% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     10.53%     15.79% # number of syscalls executed
system.cpu0.kern.syscall::4                         4     21.05%     36.84% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.26%     42.11% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.26%     47.37% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.26%     52.63% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.26%     57.89% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     15.79%     73.68% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     21.05%     94.74% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.26%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    19                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.15%      0.15% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   71      2.62%      2.77% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.11%      2.88% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2276     83.99%     86.86% # number of callpals executed
system.cpu0.kern.callpal::rdps                    124      4.58%     91.44% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.04%     91.48% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.04%     91.51% # number of callpals executed
system.cpu0.kern.callpal::rti                     196      7.23%     98.75% # number of callpals executed
system.cpu0.kern.callpal::callsys                  31      1.14%     99.89% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.11%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  2710                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              267                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                125                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                125                      
system.cpu0.kern.mode_good::user                  125                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.468165                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.637755                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       52601525000     97.71%     97.71% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          1234150000      2.29%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      71                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1175                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1175                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26470                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26474                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            4                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4970                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   55298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          726                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5994                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1606240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1606240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612234                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               779000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                72000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              920000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2030000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           225985061                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3584000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25254770                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            10902                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.989133                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             999266                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10902                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            91.658962                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.989133                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2056770                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2056770                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1012029                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1012029                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1012029                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1012029                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1012029                       # number of overall hits
system.cpu0.icache.overall_hits::total        1012029                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        10904                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        10904                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        10904                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         10904                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        10904                       # number of overall misses
system.cpu0.icache.overall_misses::total        10904                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    611025250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    611025250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    611025250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    611025250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    611025250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    611025250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1022933                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1022933                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1022933                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1022933                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1022933                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1022933                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010660                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010660                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010660                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010660                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010660                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010660                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56036.798423                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56036.798423                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56036.798423                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56036.798423                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56036.798423                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56036.798423                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        10904                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        10904                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        10904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        10904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        10904                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        10904                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    559390750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    559390750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    559390750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    559390750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    559390750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    559390750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.010660                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010660                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.010660                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010660                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.010660                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010660                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51301.426082                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51301.426082                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51301.426082                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51301.426082                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51301.426082                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51301.426082                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            16017                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          746.089606                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             359229                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16017                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.427983                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   746.089606                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.728603                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.728603                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          592                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           754503                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          754503                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       193165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         193165                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       153090                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        153090                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         2623                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2623                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         2534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       346255                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          346255                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       346255                       # number of overall hits
system.cpu0.dcache.overall_hits::total         346255                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         7766                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7766                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         9217                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         9217                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          257                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          257                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        16983                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16983                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        16983                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16983                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    423574000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    423574000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    471237254                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    471237254                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     12705500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12705500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      1383924                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1383924                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    894811254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    894811254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    894811254                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    894811254                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       200931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       200931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       162307                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       162307                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         2880                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2880                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         2705                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2705                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       363238                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       363238                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       363238                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       363238                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.038650                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038650                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.056787                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056787                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.089236                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.089236                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.063216                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.063216                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.046754                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.046754                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.046754                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.046754                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 54542.106619                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54542.106619                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 51126.966909                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51126.966909                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 49437.743191                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49437.743191                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8093.122807                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8093.122807                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 52688.644762                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52688.644762                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 52688.644762                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52688.644762                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10047                       # number of writebacks
system.cpu0.dcache.writebacks::total            10047                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         7766                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7766                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         9217                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         9217                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          257                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          257                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        16983                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        16983                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        16983                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        16983                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    386574000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    386574000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    428812746                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    428812746                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     11482500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     11482500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       548076                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       548076                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    815386746                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    815386746                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    815386746                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    815386746                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    112032000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    112032000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data     58870000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     58870000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    170902000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    170902000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.038650                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038650                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.056787                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.056787                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.089236                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.089236                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.063216                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.063216                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.046754                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.046754                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.046754                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.046754                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 49777.749163                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 49777.749163                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 46524.112618                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46524.112618                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 44678.988327                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44678.988327                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3205.122807                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3205.122807                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 48011.938173                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48011.938173                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 48011.938173                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 48011.938173                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       39494                       # DTB read hits
system.cpu1.dtb.read_misses                       322                       # DTB read misses
system.cpu1.dtb.read_acv                           13                       # DTB read access violations
system.cpu1.dtb.read_accesses                    2942                       # DTB read accesses
system.cpu1.dtb.write_hits                      21955                       # DTB write hits
system.cpu1.dtb.write_misses                       53                       # DTB write misses
system.cpu1.dtb.write_acv                           8                       # DTB write access violations
system.cpu1.dtb.write_accesses                   1472                       # DTB write accesses
system.cpu1.dtb.data_hits                       61449                       # DTB hits
system.cpu1.dtb.data_misses                       375                       # DTB misses
system.cpu1.dtb.data_acv                           21                       # DTB access violations
system.cpu1.dtb.data_accesses                    4414                       # DTB accesses
system.cpu1.itb.fetch_hits                      40873                       # ITB hits
system.cpu1.itb.fetch_misses                      173                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  41046                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        53704186                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     210217                       # Number of instructions committed
system.cpu1.committedOps                       210217                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               200994                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   156                       # Number of float alu accesses
system.cpu1.num_func_calls                       6261                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        21060                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      200994                       # number of integer instructions
system.cpu1.num_fp_insts                          156                       # number of float instructions
system.cpu1.num_int_register_reads             268102                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            156135                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  66                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 68                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        62596                       # number of memory refs
system.cpu1.num_load_insts                      40353                       # Number of load instructions
system.cpu1.num_store_insts                     22243                       # Number of store instructions
system.cpu1.num_idle_cycles              52932029.842891                       # Number of idle cycles
system.cpu1.num_busy_cycles              772156.157109                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.014378                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.985622                       # Percentage of idle cycles
system.cpu1.Branches                            30090                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 3549      1.69%      1.69% # Class of executed instruction
system.cpu1.op_class::IntAlu                   131913     62.63%     64.32% # Class of executed instruction
system.cpu1.op_class::IntMult                     352      0.17%     64.49% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     64.49% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     26      0.01%     64.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.50% # Class of executed instruction
system.cpu1.op_class::MemRead                   41754     19.82%     84.32% # Class of executed instruction
system.cpu1.op_class::MemWrite                  22261     10.57%     94.89% # Class of executed instruction
system.cpu1.op_class::IprAccess                 10758      5.11%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    210613                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      61                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1844                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     337     30.83%     30.83% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     55      5.03%     35.86% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      4      0.37%     36.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    697     63.77%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1093                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      337     46.23%     46.23% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      55      7.54%     53.77% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       4      0.55%     54.32% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     333     45.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  729                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             53423392000     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               30836000      0.06%     99.53% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                5878000      0.01%     99.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              244080000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         53704186000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.477762                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.666972                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   56      4.61%      4.61% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.16%      4.77% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  911     74.92%     79.69% # number of callpals executed
system.cpu1.kern.callpal::rdps                    115      9.46%     89.14% # number of callpals executed
system.cpu1.kern.callpal::rti                     123     10.12%     99.26% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.74%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1216                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              119                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 64                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 60                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 65                      
system.cpu1.kern.mode_good::user                   64                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.546218                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.016667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.534979                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         457103000      6.82%      6.82% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            82500000      1.23%      8.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          6163082000     91.95%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      56                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             2047                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             995654                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2047                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           486.396678                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           423273                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          423273                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       208566                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         208566                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       208566                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          208566                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       208566                       # number of overall hits
system.cpu1.icache.overall_hits::total         208566                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2047                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2047                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2047                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2047                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2047                       # number of overall misses
system.cpu1.icache.overall_misses::total         2047                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    118786250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    118786250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    118786250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    118786250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    118786250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    118786250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       210613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       210613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       210613                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       210613                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       210613                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       210613                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009719                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009719                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009719                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009719                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009719                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009719                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 58029.433317                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58029.433317                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 58029.433317                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58029.433317                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 58029.433317                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58029.433317                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2047                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2047                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2047                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2047                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2047                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2047                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    109025750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    109025750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    109025750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    109025750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    109025750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    109025750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009719                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009719                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009719                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009719                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009719                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009719                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 53261.235955                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53261.235955                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 53261.235955                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53261.235955                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 53261.235955                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53261.235955                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             1245                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          636.894451                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             172808                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1245                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           138.801606                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   636.894451                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.621967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.621967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          587                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          582                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.573242                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           125565                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          125565                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        38246                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          38246                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        20921                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         20921                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          586                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          586                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          585                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        59167                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           59167                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        59167                       # number of overall hits
system.cpu1.dcache.overall_hits::total          59167                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1144                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          442                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          442                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           38                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           39                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         1586                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1586                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         1586                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1586                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     66516750                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     66516750                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     23740213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     23740213                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      1357750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1357750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       316985                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       316985                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     90256963                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     90256963                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     90256963                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     90256963                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        39390                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        39390                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        21363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        21363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        60753                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        60753                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        60753                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        60753                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.029043                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029043                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.020690                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020690                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.060897                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.060897                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.062500                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.062500                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.026106                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026106                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.026106                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026106                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 58144.012238                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58144.012238                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 53710.889140                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53710.889140                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 35730.263158                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35730.263158                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8127.820513                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8127.820513                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 56908.551702                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56908.551702                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 56908.551702                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56908.551702                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          407                       # number of writebacks
system.cpu1.dcache.writebacks::total              407                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1144                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1144                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          442                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          442                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           39                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           39                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         1586                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1586                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         1586                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1586                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     61035250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     61035250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     21561787                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     21561787                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      1184250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1184250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       131015                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       131015                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     82597037                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     82597037                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     82597037                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     82597037                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     13736000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     13736000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     14264000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     14264000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.029043                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029043                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.020690                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020690                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.060897                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.060897                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.026106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.026106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.026106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.026106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 53352.491259                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53352.491259                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 48782.323529                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48782.323529                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 31164.473684                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31164.473684                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3359.358974                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3359.358974                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 52078.837957                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 52078.837957                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 52078.837957                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 52078.837957                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     1809798                       # DTB read hits
system.cpu2.dtb.read_misses                       664                       # DTB read misses
system.cpu2.dtb.read_acv                            4                       # DTB read access violations
system.cpu2.dtb.read_accesses                 1142551                       # DTB read accesses
system.cpu2.dtb.write_hits                     787207                       # DTB write hits
system.cpu2.dtb.write_misses                      104                       # DTB write misses
system.cpu2.dtb.write_acv                          27                       # DTB write access violations
system.cpu2.dtb.write_accesses                 303011                       # DTB write accesses
system.cpu2.dtb.data_hits                     2597005                       # DTB hits
system.cpu2.dtb.data_misses                       768                       # DTB misses
system.cpu2.dtb.data_acv                           31                       # DTB access violations
system.cpu2.dtb.data_accesses                 1445562                       # DTB accesses
system.cpu2.itb.fetch_hits                   14440012                       # ITB hits
system.cpu2.itb.fetch_misses                      481                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses               14440493                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        53710406                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   18024156                       # Number of instructions committed
system.cpu2.committedOps                     18024156                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             17848749                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  2975                       # Number of float alu accesses
system.cpu2.num_func_calls                     131396                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1759114                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    17848749                       # number of integer instructions
system.cpu2.num_fp_insts                         2975                       # number of float instructions
system.cpu2.num_int_register_reads           27565473                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          15255880                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                1186                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               1128                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      2599337                       # number of memory refs
system.cpu2.num_load_insts                    1811564                       # Number of load instructions
system.cpu2.num_store_insts                    787773                       # Number of store instructions
system.cpu2.num_idle_cycles              5434090.860695                       # Number of idle cycles
system.cpu2.num_busy_cycles              48276315.139305                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.898826                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.101174                       # Percentage of idle cycles
system.cpu2.Branches                          1997622                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                26132      0.14%      0.14% # Class of executed instruction
system.cpu2.op_class::IntAlu                 15309024     84.93%     85.08% # Class of executed instruction
system.cpu2.op_class::IntMult                    5286      0.03%     85.11% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::FloatAdd                    765      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      3      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     85.11% # Class of executed instruction
system.cpu2.op_class::MemRead                 1842504     10.22%     95.33% # Class of executed instruction
system.cpu2.op_class::MemWrite                 789140      4.38%     99.71% # Class of executed instruction
system.cpu2.op_class::IprAccess                 52101      0.29%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  18024955                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     157                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     10483                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2976     37.68%     37.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     54      0.68%     38.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     55      0.70%     39.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     39.07% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4812     60.93%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7898                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2968     49.09%     49.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      54      0.89%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      55      0.91%     50.89% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2968     49.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 6046                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             49475560000     92.12%     92.12% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               85089000      0.16%     92.27% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               53255000      0.10%     92.37% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2328000      0.00%     92.38% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             4094174000      7.62%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         53710406000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997312                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.616791                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.765510                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         2      0.32%      0.32% # number of syscalls executed
system.cpu2.kern.syscall::3                       300     48.39%     48.71% # number of syscalls executed
system.cpu2.kern.syscall::4                       302     48.71%     97.42% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.32%     97.74% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      0.65%     98.39% # number of syscalls executed
system.cpu2.kern.syscall::19                        2      0.32%     98.71% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.16%     98.87% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.16%     99.03% # number of syscalls executed
system.cpu2.kern.syscall::90                        2      0.32%     99.35% # number of syscalls executed
system.cpu2.kern.syscall::256                       2      0.32%     99.68% # number of syscalls executed
system.cpu2.kern.syscall::257                       2      0.32%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   620                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   10      0.11%      0.11% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  123      1.35%      1.46% # number of callpals executed
system.cpu2.kern.callpal::tbi                      13      0.14%      1.61% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6936     76.27%     77.88% # number of callpals executed
system.cpu2.kern.callpal::rdps                    519      5.71%     83.58% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     2      0.02%     83.60% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     2      0.02%     83.63% # number of callpals executed
system.cpu2.kern.callpal::rti                     853      9.38%     93.01% # number of callpals executed
system.cpu2.kern.callpal::callsys                 635      6.98%     99.99% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  9094                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              976                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                770                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                770                      
system.cpu2.kern.mode_good::user                  770                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.788934                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.882016                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       22024891000     40.92%     40.92% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         31801244000     59.08%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     123                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            83046                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           17939439                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            83046                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           216.018098                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         36132956                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        36132956                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     17941909                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17941909                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     17941909                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17941909                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     17941909                       # number of overall hits
system.cpu2.icache.overall_hits::total       17941909                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        83046                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        83046                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        83046                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         83046                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        83046                       # number of overall misses
system.cpu2.icache.overall_misses::total        83046                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   4601523000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4601523000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   4601523000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4601523000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   4601523000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4601523000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     18024955                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18024955                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     18024955                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18024955                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     18024955                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18024955                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.004607                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004607                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.004607                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004607                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.004607                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004607                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 55409.327361                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55409.327361                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 55409.327361                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55409.327361                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 55409.327361                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55409.327361                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        83046                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        83046                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        83046                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        83046                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        83046                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        83046                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   4211605000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   4211605000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   4211605000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   4211605000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   4211605000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   4211605000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.004607                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004607                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.004607                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004607                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.004607                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004607                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 50714.122294                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50714.122294                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 50714.122294                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50714.122294                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 50714.122294                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50714.122294                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            38924                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          994.428012                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2549115                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            38924                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            65.489544                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   994.428012                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.971121                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.971121                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          621                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          615                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.606445                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          5232290                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         5232290                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1771985                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1771985                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       755623                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        755623                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        13714                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        13714                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        14277                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14277                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      2527608                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2527608                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      2527608                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2527608                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        23834                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        23834                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        15757                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        15757                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          832                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          832                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          197                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          197                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        39591                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         39591                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        39591                       # number of overall misses
system.cpu2.dcache.overall_misses::total        39591                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1332528250                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1332528250                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    778268271                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    778268271                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     42206750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     42206750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      1610955                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1610955                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2110796521                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2110796521                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2110796521                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2110796521                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1795819                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1795819                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       771380                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       771380                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        14546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        14546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        14474                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14474                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2567199                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2567199                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2567199                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2567199                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.013272                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013272                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.020427                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.020427                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.057198                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.057198                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.013611                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.013611                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.015422                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015422                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.015422                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.015422                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 55908.712344                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55908.712344                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 49391.906518                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 49391.906518                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 50729.266827                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 50729.266827                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  8177.436548                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8177.436548                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 53315.059508                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53315.059508                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 53315.059508                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53315.059508                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20089                       # number of writebacks
system.cpu2.dcache.writebacks::total            20089                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        23834                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        23834                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        15757                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        15757                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          832                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          832                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          197                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          197                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        39591                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39591                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        39591                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39591                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1218299750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1218299750                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    706301729                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    706301729                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     38241250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     38241250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       735045                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       735045                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1924601479                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1924601479                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1924601479                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1924601479                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     75482000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     75482000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    136704000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    136704000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    212186000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    212186000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.013272                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013272                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.020427                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.020427                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.057198                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.057198                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.013611                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.013611                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.015422                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.015422                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.015422                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.015422                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 51116.042209                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 51116.042209                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 44824.632163                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44824.632163                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 45963.040865                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45963.040865                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3731.192893                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3731.192893                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 48612.095653                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 48612.095653                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 48612.095653                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 48612.095653                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                       91901                       # DTB read hits
system.cpu3.dtb.read_misses                       835                       # DTB read misses
system.cpu3.dtb.read_acv                           30                       # DTB read access violations
system.cpu3.dtb.read_accesses                    6967                       # DTB read accesses
system.cpu3.dtb.write_hits                      53917                       # DTB write hits
system.cpu3.dtb.write_misses                      106                       # DTB write misses
system.cpu3.dtb.write_acv                          21                       # DTB write access violations
system.cpu3.dtb.write_accesses                   3254                       # DTB write accesses
system.cpu3.dtb.data_hits                      145818                       # DTB hits
system.cpu3.dtb.data_misses                       941                       # DTB misses
system.cpu3.dtb.data_acv                           51                       # DTB access violations
system.cpu3.dtb.data_accesses                   10221                       # DTB accesses
system.cpu3.itb.fetch_hits                      82424                       # ITB hits
system.cpu3.itb.fetch_misses                      360                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                  82784                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        53710352                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                     490488                       # Number of instructions committed
system.cpu3.committedOps                       490488                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses               470980                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                   885                       # Number of float alu accesses
system.cpu3.num_func_calls                      12698                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts        53395                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                      470980                       # number of integer instructions
system.cpu3.num_fp_insts                          885                       # number of float instructions
system.cpu3.num_int_register_reads             630564                       # number of times the integer registers were read
system.cpu3.num_int_register_writes            359140                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                 438                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                446                       # number of times the floating registers were written
system.cpu3.num_mem_refs                       148664                       # number of memory refs
system.cpu3.num_load_insts                      94121                       # Number of load instructions
system.cpu3.num_store_insts                     54543                       # Number of store instructions
system.cpu3.num_idle_cycles              51667769.566538                       # Number of idle cycles
system.cpu3.num_busy_cycles              2042582.433462                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.038030                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.961970                       # Percentage of idle cycles
system.cpu3.Branches                            71141                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                 8380      1.71%      1.71% # Class of executed instruction
system.cpu3.op_class::IntAlu                   308633     62.80%     64.50% # Class of executed instruction
system.cpu3.op_class::IntMult                     738      0.15%     64.65% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     64.65% # Class of executed instruction
system.cpu3.op_class::FloatAdd                     81      0.02%     64.67% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      6      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.67% # Class of executed instruction
system.cpu3.op_class::MemRead                   97880     19.92%     84.58% # Class of executed instruction
system.cpu3.op_class::MemWrite                  54596     11.11%     95.69% # Class of executed instruction
system.cpu3.op_class::IprAccess                 21166      4.31%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                    491480                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      65                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      3215                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     543     35.01%     35.01% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     55      3.55%     38.56% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     10      0.64%     39.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    943     60.80%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1551                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      543     47.34%     47.34% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      55      4.80%     52.14% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      10      0.87%     53.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     539     46.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1147                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             53186396000     99.02%     99.02% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               30866000      0.06%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               16900000      0.03%     99.11% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              476190000      0.89%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         53710352000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.571580                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.739523                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         4     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        2     16.67%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        2     16.67%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        2     16.67%     83.33% # number of syscalls executed
system.cpu3.kern.syscall::90                        2     16.67%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    2      0.11%      0.11% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  145      8.05%      8.16% # number of callpals executed
system.cpu3.kern.callpal::tbi                       9      0.50%      8.66% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1263     70.13%     78.79% # number of callpals executed
system.cpu3.kern.callpal::rdps                    129      7.16%     85.95% # number of callpals executed
system.cpu3.kern.callpal::rti                     226     12.55%     98.50% # number of callpals executed
system.cpu3.kern.callpal::callsys                  24      1.33%     99.83% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.17%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1801                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              371                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                164                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                164                      
system.cpu3.kern.mode_good::user                  164                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.442049                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.613084                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       53609855000     99.60%     99.60% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           213720000      0.40%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     145                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements             6758                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2885568                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6758                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           426.985499                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           989718                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          989718                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       484722                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         484722                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       484722                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          484722                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       484722                       # number of overall hits
system.cpu3.icache.overall_hits::total         484722                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         6758                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6758                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         6758                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6758                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         6758                       # number of overall misses
system.cpu3.icache.overall_misses::total         6758                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    385819250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    385819250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    385819250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    385819250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    385819250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    385819250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       491480                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       491480                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       491480                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       491480                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       491480                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       491480                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.013750                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.013750                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.013750                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.013750                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.013750                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.013750                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 57090.744303                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57090.744303                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 57090.744303                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57090.744303                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 57090.744303                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57090.744303                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         6758                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6758                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         6758                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6758                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         6758                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6758                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    353726750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    353726750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    353726750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    353726750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    353726750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    353726750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.013750                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.013750                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.013750                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.013750                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.013750                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.013750                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 52341.928085                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52341.928085                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 52341.928085                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52341.928085                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 52341.928085                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52341.928085                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             5379                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          886.315977                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             145220                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5379                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.997583                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   886.315977                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.865543                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.865543                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          868                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          785                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           301095                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          301095                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        87210                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          87210                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        50300                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         50300                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         1535                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1535                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1588                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1588                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       137510                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          137510                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       137510                       # number of overall hits
system.cpu3.dcache.overall_hits::total         137510                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         4357                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         4357                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2123                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2123                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          146                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data           88                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           88                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         6480                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6480                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         6480                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6480                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    240667250                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    240667250                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    105232363                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    105232363                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      6515500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6515500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data       717981                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       717981                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    345899613                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    345899613                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    345899613                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    345899613                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        91567                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        91567                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        52423                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        52423                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         1681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         1676                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1676                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       143990                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       143990                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       143990                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       143990                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.047583                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.047583                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.040497                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.040497                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.086853                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.086853                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.052506                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.052506                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.045003                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.045003                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.045003                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.045003                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 55236.917604                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55236.917604                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 49567.764013                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49567.764013                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 44626.712329                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 44626.712329                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8158.875000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8158.875000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 53379.569907                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 53379.569907                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 53379.569907                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 53379.569907                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2187                       # number of writebacks
system.cpu3.dcache.writebacks::total             2187                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         4357                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4357                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2123                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2123                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          146                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          146                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data           88                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           88                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         6480                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6480                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         6480                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6480                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    219784750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    219784750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     95273637                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     95273637                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      5838500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      5838500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       328019                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       328019                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    315058387                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    315058387                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    315058387                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    315058387                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      1056000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1056000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     16360000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     16360000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     17416000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     17416000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.047583                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047583                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.040497                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.040497                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.086853                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.086853                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.052506                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.052506                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.045003                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.045003                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.045003                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.045003                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 50444.055543                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 50444.055543                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 44876.889779                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 44876.889779                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 39989.726027                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39989.726027                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  3727.488636                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3727.488636                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 48620.121451                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 48620.121451                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 48620.121451                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 48620.121451                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.097708                       # Number of seconds simulated
sim_ticks                                 97707936000                       # Number of ticks simulated
final_tick                               4671372399000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8313373                       # Simulator instruction rate (inst/s)
host_op_rate                                  8313372                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              704715130                       # Simulator tick rate (ticks/s)
host_mem_usage                                 467180                       # Number of bytes of host memory used
host_seconds                                   138.65                       # Real time elapsed on the host
sim_insts                                  1152639097                       # Number of instructions simulated
sim_ops                                    1152639097                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        1233984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       15950208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         641600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       14890560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        2079104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       15660800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         651968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data       14784384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65894464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1233984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       641600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      2079104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       651968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4606656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     40633408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41333824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           19281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          249222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           10025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          232665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           32486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          244700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           10187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          231006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1029601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        634897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             645841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          12629312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         163243731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           18995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           6566509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         152398675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          21278763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         160281761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           6672621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         151312008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             674402374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     12629312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      6566509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     21278763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      6672621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47147204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       415865995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        7168466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            423034461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       415865995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         12629312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        163243731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        7187461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          6566509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        152398675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         21278763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        160281761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          6672621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        151312008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1097436835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1029601                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     645841                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1029601                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   645841                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               65107392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  787072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41303296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65894464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41333824                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  12298                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   479                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         2480                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             56535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             63487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             58658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             60631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             60022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            58530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            73540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            79344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            80177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            42203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            45069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            57613                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   97707936000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1029601                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               645841                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  561065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  307528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  122725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  40047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  42078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  43166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  42804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1111077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     95.772387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.292662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   136.060877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       962362     86.62%     86.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       102702      9.24%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13199      1.19%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5681      0.51%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3809      0.34%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2703      0.24%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2252      0.20%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1753      0.16%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16616      1.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1111077                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.829279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.621816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         39253     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           54      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           26      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           18      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            7      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            7      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39386                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.385619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.348362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.566609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         38642     98.11%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           692      1.76%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            27      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            10      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39386                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  28206201748                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             47280632998                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5086515000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27726.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46476.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       666.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       422.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    674.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    423.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   344369                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  207220                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                32.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      58317.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    33.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    20633491000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3262740000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     73812538500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             15275410920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             18516534120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              8334797625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1             10103267625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            34367650200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            42458418600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9113776560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9631787760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        305111080560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        305111080560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        704705955660                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        759246454395                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2184658121250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2136815578500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3261566792775                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3281883121560                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.203670                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.552787                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              459598                       # Transaction distribution
system.membus.trans_dist::ReadResp             459598                       # Transaction distribution
system.membus.trans_dist::WriteReq               2046                       # Transaction distribution
system.membus.trans_dist::WriteResp              2046                       # Transaction distribution
system.membus.trans_dist::Writeback            634897                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6362                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5697                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           12059                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           10                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           10                       # Transaction distribution
system.membus.trans_dist::ReadExReq            589512                       # Transaction distribution
system.membus.trans_dist::ReadExResp           589512                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        38563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        38563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         8938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       673144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       682082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        20050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        20050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       625994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       626320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        64972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        64972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       660445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       661667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        20374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        20374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       621210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       621510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2757484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      1233984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      1233984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         5624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     26512448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     26518072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       641600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       641600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     24743616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     24744804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      2079104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      2079104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         2115                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     26086400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     26088515                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       651968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       651968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         1084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port     24576896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total     24577980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               107238299                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25751                       # Total snoops (count)
system.membus.snoop_fanout::samples           1703679                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                 1703679    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total             1703679                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7439999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6870526644                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11221992                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          181076999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2418530621                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.5                       # Layer utilization (%)
system.membus.respLayer4.occupancy           94333249                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy         2247729238                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              2.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy          304367248                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2362869276                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              2.4                       # Layer utilization (%)
system.membus.respLayer8.occupancy           95842750                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy         2226256816                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              2.3                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4127232                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4127232                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4127232                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4127232                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4127232                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4127232                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 142318.344828                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 142318.344828                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 142318.344828                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 142318.344828                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 142318.344828                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 142318.344828                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2604732                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2604732                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    723420641                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    723420641                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2604732                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2604732                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2604732                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2604732                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 89818.344828                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 89818.344828                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66102.032255                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66102.032255                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 89818.344828                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 89818.344828                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 89818.344828                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 89818.344828                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     4550103                       # DTB read hits
system.cpu0.dtb.read_misses                     24846                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                 4254442                       # DTB read accesses
system.cpu0.dtb.write_hits                    1537617                       # DTB write hits
system.cpu0.dtb.write_misses                   218996                       # DTB write misses
system.cpu0.dtb.write_acv                          15                       # DTB write access violations
system.cpu0.dtb.write_accesses                1251848                       # DTB write accesses
system.cpu0.dtb.data_hits                     6087720                       # DTB hits
system.cpu0.dtb.data_misses                    243842                       # DTB misses
system.cpu0.dtb.data_acv                           15                       # DTB access violations
system.cpu0.dtb.data_accesses                 5506290                       # DTB accesses
system.cpu0.itb.fetch_hits                   27162075                       # ITB hits
system.cpu0.itb.fetch_misses                      317                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses               27162392                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        97707936                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   28853647                       # Number of instructions committed
system.cpu0.committedOps                     28853647                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             15739526                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              12720492                       # Number of float alu accesses
system.cpu0.num_func_calls                     112089                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1187327                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    15739526                       # number of integer instructions
system.cpu0.num_fp_insts                     12720492                       # number of float instructions
system.cpu0.num_int_register_reads           33213613                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          12594765                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            21631419                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           12586726                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      6358493                       # number of memory refs
system.cpu0.num_load_insts                    4601447                       # Number of load instructions
system.cpu0.num_store_insts                   1757046                       # Number of store instructions
system.cpu0.num_idle_cycles              7083609.499928                       # Number of idle cycles
system.cpu0.num_busy_cycles              90624326.500072                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.927502                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.072498                       # Percentage of idle cycles
system.cpu0.Branches                          1322183                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               613262      2.11%      2.11% # Class of executed instruction
system.cpu0.op_class::IntAlu                  7179233     24.67%     26.78% # Class of executed instruction
system.cpu0.op_class::IntMult                    2988      0.01%     26.79% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     26.79% # Class of executed instruction
system.cpu0.op_class::FloatAdd                6424040     22.08%     48.87% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     48.87% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      5      0.00%     48.87% # Class of executed instruction
system.cpu0.op_class::FloatMult               6029506     20.72%     69.59% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.59% # Class of executed instruction
system.cpu0.op_class::MemRead                 4617677     15.87%     85.46% # Class of executed instruction
system.cpu0.op_class::MemWrite                1757922      6.04%     91.50% # Class of executed instruction
system.cpu0.op_class::IprAccess               2472644      8.50%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  29097504                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     137                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    251104                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2663     41.03%     41.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     13      0.20%     41.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    100      1.54%     42.77% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     18      0.28%     43.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3697     56.96%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                6491                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2661     48.94%     48.94% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      13      0.24%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     100      1.84%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      18      0.33%     51.35% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2645     48.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5437                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             93695547000     95.89%     95.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               14722000      0.02%     95.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              123938000      0.13%     96.04% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               24705000      0.03%     96.06% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3849017000      3.94%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         97707929000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999249                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.715445                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.837621                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      5.00%      5.00% # number of syscalls executed
system.cpu0.kern.syscall::2                         1      5.00%     10.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     10.00%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::4                         4     20.00%     40.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.00%     45.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.00%     55.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.00%     60.00% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     15.00%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     20.00%     95.00% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    20                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   21      0.31%      0.31% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   93      1.37%      1.68% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.03%      1.71% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 5787     85.12%     86.82% # number of callpals executed
system.cpu0.kern.callpal::rdps                    206      3.03%     89.85% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     89.87% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     89.88% # number of callpals executed
system.cpu0.kern.callpal::rti                     573      8.43%     98.31% # number of callpals executed
system.cpu0.kern.callpal::callsys                  79      1.16%     99.47% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.03%     99.50% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 34      0.50%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  6799                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              666                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                524                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                524                      
system.cpu0.kern.mode_good::user                  524                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.786787                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.880672                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       18198671000     18.63%     18.63% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         79509258000     81.37%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      93                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3376                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3376                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12990                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12990                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32732                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4270                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10011                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   710659                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1215000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               91000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5407000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98563365                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8740000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11009008                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            19279                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.998297                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           29074257                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            19279                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1508.079102                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.998297                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          235                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         58214290                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        58214290                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     29078222                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       29078222                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     29078222                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        29078222                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     29078222                       # number of overall hits
system.cpu0.icache.overall_hits::total       29078222                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        19282                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        19282                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        19282                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         19282                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        19282                       # number of overall misses
system.cpu0.icache.overall_misses::total        19282                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1157322999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1157322999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1157322999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1157322999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1157322999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1157322999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     29097504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     29097504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     29097504                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     29097504                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     29097504                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     29097504                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000663                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000663                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000663                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000663                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000663                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000663                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 60020.900270                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60020.900270                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 60020.900270                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60020.900270                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 60020.900270                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60020.900270                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        19282                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        19282                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        19282                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        19282                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        19282                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        19282                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1065117001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1065117001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1065117001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1065117001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1065117001                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1065117001                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000663                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000663                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000663                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000663                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000663                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000663                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55238.927549                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55238.927549                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55238.927549                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55238.927549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55238.927549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55238.927549                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           250127                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1003.249731                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5848758                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           250127                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.383153                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1003.249731                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.979736                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979736                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          621                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         12473177                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        12473177                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      4464561                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4464561                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1376762                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1376762                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         5562                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5562                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4924                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4924                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      5841323                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5841323                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      5841323                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5841323                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       101569                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101569                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       152847                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       152847                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1750                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1750                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1612                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1612                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       254416                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        254416                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       254416                       # number of overall misses
system.cpu0.dcache.overall_misses::total       254416                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   7014523498                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7014523498                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  11287148042                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  11287148042                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     43048250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     43048250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     13607831                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13607831                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  18301671540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18301671540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  18301671540                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18301671540                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      4566130                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4566130                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1529609                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1529609                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         7312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         6536                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6536                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      6095739                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6095739                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      6095739                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095739                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.022244                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022244                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.099926                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.099926                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.239333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.239333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.246634                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.246634                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.041737                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.041737                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.041737                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.041737                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 69061.657573                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69061.657573                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 73846.055480                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73846.055480                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        24599                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        24599                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8441.582506                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8441.582506                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 71936.008506                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71936.008506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 71936.008506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71936.008506                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       165035                       # number of writebacks
system.cpu0.dcache.writebacks::total           165035                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       101569                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       101569                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       152847                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       152847                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         1750                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1750                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1611                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1611                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       254416                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       254416                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       254416                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       254416                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   6519542502                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6519542502                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  10523057958                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10523057958                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     35589750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     35589750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      6842169                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6842169                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  17042600460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17042600460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  17042600460                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17042600460                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    638119000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    638119000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    264634000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    264634000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    902753000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    902753000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.022244                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.022244                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.099926                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.099926                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.239333                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.239333                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.246481                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.246481                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.041737                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041737                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.041737                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041737                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 64188.310429                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 64188.310429                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 68847.003592                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68847.003592                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        20337                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        20337                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  4247.156425                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4247.156425                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 66987.140982                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66987.140982                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 66987.140982                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66987.140982                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     4238133                       # DTB read hits
system.cpu1.dtb.read_misses                     25768                       # DTB read misses
system.cpu1.dtb.read_acv                           13                       # DTB read access violations
system.cpu1.dtb.read_accesses                 4103815                       # DTB read accesses
system.cpu1.dtb.write_hits                    1314553                       # DTB write hits
system.cpu1.dtb.write_misses                   219739                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                1159572                       # DTB write accesses
system.cpu1.dtb.data_hits                     5552686                       # DTB hits
system.cpu1.dtb.data_misses                    245507                       # DTB misses
system.cpu1.dtb.data_acv                           22                       # DTB access violations
system.cpu1.dtb.data_accesses                 5263387                       # DTB accesses
system.cpu1.itb.fetch_hits                   26547442                       # ITB hits
system.cpu1.itb.fetch_misses                      145                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses               26547587                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        97656216                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   27405479                       # Number of instructions committed
system.cpu1.committedOps                     27405479                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             14332916                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses              12716925                       # Number of float alu accesses
system.cpu1.num_func_calls                      24558                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1054964                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    14332916                       # number of integer instructions
system.cpu1.num_fp_insts                     12716925                       # number of float instructions
system.cpu1.num_int_register_reads           31314816                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          11580325                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            21629054                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           12584513                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      5827094                       # number of memory refs
system.cpu1.num_load_insts                    4292386                       # Number of load instructions
system.cpu1.num_store_insts                   1534708                       # Number of store instructions
system.cpu1.num_idle_cycles              13407548.688988                       # Number of idle cycles
system.cpu1.num_busy_cycles              84248667.311012                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.862707                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.137293                       # Percentage of idle cycles
system.cpu1.Branches                          1089257                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               600826      2.17%      2.17% # Class of executed instruction
system.cpu1.op_class::IntAlu                  6287704     22.74%     24.91% # Class of executed instruction
system.cpu1.op_class::IntMult                    2088      0.01%     24.92% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     24.92% # Class of executed instruction
system.cpu1.op_class::FloatAdd                6422918     23.23%     48.15% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     48.15% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      8      0.00%     48.15% # Class of executed instruction
system.cpu1.op_class::FloatMult               6029525     21.81%     69.95% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      4      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.95% # Class of executed instruction
system.cpu1.op_class::MemRead                 4297695     15.54%     85.50% # Class of executed instruction
system.cpu1.op_class::MemWrite                1535079      5.55%     91.05% # Class of executed instruction
system.cpu1.op_class::IprAccess               2475161      8.95%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  27651008                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      35                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    249451                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1253     37.19%     37.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    100      2.97%     40.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     19      0.56%     40.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1997     59.28%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3369                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1253     48.08%     48.08% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     100      3.84%     51.92% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      19      0.73%     52.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1234     47.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2606                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             96002528000     98.31%     98.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              120658000      0.12%     98.43% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               27642000      0.03%     98.46% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1505388000      1.54%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         97656216000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.617927                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.773523                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     12.50%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     12.50%     37.50% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     12.50%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::71                        1     12.50%     62.50% # number of syscalls executed
system.cpu1.kern.syscall::73                        2     25.00%     87.50% # number of syscalls executed
system.cpu1.kern.syscall::74                        1     12.50%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   27      0.74%      0.74% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   87      2.38%      3.12% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.11%      3.23% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2751     75.21%     78.43% # number of callpals executed
system.cpu1.kern.callpal::rdps                    206      5.63%     84.06% # number of callpals executed
system.cpu1.kern.callpal::rti                     499     13.64%     97.70% # number of callpals executed
system.cpu1.kern.callpal::callsys                  52      1.42%     99.13% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.03%     99.15% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 31      0.85%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3658                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              537                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                455                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 49                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                470                      
system.cpu1.kern.mode_good::user                  455                      
system.cpu1.kern.mode_good::idle                   15                      
system.cpu1.kern.mode_switch_good::kernel     0.875233                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.306122                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.902978                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        6623574000      4.63%      4.63% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         77484442000     54.17%     58.80% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         58935402000     41.20%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      87                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            10025                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22123707                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10025                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2206.853566                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         55312041                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        55312041                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     27640983                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27640983                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     27640983                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27640983                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     27640983                       # number of overall hits
system.cpu1.icache.overall_hits::total       27640983                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        10025                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10025                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        10025                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10025                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        10025                       # number of overall misses
system.cpu1.icache.overall_misses::total        10025                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    637022249                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    637022249                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    637022249                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    637022249                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    637022249                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    637022249                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     27651008                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27651008                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     27651008                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27651008                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     27651008                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27651008                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000363                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000363                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000363                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000363                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000363                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000363                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 63543.366484                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63543.366484                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 63543.366484                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63543.366484                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 63543.366484                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63543.366484                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        10025                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10025                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        10025                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10025                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        10025                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10025                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    588705751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    588705751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    588705751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    588705751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    588705751                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    588705751                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 58723.765686                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58723.765686                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 58723.765686                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58723.765686                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 58723.765686                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58723.765686                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           232741                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          991.076789                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4906834                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           232741                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            21.082809                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   991.076789                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.967848                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967848                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          723                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11398473                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11398473                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4171543                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4171543                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1165623                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1165623                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         2304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2304                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         2300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2300                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5337166                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5337166                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5337166                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5337166                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        91388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        91388                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       145039                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       145039                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1366                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1366                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1340                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1340                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       236427                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        236427                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       236427                       # number of overall misses
system.cpu1.dcache.overall_misses::total       236427                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   6433604747                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6433604747                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  10939587050                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10939587050                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     22525500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     22525500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     11527941                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     11527941                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        30000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        30000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  17373191797                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17373191797                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  17373191797                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17373191797                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4262931                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4262931                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1310662                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1310662                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         3670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         3640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      5573593                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5573593                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      5573593                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5573593                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021438                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021438                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.110661                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.110661                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.372207                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.372207                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.368132                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.368132                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.042419                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.042419                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.042419                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.042419                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 70398.791384                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70398.791384                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 75425.141169                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75425.141169                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 16490.117130                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16490.117130                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8602.941045                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8602.941045                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 73482.266395                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73482.266395                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 73482.266395                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73482.266395                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       153954                       # number of writebacks
system.cpu1.dcache.writebacks::total           153954                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        91388                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        91388                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       145039                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       145039                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         1366                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1366                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1340                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1340                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       236427                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       236427                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       236427                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       236427                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   5986249253                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5986249253                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  10211316950                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10211316950                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     16910500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16910500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      6058059                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6058059                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        22000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        22000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  16197566203                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  16197566203                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  16197566203                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16197566203                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     31234000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     31234000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     31762000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     31762000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.021438                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.021438                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.110661                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.110661                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.372207                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.372207                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.368132                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.368132                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.042419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.042419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042419                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 65503.668458                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65503.668458                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 70403.939285                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70403.939285                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12379.575403                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12379.575403                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4520.939552                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4520.939552                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 68509.798809                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68509.798809                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 68509.798809                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68509.798809                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     4552024                       # DTB read hits
system.cpu2.dtb.read_misses                     24711                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                 4122324                       # DTB read accesses
system.cpu2.dtb.write_hits                    1518350                       # DTB write hits
system.cpu2.dtb.write_misses                   219034                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                1173846                       # DTB write accesses
system.cpu2.dtb.data_hits                     6070374                       # DTB hits
system.cpu2.dtb.data_misses                    243745                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                 5296170                       # DTB accesses
system.cpu2.itb.fetch_hits                   26701359                       # ITB hits
system.cpu2.itb.fetch_misses                      320                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses               26701679                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        97656795                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   29088585                       # Number of instructions committed
system.cpu2.committedOps                     29088585                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             15977490                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses              12719449                       # Number of float alu accesses
system.cpu2.num_func_calls                      73845                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1240242                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    15977490                       # number of integer instructions
system.cpu2.num_fp_insts                     12719449                       # number of float instructions
system.cpu2.num_int_register_reads           33629882                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          12822389                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads            21630526                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes           12585671                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      6341366                       # number of memory refs
system.cpu2.num_load_insts                    4603524                       # Number of load instructions
system.cpu2.num_store_insts                   1737842                       # Number of store instructions
system.cpu2.num_idle_cycles              6978360.066926                       # Number of idle cycles
system.cpu2.num_busy_cycles              90678434.933074                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.928542                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.071458                       # Percentage of idle cycles
system.cpu2.Branches                          1338763                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               607434      2.07%      2.07% # Class of executed instruction
system.cpu2.op_class::IntAlu                  7426795     25.32%     27.39% # Class of executed instruction
system.cpu2.op_class::IntMult                    7145      0.02%     27.41% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     27.41% # Class of executed instruction
system.cpu2.op_class::FloatAdd                6423400     21.90%     49.31% # Class of executed instruction
system.cpu2.op_class::FloatCmp                     39      0.00%     49.31% # Class of executed instruction
system.cpu2.op_class::FloatCvt                    131      0.00%     49.31% # Class of executed instruction
system.cpu2.op_class::FloatMult               6029515     20.56%     69.87% # Class of executed instruction
system.cpu2.op_class::FloatDiv                     30      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.87% # Class of executed instruction
system.cpu2.op_class::MemRead                 4619546     15.75%     85.62% # Class of executed instruction
system.cpu2.op_class::MemWrite                1738697      5.93%     91.55% # Class of executed instruction
system.cpu2.op_class::IprAccess               2479605      8.45%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  29332337                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      78                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    253205                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3469     41.52%     41.52% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.22%     41.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    100      1.20%     42.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     20      0.24%     43.17% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4749     56.83%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                8356                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3468     49.16%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.26%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     100      1.42%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      20      0.28%     51.11% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3449     48.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 7055                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             93127226000     95.36%     95.36% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               29361000      0.03%     95.39% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              123144000      0.13%     95.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               28841000      0.03%     95.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             4348223000      4.45%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         97656795000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999712                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.726258                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.844303                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.00%      2.00% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.00%      4.00% # number of syscalls executed
system.cpu2.kern.syscall::4                        27     54.00%     58.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        6     12.00%     70.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.00%     72.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.00%     74.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        7     14.00%     88.00% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      6.00%     94.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.00%     98.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    50                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   18      0.20%      0.20% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  104      1.16%      1.36% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.02%      1.38% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 7633     84.86%     86.24% # number of callpals executed
system.cpu2.kern.callpal::rdps                    285      3.17%     89.41% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     89.42% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     89.43% # number of callpals executed
system.cpu2.kern.callpal::rti                     585      6.50%     95.93% # number of callpals executed
system.cpu2.kern.callpal::callsys                  98      1.09%     97.02% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%     97.03% # number of callpals executed
system.cpu2.kern.callpal::rdunique                266      2.96%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  8995                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              689                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                529                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                529                      
system.cpu2.kern.mode_good::user                  529                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.767779                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.868637                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       19944188000     20.42%     20.42% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         77745396000     79.58%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     104                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            32486                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           29302402                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            32486                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           902.000923                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         58697160                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        58697160                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     29299851                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       29299851                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     29299851                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        29299851                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     29299851                       # number of overall hits
system.cpu2.icache.overall_hits::total       29299851                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        32486                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        32486                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        32486                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         32486                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        32486                       # number of overall misses
system.cpu2.icache.overall_misses::total        32486                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1896299248                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1896299248                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1896299248                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1896299248                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1896299248                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1896299248                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     29332337                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     29332337                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     29332337                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     29332337                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     29332337                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     29332337                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001108                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001108                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001108                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001108                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001108                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001108                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 58372.814382                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58372.814382                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 58372.814382                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58372.814382                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 58372.814382                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58372.814382                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        32486                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        32486                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        32486                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        32486                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        32486                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        32486                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1742368752                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1742368752                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1742368752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1742368752                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1742368752                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1742368752                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001108                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001108                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001108                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001108                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001108                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001108                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 53634.450286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53634.450286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 53634.450286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53634.450286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 53634.450286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53634.450286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           244516                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          999.772594                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5853996                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           244516                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            23.941157                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   999.772594                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.976340                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.976340                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          692                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          692                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         12441627                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        12441627                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      4472941                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4472941                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1354670                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1354670                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         8233                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8233                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         8435                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8435                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      5827611                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5827611                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      5827611                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5827611                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        95627                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95627                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       153189                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       153189                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1832                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1832                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1488                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1488                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       248816                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        248816                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       248816                       # number of overall misses
system.cpu2.dcache.overall_misses::total       248816                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   6633453500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6633453500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  11368854591                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  11368854591                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     45534249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     45534249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     12770936                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     12770936                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        34000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        34000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  18002308091                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18002308091                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  18002308091                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18002308091                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      4568568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4568568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1507859                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1507859                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        10065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         9923                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9923                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      6076427                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6076427                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      6076427                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6076427                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.020932                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020932                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.101594                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.101594                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.182017                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.182017                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.149955                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.149955                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.040948                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.040948                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.040948                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.040948                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 69367.997532                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 69367.997532                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 74214.562345                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 74214.562345                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 24854.939410                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24854.939410                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  8582.618280                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8582.618280                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 72351.890919                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72351.890919                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 72351.890919                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72351.890919                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       162900                       # number of writebacks
system.cpu2.dcache.writebacks::total           162900                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        95627                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        95627                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       153189                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       153189                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data         1832                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1832                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1484                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1484                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       248816                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       248816                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       248816                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       248816                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   6165584500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6165584500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data  10602921409                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  10602921409                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     37731751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     37731751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      6723064                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6723064                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  16768505909                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  16768505909                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  16768505909                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  16768505909                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     25580000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     25580000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     69990000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     69990000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data     95570000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     95570000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.020932                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.020932                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.101594                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.101594                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.182017                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.182017                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.149552                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.149552                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.040948                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040948                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.040948                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040948                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 64475.352149                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 64475.352149                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 69214.639491                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69214.639491                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 20595.933952                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20595.933952                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  4530.366577                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4530.366577                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 67393.197821                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 67393.197821                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 67393.197821                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 67393.197821                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     4215780                       # DTB read hits
system.cpu3.dtb.read_misses                     24714                       # DTB read misses
system.cpu3.dtb.read_acv                           13                       # DTB read access violations
system.cpu3.dtb.read_accesses                 4083375                       # DTB read accesses
system.cpu3.dtb.write_hits                    1300501                       # DTB write hits
system.cpu3.dtb.write_misses                   219196                       # DTB write misses
system.cpu3.dtb.write_acv                          10                       # DTB write access violations
system.cpu3.dtb.write_accesses                1152409                       # DTB write accesses
system.cpu3.dtb.data_hits                     5516281                       # DTB hits
system.cpu3.dtb.data_misses                    243910                       # DTB misses
system.cpu3.dtb.data_acv                           23                       # DTB access violations
system.cpu3.dtb.data_accesses                 5235784                       # DTB accesses
system.cpu3.itb.fetch_hits                   26434301                       # ITB hits
system.cpu3.itb.fetch_misses                      141                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses               26434442                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        97656262                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   27268329                       # Number of instructions committed
system.cpu3.committedOps                     27268329                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             14205278                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses              12716662                       # Number of float alu accesses
system.cpu3.num_func_calls                      24052                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1041719                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    14205278                       # number of integer instructions
system.cpu3.num_fp_insts                     12716662                       # number of float instructions
system.cpu3.num_int_register_reads           31141691                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          11481735                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads            21628384                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes           12584159                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      5787131                       # number of memory refs
system.cpu3.num_load_insts                    4267015                       # Number of load instructions
system.cpu3.num_store_insts                   1520116                       # Number of store instructions
system.cpu3.num_idle_cycles              13861558.772154                       # Number of idle cycles
system.cpu3.num_busy_cycles              83794703.227846                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.858058                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.141942                       # Percentage of idle cycles
system.cpu3.Branches                          1075213                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               592013      2.15%      2.15% # Class of executed instruction
system.cpu3.op_class::IntAlu                  6214433     22.59%     24.74% # Class of executed instruction
system.cpu3.op_class::IntMult                    2084      0.01%     24.75% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     24.75% # Class of executed instruction
system.cpu3.op_class::FloatAdd                6422667     23.34%     48.09% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     48.09% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      5      0.00%     48.09% # Class of executed instruction
system.cpu3.op_class::FloatMult               6029325     21.92%     70.01% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      3      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     70.01% # Class of executed instruction
system.cpu3.op_class::MemRead                 4272523     15.53%     85.54% # Class of executed instruction
system.cpu3.op_class::MemWrite                1520431      5.53%     91.06% # Class of executed instruction
system.cpu3.op_class::IprAccess               2458778      8.94%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  27512262                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      36                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    247737                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1212     36.85%     36.85% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    100      3.04%     39.89% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     26      0.79%     40.68% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1951     59.32%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3289                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1212     47.77%     47.77% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     100      3.94%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      26      1.02%     52.74% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1199     47.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2537                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             95969156000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              118688000      0.12%     98.39% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               31294000      0.03%     98.43% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1537124000      1.57%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         97656262000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.614557                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.771359                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   12      0.34%      0.34% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   92      2.60%      2.94% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.11%      3.05% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2683     75.75%     78.80% # number of callpals executed
system.cpu3.kern.callpal::rdps                    204      5.76%     84.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     485     13.69%     98.25% # number of callpals executed
system.cpu3.kern.callpal::callsys                  41      1.16%     99.41% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.03%     99.44% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 20      0.56%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3542                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              577                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                447                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                447                      
system.cpu3.kern.mode_good::user                  447                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.774697                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.873047                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       20650239000     21.13%     21.13% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         77057319000     78.87%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      92                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements            10187                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           27472156                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10187                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2696.785707                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          468                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         55034711                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        55034711                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     27502075                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       27502075                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     27502075                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        27502075                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     27502075                       # number of overall hits
system.cpu3.icache.overall_hits::total       27502075                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        10187                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10187                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        10187                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10187                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        10187                       # number of overall misses
system.cpu3.icache.overall_misses::total        10187                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    642785750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    642785750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    642785750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    642785750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    642785750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    642785750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     27512262                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     27512262                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     27512262                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     27512262                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     27512262                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     27512262                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000370                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000370                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000370                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000370                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000370                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 63098.630608                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63098.630608                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 63098.630608                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63098.630608                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 63098.630608                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63098.630608                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        10187                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        10187                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        10187                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        10187                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        10187                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        10187                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    593718250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    593718250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    593718250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    593718250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    593718250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    593718250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000370                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000370                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000370                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000370                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 58281.952488                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58281.952488                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 58281.952488                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58281.952488                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 58281.952488                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58281.952488                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           230916                       # number of replacements
system.cpu3.dcache.tags.tagsinuse         1002.287307                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5315981                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           230916                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            23.021276                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data  1002.287307                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.978796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          894                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          893                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11319423                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11319423                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      4149271                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4149271                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1151878                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1151878                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         2303                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2303                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         2330                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2330                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      5301149                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5301149                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      5301149                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5301149                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        89387                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        89387                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       144799                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       144799                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         1323                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1323                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         1272                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1272                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       234186                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        234186                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       234186                       # number of overall misses
system.cpu3.dcache.overall_misses::total       234186                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   6316276248                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6316276248                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  10951616870                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10951616870                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     21508750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     21508750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     10924948                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     10924948                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  17267893118                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  17267893118                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  17267893118                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  17267893118                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      4238658                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4238658                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1296677                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1296677                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         3626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         3602                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3602                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      5535335                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5535335                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      5535335                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5535335                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.021089                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021089                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.111669                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.111669                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.364865                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.364865                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.353137                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.353137                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.042307                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042307                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.042307                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042307                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 70662.134852                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 70662.134852                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 75633.235520                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75633.235520                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 16257.558579                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16257.558579                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8588.795597                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8588.795597                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 73735.804523                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73735.804523                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 73735.804523                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73735.804523                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       153008                       # number of writebacks
system.cpu3.dcache.writebacks::total           153008                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        89387                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        89387                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       144799                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       144799                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data         1323                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1323                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         1272                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1272                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       234186                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       234186                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       234186                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       234186                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   5877689752                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5877689752                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data  10223833130                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  10223833130                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     16055250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16055250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      5733052                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5733052                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  16101522882                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  16101522882                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  16101522882                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  16101522882                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       528000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     28582000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     28582000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     29110000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     29110000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.021089                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021089                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.111669                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.111669                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.364865                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.364865                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.353137                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.353137                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.042307                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.042307                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.042307                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.042307                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 65755.532147                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 65755.532147                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 70607.070007                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 70607.070007                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 12135.487528                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12135.487528                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  4507.116352                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4507.116352                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 68755.275217                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 68755.275217                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 68755.275217                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 68755.275217                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003415                       # Number of seconds simulated
sim_ticks                                  3414884000                       # Number of ticks simulated
final_tick                               4674787283000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              907964208                       # Simulator instruction rate (inst/s)
host_op_rate                                907943454                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2688000689                       # Simulator tick rate (ticks/s)
host_mem_usage                                 467180                       # Number of bytes of host memory used
host_seconds                                     1.27                       # Real time elapsed on the host
sim_insts                                  1153443697                       # Number of instructions simulated
sim_ops                                    1153443697                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         184064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         249664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          91456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         131584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         311936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         731200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1705664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       184064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        91456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       311936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        590592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       685760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          685760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            2876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            3901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            2056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            4874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           11425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10715                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10715                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          53900513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          73110536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          26781583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          38532495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          91346002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         214121475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            918333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            768401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             499479338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     53900513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     26781583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     91346002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       918333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        172946431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       200815020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            200815020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       200815020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         53900513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         73110536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         26781583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         38532495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         91346002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        214121475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           918333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           768401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            700294358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       26651                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10715                       # Number of write requests accepted
system.mem_ctrls.readBursts                     26651                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10715                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1696000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  682880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1705664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               685760                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    151                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    43                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           93                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1021                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3414884000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 26651                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10715                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.017383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.754396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.311060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5438     50.01%     50.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2751     25.30%     75.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          853      7.85%     83.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          418      3.84%     87.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          248      2.28%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          200      1.84%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          147      1.35%     92.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          128      1.18%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          690      6.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10873                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.451908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.275745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.006689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             12      1.83%      1.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           369     56.34%     58.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           106     16.18%     74.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            50      7.63%     81.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      5.65%     87.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            30      4.58%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      2.44%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      1.53%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      1.53%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.76%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            4      0.61%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.31%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.15%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.15%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           655                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.290076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.274727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.730386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              563     85.95%     85.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.46%     86.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               80     12.21%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      1.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           655                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    308824499                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               805699499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  132500000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11653.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30403.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       496.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    499.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18226                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8081                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      91390.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE       93392250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       114140000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      3210631500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             15313709880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             18560480400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              8355694875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1             10127246250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            34468020600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            42564974400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9145360080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9669449520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        305334338400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        305334338400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        706795645770                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        761334514875                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2184875958000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2137034844750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3264288727605                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3284625848595                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.275408                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.625792                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               18020                       # Transaction distribution
system.membus.trans_dist::ReadResp              18020                       # Transaction distribution
system.membus.trans_dist::WriteReq                 22                       # Transaction distribution
system.membus.trans_dist::WriteResp                22                       # Transaction distribution
system.membus.trans_dist::Writeback             10715                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              195                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            113                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             308                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9381                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9381                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         5752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total         5752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        11254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        11264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         2858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         2858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         5165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         5177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port         9749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total         9749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        30159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        30173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total          141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  65212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       184064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       184064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       428544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total       428584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port        91456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total        91456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       186560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       186608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port       311936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total       311936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave           56                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      1182336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      1182392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total         3424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2391600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              965                       # Total snoops (count)
system.membus.snoop_fanout::samples             38424                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                   38424    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total               38424                       # Request fanout histogram
system.membus.reqLayer0.occupancy               44000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           124146997                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy           26942750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           41280462                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy           13436500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           20465979                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy           45661500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy          107831721                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer8.occupancy             464250                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy             571243                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                       37991                       # DTB read hits
system.cpu0.dtb.read_misses                        97                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                   11155                       # DTB read accesses
system.cpu0.dtb.write_hits                      30945                       # DTB write hits
system.cpu0.dtb.write_misses                       16                       # DTB write misses
system.cpu0.dtb.write_acv                           8                       # DTB write access violations
system.cpu0.dtb.write_accesses                   6663                       # DTB write accesses
system.cpu0.dtb.data_hits                       68936                       # DTB hits
system.cpu0.dtb.data_misses                       113                       # DTB misses
system.cpu0.dtb.data_acv                            8                       # DTB access violations
system.cpu0.dtb.data_accesses                   17818                       # DTB accesses
system.cpu0.itb.fetch_hits                      56812                       # ITB hits
system.cpu0.itb.fetch_misses                      110                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                  56922                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         2462355                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                     186802                       # Number of instructions committed
system.cpu0.committedOps                       186802                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               180307                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                   261                       # Number of float alu accesses
system.cpu0.num_func_calls                       4971                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        18800                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      180307                       # number of integer instructions
system.cpu0.num_fp_insts                          261                       # number of float instructions
system.cpu0.num_int_register_reads             249081                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            128817                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                 135                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                102                       # number of times the floating registers were written
system.cpu0.num_mem_refs                        69220                       # number of memory refs
system.cpu0.num_load_insts                      38207                       # Number of load instructions
system.cpu0.num_store_insts                     31013                       # Number of store instructions
system.cpu0.num_idle_cycles              1799206.573229                       # Number of idle cycles
system.cpu0.num_busy_cycles              663148.426771                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.269315                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.730685                       # Percentage of idle cycles
system.cpu0.Branches                            25315                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 3120      1.67%      1.67% # Class of executed instruction
system.cpu0.op_class::IntAlu                   109297     58.47%     60.14% # Class of executed instruction
system.cpu0.op_class::IntMult                     207      0.11%     60.25% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.25% # Class of executed instruction
system.cpu0.op_class::FloatAdd                     30      0.02%     60.27% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.27% # Class of executed instruction
system.cpu0.op_class::MemRead                   39234     20.99%     81.26% # Class of executed instruction
system.cpu0.op_class::MemWrite                  31298     16.74%     98.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                  3737      2.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    186923                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       678                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     183     44.10%     44.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      3      0.72%     44.82% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.24%     45.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    228     54.94%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 415                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      183     49.59%     49.59% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       3      0.81%     50.41% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.27%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     182     49.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  369                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2302053000     93.39%     93.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2921000      0.12%     93.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2925000      0.12%     93.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              157023000      6.37%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2464922000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.798246                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.889157                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     50.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     50.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     2                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.23%      0.23% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   13      2.93%      3.16% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.23%      3.39% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  388     87.58%     90.97% # number of callpals executed
system.cpu0.kern.callpal::rdps                      6      1.35%     92.33% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.23%     92.55% # number of callpals executed
system.cpu0.kern.callpal::rti                      23      5.19%     97.74% # number of callpals executed
system.cpu0.kern.callpal::callsys                  10      2.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   443                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               37                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 19                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 20                      
system.cpu0.kern.mode_good::user                   19                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.540541                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.696429                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         650924000     74.79%     74.79% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           219357000     25.21%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      13                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                  22                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 22                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                44000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               22000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             2876                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             309721                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3388                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            91.417060                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          502                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           376720                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          376720                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       184046                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         184046                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       184046                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          184046                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       184046                       # number of overall hits
system.cpu0.icache.overall_hits::total         184046                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         2876                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2876                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         2876                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2876                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         2876                       # number of overall misses
system.cpu0.icache.overall_misses::total         2876                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    163701750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    163701750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    163701750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    163701750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    163701750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    163701750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       186922                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       186922                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       186922                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       186922                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       186922                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       186922                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.015386                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015386                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.015386                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015386                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.015386                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015386                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56919.940890                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56919.940890                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56919.940890                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56919.940890                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56919.940890                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56919.940890                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         2876                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2876                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         2876                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2876                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         2876                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2876                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    150080250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    150080250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    150080250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    150080250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    150080250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    150080250                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.015386                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015386                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.015386                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015386                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.015386                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015386                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52183.675243                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52183.675243                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52183.675243                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52183.675243                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52183.675243                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52183.675243                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             4355                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          885.383470                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              94091                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5076                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            18.536446                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   885.383470                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.864632                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.864632                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          721                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          719                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.704102                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           142545                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          142545                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        35059                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          35059                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        28317                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         28317                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data          549                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          549                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data          624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        63376                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           63376                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        63376                       # number of overall hits
system.cpu0.dcache.overall_hits::total          63376                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         2391                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2391                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1985                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          111                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           35                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4376                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4376                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4376                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4376                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    127003750                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    127003750                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    104240471                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    104240471                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      5524250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5524250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       283991                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       283991                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    231244221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    231244221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    231244221                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    231244221                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        37450                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        37450                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        30302                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        30302                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data          660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data          659                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          659                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        67752                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        67752                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        67752                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        67752                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.063845                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063845                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.065507                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065507                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.168182                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.168182                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.053111                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.053111                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.064588                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.064588                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.064588                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.064588                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 53117.419490                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53117.419490                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52514.091184                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52514.091184                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 49768.018018                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49768.018018                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8114.028571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8114.028571                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 52843.743373                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52843.743373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 52843.743373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52843.743373                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2795                       # number of writebacks
system.cpu0.dcache.writebacks::total             2795                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         2391                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2391                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         1985                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1985                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          111                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          111                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           35                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           35                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         4376                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4376                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         4376                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4376                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    115648250                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    115648250                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     95133529                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     95133529                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      4997750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4997750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       126009                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       126009                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    210781779                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    210781779                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    210781779                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    210781779                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data      1014000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      1014000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data      1014000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1014000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.063845                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063845                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.065507                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065507                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.168182                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.168182                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.053111                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.053111                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.064588                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064588                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.064588                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064588                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 48368.151401                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48368.151401                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 47926.211083                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47926.211083                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 45024.774775                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45024.774775                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3600.257143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3600.257143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 48167.682587                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48167.682587                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 48167.682587                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 48167.682587                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       26293                       # DTB read hits
system.cpu1.dtb.read_misses                       336                       # DTB read misses
system.cpu1.dtb.read_acv                           13                       # DTB read access violations
system.cpu1.dtb.read_accesses                    1844                       # DTB read accesses
system.cpu1.dtb.write_hits                      15663                       # DTB write hits
system.cpu1.dtb.write_misses                       39                       # DTB write misses
system.cpu1.dtb.write_acv                          10                       # DTB write access violations
system.cpu1.dtb.write_accesses                    877                       # DTB write accesses
system.cpu1.dtb.data_hits                       41956                       # DTB hits
system.cpu1.dtb.data_misses                       375                       # DTB misses
system.cpu1.dtb.data_acv                           23                       # DTB access violations
system.cpu1.dtb.data_accesses                    2721                       # DTB accesses
system.cpu1.itb.fetch_hits                      24442                       # ITB hits
system.cpu1.itb.fetch_misses                      127                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  24569                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         2929830                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     146217                       # Number of instructions committed
system.cpu1.committedOps                       146217                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               140557                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   297                       # Number of float alu accesses
system.cpu1.num_func_calls                       2957                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        16891                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      140557                       # number of integer instructions
system.cpu1.num_fp_insts                          297                       # number of float instructions
system.cpu1.num_int_register_reads             187037                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            106760                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 153                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                155                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        43106                       # number of memory refs
system.cpu1.num_load_insts                      27208                       # Number of load instructions
system.cpu1.num_store_insts                     15898                       # Number of store instructions
system.cpu1.num_idle_cycles              2415054.252303                       # Number of idle cycles
system.cpu1.num_busy_cycles              514775.747697                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.175702                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.824298                       # Percentage of idle cycles
system.cpu1.Branches                            21010                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 2910      1.98%      1.98% # Class of executed instruction
system.cpu1.op_class::IntAlu                    92520     63.10%     65.09% # Class of executed instruction
system.cpu1.op_class::IntMult                     107      0.07%     65.16% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     65.16% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     25      0.02%     65.18% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      3      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     65.18% # Class of executed instruction
system.cpu1.op_class::MemRead                   28310     19.31%     84.49% # Class of executed instruction
system.cpu1.op_class::MemWrite                  15909     10.85%     95.34% # Class of executed instruction
system.cpu1.op_class::IprAccess                  6831      4.66%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    146615                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       874                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     114     43.02%     43.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      3      1.13%     44.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.13%     45.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    145     54.72%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 265                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      114     48.93%     48.93% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       3      1.29%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.29%     51.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     113     48.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  233                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              2846544000     97.16%     97.16% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1725000      0.06%     97.22% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                5048000      0.17%     97.39% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               76513000      2.61%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          2929830000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.779310                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.879245                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.29%      0.29% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   60     17.44%     17.73% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.45%     19.19% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  186     54.07%     73.26% # number of callpals executed
system.cpu1.kern.callpal::rdps                      7      2.03%     75.29% # number of callpals executed
system.cpu1.kern.callpal::rti                      74     21.51%     96.80% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.62%     99.42% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.58%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   344                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 69                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  7                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 70                      
system.cpu1.kern.mode_good::user                   69                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.551181                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.142857                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.689655                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         501871000      6.40%      6.40% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            66341000      0.85%      7.25% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          7267424000     92.75%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      60                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             1429                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5777573                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1941                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2976.596084                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          459                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           294659                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          294659                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       145186                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         145186                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       145186                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          145186                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       145186                       # number of overall hits
system.cpu1.icache.overall_hits::total         145186                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1429                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1429                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1429                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1429                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1429                       # number of overall misses
system.cpu1.icache.overall_misses::total         1429                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     84775500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     84775500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     84775500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     84775500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     84775500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     84775500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       146615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       146615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       146615                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       146615                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       146615                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       146615                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009747                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009747                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009747                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009747                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009747                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009747                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59325.052484                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59325.052484                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59325.052484                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59325.052484                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59325.052484                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59325.052484                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1429                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1429                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1429                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1429                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1429                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1429                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     77908500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     77908500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     77908500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     77908500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     77908500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     77908500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009747                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009747                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009747                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009747                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009747                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009747                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54519.594122                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54519.594122                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54519.594122                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54519.594122                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54519.594122                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54519.594122                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             1824                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          891.932731                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             431317                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2732                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           157.875915                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   891.932731                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.871028                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.871028                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          908                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          875                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            87414                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           87414                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        24947                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          24947                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        14517                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         14517                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          459                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          459                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          476                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          476                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        39464                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           39464                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        39464                       # number of overall hits
system.cpu1.dcache.overall_hits::total          39464                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1411                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1411                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          751                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          751                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           42                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           25                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         2162                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2162                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         2162                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2162                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     85694000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     85694000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     45248733                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     45248733                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      1800250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1800250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       200996                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       200996                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    130942733                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    130942733                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    130942733                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    130942733                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        26358                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        26358                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        15268                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15268                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          501                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          501                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        41626                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        41626                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        41626                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        41626                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.053532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.053532                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.049188                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.049188                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.083832                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.083832                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.049900                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.049900                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.051939                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.051939                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.051939                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.051939                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 60732.813607                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60732.813607                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 60251.308921                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60251.308921                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 42863.095238                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42863.095238                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8039.840000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8039.840000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 60565.556429                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60565.556429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 60565.556429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60565.556429                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          859                       # number of writebacks
system.cpu1.dcache.writebacks::total              859                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1411                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1411                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          751                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          751                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           42                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2162                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2162                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     78790000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     78790000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     41599267                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     41599267                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      1611750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1611750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        93004                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        93004                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    120389267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    120389267                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    120389267                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    120389267                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      1218000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1218000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      1218000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1218000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.053532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.053532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.049188                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049188                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.083832                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.083832                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.049900                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.049900                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.051939                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051939                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.051939                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051939                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 55839.829908                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55839.829908                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 55391.833555                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55391.833555                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data        38375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3720.160000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3720.160000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 55684.212303                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55684.212303                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 55684.212303                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55684.212303                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                       85780                       # DTB read hits
system.cpu2.dtb.read_misses                       371                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                   34021                       # DTB read accesses
system.cpu2.dtb.write_hits                      90153                       # DTB write hits
system.cpu2.dtb.write_misses                      106                       # DTB write misses
system.cpu2.dtb.write_acv                           5                       # DTB write access violations
system.cpu2.dtb.write_accesses                  15515                       # DTB write accesses
system.cpu2.dtb.data_hits                      175933                       # DTB hits
system.cpu2.dtb.data_misses                       477                       # DTB misses
system.cpu2.dtb.data_acv                            5                       # DTB access violations
system.cpu2.dtb.data_accesses                   49536                       # DTB accesses
system.cpu2.itb.fetch_hits                     162703                       # ITB hits
system.cpu2.itb.fetch_misses                      152                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                 162855                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         3884328                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                     465730                       # Number of instructions committed
system.cpu2.committedOps                       465730                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses               448221                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  3618                       # Number of float alu accesses
system.cpu2.num_func_calls                       9005                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts        47958                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                      448221                       # number of integer instructions
system.cpu2.num_fp_insts                         3618                       # number of float instructions
system.cpu2.num_int_register_reads             645591                       # number of times the integer registers were read
system.cpu2.num_int_register_writes            305795                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                2367                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               2352                       # number of times the floating registers were written
system.cpu2.num_mem_refs                       177049                       # number of memory refs
system.cpu2.num_load_insts                      86619                       # Number of load instructions
system.cpu2.num_store_insts                     90430                       # Number of store instructions
system.cpu2.num_idle_cycles              1375492.385274                       # Number of idle cycles
system.cpu2.num_busy_cycles              2508835.614726                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.645887                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.354113                       # Percentage of idle cycles
system.cpu2.Branches                            59999                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                 9763      2.09%      2.09% # Class of executed instruction
system.cpu2.op_class::IntAlu                   265490     56.95%     59.04% # Class of executed instruction
system.cpu2.op_class::IntMult                     582      0.12%     59.17% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     59.17% # Class of executed instruction
system.cpu2.op_class::FloatAdd                   1172      0.25%     59.42% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     59.42% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     59.42% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     59.42% # Class of executed instruction
system.cpu2.op_class::FloatDiv                    227      0.05%     59.47% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     59.47% # Class of executed instruction
system.cpu2.op_class::MemRead                   89129     19.12%     78.58% # Class of executed instruction
system.cpu2.op_class::MemWrite                  90497     19.41%     97.99% # Class of executed instruction
system.cpu2.op_class::IprAccess                  9352      2.01%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                    466212                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1296                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     279     48.02%     48.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      3      0.52%     48.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.17%     48.71% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    298     51.29%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 581                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      277     49.73%     49.73% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       3      0.54%     50.27% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.18%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     276     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  557                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              3732595000     96.15%     96.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                3391000      0.09%     96.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 934000      0.02%     96.26% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              145121000      3.74%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          3882041000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.992832                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.926174                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.958692                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    12                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    3      0.46%      0.46% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   53      8.05%      8.51% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  474     72.04%     80.55% # number of callpals executed
system.cpu2.kern.callpal::rdps                      7      1.06%     81.61% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.15%     81.76% # number of callpals executed
system.cpu2.kern.callpal::rti                     103     15.65%     97.42% # number of callpals executed
system.cpu2.kern.callpal::callsys                  15      2.28%     99.70% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.30%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   658                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              155                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 96                      
system.cpu2.kern.mode_good::user                   97                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.619355                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.765873                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        5416723000     90.59%     90.59% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           562338000      9.41%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements             4873                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.964387                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             503809                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5385                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            93.557846                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.964387                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999930                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          249                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           937301                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          937301                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       461338                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         461338                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       461338                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          461338                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       461338                       # number of overall hits
system.cpu2.icache.overall_hits::total         461338                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         4875                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4875                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         4875                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4875                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         4875                       # number of overall misses
system.cpu2.icache.overall_misses::total         4875                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    274547500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    274547500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    274547500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    274547500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    274547500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    274547500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       466213                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       466213                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       466213                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       466213                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       466213                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       466213                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.010457                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010457                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.010457                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010457                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.010457                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010457                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 56317.435897                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56317.435897                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 56317.435897                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56317.435897                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 56317.435897                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56317.435897                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         4875                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4875                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         4875                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4875                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         4875                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4875                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    251474500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    251474500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    251474500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    251474500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    251474500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    251474500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.010457                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.010457                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.010457                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.010457                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.010457                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.010457                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 51584.512821                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51584.512821                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 51584.512821                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51584.512821                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 51584.512821                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51584.512821                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            11076                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          862.991931                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             180457                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            12100                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.913802                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   862.991931                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.842766                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.842766                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           364467                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          364467                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        80265                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          80265                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        82081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         82081                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         1200                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1200                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         1255                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1255                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       162346                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          162346                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       162346                       # number of overall hits
system.cpu2.dcache.overall_hits::total         162346                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         4678                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4678                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         6829                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         6829                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          105                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           44                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        11507                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11507                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        11507                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11507                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    264343500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    264343500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    357277477                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    357277477                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      5232750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5232750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data       354994                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       354994                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    621620977                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    621620977                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    621620977                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    621620977                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        84943                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        84943                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        88910                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        88910                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         1305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         1299                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1299                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       173853                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       173853                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       173853                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       173853                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.055072                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.055072                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.076808                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.076808                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.080460                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.080460                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.033872                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.033872                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.066188                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.066188                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.066188                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.066188                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 56507.802480                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56507.802480                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 52317.685898                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52317.685898                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 49835.714286                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 49835.714286                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  8068.045455                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8068.045455                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 54021.115582                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54021.115582                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 54021.115582                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54021.115582                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7049                       # number of writebacks
system.cpu2.dcache.writebacks::total             7049                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         4678                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4678                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         6829                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         6829                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          105                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           44                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        11507                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        11507                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        11507                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        11507                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    242052500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    242052500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    326142523                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    326142523                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      4733250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4733250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       167006                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       167006                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    568195023                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    568195023                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    568195023                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    568195023                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data      1416000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1416000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data      1416000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1416000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.055072                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055072                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.076808                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.076808                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.080460                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.080460                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.033872                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.033872                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.066188                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.066188                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.066188                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.066188                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 51742.731937                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 51742.731937                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 47758.459950                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 47758.459950                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 45078.571429                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45078.571429                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3795.590909                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3795.590909                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 49378.206570                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49378.206570                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 49378.206570                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49378.206570                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                        1274                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                        689                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                        1963                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                        835                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                    835                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         2929394                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                       5851                       # Number of instructions committed
system.cpu3.committedOps                         5851                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                 5551                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                        240                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts          426                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                        5551                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads               7505                       # number of times the integer registers were read
system.cpu3.num_int_register_writes              4402                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                         1967                       # number of memory refs
system.cpu3.num_load_insts                       1274                       # Number of load instructions
system.cpu3.num_store_insts                       693                       # Number of store instructions
system.cpu3.num_idle_cycles              2909724.359771                       # Number of idle cycles
system.cpu3.num_busy_cycles              19669.640229                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.006715                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.993285                       # Percentage of idle cycles
system.cpu3.Branches                              791                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                   37      0.63%      0.63% # Class of executed instruction
system.cpu3.op_class::IntAlu                     3477     59.43%     60.06% # Class of executed instruction
system.cpu3.op_class::IntMult                      17      0.29%     60.35% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     60.35% # Class of executed instruction
system.cpu3.op_class::MemRead                    1338     22.87%     83.22% # Class of executed instruction
system.cpu3.op_class::MemWrite                    694     11.86%     95.08% # Class of executed instruction
system.cpu3.op_class::IprAccess                   288      4.92%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                      5851                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        69                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      19     30.16%     30.16% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      3      4.76%     34.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      1.59%     36.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     40     63.49%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  63                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       19     46.34%     46.34% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       3      7.32%     53.66% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      2.44%     56.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      18     43.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   41                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              2913277000     99.45%     99.45% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1431000      0.05%     99.50% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1298000      0.04%     99.54% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               13388000      0.46%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          2929394000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.450000                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.650794                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpipl                   55     84.62%     84.62% # number of callpals executed
system.cpu3.kern.callpal::rdps                      6      9.23%     93.85% # number of callpals executed
system.cpu3.kern.callpal::rti                       4      6.15%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    65                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                4                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements               49                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              78650                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              561                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           140.196078                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          464                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            11751                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           11751                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         5802                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           5802                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         5802                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            5802                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         5802                       # number of overall hits
system.cpu3.icache.overall_hits::total           5802                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      3571250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3571250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      3571250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3571250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      3571250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3571250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         5851                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         5851                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         5851                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         5851                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         5851                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         5851                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.008375                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008375                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.008375                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008375                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.008375                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008375                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 72882.653061                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 72882.653061                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 72882.653061                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 72882.653061                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 72882.653061                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 72882.653061                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           49                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           49                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           49                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3328750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3328750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3328750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3328750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3328750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3328750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.008375                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.008375                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.008375                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.008375                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.008375                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.008375                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 67933.673469                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67933.673469                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 67933.673469                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67933.673469                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 67933.673469                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67933.673469                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements               26                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          873.853866                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              16245                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              894                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            18.171141                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   873.853866                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.853373                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.853373                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          868                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          865                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             3976                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            3976                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         1204                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           1204                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          649                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           649                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data           17                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data           16                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data         1853                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            1853                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         1853                       # number of overall hits
system.cpu3.dcache.overall_hits::total           1853                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           44                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           11                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            9                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            9                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           55                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           55                       # number of overall misses
system.cpu3.dcache.overall_misses::total           55                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      2223500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      2223500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data       280496                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       280496                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data       322250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       322250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        79997                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        79997                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      2503996                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      2503996                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      2503996                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      2503996                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         1248                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         1248                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          660                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          660                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         1908                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         1908                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         1908                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         1908                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.035256                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.035256                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.016667                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.016667                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.360000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.360000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.028826                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028826                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.028826                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028826                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 50534.090909                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 50534.090909                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 25499.636364                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25499.636364                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 35805.555556                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35805.555556                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8888.555556                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8888.555556                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 45527.200000                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45527.200000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 45527.200000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45527.200000                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu3.dcache.writebacks::total               12                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           44                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           11                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            9                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            9                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           55                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           55                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      2008500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      2008500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       225504                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       225504                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data       281750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       281750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        38003                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        38003                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      2234004                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      2234004                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      2234004                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      2234004                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data       808000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       808000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data       808000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       808000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.035256                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035256                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.016667                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.346154                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.346154                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.028826                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.028826                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.028826                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.028826                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 45647.727273                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45647.727273                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 20500.363636                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 20500.363636                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 31305.555556                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31305.555556                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  4222.555556                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4222.555556                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 40618.254545                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 40618.254545                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 40618.254545                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 40618.254545                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
