// Seed: 3308090216
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input wor id_2,
    input wand id_3,
    output supply1 id_4,
    output tri0 module_0,
    output uwire id_6,
    output wand id_7,
    output wand id_8,
    input wire id_9,
    output tri0 id_10,
    input wire id_11,
    input tri0 id_12,
    input tri1 id_13,
    input wor id_14,
    input tri0 id_15,
    input uwire id_16,
    input supply1 id_17,
    input supply0 id_18,
    input wand id_19
);
  wire id_21;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input wand id_2,
    output tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8,
    input tri1 id_9,
    output wire id_10,
    output supply1 id_11
);
  assign id_10 = id_0;
  module_0(
      id_10,
      id_4,
      id_8,
      id_5,
      id_1,
      id_11,
      id_4,
      id_3,
      id_11,
      id_0,
      id_10,
      id_6,
      id_5,
      id_7,
      id_0,
      id_0,
      id_5,
      id_8,
      id_8,
      id_0
  );
endmodule
