{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 11:19:57 2019 " "Info: Processing started: Fri Oct 11 11:19:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 2 -1 0 } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register estado.FETCH PCSource\[0\]~reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"estado.FETCH\" and destination register \"PCSource\[0\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.453 ns + Longest register register " "Info: + Longest register to register delay is 1.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns estado.FETCH 1 REG LCFF_X2_Y9_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y9_N27; Fanout = 4; REG Node = 'estado.FETCH'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado.FETCH } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.228 ns) 0.488 ns RegDst~0 2 COMB LCCOMB_X2_Y9_N28 2 " "Info: 2: + IC(0.260 ns) + CELL(0.228 ns) = 0.488 ns; Loc. = LCCOMB_X2_Y9_N28; Fanout = 2; COMB Node = 'RegDst~0'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { estado.FETCH RegDst~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.746 ns) 1.453 ns PCSource\[0\]~reg0 3 REG LCFF_X2_Y9_N5 3 " "Info: 3: + IC(0.219 ns) + CELL(0.746 ns) = 1.453 ns; Loc. = LCFF_X2_Y9_N5; Fanout = 3; REG Node = 'PCSource\[0\]~reg0'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { RegDst~0 PCSource[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.974 ns ( 67.03 % ) " "Info: Total cell delay = 0.974 ns ( 67.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.479 ns ( 32.97 % ) " "Info: Total interconnect delay = 0.479 ns ( 32.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { estado.FETCH RegDst~0 PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "1.453 ns" { estado.FETCH {} RegDst~0 {} PCSource[0]~reg0 {} } { 0.000ns 0.260ns 0.219ns } { 0.000ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.468 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns PCSource\[0\]~reg0 3 REG LCFF_X2_Y9_N5 3 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X2_Y9_N5; Fanout = 3; REG Node = 'PCSource\[0\]~reg0'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.468 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns estado.FETCH 3 REG LCFF_X2_Y9_N27 4 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X2_Y9_N27; Fanout = 4; REG Node = 'estado.FETCH'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock~clkctrl estado.FETCH } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl estado.FETCH } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} estado.FETCH {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl estado.FETCH } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} estado.FETCH {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { estado.FETCH RegDst~0 PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "1.453 ns" { estado.FETCH {} RegDst~0 {} PCSource[0]~reg0 {} } { 0.000ns 0.260ns 0.219ns } { 0.000ns 0.228ns 0.746ns } "" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl estado.FETCH } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} estado.FETCH {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { PCSource[0]~reg0 {} } {  } {  } "" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ShiftCtrl\[0\]~reg0 Opcode\[0\] clock 5.490 ns register " "Info: tsu for register \"ShiftCtrl\[0\]~reg0\" (data pin = \"Opcode\[0\]\", clock pin = \"clock\") is 5.490 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.868 ns + Longest pin register " "Info: + Longest pin to register delay is 7.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Opcode\[0\] 1 PIN PIN_B16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B16; Fanout = 1; PIN Node = 'Opcode\[0\]'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[0] } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.934 ns) + CELL(0.378 ns) 6.159 ns Equal0~0 2 COMB LCCOMB_X3_Y9_N4 9 " "Info: 2: + IC(4.934 ns) + CELL(0.378 ns) = 6.159 ns; Loc. = LCCOMB_X3_Y9_N4; Fanout = 9; COMB Node = 'Equal0~0'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { Opcode[0] Equal0~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.346 ns) 6.897 ns ShiftCtrl\[0\]~0 3 COMB LCCOMB_X2_Y9_N20 2 " "Info: 3: + IC(0.392 ns) + CELL(0.346 ns) = 6.897 ns; Loc. = LCCOMB_X2_Y9_N20; Fanout = 2; COMB Node = 'ShiftCtrl\[0\]~0'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Equal0~0 ShiftCtrl[0]~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.746 ns) 7.868 ns ShiftCtrl\[0\]~reg0 4 REG LCFF_X2_Y9_N23 4 " "Info: 4: + IC(0.225 ns) + CELL(0.746 ns) = 7.868 ns; Loc. = LCFF_X2_Y9_N23; Fanout = 4; REG Node = 'ShiftCtrl\[0\]~reg0'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { ShiftCtrl[0]~0 ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.317 ns ( 29.45 % ) " "Info: Total cell delay = 2.317 ns ( 29.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.551 ns ( 70.55 % ) " "Info: Total interconnect delay = 5.551 ns ( 70.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "7.868 ns" { Opcode[0] Equal0~0 ShiftCtrl[0]~0 ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "7.868 ns" { Opcode[0] {} Opcode[0]~combout {} Equal0~0 {} ShiftCtrl[0]~0 {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.000ns 4.934ns 0.392ns 0.225ns } { 0.000ns 0.847ns 0.378ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.468 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns ShiftCtrl\[0\]~reg0 3 REG LCFF_X2_Y9_N23 4 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X2_Y9_N23; Fanout = 4; REG Node = 'ShiftCtrl\[0\]~reg0'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock~clkctrl ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "7.868 ns" { Opcode[0] Equal0~0 ShiftCtrl[0]~0 ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "7.868 ns" { Opcode[0] {} Opcode[0]~combout {} Equal0~0 {} ShiftCtrl[0]~0 {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.000ns 4.934ns 0.392ns 0.225ns } { 0.000ns 0.847ns 0.378ns 0.346ns 0.746ns } "" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock RegDst\[1\] RegDst\[1\]~reg0 6.511 ns register " "Info: tco from clock \"clock\" to destination pin \"RegDst\[1\]\" through register \"RegDst\[1\]~reg0\" is 6.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.468 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns RegDst\[1\]~reg0 3 REG LCFF_X2_Y9_N17 2 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X2_Y9_N17; Fanout = 2; REG Node = 'RegDst\[1\]~reg0'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock~clkctrl RegDst[1]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl RegDst[1]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} RegDst[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.949 ns + Longest register pin " "Info: + Longest register to pin delay is 3.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegDst\[1\]~reg0 1 REG LCFF_X2_Y9_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y9_N17; Fanout = 2; REG Node = 'RegDst\[1\]~reg0'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegDst[1]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.997 ns) + CELL(1.952 ns) 3.949 ns RegDst\[1\] 2 PIN PIN_D15 0 " "Info: 2: + IC(1.997 ns) + CELL(1.952 ns) = 3.949 ns; Loc. = PIN_D15; Fanout = 0; PIN Node = 'RegDst\[1\]'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.949 ns" { RegDst[1]~reg0 RegDst[1] } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 49.43 % ) " "Info: Total cell delay = 1.952 ns ( 49.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.997 ns ( 50.57 % ) " "Info: Total interconnect delay = 1.997 ns ( 50.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.949 ns" { RegDst[1]~reg0 RegDst[1] } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.949 ns" { RegDst[1]~reg0 {} RegDst[1] {} } { 0.000ns 1.997ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl RegDst[1]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} RegDst[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.949 ns" { RegDst[1]~reg0 RegDst[1] } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.949 ns" { RegDst[1]~reg0 {} RegDst[1] {} } { 0.000ns 1.997ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MemToReg\[0\]~reg0 reset clock -1.993 ns register " "Info: th for register \"MemToReg\[0\]~reg0\" (data pin = \"reset\", clock pin = \"clock\") is -1.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.471 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns MemToReg\[0\]~reg0 3 REG LCFF_X3_Y9_N19 5 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X3_Y9_N19; Fanout = 5; REG Node = 'MemToReg\[0\]~reg0'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock~clkctrl MemToReg[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl MemToReg[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} MemToReg[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.613 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns reset 1 PIN PIN_N15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N15; Fanout = 16; PIN Node = 'reset'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.625 ns) + CELL(0.053 ns) 4.458 ns MemToReg\[0\]~0 2 COMB LCCOMB_X3_Y9_N18 1 " "Info: 2: + IC(3.625 ns) + CELL(0.053 ns) = 4.458 ns; Loc. = LCCOMB_X3_Y9_N18; Fanout = 1; COMB Node = 'MemToReg\[0\]~0'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.678 ns" { reset MemToReg[0]~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.613 ns MemToReg\[0\]~reg0 3 REG LCFF_X3_Y9_N19 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.613 ns; Loc. = LCFF_X3_Y9_N19; Fanout = 5; REG Node = 'MemToReg\[0\]~reg0'" {  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { MemToReg[0]~0 MemToReg[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiagosousa/Documents/projetoHW/Quartus II/Controle.v" 86 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.988 ns ( 21.42 % ) " "Info: Total cell delay = 0.988 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.625 ns ( 78.58 % ) " "Info: Total interconnect delay = 3.625 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.613 ns" { reset MemToReg[0]~0 MemToReg[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.613 ns" { reset {} reset~combout {} MemToReg[0]~0 {} MemToReg[0]~reg0 {} } { 0.000ns 0.000ns 3.625ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl MemToReg[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} MemToReg[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.613 ns" { reset MemToReg[0]~0 MemToReg[0]~reg0 } "NODE_NAME" } } { "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiagosousa/downloads/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.613 ns" { reset {} reset~combout {} MemToReg[0]~0 {} MemToReg[0]~reg0 {} } { 0.000ns 0.000ns 3.625ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 11:19:57 2019 " "Info: Processing ended: Fri Oct 11 11:19:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
