{
  "module_name": "cxd2880_dvbt2.h",
  "hash_id": "1d514fc3882bfc34baed7e9090e8c455d1fb868ab32434896eeb97d049be2b29",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/cxd2880/cxd2880_dvbt2.h",
  "human_readable_source": " \n \n\n#ifndef CXD2880_DVBT2_H\n#define CXD2880_DVBT2_H\n\n#include \"cxd2880_common.h\"\n\nenum cxd2880_dvbt2_profile {\n\tCXD2880_DVBT2_PROFILE_BASE,\n\tCXD2880_DVBT2_PROFILE_LITE,\n\tCXD2880_DVBT2_PROFILE_ANY\n};\n\nenum cxd2880_dvbt2_version {\n\tCXD2880_DVBT2_V111,\n\tCXD2880_DVBT2_V121,\n\tCXD2880_DVBT2_V131\n};\n\nenum cxd2880_dvbt2_s1 {\n\tCXD2880_DVBT2_S1_BASE_SISO = 0x00,\n\tCXD2880_DVBT2_S1_BASE_MISO = 0x01,\n\tCXD2880_DVBT2_S1_NON_DVBT2 = 0x02,\n\tCXD2880_DVBT2_S1_LITE_SISO = 0x03,\n\tCXD2880_DVBT2_S1_LITE_MISO = 0x04,\n\tCXD2880_DVBT2_S1_RSVD3 = 0x05,\n\tCXD2880_DVBT2_S1_RSVD4 = 0x06,\n\tCXD2880_DVBT2_S1_RSVD5 = 0x07,\n\tCXD2880_DVBT2_S1_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_base_s2 {\n\tCXD2880_DVBT2_BASE_S2_M2K_G_ANY = 0x00,\n\tCXD2880_DVBT2_BASE_S2_M8K_G_DVBT = 0x01,\n\tCXD2880_DVBT2_BASE_S2_M4K_G_ANY = 0x02,\n\tCXD2880_DVBT2_BASE_S2_M1K_G_ANY = 0x03,\n\tCXD2880_DVBT2_BASE_S2_M16K_G_ANY = 0x04,\n\tCXD2880_DVBT2_BASE_S2_M32K_G_DVBT = 0x05,\n\tCXD2880_DVBT2_BASE_S2_M8K_G_DVBT2 = 0x06,\n\tCXD2880_DVBT2_BASE_S2_M32K_G_DVBT2 = 0x07,\n\tCXD2880_DVBT2_BASE_S2_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_lite_s2 {\n\tCXD2880_DVBT2_LITE_S2_M2K_G_ANY = 0x00,\n\tCXD2880_DVBT2_LITE_S2_M8K_G_DVBT = 0x01,\n\tCXD2880_DVBT2_LITE_S2_M4K_G_ANY = 0x02,\n\tCXD2880_DVBT2_LITE_S2_M16K_G_DVBT2 = 0x03,\n\tCXD2880_DVBT2_LITE_S2_M16K_G_DVBT = 0x04,\n\tCXD2880_DVBT2_LITE_S2_RSVD1 = 0x05,\n\tCXD2880_DVBT2_LITE_S2_M8K_G_DVBT2 = 0x06,\n\tCXD2880_DVBT2_LITE_S2_RSVD2 = 0x07,\n\tCXD2880_DVBT2_LITE_S2_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_guard {\n\tCXD2880_DVBT2_G1_32 = 0x00,\n\tCXD2880_DVBT2_G1_16 = 0x01,\n\tCXD2880_DVBT2_G1_8 = 0x02,\n\tCXD2880_DVBT2_G1_4 = 0x03,\n\tCXD2880_DVBT2_G1_128 = 0x04,\n\tCXD2880_DVBT2_G19_128 = 0x05,\n\tCXD2880_DVBT2_G19_256 = 0x06,\n\tCXD2880_DVBT2_G_RSVD1 = 0x07,\n\tCXD2880_DVBT2_G_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_mode {\n\tCXD2880_DVBT2_M2K = 0x00,\n\tCXD2880_DVBT2_M8K = 0x01,\n\tCXD2880_DVBT2_M4K = 0x02,\n\tCXD2880_DVBT2_M1K = 0x03,\n\tCXD2880_DVBT2_M16K = 0x04,\n\tCXD2880_DVBT2_M32K = 0x05,\n\tCXD2880_DVBT2_M_RSVD1 = 0x06,\n\tCXD2880_DVBT2_M_RSVD2 = 0x07\n};\n\nenum cxd2880_dvbt2_bw {\n\tCXD2880_DVBT2_BW_8 = 0x00,\n\tCXD2880_DVBT2_BW_7 = 0x01,\n\tCXD2880_DVBT2_BW_6 = 0x02,\n\tCXD2880_DVBT2_BW_5 = 0x03,\n\tCXD2880_DVBT2_BW_10 = 0x04,\n\tCXD2880_DVBT2_BW_1_7 = 0x05,\n\tCXD2880_DVBT2_BW_RSVD1 = 0x06,\n\tCXD2880_DVBT2_BW_RSVD2 = 0x07,\n\tCXD2880_DVBT2_BW_RSVD3 = 0x08,\n\tCXD2880_DVBT2_BW_RSVD4 = 0x09,\n\tCXD2880_DVBT2_BW_RSVD5 = 0x0a,\n\tCXD2880_DVBT2_BW_RSVD6 = 0x0b,\n\tCXD2880_DVBT2_BW_RSVD7 = 0x0c,\n\tCXD2880_DVBT2_BW_RSVD8 = 0x0d,\n\tCXD2880_DVBT2_BW_RSVD9 = 0x0e,\n\tCXD2880_DVBT2_BW_RSVD10 = 0x0f,\n\tCXD2880_DVBT2_BW_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_l1pre_type {\n\tCXD2880_DVBT2_L1PRE_TYPE_TS = 0x00,\n\tCXD2880_DVBT2_L1PRE_TYPE_GS = 0x01,\n\tCXD2880_DVBT2_L1PRE_TYPE_TS_GS = 0x02,\n\tCXD2880_DVBT2_L1PRE_TYPE_RESERVED = 0x03,\n\tCXD2880_DVBT2_L1PRE_TYPE_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_papr {\n\tCXD2880_DVBT2_PAPR_0 = 0x00,\n\tCXD2880_DVBT2_PAPR_1 = 0x01,\n\tCXD2880_DVBT2_PAPR_2 = 0x02,\n\tCXD2880_DVBT2_PAPR_3 = 0x03,\n\tCXD2880_DVBT2_PAPR_RSVD1 = 0x04,\n\tCXD2880_DVBT2_PAPR_RSVD2 = 0x05,\n\tCXD2880_DVBT2_PAPR_RSVD3 = 0x06,\n\tCXD2880_DVBT2_PAPR_RSVD4 = 0x07,\n\tCXD2880_DVBT2_PAPR_RSVD5 = 0x08,\n\tCXD2880_DVBT2_PAPR_RSVD6 = 0x09,\n\tCXD2880_DVBT2_PAPR_RSVD7 = 0x0a,\n\tCXD2880_DVBT2_PAPR_RSVD8 = 0x0b,\n\tCXD2880_DVBT2_PAPR_RSVD9 = 0x0c,\n\tCXD2880_DVBT2_PAPR_RSVD10 = 0x0d,\n\tCXD2880_DVBT2_PAPR_RSVD11 = 0x0e,\n\tCXD2880_DVBT2_PAPR_RSVD12 = 0x0f,\n\tCXD2880_DVBT2_PAPR_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_l1post_constell {\n\tCXD2880_DVBT2_L1POST_BPSK = 0x00,\n\tCXD2880_DVBT2_L1POST_QPSK = 0x01,\n\tCXD2880_DVBT2_L1POST_QAM16 = 0x02,\n\tCXD2880_DVBT2_L1POST_QAM64 = 0x03,\n\tCXD2880_DVBT2_L1POST_C_RSVD1 = 0x04,\n\tCXD2880_DVBT2_L1POST_C_RSVD2 = 0x05,\n\tCXD2880_DVBT2_L1POST_C_RSVD3 = 0x06,\n\tCXD2880_DVBT2_L1POST_C_RSVD4 = 0x07,\n\tCXD2880_DVBT2_L1POST_C_RSVD5 = 0x08,\n\tCXD2880_DVBT2_L1POST_C_RSVD6 = 0x09,\n\tCXD2880_DVBT2_L1POST_C_RSVD7 = 0x0a,\n\tCXD2880_DVBT2_L1POST_C_RSVD8 = 0x0b,\n\tCXD2880_DVBT2_L1POST_C_RSVD9 = 0x0c,\n\tCXD2880_DVBT2_L1POST_C_RSVD10 = 0x0d,\n\tCXD2880_DVBT2_L1POST_C_RSVD11 = 0x0e,\n\tCXD2880_DVBT2_L1POST_C_RSVD12 = 0x0f,\n\tCXD2880_DVBT2_L1POST_CONSTELL_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_l1post_cr {\n\tCXD2880_DVBT2_L1POST_R1_2 = 0x00,\n\tCXD2880_DVBT2_L1POST_R_RSVD1 = 0x01,\n\tCXD2880_DVBT2_L1POST_R_RSVD2 = 0x02,\n\tCXD2880_DVBT2_L1POST_R_RSVD3 = 0x03,\n\tCXD2880_DVBT2_L1POST_R_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_l1post_fec_type {\n\tCXD2880_DVBT2_L1POST_FEC_LDPC16K = 0x00,\n\tCXD2880_DVBT2_L1POST_FEC_RSVD1 = 0x01,\n\tCXD2880_DVBT2_L1POST_FEC_RSVD2 = 0x02,\n\tCXD2880_DVBT2_L1POST_FEC_RSVD3 = 0x03,\n\tCXD2880_DVBT2_L1POST_FEC_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_pp {\n\tCXD2880_DVBT2_PP1 = 0x00,\n\tCXD2880_DVBT2_PP2 = 0x01,\n\tCXD2880_DVBT2_PP3 = 0x02,\n\tCXD2880_DVBT2_PP4 = 0x03,\n\tCXD2880_DVBT2_PP5 = 0x04,\n\tCXD2880_DVBT2_PP6 = 0x05,\n\tCXD2880_DVBT2_PP7 = 0x06,\n\tCXD2880_DVBT2_PP8 = 0x07,\n\tCXD2880_DVBT2_PP_RSVD1 = 0x08,\n\tCXD2880_DVBT2_PP_RSVD2 = 0x09,\n\tCXD2880_DVBT2_PP_RSVD3 = 0x0a,\n\tCXD2880_DVBT2_PP_RSVD4 = 0x0b,\n\tCXD2880_DVBT2_PP_RSVD5 = 0x0c,\n\tCXD2880_DVBT2_PP_RSVD6 = 0x0d,\n\tCXD2880_DVBT2_PP_RSVD7 = 0x0e,\n\tCXD2880_DVBT2_PP_RSVD8 = 0x0f,\n\tCXD2880_DVBT2_PP_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_plp_code_rate {\n\tCXD2880_DVBT2_R1_2 = 0x00,\n\tCXD2880_DVBT2_R3_5 = 0x01,\n\tCXD2880_DVBT2_R2_3 = 0x02,\n\tCXD2880_DVBT2_R3_4 = 0x03,\n\tCXD2880_DVBT2_R4_5 = 0x04,\n\tCXD2880_DVBT2_R5_6 = 0x05,\n\tCXD2880_DVBT2_R1_3 = 0x06,\n\tCXD2880_DVBT2_R2_5 = 0x07,\n\tCXD2880_DVBT2_PLP_CR_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_plp_constell {\n\tCXD2880_DVBT2_QPSK = 0x00,\n\tCXD2880_DVBT2_QAM16 = 0x01,\n\tCXD2880_DVBT2_QAM64 = 0x02,\n\tCXD2880_DVBT2_QAM256 = 0x03,\n\tCXD2880_DVBT2_CON_RSVD1 = 0x04,\n\tCXD2880_DVBT2_CON_RSVD2 = 0x05,\n\tCXD2880_DVBT2_CON_RSVD3 = 0x06,\n\tCXD2880_DVBT2_CON_RSVD4 = 0x07,\n\tCXD2880_DVBT2_CONSTELL_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_plp_type {\n\tCXD2880_DVBT2_PLP_TYPE_COMMON = 0x00,\n\tCXD2880_DVBT2_PLP_TYPE_DATA1 = 0x01,\n\tCXD2880_DVBT2_PLP_TYPE_DATA2 = 0x02,\n\tCXD2880_DVBT2_PLP_TYPE_RSVD1 = 0x03,\n\tCXD2880_DVBT2_PLP_TYPE_RSVD2 = 0x04,\n\tCXD2880_DVBT2_PLP_TYPE_RSVD3 = 0x05,\n\tCXD2880_DVBT2_PLP_TYPE_RSVD4 = 0x06,\n\tCXD2880_DVBT2_PLP_TYPE_RSVD5 = 0x07,\n\tCXD2880_DVBT2_PLP_TYPE_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_plp_payload {\n\tCXD2880_DVBT2_PLP_PAYLOAD_GFPS = 0x00,\n\tCXD2880_DVBT2_PLP_PAYLOAD_GCS = 0x01,\n\tCXD2880_DVBT2_PLP_PAYLOAD_GSE = 0x02,\n\tCXD2880_DVBT2_PLP_PAYLOAD_TS = 0x03,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD1 = 0x04,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD2 = 0x05,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD3 = 0x06,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD4 = 0x07,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD5 = 0x08,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD6 = 0x09,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD7 = 0x0a,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD8 = 0x0b,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD9 = 0x0c,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD10 = 0x0d,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD11 = 0x0e,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD12 = 0x0f,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD13 = 0x10,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD14 = 0x11,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD15 = 0x12,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD16 = 0x13,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD17 = 0x14,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD18 = 0x15,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD19 = 0x16,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD20 = 0x17,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD21 = 0x18,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD22 = 0x19,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD23 = 0x1a,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD24 = 0x1b,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD25 = 0x1c,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD26 = 0x1d,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD27 = 0x1e,\n\tCXD2880_DVBT2_PLP_PAYLOAD_RSVD28 = 0x1f,\n\tCXD2880_DVBT2_PLP_PAYLOAD_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_plp_fec {\n\tCXD2880_DVBT2_FEC_LDPC_16K = 0x00,\n\tCXD2880_DVBT2_FEC_LDPC_64K = 0x01,\n\tCXD2880_DVBT2_FEC_RSVD1 = 0x02,\n\tCXD2880_DVBT2_FEC_RSVD2 = 0x03,\n\tCXD2880_DVBT2_FEC_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_plp_mode {\n\tCXD2880_DVBT2_PLP_MODE_NOTSPECIFIED = 0x00,\n\tCXD2880_DVBT2_PLP_MODE_NM = 0x01,\n\tCXD2880_DVBT2_PLP_MODE_HEM = 0x02,\n\tCXD2880_DVBT2_PLP_MODE_RESERVED = 0x03,\n\tCXD2880_DVBT2_PLP_MODE_UNKNOWN = 0xff\n};\n\nenum cxd2880_dvbt2_plp_btype {\n\tCXD2880_DVBT2_PLP_COMMON,\n\tCXD2880_DVBT2_PLP_DATA\n};\n\nenum cxd2880_dvbt2_stream {\n\tCXD2880_DVBT2_STREAM_GENERIC_PACKETIZED = 0x00,\n\tCXD2880_DVBT2_STREAM_GENERIC_CONTINUOUS = 0x01,\n\tCXD2880_DVBT2_STREAM_GENERIC_ENCAPSULATED = 0x02,\n\tCXD2880_DVBT2_STREAM_TRANSPORT = 0x03,\n\tCXD2880_DVBT2_STREAM_UNKNOWN = 0xff\n};\n\nstruct cxd2880_dvbt2_l1pre {\n\tenum cxd2880_dvbt2_l1pre_type type;\n\tu8 bw_ext;\n\tenum cxd2880_dvbt2_s1 s1;\n\tu8 s2;\n\tu8 mixed;\n\tenum cxd2880_dvbt2_mode fft_mode;\n\tu8 l1_rep;\n\tenum cxd2880_dvbt2_guard gi;\n\tenum cxd2880_dvbt2_papr papr;\n\tenum cxd2880_dvbt2_l1post_constell mod;\n\tenum cxd2880_dvbt2_l1post_cr cr;\n\tenum cxd2880_dvbt2_l1post_fec_type fec;\n\tu32 l1_post_size;\n\tu32 l1_post_info_size;\n\tenum cxd2880_dvbt2_pp pp;\n\tu8 tx_id_availability;\n\tu16 cell_id;\n\tu16 network_id;\n\tu16 sys_id;\n\tu8 num_frames;\n\tu16 num_symbols;\n\tu8 regen;\n\tu8 post_ext;\n\tu8 num_rf_freqs;\n\tu8 rf_idx;\n\tenum cxd2880_dvbt2_version t2_version;\n\tu8 l1_post_scrambled;\n\tu8 t2_base_lite;\n\tu32 crc32;\n};\n\nstruct cxd2880_dvbt2_plp {\n\tu8 id;\n\tenum cxd2880_dvbt2_plp_type type;\n\tenum cxd2880_dvbt2_plp_payload payload;\n\tu8 ff;\n\tu8 first_rf_idx;\n\tu8 first_frm_idx;\n\tu8 group_id;\n\tenum cxd2880_dvbt2_plp_constell constell;\n\tenum cxd2880_dvbt2_plp_code_rate plp_cr;\n\tu8 rot;\n\tenum cxd2880_dvbt2_plp_fec fec;\n\tu16 num_blocks_max;\n\tu8 frm_int;\n\tu8 til_len;\n\tu8 til_type;\n\tu8 in_band_a_flag;\n\tu8 in_band_b_flag;\n\tu16 rsvd;\n\tenum cxd2880_dvbt2_plp_mode plp_mode;\n\tu8 static_flag;\n\tu8 static_padding_flag;\n};\n\nstruct cxd2880_dvbt2_l1post {\n\tu16 sub_slices_per_frame;\n\tu8 num_plps;\n\tu8 num_aux;\n\tu8 aux_cfg_rfu;\n\tu8 rf_idx;\n\tu32 freq;\n\tu8 fef_type;\n\tu32 fef_length;\n\tu8 fef_intvl;\n};\n\nstruct cxd2880_dvbt2_ofdm {\n\tu8 mixed;\n\tu8 is_miso;\n\tenum cxd2880_dvbt2_mode mode;\n\tenum cxd2880_dvbt2_guard gi;\n\tenum cxd2880_dvbt2_pp pp;\n\tu8 bw_ext;\n\tenum cxd2880_dvbt2_papr papr;\n\tu16 num_symbols;\n};\n\nstruct cxd2880_dvbt2_bbheader {\n\tenum cxd2880_dvbt2_stream stream_input;\n\tu8 is_single_input_stream;\n\tu8 is_constant_coding_modulation;\n\tu8 issy_indicator;\n\tu8 null_packet_deletion;\n\tu8 ext;\n\tu8 input_stream_identifier;\n\tu16 user_packet_length;\n\tu16 data_field_length;\n\tu8 sync_byte;\n\tu32 issy;\n\tenum cxd2880_dvbt2_plp_mode plp_mode;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}