# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Zybo-Z7-20-pcam-5c.srcs/sources_1/imports/hdl/SyncAsync.vhd" \
"../../../../Zybo-Z7-20-pcam-5c.srcs/sources_1/imports/hdl/SyncAsyncReset.vhd" \
"../../../../Zybo-Z7-20-pcam-5c.srcs/sources_1/imports/hdl/DVIClocking.vhd" \

# Do not sort compile order
nosort
