Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fp_1
Version: H-2013.03-SP2
Date   : Sat Nov 17 17:19:31 2018
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: in2[7] (input port clocked by clock)
  Endpoint: adr_2_op_reg[30]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.6580     0.6580 r
  in2[7] (in)                            0.1191     0.7771 r
  U648/Z (XOR2_X2)                       0.3888     1.1659 r
  U647/ZN (XNOR2_X2)                     0.3348     1.5007 r
  U646/ZN (NOR2_X2)                      0.1277     1.6284 f
  U896/ZN (OAI21_X2)                     0.1994     1.8279 r
  U756/ZN (INV_X4)                       0.0391     1.8670 f
  U895/ZN (AOI21_X2)                     0.3294     2.1964 r
  U755/ZN (INV_X4)                       0.0596     2.2560 f
  U898/ZN (OAI211_X2)                    0.2190     2.4750 r
  U897/ZN (OAI211_X2)                    0.1958     2.6708 f
  U611/ZN (NAND3_X2)                     0.1589     2.8297 r
  U852/ZN (AOI21_X2)                     0.0927     2.9224 f
  U851/ZN (OAI21_X2)                     0.1776     3.1001 r
  U604/ZN (NAND2_X2)                     0.1413     3.2414 f
  U556/ZN (NAND4_X2)                     0.2198     3.4612 r
  U855/ZN (OAI211_X2)                    0.1988     3.6600 f
  U849/ZN (AOI21_X2)                     0.2959     3.9558 r
  U861/ZN (AOI21_X2)                     0.1507     4.1065 f
  U491/ZN (AND4_X2)                      0.4097     4.5162 f
  U490/ZN (AOI221_X2)                    0.6154     5.1316 r
  U467/ZN (NOR3_X2)                      0.1147     5.2463 f
  U466/ZN (OAI221_X2)                    0.2285     5.4748 r
  U465/ZN (OAI221_X2)                    0.2770     5.7518 f
  U901/ZN (AOI21_X2)                     0.2555     6.0073 r
  U447/Z (XOR2_X2)                       0.3804     6.3877 r
  U446/ZN (NOR2_X2)                      0.0890     6.4768 f
  adr_2_op_reg[30]/D (DFF_X1)            0.0000     6.4768 f
  data arrival time                                 6.4768

  clock clock (rise edge)               10.0000    10.0000
  clock network delay (ideal)            0.0000    10.0000
  clock uncertainty                     -0.0500     9.9500
  adr_2_op_reg[30]/CK (DFF_X1)           0.0000     9.9500 r
  library setup time                    -0.3298     9.6202
  data required time                                9.6202
  -----------------------------------------------------------
  data required time                                9.6202
  data arrival time                                -6.4768
  -----------------------------------------------------------
  slack (MET)                                       3.1434


1
