
led_os_loader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ad0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  08005c60  08005c60  00015c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006110  08006110  00038000  2**0
                  CONTENTS
  4 .ARM          00000008  08006110  08006110  00016110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006118  08006118  00038000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006118  08006118  00016118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800611c  0800611c  0001611c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006120  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00008000  10000000  08006194  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00004864  20000074  20000074  00040074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200048d8  200048d8  00040074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00038000  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012be2  00000000  00000000  00038030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003689  00000000  00000000  0004ac12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ec8  00000000  00000000  0004e2a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d60  00000000  00000000  0004f168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023c74  00000000  00000000  0004fec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011075  00000000  00000000  00073b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd607  00000000  00000000  00084bb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001521b8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000420c  00000000  00000000  0015220c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005c48 	.word	0x08005c48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08005c48 	.word	0x08005c48

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
 8000570:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000572:	bf00      	nop
 8000574:	370c      	adds	r7, #12
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr
	...

08000580 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000580:	b480      	push	{r7}
 8000582:	b085      	sub	sp, #20
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	4a07      	ldr	r2, [pc, #28]	; (80005ac <vApplicationGetIdleTaskMemory+0x2c>)
 8000590:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	4a06      	ldr	r2, [pc, #24]	; (80005b0 <vApplicationGetIdleTaskMemory+0x30>)
 8000596:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	2280      	movs	r2, #128	; 0x80
 800059c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800059e:	bf00      	nop
 80005a0:	3714      	adds	r7, #20
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	20000090 	.word	0x20000090
 80005b0:	200000ec 	.word	0x200000ec

080005b4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005b4:	b5b0      	push	{r4, r5, r7, lr}
 80005b6:	b08e      	sub	sp, #56	; 0x38
 80005b8:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005ba:	4b14      	ldr	r3, [pc, #80]	; (800060c <MX_FREERTOS_Init+0x58>)
 80005bc:	f107 041c 	add.w	r4, r7, #28
 80005c0:	461d      	mov	r5, r3
 80005c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005ce:	f107 031c 	add.w	r3, r7, #28
 80005d2:	2100      	movs	r1, #0
 80005d4:	4618      	mov	r0, r3
 80005d6:	f003 f842 	bl	800365e <osThreadCreate>
 80005da:	4603      	mov	r3, r0
 80005dc:	4a0c      	ldr	r2, [pc, #48]	; (8000610 <MX_FREERTOS_Init+0x5c>)
 80005de:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */

  osThreadDef(uart1Task, Uart1RecvTask, osPriorityHigh, 0, 1024);
 80005e0:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <MX_FREERTOS_Init+0x60>)
 80005e2:	463c      	mov	r4, r7
 80005e4:	461d      	mov	r5, r3
 80005e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uart1TaskHandle = osThreadCreate(osThread(uart1Task), NULL);
 80005f2:	463b      	mov	r3, r7
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f003 f831 	bl	800365e <osThreadCreate>
 80005fc:	4603      	mov	r3, r0
 80005fe:	4a06      	ldr	r2, [pc, #24]	; (8000618 <MX_FREERTOS_Init+0x64>)
 8000600:	6013      	str	r3, [r2, #0]

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000602:	bf00      	nop
 8000604:	3738      	adds	r7, #56	; 0x38
 8000606:	46bd      	mov	sp, r7
 8000608:	bdb0      	pop	{r4, r5, r7, pc}
 800060a:	bf00      	nop
 800060c:	08005c78 	.word	0x08005c78
 8000610:	20004050 	.word	0x20004050
 8000614:	08005c94 	.word	0x08005c94
 8000618:	20004054 	.word	0x20004054

0800061c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  printf("StartDefaultTask\r\n");
 8000624:	4803      	ldr	r0, [pc, #12]	; (8000634 <StartDefaultTask+0x18>)
 8000626:	f004 fb81 	bl	8004d2c <puts>
	  osDelay(1000);
 800062a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800062e:	f003 f862 	bl	80036f6 <osDelay>
  {
 8000632:	e7f7      	b.n	8000624 <StartDefaultTask+0x8>
 8000634:	08005cb0 	.word	0x08005cb0

08000638 <Uart1RecvTask>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void Uart1RecvTask(void const * argument)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b088      	sub	sp, #32
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]

	uint16_t t = 0;
 8000640:	2300      	movs	r3, #0
 8000642:	83fb      	strh	r3, [r7, #30]
	uint32_t oldcount=0;	//老的串口接收数据�????
 8000644:	2300      	movs	r3, #0
 8000646:	61bb      	str	r3, [r7, #24]
	uint32_t applenth=0;	//接收到的app代码长度
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
		if(USART_RX_CNT)
 800064c:	4b55      	ldr	r3, [pc, #340]	; (80007a4 <Uart1RecvTask+0x16c>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2b00      	cmp	r3, #0
 8000652:	f000 8091 	beq.w	8000778 <Uart1RecvTask+0x140>
		{
//			printf("USART_RX_CNT = %d, oldcount = %d\n\n", USART_RX_CNT, oldcount);
			if(oldcount==USART_RX_CNT)//新周期内,没有收到任何数据,认为本次数据接收完成.
 8000656:	4b53      	ldr	r3, [pc, #332]	; (80007a4 <Uart1RecvTask+0x16c>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	69ba      	ldr	r2, [r7, #24]
 800065c:	429a      	cmp	r2, r3
 800065e:	f040 8088 	bne.w	8000772 <Uart1RecvTask+0x13a>
			{
				applenth = USART_RX_CNT;
 8000662:	4b50      	ldr	r3, [pc, #320]	; (80007a4 <Uart1RecvTask+0x16c>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	60fb      	str	r3, [r7, #12]
				oldcount = 0;
 8000668:	2300      	movs	r3, #0
 800066a:	61bb      	str	r3, [r7, #24]
				USART_RX_CNT = 0;
 800066c:	4b4d      	ldr	r3, [pc, #308]	; (80007a4 <Uart1RecvTask+0x16c>)
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
//				printf("用户程序接收完成!\r\n");
//				printf("代码长度:%dBytes\r\n",applenth);
				printf("app receive finish!\r\n");
 8000672:	484d      	ldr	r0, [pc, #308]	; (80007a8 <Uart1RecvTask+0x170>)
 8000674:	f004 fb5a 	bl	8004d2c <puts>
				printf("app length:%d Bytes\r\n",applenth);
 8000678:	68f9      	ldr	r1, [r7, #12]
 800067a:	484c      	ldr	r0, [pc, #304]	; (80007ac <Uart1RecvTask+0x174>)
 800067c:	f004 faba 	bl	8004bf4 <iprintf>
//				PrintFlashTest(4,FLASH_APP1_ADDR);

				// recv finish, and write app data to flash
//				printf("�????始更新固�????...\r\n");
//				LCD_ShowString(30,210,200,16,16,"Copying APP2FLASH...");
				printf("begin update app\r\n");
 8000680:	484b      	ldr	r0, [pc, #300]	; (80007b0 <Uart1RecvTask+0x178>)
 8000682:	f004 fb53 	bl	8004d2c <puts>
//				if(((*(vu32*)(0X20001000+4))&0xFF000000)==0x08000000)//判断是否�????0X08XXXXXX.
				printf("ram addr data:0x%x\r\n", ((*(vu32*)(0x68000000))) );
 8000686:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4619      	mov	r1, r3
 800068e:	4849      	ldr	r0, [pc, #292]	; (80007b4 <Uart1RecvTask+0x17c>)
 8000690:	f004 fab0 	bl	8004bf4 <iprintf>

				for(int i= 0; i < 4; i++)
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]
 8000698:	e00c      	b.n	80006b4 <Uart1RecvTask+0x7c>
				{
					printf("i = 0x%x, ramdata =  0x%x\r\n", i, ((*(vu32*)(0x68000000+4*i))));
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	f103 53d0 	add.w	r3, r3, #436207616	; 0x1a000000
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	461a      	mov	r2, r3
 80006a6:	6979      	ldr	r1, [r7, #20]
 80006a8:	4843      	ldr	r0, [pc, #268]	; (80007b8 <Uart1RecvTask+0x180>)
 80006aa:	f004 faa3 	bl	8004bf4 <iprintf>
				for(int i= 0; i < 4; i++)
 80006ae:	697b      	ldr	r3, [r7, #20]
 80006b0:	3301      	adds	r3, #1
 80006b2:	617b      	str	r3, [r7, #20]
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	2b03      	cmp	r3, #3
 80006b8:	ddef      	ble.n	800069a <Uart1RecvTask+0x62>
				}

				printf("iap_write_appbin begin ...\r\n");
 80006ba:	4840      	ldr	r0, [pc, #256]	; (80007bc <Uart1RecvTask+0x184>)
 80006bc:	f004 fb36 	bl	8004d2c <puts>
//				if(((*(vu32*)(0x68000000+4))&0xFF000000)==0x08000000)//判断是否�????0X08XXXXXX.
				if(((*(vu32*)(0x10000000+4))&0xFF000000)==0x08000000)//判断是否�????0X08XXXXXX.
 80006c0:	4b3f      	ldr	r3, [pc, #252]	; (80007c0 <Uart1RecvTask+0x188>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80006c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80006cc:	d14d      	bne.n	800076a <Uart1RecvTask+0x132>
				{
					iap_write_appbin(FLASH_APP1_ADDR, USART_REC_BUF, applenth);//更新FLASH代码   applenth
 80006ce:	68fa      	ldr	r2, [r7, #12]
 80006d0:	493c      	ldr	r1, [pc, #240]	; (80007c4 <Uart1RecvTask+0x18c>)
 80006d2:	483d      	ldr	r0, [pc, #244]	; (80007c8 <Uart1RecvTask+0x190>)
 80006d4:	f002 feaa 	bl	800342c <iap_write_appbin>
//					}
//					addr_offset += 2048;
//					iap_write_appbin(FLASH_APP1_ADDR+addr_offset, &USART_REC_BUF[addr_offset], applenth%2048);//更新FLASH代码   applenth
//					LCD_ShowString(30,210,200,16,16,"Copy APP Successed!!");
//					printf("固件更新完成!\r\n");
					printf("iap_write_appbin finish\r\n");
 80006d8:	483c      	ldr	r0, [pc, #240]	; (80007cc <Uart1RecvTask+0x194>)
 80006da:	f004 fb27 	bl	8004d2c <puts>
//						printf("0x%x ", USART_REC_BUF[i]);
//					printf("\n\n\n");
//					PrintFlashTest(100,FLASH_APP1_ADDR);
//					delay_ms(500);

					for(int i= 0; i < applenth/4; i++)
 80006de:	2300      	movs	r3, #0
 80006e0:	613b      	str	r3, [r7, #16]
 80006e2:	e013      	b.n	800070c <Uart1RecvTask+0xd4>
					{
						printf("ADDR = 0x%x, data =  0x%x\r\n", FLASH_APP1_ADDR+4*i, ((*(vu32*)(FLASH_APP1_ADDR+4*i))));
 80006e4:	693b      	ldr	r3, [r7, #16]
 80006e6:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80006ea:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80006ee:	0099      	lsls	r1, r3, #2
 80006f0:	693b      	ldr	r3, [r7, #16]
 80006f2:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80006f6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80006fa:	009b      	lsls	r3, r3, #2
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	461a      	mov	r2, r3
 8000700:	4833      	ldr	r0, [pc, #204]	; (80007d0 <Uart1RecvTask+0x198>)
 8000702:	f004 fa77 	bl	8004bf4 <iprintf>
					for(int i= 0; i < applenth/4; i++)
 8000706:	693b      	ldr	r3, [r7, #16]
 8000708:	3301      	adds	r3, #1
 800070a:	613b      	str	r3, [r7, #16]
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	089a      	lsrs	r2, r3, #2
 8000710:	693b      	ldr	r3, [r7, #16]
 8000712:	429a      	cmp	r2, r3
 8000714:	d8e6      	bhi.n	80006e4 <Uart1RecvTask+0xac>
					}

					//start run app
//					printf("�????始执行FLASH用户代码!!\r\n");
					printf("iap_load_app begin \r\n");
 8000716:	482f      	ldr	r0, [pc, #188]	; (80007d4 <Uart1RecvTask+0x19c>)
 8000718:	f004 fb08 	bl	8004d2c <puts>


					printf("FLASH_APP1_ADDR  : 0x%x\r\n", ((*(vu32*)(FLASH_APP1_ADDR))));
 800071c:	4b2a      	ldr	r3, [pc, #168]	; (80007c8 <Uart1RecvTask+0x190>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4619      	mov	r1, r3
 8000722:	482d      	ldr	r0, [pc, #180]	; (80007d8 <Uart1RecvTask+0x1a0>)
 8000724:	f004 fa66 	bl	8004bf4 <iprintf>
					printf("FLASH_APP1_ADDR+4: 0x%x\r\n", ((*(vu32*)(FLASH_APP1_ADDR+4))));
 8000728:	4b2c      	ldr	r3, [pc, #176]	; (80007dc <Uart1RecvTask+0x1a4>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4619      	mov	r1, r3
 800072e:	482c      	ldr	r0, [pc, #176]	; (80007e0 <Uart1RecvTask+0x1a8>)
 8000730:	f004 fa60 	bl	8004bf4 <iprintf>

					if(((*(vu32*)(FLASH_APP1_ADDR+4))&0xFF000000)==0x08000000)//判断是否�????0X08XXXXXX.
 8000734:	4b29      	ldr	r3, [pc, #164]	; (80007dc <Uart1RecvTask+0x1a4>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800073c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000740:	d103      	bne.n	800074a <Uart1RecvTask+0x112>
					{
//						iap_load_app(FLASH_APP1_ADDR);//执行FLASH APP代码
						BSPJumpToReset(FLASH_APP1_ADDR);
 8000742:	4821      	ldr	r0, [pc, #132]	; (80007c8 <Uart1RecvTask+0x190>)
 8000744:	f002 ff38 	bl	80035b8 <BSPJumpToReset>
 8000748:	e016      	b.n	8000778 <Uart1RecvTask+0x140>
					}else
					{
//						printf("非FLASH应用程序,无法执行!\r\n");
//						LCD_ShowString(30,210,200,16,16,"Illegal FLASH APP!");
						printf("--FLASH_APP1_ADDR  : 0x%x\r\n", ((*(vu32*)(FLASH_APP1_ADDR))));
 800074a:	4b1f      	ldr	r3, [pc, #124]	; (80007c8 <Uart1RecvTask+0x190>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4619      	mov	r1, r3
 8000750:	4824      	ldr	r0, [pc, #144]	; (80007e4 <Uart1RecvTask+0x1ac>)
 8000752:	f004 fa4f 	bl	8004bf4 <iprintf>
						printf("--FLASH_APP1_ADDR+4: 0x%x\r\n", ((*(vu32*)(FLASH_APP1_ADDR+4))));
 8000756:	4b21      	ldr	r3, [pc, #132]	; (80007dc <Uart1RecvTask+0x1a4>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4619      	mov	r1, r3
 800075c:	4822      	ldr	r0, [pc, #136]	; (80007e8 <Uart1RecvTask+0x1b0>)
 800075e:	f004 fa49 	bl	8004bf4 <iprintf>
						printf("--can not execute app, it is not flash app\r\n");
 8000762:	4822      	ldr	r0, [pc, #136]	; (80007ec <Uart1RecvTask+0x1b4>)
 8000764:	f004 fae2 	bl	8004d2c <puts>
 8000768:	e006      	b.n	8000778 <Uart1RecvTask+0x140>

				}else
				{
//					LCD_ShowString(30,210,200,16,16,"Illegal FLASH APP!  ");
//					printf("非FLASH应用程序!\r\n");
					printf("can not update app, it is not flash app\r\n");
 800076a:	4821      	ldr	r0, [pc, #132]	; (80007f0 <Uart1RecvTask+0x1b8>)
 800076c:	f004 fade 	bl	8004d2c <puts>
 8000770:	e002      	b.n	8000778 <Uart1RecvTask+0x140>
				}

			}else  oldcount = USART_RX_CNT;
 8000772:	4b0c      	ldr	r3, [pc, #48]	; (80007a4 <Uart1RecvTask+0x16c>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	61bb      	str	r3, [r7, #24]
		}

		t++;
 8000778:	8bfb      	ldrh	r3, [r7, #30]
 800077a:	3301      	adds	r3, #1
 800077c:	83fb      	strh	r3, [r7, #30]
//		delay_ms(20);
//		HAL_Delay(20);
		osDelay(20);
 800077e:	2014      	movs	r0, #20
 8000780:	f002 ffb9 	bl	80036f6 <osDelay>
		if(t==30)
 8000784:	8bfb      	ldrh	r3, [r7, #30]
 8000786:	2b1e      	cmp	r3, #30
 8000788:	f47f af60 	bne.w	800064c <Uart1RecvTask+0x14>
		{
//			printf("LED0 ... \n\n");
			LED0=!LED0;
 800078c:	4b19      	ldr	r3, [pc, #100]	; (80007f4 <Uart1RecvTask+0x1bc>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	2b00      	cmp	r3, #0
 8000792:	bf0c      	ite	eq
 8000794:	2301      	moveq	r3, #1
 8000796:	2300      	movne	r3, #0
 8000798:	b2da      	uxtb	r2, r3
 800079a:	4b16      	ldr	r3, [pc, #88]	; (80007f4 <Uart1RecvTask+0x1bc>)
 800079c:	601a      	str	r2, [r3, #0]
			t=0;
 800079e:	2300      	movs	r3, #0
 80007a0:	83fb      	strh	r3, [r7, #30]
		if(USART_RX_CNT)
 80007a2:	e753      	b.n	800064c <Uart1RecvTask+0x14>
 80007a4:	200002f0 	.word	0x200002f0
 80007a8:	08005cc4 	.word	0x08005cc4
 80007ac:	08005cdc 	.word	0x08005cdc
 80007b0:	08005cf4 	.word	0x08005cf4
 80007b4:	08005d08 	.word	0x08005d08
 80007b8:	08005d20 	.word	0x08005d20
 80007bc:	08005d3c 	.word	0x08005d3c
 80007c0:	10000004 	.word	0x10000004
 80007c4:	10000000 	.word	0x10000000
 80007c8:	08080000 	.word	0x08080000
 80007cc:	08005d58 	.word	0x08005d58
 80007d0:	08005d74 	.word	0x08005d74
 80007d4:	08005d90 	.word	0x08005d90
 80007d8:	08005da8 	.word	0x08005da8
 80007dc:	08080004 	.word	0x08080004
 80007e0:	08005dc4 	.word	0x08005dc4
 80007e4:	08005de0 	.word	0x08005de0
 80007e8:	08005dfc 	.word	0x08005dfc
 80007ec:	08005e18 	.word	0x08005e18
 80007f0:	08005e44 	.word	0x08005e44
 80007f4:	4242028c 	.word	0x4242028c

080007f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b088      	sub	sp, #32
 80007fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fe:	f107 030c 	add.w	r3, r7, #12
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
 800080c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	60bb      	str	r3, [r7, #8]
 8000812:	4b1f      	ldr	r3, [pc, #124]	; (8000890 <MX_GPIO_Init+0x98>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a1e      	ldr	r2, [pc, #120]	; (8000890 <MX_GPIO_Init+0x98>)
 8000818:	f043 0310 	orr.w	r3, r3, #16
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
 800081e:	4b1c      	ldr	r3, [pc, #112]	; (8000890 <MX_GPIO_Init+0x98>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	f003 0310 	and.w	r3, r3, #16
 8000826:	60bb      	str	r3, [r7, #8]
 8000828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	607b      	str	r3, [r7, #4]
 800082e:	4b18      	ldr	r3, [pc, #96]	; (8000890 <MX_GPIO_Init+0x98>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a17      	ldr	r2, [pc, #92]	; (8000890 <MX_GPIO_Init+0x98>)
 8000834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b15      	ldr	r3, [pc, #84]	; (8000890 <MX_GPIO_Init+0x98>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	603b      	str	r3, [r7, #0]
 800084a:	4b11      	ldr	r3, [pc, #68]	; (8000890 <MX_GPIO_Init+0x98>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a10      	ldr	r2, [pc, #64]	; (8000890 <MX_GPIO_Init+0x98>)
 8000850:	f043 0301 	orr.w	r3, r3, #1
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <MX_GPIO_Init+0x98>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0301 	and.w	r3, r3, #1
 800085e:	603b      	str	r3, [r7, #0]
 8000860:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	2118      	movs	r1, #24
 8000866:	480b      	ldr	r0, [pc, #44]	; (8000894 <MX_GPIO_Init+0x9c>)
 8000868:	f001 f9a8 	bl	8001bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800086c:	2318      	movs	r3, #24
 800086e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000870:	2301      	movs	r3, #1
 8000872:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000878:	2300      	movs	r3, #0
 800087a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800087c:	f107 030c 	add.w	r3, r7, #12
 8000880:	4619      	mov	r1, r3
 8000882:	4804      	ldr	r0, [pc, #16]	; (8000894 <MX_GPIO_Init+0x9c>)
 8000884:	f000 fffe 	bl	8001884 <HAL_GPIO_Init>

}
 8000888:	bf00      	nop
 800088a:	3720      	adds	r7, #32
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	40023800 	.word	0x40023800
 8000894:	40021000 	.word	0x40021000

08000898 <Check_update>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Check_update()
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
	  uint32_t cnt = 0;
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
	  while(cnt<10)
 80008a2:	e028      	b.n	80008f6 <Check_update+0x5e>
	  {
		  cnt++;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3301      	adds	r3, #1
 80008a8:	607b      	str	r3, [r7, #4]
		  HAL_Delay(500);
 80008aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008ae:	f000 fb49 	bl	8000f44 <HAL_Delay>
		  printf("HAL_Delay cnt  = %d\n\n", cnt);
 80008b2:	6879      	ldr	r1, [r7, #4]
 80008b4:	4814      	ldr	r0, [pc, #80]	; (8000908 <Check_update+0x70>)
 80008b6:	f004 f99d 	bl	8004bf4 <iprintf>

		PrintFlashTest(128,FLASH_APP1_ADDR);
 80008ba:	4914      	ldr	r1, [pc, #80]	; (800090c <Check_update+0x74>)
 80008bc:	2080      	movs	r0, #128	; 0x80
 80008be:	f002 fd8d 	bl	80033dc <PrintFlashTest>

		if(((*(vu32*)(FLASH_APP1_ADDR+4))&0xFF000000)==0x08000000)//判断是否�????0X08XXXXXX.
 80008c2:	4b13      	ldr	r3, [pc, #76]	; (8000910 <Check_update+0x78>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80008ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80008ce:	d103      	bne.n	80008d8 <Check_update+0x40>
		{
			iap_load_app(FLASH_APP1_ADDR);//执行FLASH APP代码
 80008d0:	480e      	ldr	r0, [pc, #56]	; (800090c <Check_update+0x74>)
 80008d2:	f002 fe1b 	bl	800350c <iap_load_app>
 80008d6:	e00e      	b.n	80008f6 <Check_update+0x5e>
		}else
		{
	//						printf("非FLASH应用程序,无法执行!\r\n");
	//						LCD_ShowString(30,210,200,16,16,"Illegal FLASH APP!");
			printf("--FLASH_APP1_ADDR  : 0x%x\r\n", ((*(vu32*)(FLASH_APP1_ADDR))));
 80008d8:	4b0c      	ldr	r3, [pc, #48]	; (800090c <Check_update+0x74>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4619      	mov	r1, r3
 80008de:	480d      	ldr	r0, [pc, #52]	; (8000914 <Check_update+0x7c>)
 80008e0:	f004 f988 	bl	8004bf4 <iprintf>
			printf("--FLASH_APP1_ADDR+4: 0x%x\r\n", ((*(vu32*)(FLASH_APP1_ADDR+4))));
 80008e4:	4b0a      	ldr	r3, [pc, #40]	; (8000910 <Check_update+0x78>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4619      	mov	r1, r3
 80008ea:	480b      	ldr	r0, [pc, #44]	; (8000918 <Check_update+0x80>)
 80008ec:	f004 f982 	bl	8004bf4 <iprintf>
			printf("--can not execute app, it is not flash app\r\n");
 80008f0:	480a      	ldr	r0, [pc, #40]	; (800091c <Check_update+0x84>)
 80008f2:	f004 fa1b 	bl	8004d2c <puts>
	  while(cnt<10)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2b09      	cmp	r3, #9
 80008fa:	d9d3      	bls.n	80008a4 <Check_update+0xc>
		}

	  }
}
 80008fc:	bf00      	nop
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	08005e70 	.word	0x08005e70
 800090c:	08080000 	.word	0x08080000
 8000910:	08080004 	.word	0x08080004
 8000914:	08005e88 	.word	0x08005e88
 8000918:	08005ea4 	.word	0x08005ea4
 800091c:	08005ec0 	.word	0x08005ec0

08000920 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000924:	f000 fa9c 	bl	8000e60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000928:	f000 f826 	bl	8000978 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800092c:	f7ff ff64 	bl	80007f8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000930:	f000 f9a2 	bl	8000c78 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("\n\nbuilt: %s %s\n\n",__TIME__,__DATE__);
 8000934:	4a0a      	ldr	r2, [pc, #40]	; (8000960 <main+0x40>)
 8000936:	490b      	ldr	r1, [pc, #44]	; (8000964 <main+0x44>)
 8000938:	480b      	ldr	r0, [pc, #44]	; (8000968 <main+0x48>)
 800093a:	f004 f95b 	bl	8004bf4 <iprintf>
  printf("\n\n\n\n");
 800093e:	480b      	ldr	r0, [pc, #44]	; (800096c <main+0x4c>)
 8000940:	f004 f9f4 	bl	8004d2c <puts>

  printf("MX_USART1_UART_Init finish!\n\n");
 8000944:	480a      	ldr	r0, [pc, #40]	; (8000970 <main+0x50>)
 8000946:	f004 f9f1 	bl	8004d2c <puts>
  printf("Check_update begin!\n\n");
 800094a:	480a      	ldr	r0, [pc, #40]	; (8000974 <main+0x54>)
 800094c:	f004 f9ee 	bl	8004d2c <puts>
  Check_update();
 8000950:	f7ff ffa2 	bl	8000898 <Check_update>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8000954:	f7ff fe2e 	bl	80005b4 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000958:	f002 fe7a 	bl	8003650 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800095c:	e7fe      	b.n	800095c <main+0x3c>
 800095e:	bf00      	nop
 8000960:	08005eec 	.word	0x08005eec
 8000964:	08005ef8 	.word	0x08005ef8
 8000968:	08005f04 	.word	0x08005f04
 800096c:	08005f18 	.word	0x08005f18
 8000970:	08005f1c 	.word	0x08005f1c
 8000974:	08005f3c 	.word	0x08005f3c

08000978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b094      	sub	sp, #80	; 0x50
 800097c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800097e:	f107 0320 	add.w	r3, r7, #32
 8000982:	2230      	movs	r2, #48	; 0x30
 8000984:	2100      	movs	r1, #0
 8000986:	4618      	mov	r0, r3
 8000988:	f004 f92c 	bl	8004be4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800098c:	f107 030c 	add.w	r3, r7, #12
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
 8000998:	60da      	str	r2, [r3, #12]
 800099a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800099c:	2300      	movs	r3, #0
 800099e:	60bb      	str	r3, [r7, #8]
 80009a0:	4b28      	ldr	r3, [pc, #160]	; (8000a44 <SystemClock_Config+0xcc>)
 80009a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a4:	4a27      	ldr	r2, [pc, #156]	; (8000a44 <SystemClock_Config+0xcc>)
 80009a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009aa:	6413      	str	r3, [r2, #64]	; 0x40
 80009ac:	4b25      	ldr	r3, [pc, #148]	; (8000a44 <SystemClock_Config+0xcc>)
 80009ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b4:	60bb      	str	r3, [r7, #8]
 80009b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009b8:	2300      	movs	r3, #0
 80009ba:	607b      	str	r3, [r7, #4]
 80009bc:	4b22      	ldr	r3, [pc, #136]	; (8000a48 <SystemClock_Config+0xd0>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a21      	ldr	r2, [pc, #132]	; (8000a48 <SystemClock_Config+0xd0>)
 80009c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009c6:	6013      	str	r3, [r2, #0]
 80009c8:	4b1f      	ldr	r3, [pc, #124]	; (8000a48 <SystemClock_Config+0xd0>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009d0:	607b      	str	r3, [r7, #4]
 80009d2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009d4:	2302      	movs	r3, #2
 80009d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009d8:	2301      	movs	r3, #1
 80009da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009dc:	2310      	movs	r3, #16
 80009de:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009e0:	2302      	movs	r3, #2
 80009e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009e4:	2300      	movs	r3, #0
 80009e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80009e8:	2308      	movs	r3, #8
 80009ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80009ec:	23a8      	movs	r3, #168	; 0xa8
 80009ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009f0:	2302      	movs	r3, #2
 80009f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009f4:	2304      	movs	r3, #4
 80009f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f8:	f107 0320 	add.w	r3, r7, #32
 80009fc:	4618      	mov	r0, r3
 80009fe:	f001 f8f7 	bl	8001bf0 <HAL_RCC_OscConfig>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a08:	f000 f820 	bl	8000a4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a0c:	230f      	movs	r3, #15
 8000a0e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a10:	2302      	movs	r3, #2
 8000a12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a18:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a1c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a22:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a24:	f107 030c 	add.w	r3, r7, #12
 8000a28:	2105      	movs	r1, #5
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f001 fb58 	bl	80020e0 <HAL_RCC_ClockConfig>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000a36:	f000 f809 	bl	8000a4c <Error_Handler>
  }
}
 8000a3a:	bf00      	nop
 8000a3c:	3750      	adds	r7, #80	; 0x50
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40023800 	.word	0x40023800
 8000a48:	40007000 	.word	0x40007000

08000a4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a50:	b672      	cpsid	i
}
 8000a52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a54:	e7fe      	b.n	8000a54 <Error_Handler+0x8>
	...

08000a58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	607b      	str	r3, [r7, #4]
 8000a62:	4b12      	ldr	r3, [pc, #72]	; (8000aac <HAL_MspInit+0x54>)
 8000a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a66:	4a11      	ldr	r2, [pc, #68]	; (8000aac <HAL_MspInit+0x54>)
 8000a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a6e:	4b0f      	ldr	r3, [pc, #60]	; (8000aac <HAL_MspInit+0x54>)
 8000a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	603b      	str	r3, [r7, #0]
 8000a7e:	4b0b      	ldr	r3, [pc, #44]	; (8000aac <HAL_MspInit+0x54>)
 8000a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a82:	4a0a      	ldr	r2, [pc, #40]	; (8000aac <HAL_MspInit+0x54>)
 8000a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a88:	6413      	str	r3, [r2, #64]	; 0x40
 8000a8a:	4b08      	ldr	r3, [pc, #32]	; (8000aac <HAL_MspInit+0x54>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a92:	603b      	str	r3, [r7, #0]
 8000a94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a96:	2200      	movs	r2, #0
 8000a98:	210f      	movs	r1, #15
 8000a9a:	f06f 0001 	mvn.w	r0, #1
 8000a9e:	f000 fb50 	bl	8001142 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40023800 	.word	0x40023800

08000ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ab4:	e7fe      	b.n	8000ab4 <NMI_Handler+0x4>

08000ab6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aba:	e7fe      	b.n	8000aba <HardFault_Handler+0x4>

08000abc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac0:	e7fe      	b.n	8000ac0 <MemManage_Handler+0x4>

08000ac2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ac6:	e7fe      	b.n	8000ac6 <BusFault_Handler+0x4>

08000ac8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000acc:	e7fe      	b.n	8000acc <UsageFault_Handler+0x4>

08000ace <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr

08000adc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ae0:	f000 fa10 	bl	8000f04 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000ae4:	f003 fbba 	bl	800425c <xTaskGetSchedulerState>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d001      	beq.n	8000af2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000aee:	f003 fdfb 	bl	80046e8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}
	...

08000af8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000afc:	4802      	ldr	r0, [pc, #8]	; (8000b08 <USART1_IRQHandler+0x10>)
 8000afe:	f001 fdfb 	bl	80026f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	2000405c 	.word	0x2000405c

08000b0c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b086      	sub	sp, #24
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60f8      	str	r0, [r7, #12]
 8000b14:	60b9      	str	r1, [r7, #8]
 8000b16:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b18:	2300      	movs	r3, #0
 8000b1a:	617b      	str	r3, [r7, #20]
 8000b1c:	e00a      	b.n	8000b34 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b1e:	f000 f969 	bl	8000df4 <__io_getchar>
 8000b22:	4601      	mov	r1, r0
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	1c5a      	adds	r2, r3, #1
 8000b28:	60ba      	str	r2, [r7, #8]
 8000b2a:	b2ca      	uxtb	r2, r1
 8000b2c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	3301      	adds	r3, #1
 8000b32:	617b      	str	r3, [r7, #20]
 8000b34:	697a      	ldr	r2, [r7, #20]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	dbf0      	blt.n	8000b1e <_read+0x12>
	}

return len;
 8000b3c:	687b      	ldr	r3, [r7, #4]
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	3718      	adds	r7, #24
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}

08000b46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b46:	b580      	push	{r7, lr}
 8000b48:	b086      	sub	sp, #24
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	60f8      	str	r0, [r7, #12]
 8000b4e:	60b9      	str	r1, [r7, #8]
 8000b50:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b52:	2300      	movs	r3, #0
 8000b54:	617b      	str	r3, [r7, #20]
 8000b56:	e009      	b.n	8000b6c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	1c5a      	adds	r2, r3, #1
 8000b5c:	60ba      	str	r2, [r7, #8]
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	4618      	mov	r0, r3
 8000b62:	f000 f935 	bl	8000dd0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	3301      	adds	r3, #1
 8000b6a:	617b      	str	r3, [r7, #20]
 8000b6c:	697a      	ldr	r2, [r7, #20]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	429a      	cmp	r2, r3
 8000b72:	dbf1      	blt.n	8000b58 <_write+0x12>
	}
	return len;
 8000b74:	687b      	ldr	r3, [r7, #4]
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3718      	adds	r7, #24
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <_close>:

int _close(int file)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	b083      	sub	sp, #12
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	6078      	str	r0, [r7, #4]
	return -1;
 8000b86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr

08000b96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b96:	b480      	push	{r7}
 8000b98:	b083      	sub	sp, #12
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
 8000b9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ba6:	605a      	str	r2, [r3, #4]
	return 0;
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <_isatty>:

int _isatty(int file)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b083      	sub	sp, #12
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
	return 1;
 8000bbe:	2301      	movs	r3, #1
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr

08000bcc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b085      	sub	sp, #20
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	60f8      	str	r0, [r7, #12]
 8000bd4:	60b9      	str	r1, [r7, #8]
 8000bd6:	607a      	str	r2, [r7, #4]
	return 0;
 8000bd8:	2300      	movs	r3, #0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3714      	adds	r7, #20
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
	...

08000be8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bf0:	4a14      	ldr	r2, [pc, #80]	; (8000c44 <_sbrk+0x5c>)
 8000bf2:	4b15      	ldr	r3, [pc, #84]	; (8000c48 <_sbrk+0x60>)
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bfc:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <_sbrk+0x64>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d102      	bne.n	8000c0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c04:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <_sbrk+0x64>)
 8000c06:	4a12      	ldr	r2, [pc, #72]	; (8000c50 <_sbrk+0x68>)
 8000c08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c0a:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <_sbrk+0x64>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4413      	add	r3, r2
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d207      	bcs.n	8000c28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c18:	f003 ffba 	bl	8004b90 <__errno>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	220c      	movs	r2, #12
 8000c20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295
 8000c26:	e009      	b.n	8000c3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c28:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <_sbrk+0x64>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c2e:	4b07      	ldr	r3, [pc, #28]	; (8000c4c <_sbrk+0x64>)
 8000c30:	681a      	ldr	r2, [r3, #0]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4413      	add	r3, r2
 8000c36:	4a05      	ldr	r2, [pc, #20]	; (8000c4c <_sbrk+0x64>)
 8000c38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3718      	adds	r7, #24
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20020000 	.word	0x20020000
 8000c48:	00000400 	.word	0x00000400
 8000c4c:	200002ec 	.word	0x200002ec
 8000c50:	200048d8 	.word	0x200048d8

08000c54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c58:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <SystemInit+0x20>)
 8000c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c5e:	4a05      	ldr	r2, [pc, #20]	; (8000c74 <SystemInit+0x20>)
 8000c60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c68:	bf00      	nop
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	e000ed00 	.word	0xe000ed00

08000c78 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c7c:	4b13      	ldr	r3, [pc, #76]	; (8000ccc <MX_USART1_UART_Init+0x54>)
 8000c7e:	4a14      	ldr	r2, [pc, #80]	; (8000cd0 <MX_USART1_UART_Init+0x58>)
 8000c80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c82:	4b12      	ldr	r3, [pc, #72]	; (8000ccc <MX_USART1_UART_Init+0x54>)
 8000c84:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c8a:	4b10      	ldr	r3, [pc, #64]	; (8000ccc <MX_USART1_UART_Init+0x54>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c90:	4b0e      	ldr	r3, [pc, #56]	; (8000ccc <MX_USART1_UART_Init+0x54>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c96:	4b0d      	ldr	r3, [pc, #52]	; (8000ccc <MX_USART1_UART_Init+0x54>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c9c:	4b0b      	ldr	r3, [pc, #44]	; (8000ccc <MX_USART1_UART_Init+0x54>)
 8000c9e:	220c      	movs	r2, #12
 8000ca0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ca2:	4b0a      	ldr	r3, [pc, #40]	; (8000ccc <MX_USART1_UART_Init+0x54>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ca8:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <MX_USART1_UART_Init+0x54>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cae:	4807      	ldr	r0, [pc, #28]	; (8000ccc <MX_USART1_UART_Init+0x54>)
 8000cb0:	f001 fc12 	bl	80024d8 <HAL_UART_Init>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000cba:	f7ff fec7 	bl	8000a4c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  HAL_UART_Receive_IT(&huart1, (unsigned char *)aUart1RxBuffer, RXBUFFERSIZE);
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	4904      	ldr	r1, [pc, #16]	; (8000cd4 <MX_USART1_UART_Init+0x5c>)
 8000cc2:	4802      	ldr	r0, [pc, #8]	; (8000ccc <MX_USART1_UART_Init+0x54>)
 8000cc4:	f001 fce7 	bl	8002696 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 8000cc8:	bf00      	nop
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	2000405c 	.word	0x2000405c
 8000cd0:	40011000 	.word	0x40011000
 8000cd4:	20004058 	.word	0x20004058

08000cd8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b08a      	sub	sp, #40	; 0x28
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce0:	f107 0314 	add.w	r3, r7, #20
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	609a      	str	r2, [r3, #8]
 8000cec:	60da      	str	r2, [r3, #12]
 8000cee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a1d      	ldr	r2, [pc, #116]	; (8000d6c <HAL_UART_MspInit+0x94>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d134      	bne.n	8000d64 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	613b      	str	r3, [r7, #16]
 8000cfe:	4b1c      	ldr	r3, [pc, #112]	; (8000d70 <HAL_UART_MspInit+0x98>)
 8000d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d02:	4a1b      	ldr	r2, [pc, #108]	; (8000d70 <HAL_UART_MspInit+0x98>)
 8000d04:	f043 0310 	orr.w	r3, r3, #16
 8000d08:	6453      	str	r3, [r2, #68]	; 0x44
 8000d0a:	4b19      	ldr	r3, [pc, #100]	; (8000d70 <HAL_UART_MspInit+0x98>)
 8000d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d0e:	f003 0310 	and.w	r3, r3, #16
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	4b15      	ldr	r3, [pc, #84]	; (8000d70 <HAL_UART_MspInit+0x98>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	4a14      	ldr	r2, [pc, #80]	; (8000d70 <HAL_UART_MspInit+0x98>)
 8000d20:	f043 0301 	orr.w	r3, r3, #1
 8000d24:	6313      	str	r3, [r2, #48]	; 0x30
 8000d26:	4b12      	ldr	r3, [pc, #72]	; (8000d70 <HAL_UART_MspInit+0x98>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	f003 0301 	and.w	r3, r3, #1
 8000d2e:	60fb      	str	r3, [r7, #12]
 8000d30:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d32:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000d36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d40:	2303      	movs	r3, #3
 8000d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d44:	2307      	movs	r3, #7
 8000d46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d48:	f107 0314 	add.w	r3, r7, #20
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4809      	ldr	r0, [pc, #36]	; (8000d74 <HAL_UART_MspInit+0x9c>)
 8000d50:	f000 fd98 	bl	8001884 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000d54:	2200      	movs	r2, #0
 8000d56:	2105      	movs	r1, #5
 8000d58:	2025      	movs	r0, #37	; 0x25
 8000d5a:	f000 f9f2 	bl	8001142 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d5e:	2025      	movs	r0, #37	; 0x25
 8000d60:	f000 fa0b 	bl	800117a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000d64:	bf00      	nop
 8000d66:	3728      	adds	r7, #40	; 0x28
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	40011000 	.word	0x40011000
 8000d70:	40023800 	.word	0x40023800
 8000d74:	40020000 	.word	0x40020000

08000d78 <HAL_UART_RxCpltCallback>:
}

/***********/

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)  //中断执行任务函数  ????????????  中断服务函数调用
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
//	char rec_data;
	uint8_t rec_data;
	//uart_it++;
	//portBASE_TYPE higher_priority_task_woken = 0;
	if(huart->Instance==USART1)//如果是串????????????1
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a0e      	ldr	r2, [pc, #56]	; (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d116      	bne.n	8000db8 <HAL_UART_RxCpltCallback+0x40>
	{

		rec_data=aUart1RxBuffer[0];
 8000d8a:	4b0e      	ldr	r3, [pc, #56]	; (8000dc4 <HAL_UART_RxCpltCallback+0x4c>)
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	73fb      	strb	r3, [r7, #15]
		}
		***/

		//Uart1RxBuf[uart1_it++] = rec_data;

		if(USART_RX_CNT<USART_REC_LEN)
 8000d90:	4b0d      	ldr	r3, [pc, #52]	; (8000dc8 <HAL_UART_RxCpltCallback+0x50>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d98:	d209      	bcs.n	8000dae <HAL_UART_RxCpltCallback+0x36>
		{
			//USART_RX_BUF[USART_RX_CNT] = rec_data;
			USART_REC_BUF[USART_RX_CNT] = rec_data;
 8000d9a:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <HAL_UART_RxCpltCallback+0x50>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	490b      	ldr	r1, [pc, #44]	; (8000dcc <HAL_UART_RxCpltCallback+0x54>)
 8000da0:	7bfa      	ldrb	r2, [r7, #15]
 8000da2:	54ca      	strb	r2, [r1, r3]
			USART_RX_CNT++;
 8000da4:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <HAL_UART_RxCpltCallback+0x50>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	3301      	adds	r3, #1
 8000daa:	4a07      	ldr	r2, [pc, #28]	; (8000dc8 <HAL_UART_RxCpltCallback+0x50>)
 8000dac:	6013      	str	r3, [r2, #0]
		}

#else
		HAL_UART_Transmit(&huart1, (uint8_t *)&rec_data, 1, 0xFFFF);
#endif
		HAL_UART_Receive_IT(huart, (unsigned char *)aUart1RxBuffer, RXBUFFERSIZE);
 8000dae:	2201      	movs	r2, #1
 8000db0:	4904      	ldr	r1, [pc, #16]	; (8000dc4 <HAL_UART_RxCpltCallback+0x4c>)
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f001 fc6f 	bl	8002696 <HAL_UART_Receive_IT>
	}

}
 8000db8:	bf00      	nop
 8000dba:	3710      	adds	r7, #16
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40011000 	.word	0x40011000
 8000dc4:	20004058 	.word	0x20004058
 8000dc8:	200002f0 	.word	0x200002f0
 8000dcc:	10000000 	.word	0x10000000

08000dd0 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
//此处用的是USART1
//你在使用时仅仅需要把’USART1‘改成你的串口就可以???
    //while ((USART1->SR & 0X40) == 0);
    //USART1->DR = (uint8_t) ch;
    //return ch;
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);	//发�?�一个字??
 8000dd8:	1d39      	adds	r1, r7, #4
 8000dda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dde:	2201      	movs	r2, #1
 8000de0:	4803      	ldr	r0, [pc, #12]	; (8000df0 <__io_putchar+0x20>)
 8000de2:	f001 fbc6 	bl	8002572 <HAL_UART_Transmit>
    return ch;
 8000de6:	687b      	ldr	r3, [r7, #4]
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	2000405c 	.word	0x2000405c

08000df4 <__io_getchar>:
GETCHAR_PROTOTYPE
{
 8000df4:	b480      	push	{r7}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
//			USART1_BUF_Init();
//			break;
//		}
//	}

	return  (int)ch;
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3714      	adds	r7, #20
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
	...

08000e0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e44 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e10:	480d      	ldr	r0, [pc, #52]	; (8000e48 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e12:	490e      	ldr	r1, [pc, #56]	; (8000e4c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e14:	4a0e      	ldr	r2, [pc, #56]	; (8000e50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e18:	e002      	b.n	8000e20 <LoopCopyDataInit>

08000e1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e1e:	3304      	adds	r3, #4

08000e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e24:	d3f9      	bcc.n	8000e1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e26:	4a0b      	ldr	r2, [pc, #44]	; (8000e54 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e28:	4c0b      	ldr	r4, [pc, #44]	; (8000e58 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e2c:	e001      	b.n	8000e32 <LoopFillZerobss>

08000e2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e30:	3204      	adds	r2, #4

08000e32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e34:	d3fb      	bcc.n	8000e2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e36:	f7ff ff0d 	bl	8000c54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e3a:	f003 feaf 	bl	8004b9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e3e:	f7ff fd6f 	bl	8000920 <main>
  bx  lr    
 8000e42:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e4c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000e50:	08006120 	.word	0x08006120
  ldr r2, =_sbss
 8000e54:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000e58:	200048d8 	.word	0x200048d8

08000e5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e5c:	e7fe      	b.n	8000e5c <ADC_IRQHandler>
	...

08000e60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e64:	4b0e      	ldr	r3, [pc, #56]	; (8000ea0 <HAL_Init+0x40>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a0d      	ldr	r2, [pc, #52]	; (8000ea0 <HAL_Init+0x40>)
 8000e6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e70:	4b0b      	ldr	r3, [pc, #44]	; (8000ea0 <HAL_Init+0x40>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a0a      	ldr	r2, [pc, #40]	; (8000ea0 <HAL_Init+0x40>)
 8000e76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e7c:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <HAL_Init+0x40>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a07      	ldr	r2, [pc, #28]	; (8000ea0 <HAL_Init+0x40>)
 8000e82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e88:	2003      	movs	r0, #3
 8000e8a:	f000 f94f 	bl	800112c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e8e:	200f      	movs	r0, #15
 8000e90:	f000 f808 	bl	8000ea4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e94:	f7ff fde0 	bl	8000a58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40023c00 	.word	0x40023c00

08000ea4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eac:	4b12      	ldr	r3, [pc, #72]	; (8000ef8 <HAL_InitTick+0x54>)
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	4b12      	ldr	r3, [pc, #72]	; (8000efc <HAL_InitTick+0x58>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f000 f967 	bl	8001196 <HAL_SYSTICK_Config>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e00e      	b.n	8000ef0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b0f      	cmp	r3, #15
 8000ed6:	d80a      	bhi.n	8000eee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	6879      	ldr	r1, [r7, #4]
 8000edc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee0:	f000 f92f 	bl	8001142 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee4:	4a06      	ldr	r2, [pc, #24]	; (8000f00 <HAL_InitTick+0x5c>)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eea:	2300      	movs	r3, #0
 8000eec:	e000      	b.n	8000ef0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20000000 	.word	0x20000000
 8000efc:	20000008 	.word	0x20000008
 8000f00:	20000004 	.word	0x20000004

08000f04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f08:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <HAL_IncTick+0x20>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <HAL_IncTick+0x24>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4413      	add	r3, r2
 8000f14:	4a04      	ldr	r2, [pc, #16]	; (8000f28 <HAL_IncTick+0x24>)
 8000f16:	6013      	str	r3, [r2, #0]
}
 8000f18:	bf00      	nop
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	20000008 	.word	0x20000008
 8000f28:	200040a0 	.word	0x200040a0

08000f2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f30:	4b03      	ldr	r3, [pc, #12]	; (8000f40 <HAL_GetTick+0x14>)
 8000f32:	681b      	ldr	r3, [r3, #0]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	200040a0 	.word	0x200040a0

08000f44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f4c:	f7ff ffee 	bl	8000f2c <HAL_GetTick>
 8000f50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f5c:	d005      	beq.n	8000f6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	; (8000f88 <HAL_Delay+0x44>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	461a      	mov	r2, r3
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	4413      	add	r3, r2
 8000f68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f6a:	bf00      	nop
 8000f6c:	f7ff ffde 	bl	8000f2c <HAL_GetTick>
 8000f70:	4602      	mov	r2, r0
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d8f7      	bhi.n	8000f6c <HAL_Delay+0x28>
  {
  }
}
 8000f7c:	bf00      	nop
 8000f7e:	bf00      	nop
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20000008 	.word	0x20000008

08000f8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f003 0307 	and.w	r3, r3, #7
 8000f9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f9c:	4b0c      	ldr	r3, [pc, #48]	; (8000fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fa2:	68ba      	ldr	r2, [r7, #8]
 8000fa4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fa8:	4013      	ands	r3, r2
 8000faa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fbe:	4a04      	ldr	r2, [pc, #16]	; (8000fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	60d3      	str	r3, [r2, #12]
}
 8000fc4:	bf00      	nop
 8000fc6:	3714      	adds	r7, #20
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	e000ed00 	.word	0xe000ed00

08000fd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fd8:	4b04      	ldr	r3, [pc, #16]	; (8000fec <__NVIC_GetPriorityGrouping+0x18>)
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	0a1b      	lsrs	r3, r3, #8
 8000fde:	f003 0307 	and.w	r3, r3, #7
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	db0b      	blt.n	800101a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	f003 021f 	and.w	r2, r3, #31
 8001008:	4907      	ldr	r1, [pc, #28]	; (8001028 <__NVIC_EnableIRQ+0x38>)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	095b      	lsrs	r3, r3, #5
 8001010:	2001      	movs	r0, #1
 8001012:	fa00 f202 	lsl.w	r2, r0, r2
 8001016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800101a:	bf00      	nop
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	e000e100 	.word	0xe000e100

0800102c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	6039      	str	r1, [r7, #0]
 8001036:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103c:	2b00      	cmp	r3, #0
 800103e:	db0a      	blt.n	8001056 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	b2da      	uxtb	r2, r3
 8001044:	490c      	ldr	r1, [pc, #48]	; (8001078 <__NVIC_SetPriority+0x4c>)
 8001046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104a:	0112      	lsls	r2, r2, #4
 800104c:	b2d2      	uxtb	r2, r2
 800104e:	440b      	add	r3, r1
 8001050:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001054:	e00a      	b.n	800106c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	b2da      	uxtb	r2, r3
 800105a:	4908      	ldr	r1, [pc, #32]	; (800107c <__NVIC_SetPriority+0x50>)
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	f003 030f 	and.w	r3, r3, #15
 8001062:	3b04      	subs	r3, #4
 8001064:	0112      	lsls	r2, r2, #4
 8001066:	b2d2      	uxtb	r2, r2
 8001068:	440b      	add	r3, r1
 800106a:	761a      	strb	r2, [r3, #24]
}
 800106c:	bf00      	nop
 800106e:	370c      	adds	r7, #12
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	e000e100 	.word	0xe000e100
 800107c:	e000ed00 	.word	0xe000ed00

08001080 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001080:	b480      	push	{r7}
 8001082:	b089      	sub	sp, #36	; 0x24
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	f1c3 0307 	rsb	r3, r3, #7
 800109a:	2b04      	cmp	r3, #4
 800109c:	bf28      	it	cs
 800109e:	2304      	movcs	r3, #4
 80010a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	3304      	adds	r3, #4
 80010a6:	2b06      	cmp	r3, #6
 80010a8:	d902      	bls.n	80010b0 <NVIC_EncodePriority+0x30>
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	3b03      	subs	r3, #3
 80010ae:	e000      	b.n	80010b2 <NVIC_EncodePriority+0x32>
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	f04f 32ff 	mov.w	r2, #4294967295
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	43da      	mvns	r2, r3
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	401a      	ands	r2, r3
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010c8:	f04f 31ff 	mov.w	r1, #4294967295
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	fa01 f303 	lsl.w	r3, r1, r3
 80010d2:	43d9      	mvns	r1, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010d8:	4313      	orrs	r3, r2
         );
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3724      	adds	r7, #36	; 0x24
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
	...

080010e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	3b01      	subs	r3, #1
 80010f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010f8:	d301      	bcc.n	80010fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010fa:	2301      	movs	r3, #1
 80010fc:	e00f      	b.n	800111e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010fe:	4a0a      	ldr	r2, [pc, #40]	; (8001128 <SysTick_Config+0x40>)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	3b01      	subs	r3, #1
 8001104:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001106:	210f      	movs	r1, #15
 8001108:	f04f 30ff 	mov.w	r0, #4294967295
 800110c:	f7ff ff8e 	bl	800102c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001110:	4b05      	ldr	r3, [pc, #20]	; (8001128 <SysTick_Config+0x40>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001116:	4b04      	ldr	r3, [pc, #16]	; (8001128 <SysTick_Config+0x40>)
 8001118:	2207      	movs	r2, #7
 800111a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	e000e010 	.word	0xe000e010

0800112c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff ff29 	bl	8000f8c <__NVIC_SetPriorityGrouping>
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001142:	b580      	push	{r7, lr}
 8001144:	b086      	sub	sp, #24
 8001146:	af00      	add	r7, sp, #0
 8001148:	4603      	mov	r3, r0
 800114a:	60b9      	str	r1, [r7, #8]
 800114c:	607a      	str	r2, [r7, #4]
 800114e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001154:	f7ff ff3e 	bl	8000fd4 <__NVIC_GetPriorityGrouping>
 8001158:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	68b9      	ldr	r1, [r7, #8]
 800115e:	6978      	ldr	r0, [r7, #20]
 8001160:	f7ff ff8e 	bl	8001080 <NVIC_EncodePriority>
 8001164:	4602      	mov	r2, r0
 8001166:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116a:	4611      	mov	r1, r2
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff ff5d 	bl	800102c <__NVIC_SetPriority>
}
 8001172:	bf00      	nop
 8001174:	3718      	adds	r7, #24
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b082      	sub	sp, #8
 800117e:	af00      	add	r7, sp, #0
 8001180:	4603      	mov	r3, r0
 8001182:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001184:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff ff31 	bl	8000ff0 <__NVIC_EnableIRQ>
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b082      	sub	sp, #8
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f7ff ffa2 	bl	80010e8 <SysTick_Config>
 80011a4:	4603      	mov	r3, r0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b084      	sub	sp, #16
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ba:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80011bc:	f7ff feb6 	bl	8000f2c <HAL_GetTick>
 80011c0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d008      	beq.n	80011e0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2280      	movs	r2, #128	; 0x80
 80011d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80011dc:	2301      	movs	r3, #1
 80011de:	e052      	b.n	8001286 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f022 0216 	bic.w	r2, r2, #22
 80011ee:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	695a      	ldr	r2, [r3, #20]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80011fe:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001204:	2b00      	cmp	r3, #0
 8001206:	d103      	bne.n	8001210 <HAL_DMA_Abort+0x62>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800120c:	2b00      	cmp	r3, #0
 800120e:	d007      	beq.n	8001220 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f022 0208 	bic.w	r2, r2, #8
 800121e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f022 0201 	bic.w	r2, r2, #1
 800122e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001230:	e013      	b.n	800125a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001232:	f7ff fe7b 	bl	8000f2c <HAL_GetTick>
 8001236:	4602      	mov	r2, r0
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	2b05      	cmp	r3, #5
 800123e:	d90c      	bls.n	800125a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2220      	movs	r2, #32
 8001244:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2203      	movs	r2, #3
 8001252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e015      	b.n	8001286 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0301 	and.w	r3, r3, #1
 8001264:	2b00      	cmp	r3, #0
 8001266:	d1e4      	bne.n	8001232 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800126c:	223f      	movs	r2, #63	; 0x3f
 800126e:	409a      	lsls	r2, r3
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2200      	movs	r2, #0
 8001278:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2201      	movs	r2, #1
 8001280:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800128e:	b480      	push	{r7}
 8001290:	b083      	sub	sp, #12
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800129c:	b2db      	uxtb	r3, r3
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d004      	beq.n	80012ac <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2280      	movs	r2, #128	; 0x80
 80012a6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e00c      	b.n	80012c6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2205      	movs	r2, #5
 80012b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f022 0201 	bic.w	r2, r2, #1
 80012c2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80012c4:	2300      	movs	r3, #0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	370c      	adds	r7, #12
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
	...

080012d4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80012e6:	4b23      	ldr	r3, [pc, #140]	; (8001374 <HAL_FLASH_Program+0xa0>)
 80012e8:	7e1b      	ldrb	r3, [r3, #24]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d101      	bne.n	80012f2 <HAL_FLASH_Program+0x1e>
 80012ee:	2302      	movs	r3, #2
 80012f0:	e03b      	b.n	800136a <HAL_FLASH_Program+0x96>
 80012f2:	4b20      	ldr	r3, [pc, #128]	; (8001374 <HAL_FLASH_Program+0xa0>)
 80012f4:	2201      	movs	r2, #1
 80012f6:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80012f8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80012fc:	f000 f870 	bl	80013e0 <FLASH_WaitForLastOperation>
 8001300:	4603      	mov	r3, r0
 8001302:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001304:	7dfb      	ldrb	r3, [r7, #23]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d12b      	bne.n	8001362 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d105      	bne.n	800131c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001310:	783b      	ldrb	r3, [r7, #0]
 8001312:	4619      	mov	r1, r3
 8001314:	68b8      	ldr	r0, [r7, #8]
 8001316:	f000 f91b 	bl	8001550 <FLASH_Program_Byte>
 800131a:	e016      	b.n	800134a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2b01      	cmp	r3, #1
 8001320:	d105      	bne.n	800132e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001322:	883b      	ldrh	r3, [r7, #0]
 8001324:	4619      	mov	r1, r3
 8001326:	68b8      	ldr	r0, [r7, #8]
 8001328:	f000 f8ee 	bl	8001508 <FLASH_Program_HalfWord>
 800132c:	e00d      	b.n	800134a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2b02      	cmp	r3, #2
 8001332:	d105      	bne.n	8001340 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	4619      	mov	r1, r3
 8001338:	68b8      	ldr	r0, [r7, #8]
 800133a:	f000 f8c3 	bl	80014c4 <FLASH_Program_Word>
 800133e:	e004      	b.n	800134a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001340:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001344:	68b8      	ldr	r0, [r7, #8]
 8001346:	f000 f88b 	bl	8001460 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800134a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800134e:	f000 f847 	bl	80013e0 <FLASH_WaitForLastOperation>
 8001352:	4603      	mov	r3, r0
 8001354:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <HAL_FLASH_Program+0xa4>)
 8001358:	691b      	ldr	r3, [r3, #16]
 800135a:	4a07      	ldr	r2, [pc, #28]	; (8001378 <HAL_FLASH_Program+0xa4>)
 800135c:	f023 0301 	bic.w	r3, r3, #1
 8001360:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001362:	4b04      	ldr	r3, [pc, #16]	; (8001374 <HAL_FLASH_Program+0xa0>)
 8001364:	2200      	movs	r2, #0
 8001366:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001368:	7dfb      	ldrb	r3, [r7, #23]
}
 800136a:	4618      	mov	r0, r3
 800136c:	3718      	adds	r7, #24
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	200040a4 	.word	0x200040a4
 8001378:	40023c00 	.word	0x40023c00

0800137c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001382:	2300      	movs	r3, #0
 8001384:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001386:	4b0b      	ldr	r3, [pc, #44]	; (80013b4 <HAL_FLASH_Unlock+0x38>)
 8001388:	691b      	ldr	r3, [r3, #16]
 800138a:	2b00      	cmp	r3, #0
 800138c:	da0b      	bge.n	80013a6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800138e:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <HAL_FLASH_Unlock+0x38>)
 8001390:	4a09      	ldr	r2, [pc, #36]	; (80013b8 <HAL_FLASH_Unlock+0x3c>)
 8001392:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001394:	4b07      	ldr	r3, [pc, #28]	; (80013b4 <HAL_FLASH_Unlock+0x38>)
 8001396:	4a09      	ldr	r2, [pc, #36]	; (80013bc <HAL_FLASH_Unlock+0x40>)
 8001398:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800139a:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <HAL_FLASH_Unlock+0x38>)
 800139c:	691b      	ldr	r3, [r3, #16]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	da01      	bge.n	80013a6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80013a6:	79fb      	ldrb	r3, [r7, #7]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	40023c00 	.word	0x40023c00
 80013b8:	45670123 	.word	0x45670123
 80013bc:	cdef89ab 	.word	0xcdef89ab

080013c0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80013c4:	4b05      	ldr	r3, [pc, #20]	; (80013dc <HAL_FLASH_Lock+0x1c>)
 80013c6:	691b      	ldr	r3, [r3, #16]
 80013c8:	4a04      	ldr	r2, [pc, #16]	; (80013dc <HAL_FLASH_Lock+0x1c>)
 80013ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80013ce:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	40023c00 	.word	0x40023c00

080013e0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80013ec:	4b1a      	ldr	r3, [pc, #104]	; (8001458 <FLASH_WaitForLastOperation+0x78>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80013f2:	f7ff fd9b 	bl	8000f2c <HAL_GetTick>
 80013f6:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80013f8:	e010      	b.n	800141c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001400:	d00c      	beq.n	800141c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d007      	beq.n	8001418 <FLASH_WaitForLastOperation+0x38>
 8001408:	f7ff fd90 	bl	8000f2c <HAL_GetTick>
 800140c:	4602      	mov	r2, r0
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	429a      	cmp	r2, r3
 8001416:	d201      	bcs.n	800141c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e019      	b.n	8001450 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800141c:	4b0f      	ldr	r3, [pc, #60]	; (800145c <FLASH_WaitForLastOperation+0x7c>)
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d1e8      	bne.n	80013fa <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001428:	4b0c      	ldr	r3, [pc, #48]	; (800145c <FLASH_WaitForLastOperation+0x7c>)
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	f003 0301 	and.w	r3, r3, #1
 8001430:	2b00      	cmp	r3, #0
 8001432:	d002      	beq.n	800143a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001434:	4b09      	ldr	r3, [pc, #36]	; (800145c <FLASH_WaitForLastOperation+0x7c>)
 8001436:	2201      	movs	r2, #1
 8001438:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800143a:	4b08      	ldr	r3, [pc, #32]	; (800145c <FLASH_WaitForLastOperation+0x7c>)
 800143c:	68db      	ldr	r3, [r3, #12]
 800143e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d003      	beq.n	800144e <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001446:	f000 f8a5 	bl	8001594 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e000      	b.n	8001450 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800144e:	2300      	movs	r3, #0
  
}  
 8001450:	4618      	mov	r0, r3
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	200040a4 	.word	0x200040a4
 800145c:	40023c00 	.word	0x40023c00

08001460 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800146c:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <FLASH_Program_DoubleWord+0x60>)
 800146e:	691b      	ldr	r3, [r3, #16]
 8001470:	4a13      	ldr	r2, [pc, #76]	; (80014c0 <FLASH_Program_DoubleWord+0x60>)
 8001472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001476:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001478:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <FLASH_Program_DoubleWord+0x60>)
 800147a:	691b      	ldr	r3, [r3, #16]
 800147c:	4a10      	ldr	r2, [pc, #64]	; (80014c0 <FLASH_Program_DoubleWord+0x60>)
 800147e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001482:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001484:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <FLASH_Program_DoubleWord+0x60>)
 8001486:	691b      	ldr	r3, [r3, #16]
 8001488:	4a0d      	ldr	r2, [pc, #52]	; (80014c0 <FLASH_Program_DoubleWord+0x60>)
 800148a:	f043 0301 	orr.w	r3, r3, #1
 800148e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	683a      	ldr	r2, [r7, #0]
 8001494:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001496:	f3bf 8f6f 	isb	sy
}
 800149a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800149c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014a0:	f04f 0200 	mov.w	r2, #0
 80014a4:	f04f 0300 	mov.w	r3, #0
 80014a8:	000a      	movs	r2, r1
 80014aa:	2300      	movs	r3, #0
 80014ac:	68f9      	ldr	r1, [r7, #12]
 80014ae:	3104      	adds	r1, #4
 80014b0:	4613      	mov	r3, r2
 80014b2:	600b      	str	r3, [r1, #0]
}
 80014b4:	bf00      	nop
 80014b6:	3714      	adds	r7, #20
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr
 80014c0:	40023c00 	.word	0x40023c00

080014c4 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80014ce:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <FLASH_Program_Word+0x40>)
 80014d0:	691b      	ldr	r3, [r3, #16]
 80014d2:	4a0c      	ldr	r2, [pc, #48]	; (8001504 <FLASH_Program_Word+0x40>)
 80014d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014d8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80014da:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <FLASH_Program_Word+0x40>)
 80014dc:	691b      	ldr	r3, [r3, #16]
 80014de:	4a09      	ldr	r2, [pc, #36]	; (8001504 <FLASH_Program_Word+0x40>)
 80014e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014e4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80014e6:	4b07      	ldr	r3, [pc, #28]	; (8001504 <FLASH_Program_Word+0x40>)
 80014e8:	691b      	ldr	r3, [r3, #16]
 80014ea:	4a06      	ldr	r2, [pc, #24]	; (8001504 <FLASH_Program_Word+0x40>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	683a      	ldr	r2, [r7, #0]
 80014f6:	601a      	str	r2, [r3, #0]
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	40023c00 	.word	0x40023c00

08001508 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	460b      	mov	r3, r1
 8001512:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001514:	4b0d      	ldr	r3, [pc, #52]	; (800154c <FLASH_Program_HalfWord+0x44>)
 8001516:	691b      	ldr	r3, [r3, #16]
 8001518:	4a0c      	ldr	r2, [pc, #48]	; (800154c <FLASH_Program_HalfWord+0x44>)
 800151a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800151e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001520:	4b0a      	ldr	r3, [pc, #40]	; (800154c <FLASH_Program_HalfWord+0x44>)
 8001522:	691b      	ldr	r3, [r3, #16]
 8001524:	4a09      	ldr	r2, [pc, #36]	; (800154c <FLASH_Program_HalfWord+0x44>)
 8001526:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800152a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800152c:	4b07      	ldr	r3, [pc, #28]	; (800154c <FLASH_Program_HalfWord+0x44>)
 800152e:	691b      	ldr	r3, [r3, #16]
 8001530:	4a06      	ldr	r2, [pc, #24]	; (800154c <FLASH_Program_HalfWord+0x44>)
 8001532:	f043 0301 	orr.w	r3, r3, #1
 8001536:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	887a      	ldrh	r2, [r7, #2]
 800153c:	801a      	strh	r2, [r3, #0]
}
 800153e:	bf00      	nop
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	40023c00 	.word	0x40023c00

08001550 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	460b      	mov	r3, r1
 800155a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800155c:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <FLASH_Program_Byte+0x40>)
 800155e:	691b      	ldr	r3, [r3, #16]
 8001560:	4a0b      	ldr	r2, [pc, #44]	; (8001590 <FLASH_Program_Byte+0x40>)
 8001562:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001566:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001568:	4b09      	ldr	r3, [pc, #36]	; (8001590 <FLASH_Program_Byte+0x40>)
 800156a:	4a09      	ldr	r2, [pc, #36]	; (8001590 <FLASH_Program_Byte+0x40>)
 800156c:	691b      	ldr	r3, [r3, #16]
 800156e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001570:	4b07      	ldr	r3, [pc, #28]	; (8001590 <FLASH_Program_Byte+0x40>)
 8001572:	691b      	ldr	r3, [r3, #16]
 8001574:	4a06      	ldr	r2, [pc, #24]	; (8001590 <FLASH_Program_Byte+0x40>)
 8001576:	f043 0301 	orr.w	r3, r3, #1
 800157a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	78fa      	ldrb	r2, [r7, #3]
 8001580:	701a      	strb	r2, [r3, #0]
}
 8001582:	bf00      	nop
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	40023c00 	.word	0x40023c00

08001594 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001598:	4b27      	ldr	r3, [pc, #156]	; (8001638 <FLASH_SetErrorCode+0xa4>)
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	f003 0310 	and.w	r3, r3, #16
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d008      	beq.n	80015b6 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80015a4:	4b25      	ldr	r3, [pc, #148]	; (800163c <FLASH_SetErrorCode+0xa8>)
 80015a6:	69db      	ldr	r3, [r3, #28]
 80015a8:	f043 0310 	orr.w	r3, r3, #16
 80015ac:	4a23      	ldr	r2, [pc, #140]	; (800163c <FLASH_SetErrorCode+0xa8>)
 80015ae:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80015b0:	4b21      	ldr	r3, [pc, #132]	; (8001638 <FLASH_SetErrorCode+0xa4>)
 80015b2:	2210      	movs	r2, #16
 80015b4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80015b6:	4b20      	ldr	r3, [pc, #128]	; (8001638 <FLASH_SetErrorCode+0xa4>)
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	f003 0320 	and.w	r3, r3, #32
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d008      	beq.n	80015d4 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80015c2:	4b1e      	ldr	r3, [pc, #120]	; (800163c <FLASH_SetErrorCode+0xa8>)
 80015c4:	69db      	ldr	r3, [r3, #28]
 80015c6:	f043 0308 	orr.w	r3, r3, #8
 80015ca:	4a1c      	ldr	r2, [pc, #112]	; (800163c <FLASH_SetErrorCode+0xa8>)
 80015cc:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80015ce:	4b1a      	ldr	r3, [pc, #104]	; (8001638 <FLASH_SetErrorCode+0xa4>)
 80015d0:	2220      	movs	r2, #32
 80015d2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80015d4:	4b18      	ldr	r3, [pc, #96]	; (8001638 <FLASH_SetErrorCode+0xa4>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d008      	beq.n	80015f2 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80015e0:	4b16      	ldr	r3, [pc, #88]	; (800163c <FLASH_SetErrorCode+0xa8>)
 80015e2:	69db      	ldr	r3, [r3, #28]
 80015e4:	f043 0304 	orr.w	r3, r3, #4
 80015e8:	4a14      	ldr	r2, [pc, #80]	; (800163c <FLASH_SetErrorCode+0xa8>)
 80015ea:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80015ec:	4b12      	ldr	r3, [pc, #72]	; (8001638 <FLASH_SetErrorCode+0xa4>)
 80015ee:	2240      	movs	r2, #64	; 0x40
 80015f0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80015f2:	4b11      	ldr	r3, [pc, #68]	; (8001638 <FLASH_SetErrorCode+0xa4>)
 80015f4:	68db      	ldr	r3, [r3, #12]
 80015f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d008      	beq.n	8001610 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80015fe:	4b0f      	ldr	r3, [pc, #60]	; (800163c <FLASH_SetErrorCode+0xa8>)
 8001600:	69db      	ldr	r3, [r3, #28]
 8001602:	f043 0302 	orr.w	r3, r3, #2
 8001606:	4a0d      	ldr	r2, [pc, #52]	; (800163c <FLASH_SetErrorCode+0xa8>)
 8001608:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800160a:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <FLASH_SetErrorCode+0xa4>)
 800160c:	2280      	movs	r2, #128	; 0x80
 800160e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001610:	4b09      	ldr	r3, [pc, #36]	; (8001638 <FLASH_SetErrorCode+0xa4>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d008      	beq.n	800162e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800161c:	4b07      	ldr	r3, [pc, #28]	; (800163c <FLASH_SetErrorCode+0xa8>)
 800161e:	69db      	ldr	r3, [r3, #28]
 8001620:	f043 0320 	orr.w	r3, r3, #32
 8001624:	4a05      	ldr	r2, [pc, #20]	; (800163c <FLASH_SetErrorCode+0xa8>)
 8001626:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001628:	4b03      	ldr	r3, [pc, #12]	; (8001638 <FLASH_SetErrorCode+0xa4>)
 800162a:	2202      	movs	r2, #2
 800162c:	60da      	str	r2, [r3, #12]
  }
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	40023c00 	.word	0x40023c00
 800163c:	200040a4 	.word	0x200040a4

08001640 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800164e:	2300      	movs	r3, #0
 8001650:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001652:	4b31      	ldr	r3, [pc, #196]	; (8001718 <HAL_FLASHEx_Erase+0xd8>)
 8001654:	7e1b      	ldrb	r3, [r3, #24]
 8001656:	2b01      	cmp	r3, #1
 8001658:	d101      	bne.n	800165e <HAL_FLASHEx_Erase+0x1e>
 800165a:	2302      	movs	r3, #2
 800165c:	e058      	b.n	8001710 <HAL_FLASHEx_Erase+0xd0>
 800165e:	4b2e      	ldr	r3, [pc, #184]	; (8001718 <HAL_FLASHEx_Erase+0xd8>)
 8001660:	2201      	movs	r2, #1
 8001662:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001664:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001668:	f7ff feba 	bl	80013e0 <FLASH_WaitForLastOperation>
 800166c:	4603      	mov	r3, r0
 800166e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d148      	bne.n	8001708 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	f04f 32ff 	mov.w	r2, #4294967295
 800167c:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2b01      	cmp	r3, #1
 8001684:	d115      	bne.n	80016b2 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	691b      	ldr	r3, [r3, #16]
 800168a:	b2da      	uxtb	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	4619      	mov	r1, r3
 8001692:	4610      	mov	r0, r2
 8001694:	f000 f844 	bl	8001720 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001698:	f24c 3050 	movw	r0, #50000	; 0xc350
 800169c:	f7ff fea0 	bl	80013e0 <FLASH_WaitForLastOperation>
 80016a0:	4603      	mov	r3, r0
 80016a2:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80016a4:	4b1d      	ldr	r3, [pc, #116]	; (800171c <HAL_FLASHEx_Erase+0xdc>)
 80016a6:	691b      	ldr	r3, [r3, #16]
 80016a8:	4a1c      	ldr	r2, [pc, #112]	; (800171c <HAL_FLASHEx_Erase+0xdc>)
 80016aa:	f023 0304 	bic.w	r3, r3, #4
 80016ae:	6113      	str	r3, [r2, #16]
 80016b0:	e028      	b.n	8001704 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	60bb      	str	r3, [r7, #8]
 80016b8:	e01c      	b.n	80016f4 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	4619      	mov	r1, r3
 80016c2:	68b8      	ldr	r0, [r7, #8]
 80016c4:	f000 f850 	bl	8001768 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80016c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80016cc:	f7ff fe88 	bl	80013e0 <FLASH_WaitForLastOperation>
 80016d0:	4603      	mov	r3, r0
 80016d2:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <HAL_FLASHEx_Erase+0xdc>)
 80016d6:	691b      	ldr	r3, [r3, #16]
 80016d8:	4a10      	ldr	r2, [pc, #64]	; (800171c <HAL_FLASHEx_Erase+0xdc>)
 80016da:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80016de:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80016e0:	7bfb      	ldrb	r3, [r7, #15]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d003      	beq.n	80016ee <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	68ba      	ldr	r2, [r7, #8]
 80016ea:	601a      	str	r2, [r3, #0]
          break;
 80016ec:	e00a      	b.n	8001704 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	3301      	adds	r3, #1
 80016f2:	60bb      	str	r3, [r7, #8]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	68da      	ldr	r2, [r3, #12]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	4413      	add	r3, r2
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	429a      	cmp	r2, r3
 8001702:	d3da      	bcc.n	80016ba <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8001704:	f000 f878 	bl	80017f8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001708:	4b03      	ldr	r3, [pc, #12]	; (8001718 <HAL_FLASHEx_Erase+0xd8>)
 800170a:	2200      	movs	r2, #0
 800170c:	761a      	strb	r2, [r3, #24]

  return status;
 800170e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001710:	4618      	mov	r0, r3
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	200040a4 	.word	0x200040a4
 800171c:	40023c00 	.word	0x40023c00

08001720 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	6039      	str	r1, [r7, #0]
 800172a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800172c:	4b0d      	ldr	r3, [pc, #52]	; (8001764 <FLASH_MassErase+0x44>)
 800172e:	691b      	ldr	r3, [r3, #16]
 8001730:	4a0c      	ldr	r2, [pc, #48]	; (8001764 <FLASH_MassErase+0x44>)
 8001732:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001736:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001738:	4b0a      	ldr	r3, [pc, #40]	; (8001764 <FLASH_MassErase+0x44>)
 800173a:	691b      	ldr	r3, [r3, #16]
 800173c:	4a09      	ldr	r2, [pc, #36]	; (8001764 <FLASH_MassErase+0x44>)
 800173e:	f043 0304 	orr.w	r3, r3, #4
 8001742:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8001744:	4b07      	ldr	r3, [pc, #28]	; (8001764 <FLASH_MassErase+0x44>)
 8001746:	691a      	ldr	r2, [r3, #16]
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	021b      	lsls	r3, r3, #8
 800174c:	4313      	orrs	r3, r2
 800174e:	4a05      	ldr	r2, [pc, #20]	; (8001764 <FLASH_MassErase+0x44>)
 8001750:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001754:	6113      	str	r3, [r2, #16]
}
 8001756:	bf00      	nop
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	40023c00 	.word	0x40023c00

08001768 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	460b      	mov	r3, r1
 8001772:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001774:	2300      	movs	r3, #0
 8001776:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001778:	78fb      	ldrb	r3, [r7, #3]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d102      	bne.n	8001784 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800177e:	2300      	movs	r3, #0
 8001780:	60fb      	str	r3, [r7, #12]
 8001782:	e010      	b.n	80017a6 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001784:	78fb      	ldrb	r3, [r7, #3]
 8001786:	2b01      	cmp	r3, #1
 8001788:	d103      	bne.n	8001792 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800178a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	e009      	b.n	80017a6 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001792:	78fb      	ldrb	r3, [r7, #3]
 8001794:	2b02      	cmp	r3, #2
 8001796:	d103      	bne.n	80017a0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001798:	f44f 7300 	mov.w	r3, #512	; 0x200
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	e002      	b.n	80017a6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80017a0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017a4:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80017a6:	4b13      	ldr	r3, [pc, #76]	; (80017f4 <FLASH_Erase_Sector+0x8c>)
 80017a8:	691b      	ldr	r3, [r3, #16]
 80017aa:	4a12      	ldr	r2, [pc, #72]	; (80017f4 <FLASH_Erase_Sector+0x8c>)
 80017ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017b0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80017b2:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <FLASH_Erase_Sector+0x8c>)
 80017b4:	691a      	ldr	r2, [r3, #16]
 80017b6:	490f      	ldr	r1, [pc, #60]	; (80017f4 <FLASH_Erase_Sector+0x8c>)
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80017be:	4b0d      	ldr	r3, [pc, #52]	; (80017f4 <FLASH_Erase_Sector+0x8c>)
 80017c0:	691b      	ldr	r3, [r3, #16]
 80017c2:	4a0c      	ldr	r2, [pc, #48]	; (80017f4 <FLASH_Erase_Sector+0x8c>)
 80017c4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80017c8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80017ca:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <FLASH_Erase_Sector+0x8c>)
 80017cc:	691a      	ldr	r2, [r3, #16]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	00db      	lsls	r3, r3, #3
 80017d2:	4313      	orrs	r3, r2
 80017d4:	4a07      	ldr	r2, [pc, #28]	; (80017f4 <FLASH_Erase_Sector+0x8c>)
 80017d6:	f043 0302 	orr.w	r3, r3, #2
 80017da:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80017dc:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <FLASH_Erase_Sector+0x8c>)
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	4a04      	ldr	r2, [pc, #16]	; (80017f4 <FLASH_Erase_Sector+0x8c>)
 80017e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017e6:	6113      	str	r3, [r2, #16]
}
 80017e8:	bf00      	nop
 80017ea:	3714      	adds	r7, #20
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr
 80017f4:	40023c00 	.word	0x40023c00

080017f8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80017fc:	4b20      	ldr	r3, [pc, #128]	; (8001880 <FLASH_FlushCaches+0x88>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001804:	2b00      	cmp	r3, #0
 8001806:	d017      	beq.n	8001838 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001808:	4b1d      	ldr	r3, [pc, #116]	; (8001880 <FLASH_FlushCaches+0x88>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a1c      	ldr	r2, [pc, #112]	; (8001880 <FLASH_FlushCaches+0x88>)
 800180e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001812:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001814:	4b1a      	ldr	r3, [pc, #104]	; (8001880 <FLASH_FlushCaches+0x88>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a19      	ldr	r2, [pc, #100]	; (8001880 <FLASH_FlushCaches+0x88>)
 800181a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800181e:	6013      	str	r3, [r2, #0]
 8001820:	4b17      	ldr	r3, [pc, #92]	; (8001880 <FLASH_FlushCaches+0x88>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a16      	ldr	r2, [pc, #88]	; (8001880 <FLASH_FlushCaches+0x88>)
 8001826:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800182a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800182c:	4b14      	ldr	r3, [pc, #80]	; (8001880 <FLASH_FlushCaches+0x88>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a13      	ldr	r2, [pc, #76]	; (8001880 <FLASH_FlushCaches+0x88>)
 8001832:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001836:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001838:	4b11      	ldr	r3, [pc, #68]	; (8001880 <FLASH_FlushCaches+0x88>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001840:	2b00      	cmp	r3, #0
 8001842:	d017      	beq.n	8001874 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001844:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <FLASH_FlushCaches+0x88>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a0d      	ldr	r2, [pc, #52]	; (8001880 <FLASH_FlushCaches+0x88>)
 800184a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800184e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001850:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <FLASH_FlushCaches+0x88>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a0a      	ldr	r2, [pc, #40]	; (8001880 <FLASH_FlushCaches+0x88>)
 8001856:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800185a:	6013      	str	r3, [r2, #0]
 800185c:	4b08      	ldr	r3, [pc, #32]	; (8001880 <FLASH_FlushCaches+0x88>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a07      	ldr	r2, [pc, #28]	; (8001880 <FLASH_FlushCaches+0x88>)
 8001862:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001866:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001868:	4b05      	ldr	r3, [pc, #20]	; (8001880 <FLASH_FlushCaches+0x88>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a04      	ldr	r2, [pc, #16]	; (8001880 <FLASH_FlushCaches+0x88>)
 800186e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001872:	6013      	str	r3, [r2, #0]
  }
}
 8001874:	bf00      	nop
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	40023c00 	.word	0x40023c00

08001884 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001884:	b480      	push	{r7}
 8001886:	b089      	sub	sp, #36	; 0x24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800188e:	2300      	movs	r3, #0
 8001890:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001892:	2300      	movs	r3, #0
 8001894:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001896:	2300      	movs	r3, #0
 8001898:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
 800189e:	e16b      	b.n	8001b78 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018a0:	2201      	movs	r2, #1
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	697a      	ldr	r2, [r7, #20]
 80018b0:	4013      	ands	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	f040 815a 	bne.w	8001b72 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f003 0303 	and.w	r3, r3, #3
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d005      	beq.n	80018d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d130      	bne.n	8001938 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	2203      	movs	r2, #3
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	43db      	mvns	r3, r3
 80018e8:	69ba      	ldr	r2, [r7, #24]
 80018ea:	4013      	ands	r3, r2
 80018ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	68da      	ldr	r2, [r3, #12]
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	69ba      	ldr	r2, [r7, #24]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800190c:	2201      	movs	r2, #1
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	43db      	mvns	r3, r3
 8001916:	69ba      	ldr	r2, [r7, #24]
 8001918:	4013      	ands	r3, r2
 800191a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	091b      	lsrs	r3, r3, #4
 8001922:	f003 0201 	and.w	r2, r3, #1
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	4313      	orrs	r3, r2
 8001930:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f003 0303 	and.w	r3, r3, #3
 8001940:	2b03      	cmp	r3, #3
 8001942:	d017      	beq.n	8001974 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	2203      	movs	r2, #3
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	43db      	mvns	r3, r3
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	4013      	ands	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	4313      	orrs	r3, r2
 800196c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f003 0303 	and.w	r3, r3, #3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d123      	bne.n	80019c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	08da      	lsrs	r2, r3, #3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3208      	adds	r2, #8
 8001988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800198c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	f003 0307 	and.w	r3, r3, #7
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	220f      	movs	r2, #15
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	43db      	mvns	r3, r3
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	4013      	ands	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	691a      	ldr	r2, [r3, #16]
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	08da      	lsrs	r2, r3, #3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	3208      	adds	r2, #8
 80019c2:	69b9      	ldr	r1, [r7, #24]
 80019c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	2203      	movs	r2, #3
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	43db      	mvns	r3, r3
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	4013      	ands	r3, r2
 80019de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f003 0203 	and.w	r2, r3, #3
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	f000 80b4 	beq.w	8001b72 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	4b60      	ldr	r3, [pc, #384]	; (8001b90 <HAL_GPIO_Init+0x30c>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	4a5f      	ldr	r2, [pc, #380]	; (8001b90 <HAL_GPIO_Init+0x30c>)
 8001a14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a18:	6453      	str	r3, [r2, #68]	; 0x44
 8001a1a:	4b5d      	ldr	r3, [pc, #372]	; (8001b90 <HAL_GPIO_Init+0x30c>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a26:	4a5b      	ldr	r2, [pc, #364]	; (8001b94 <HAL_GPIO_Init+0x310>)
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	089b      	lsrs	r3, r3, #2
 8001a2c:	3302      	adds	r3, #2
 8001a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	f003 0303 	and.w	r3, r3, #3
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	220f      	movs	r2, #15
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	43db      	mvns	r3, r3
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	4013      	ands	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a52      	ldr	r2, [pc, #328]	; (8001b98 <HAL_GPIO_Init+0x314>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d02b      	beq.n	8001aaa <HAL_GPIO_Init+0x226>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a51      	ldr	r2, [pc, #324]	; (8001b9c <HAL_GPIO_Init+0x318>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d025      	beq.n	8001aa6 <HAL_GPIO_Init+0x222>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a50      	ldr	r2, [pc, #320]	; (8001ba0 <HAL_GPIO_Init+0x31c>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d01f      	beq.n	8001aa2 <HAL_GPIO_Init+0x21e>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a4f      	ldr	r2, [pc, #316]	; (8001ba4 <HAL_GPIO_Init+0x320>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d019      	beq.n	8001a9e <HAL_GPIO_Init+0x21a>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a4e      	ldr	r2, [pc, #312]	; (8001ba8 <HAL_GPIO_Init+0x324>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d013      	beq.n	8001a9a <HAL_GPIO_Init+0x216>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a4d      	ldr	r2, [pc, #308]	; (8001bac <HAL_GPIO_Init+0x328>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d00d      	beq.n	8001a96 <HAL_GPIO_Init+0x212>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a4c      	ldr	r2, [pc, #304]	; (8001bb0 <HAL_GPIO_Init+0x32c>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d007      	beq.n	8001a92 <HAL_GPIO_Init+0x20e>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a4b      	ldr	r2, [pc, #300]	; (8001bb4 <HAL_GPIO_Init+0x330>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d101      	bne.n	8001a8e <HAL_GPIO_Init+0x20a>
 8001a8a:	2307      	movs	r3, #7
 8001a8c:	e00e      	b.n	8001aac <HAL_GPIO_Init+0x228>
 8001a8e:	2308      	movs	r3, #8
 8001a90:	e00c      	b.n	8001aac <HAL_GPIO_Init+0x228>
 8001a92:	2306      	movs	r3, #6
 8001a94:	e00a      	b.n	8001aac <HAL_GPIO_Init+0x228>
 8001a96:	2305      	movs	r3, #5
 8001a98:	e008      	b.n	8001aac <HAL_GPIO_Init+0x228>
 8001a9a:	2304      	movs	r3, #4
 8001a9c:	e006      	b.n	8001aac <HAL_GPIO_Init+0x228>
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e004      	b.n	8001aac <HAL_GPIO_Init+0x228>
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	e002      	b.n	8001aac <HAL_GPIO_Init+0x228>
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e000      	b.n	8001aac <HAL_GPIO_Init+0x228>
 8001aaa:	2300      	movs	r3, #0
 8001aac:	69fa      	ldr	r2, [r7, #28]
 8001aae:	f002 0203 	and.w	r2, r2, #3
 8001ab2:	0092      	lsls	r2, r2, #2
 8001ab4:	4093      	lsls	r3, r2
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001abc:	4935      	ldr	r1, [pc, #212]	; (8001b94 <HAL_GPIO_Init+0x310>)
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	089b      	lsrs	r3, r3, #2
 8001ac2:	3302      	adds	r3, #2
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001aca:	4b3b      	ldr	r3, [pc, #236]	; (8001bb8 <HAL_GPIO_Init+0x334>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	43db      	mvns	r3, r3
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d003      	beq.n	8001aee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001aee:	4a32      	ldr	r2, [pc, #200]	; (8001bb8 <HAL_GPIO_Init+0x334>)
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001af4:	4b30      	ldr	r3, [pc, #192]	; (8001bb8 <HAL_GPIO_Init+0x334>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	43db      	mvns	r3, r3
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	4013      	ands	r3, r2
 8001b02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b10:	69ba      	ldr	r2, [r7, #24]
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b18:	4a27      	ldr	r2, [pc, #156]	; (8001bb8 <HAL_GPIO_Init+0x334>)
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b1e:	4b26      	ldr	r3, [pc, #152]	; (8001bb8 <HAL_GPIO_Init+0x334>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	43db      	mvns	r3, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d003      	beq.n	8001b42 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b42:	4a1d      	ldr	r2, [pc, #116]	; (8001bb8 <HAL_GPIO_Init+0x334>)
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b48:	4b1b      	ldr	r3, [pc, #108]	; (8001bb8 <HAL_GPIO_Init+0x334>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	43db      	mvns	r3, r3
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	4013      	ands	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d003      	beq.n	8001b6c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b6c:	4a12      	ldr	r2, [pc, #72]	; (8001bb8 <HAL_GPIO_Init+0x334>)
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	3301      	adds	r3, #1
 8001b76:	61fb      	str	r3, [r7, #28]
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	2b0f      	cmp	r3, #15
 8001b7c:	f67f ae90 	bls.w	80018a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b80:	bf00      	nop
 8001b82:	bf00      	nop
 8001b84:	3724      	adds	r7, #36	; 0x24
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	40023800 	.word	0x40023800
 8001b94:	40013800 	.word	0x40013800
 8001b98:	40020000 	.word	0x40020000
 8001b9c:	40020400 	.word	0x40020400
 8001ba0:	40020800 	.word	0x40020800
 8001ba4:	40020c00 	.word	0x40020c00
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	40021400 	.word	0x40021400
 8001bb0:	40021800 	.word	0x40021800
 8001bb4:	40021c00 	.word	0x40021c00
 8001bb8:	40013c00 	.word	0x40013c00

08001bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	807b      	strh	r3, [r7, #2]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bcc:	787b      	ldrb	r3, [r7, #1]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d003      	beq.n	8001bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bd2:	887a      	ldrh	r2, [r7, #2]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bd8:	e003      	b.n	8001be2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bda:	887b      	ldrh	r3, [r7, #2]
 8001bdc:	041a      	lsls	r2, r3, #16
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	619a      	str	r2, [r3, #24]
}
 8001be2:	bf00      	nop
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
	...

08001bf0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e264      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d075      	beq.n	8001cfa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c0e:	4ba3      	ldr	r3, [pc, #652]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f003 030c 	and.w	r3, r3, #12
 8001c16:	2b04      	cmp	r3, #4
 8001c18:	d00c      	beq.n	8001c34 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c1a:	4ba0      	ldr	r3, [pc, #640]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c22:	2b08      	cmp	r3, #8
 8001c24:	d112      	bne.n	8001c4c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c26:	4b9d      	ldr	r3, [pc, #628]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c32:	d10b      	bne.n	8001c4c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c34:	4b99      	ldr	r3, [pc, #612]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d05b      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x108>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d157      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e23f      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c54:	d106      	bne.n	8001c64 <HAL_RCC_OscConfig+0x74>
 8001c56:	4b91      	ldr	r3, [pc, #580]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a90      	ldr	r2, [pc, #576]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c60:	6013      	str	r3, [r2, #0]
 8001c62:	e01d      	b.n	8001ca0 <HAL_RCC_OscConfig+0xb0>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c6c:	d10c      	bne.n	8001c88 <HAL_RCC_OscConfig+0x98>
 8001c6e:	4b8b      	ldr	r3, [pc, #556]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a8a      	ldr	r2, [pc, #552]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c78:	6013      	str	r3, [r2, #0]
 8001c7a:	4b88      	ldr	r3, [pc, #544]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a87      	ldr	r2, [pc, #540]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c84:	6013      	str	r3, [r2, #0]
 8001c86:	e00b      	b.n	8001ca0 <HAL_RCC_OscConfig+0xb0>
 8001c88:	4b84      	ldr	r3, [pc, #528]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a83      	ldr	r2, [pc, #524]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c92:	6013      	str	r3, [r2, #0]
 8001c94:	4b81      	ldr	r3, [pc, #516]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a80      	ldr	r2, [pc, #512]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001c9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d013      	beq.n	8001cd0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca8:	f7ff f940 	bl	8000f2c <HAL_GetTick>
 8001cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cae:	e008      	b.n	8001cc2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cb0:	f7ff f93c 	bl	8000f2c <HAL_GetTick>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b64      	cmp	r3, #100	; 0x64
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e204      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cc2:	4b76      	ldr	r3, [pc, #472]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d0f0      	beq.n	8001cb0 <HAL_RCC_OscConfig+0xc0>
 8001cce:	e014      	b.n	8001cfa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd0:	f7ff f92c 	bl	8000f2c <HAL_GetTick>
 8001cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cd6:	e008      	b.n	8001cea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cd8:	f7ff f928 	bl	8000f2c <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b64      	cmp	r3, #100	; 0x64
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e1f0      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cea:	4b6c      	ldr	r3, [pc, #432]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1f0      	bne.n	8001cd8 <HAL_RCC_OscConfig+0xe8>
 8001cf6:	e000      	b.n	8001cfa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d063      	beq.n	8001dce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d06:	4b65      	ldr	r3, [pc, #404]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f003 030c 	and.w	r3, r3, #12
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d00b      	beq.n	8001d2a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d12:	4b62      	ldr	r3, [pc, #392]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d1a:	2b08      	cmp	r3, #8
 8001d1c:	d11c      	bne.n	8001d58 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d1e:	4b5f      	ldr	r3, [pc, #380]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d116      	bne.n	8001d58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d2a:	4b5c      	ldr	r3, [pc, #368]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0302 	and.w	r3, r3, #2
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d005      	beq.n	8001d42 <HAL_RCC_OscConfig+0x152>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d001      	beq.n	8001d42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e1c4      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d42:	4b56      	ldr	r3, [pc, #344]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	4952      	ldr	r1, [pc, #328]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d56:	e03a      	b.n	8001dce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d020      	beq.n	8001da2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d60:	4b4f      	ldr	r3, [pc, #316]	; (8001ea0 <HAL_RCC_OscConfig+0x2b0>)
 8001d62:	2201      	movs	r2, #1
 8001d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d66:	f7ff f8e1 	bl	8000f2c <HAL_GetTick>
 8001d6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d6e:	f7ff f8dd 	bl	8000f2c <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e1a5      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d80:	4b46      	ldr	r3, [pc, #280]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d0f0      	beq.n	8001d6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d8c:	4b43      	ldr	r3, [pc, #268]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	691b      	ldr	r3, [r3, #16]
 8001d98:	00db      	lsls	r3, r3, #3
 8001d9a:	4940      	ldr	r1, [pc, #256]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	600b      	str	r3, [r1, #0]
 8001da0:	e015      	b.n	8001dce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001da2:	4b3f      	ldr	r3, [pc, #252]	; (8001ea0 <HAL_RCC_OscConfig+0x2b0>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da8:	f7ff f8c0 	bl	8000f2c <HAL_GetTick>
 8001dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dae:	e008      	b.n	8001dc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001db0:	f7ff f8bc 	bl	8000f2c <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e184      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dc2:	4b36      	ldr	r3, [pc, #216]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d1f0      	bne.n	8001db0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0308 	and.w	r3, r3, #8
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d030      	beq.n	8001e3c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d016      	beq.n	8001e10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001de2:	4b30      	ldr	r3, [pc, #192]	; (8001ea4 <HAL_RCC_OscConfig+0x2b4>)
 8001de4:	2201      	movs	r2, #1
 8001de6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de8:	f7ff f8a0 	bl	8000f2c <HAL_GetTick>
 8001dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001df0:	f7ff f89c 	bl	8000f2c <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e164      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e02:	4b26      	ldr	r3, [pc, #152]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001e04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d0f0      	beq.n	8001df0 <HAL_RCC_OscConfig+0x200>
 8001e0e:	e015      	b.n	8001e3c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e10:	4b24      	ldr	r3, [pc, #144]	; (8001ea4 <HAL_RCC_OscConfig+0x2b4>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e16:	f7ff f889 	bl	8000f2c <HAL_GetTick>
 8001e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e1c:	e008      	b.n	8001e30 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e1e:	f7ff f885 	bl	8000f2c <HAL_GetTick>
 8001e22:	4602      	mov	r2, r0
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d901      	bls.n	8001e30 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	e14d      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e30:	4b1a      	ldr	r3, [pc, #104]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001e32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e34:	f003 0302 	and.w	r3, r3, #2
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d1f0      	bne.n	8001e1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0304 	and.w	r3, r3, #4
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f000 80a0 	beq.w	8001f8a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e4e:	4b13      	ldr	r3, [pc, #76]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d10f      	bne.n	8001e7a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60bb      	str	r3, [r7, #8]
 8001e5e:	4b0f      	ldr	r3, [pc, #60]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e62:	4a0e      	ldr	r2, [pc, #56]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001e64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e68:	6413      	str	r3, [r2, #64]	; 0x40
 8001e6a:	4b0c      	ldr	r3, [pc, #48]	; (8001e9c <HAL_RCC_OscConfig+0x2ac>)
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e72:	60bb      	str	r3, [r7, #8]
 8001e74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e76:	2301      	movs	r3, #1
 8001e78:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ea8 <HAL_RCC_OscConfig+0x2b8>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d121      	bne.n	8001eca <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e86:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <HAL_RCC_OscConfig+0x2b8>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a07      	ldr	r2, [pc, #28]	; (8001ea8 <HAL_RCC_OscConfig+0x2b8>)
 8001e8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e92:	f7ff f84b 	bl	8000f2c <HAL_GetTick>
 8001e96:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e98:	e011      	b.n	8001ebe <HAL_RCC_OscConfig+0x2ce>
 8001e9a:	bf00      	nop
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	42470000 	.word	0x42470000
 8001ea4:	42470e80 	.word	0x42470e80
 8001ea8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eac:	f7ff f83e 	bl	8000f2c <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e106      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebe:	4b85      	ldr	r3, [pc, #532]	; (80020d4 <HAL_RCC_OscConfig+0x4e4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d0f0      	beq.n	8001eac <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d106      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x2f0>
 8001ed2:	4b81      	ldr	r3, [pc, #516]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001ed4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ed6:	4a80      	ldr	r2, [pc, #512]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001ed8:	f043 0301 	orr.w	r3, r3, #1
 8001edc:	6713      	str	r3, [r2, #112]	; 0x70
 8001ede:	e01c      	b.n	8001f1a <HAL_RCC_OscConfig+0x32a>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	2b05      	cmp	r3, #5
 8001ee6:	d10c      	bne.n	8001f02 <HAL_RCC_OscConfig+0x312>
 8001ee8:	4b7b      	ldr	r3, [pc, #492]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eec:	4a7a      	ldr	r2, [pc, #488]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001eee:	f043 0304 	orr.w	r3, r3, #4
 8001ef2:	6713      	str	r3, [r2, #112]	; 0x70
 8001ef4:	4b78      	ldr	r3, [pc, #480]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ef8:	4a77      	ldr	r2, [pc, #476]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001efa:	f043 0301 	orr.w	r3, r3, #1
 8001efe:	6713      	str	r3, [r2, #112]	; 0x70
 8001f00:	e00b      	b.n	8001f1a <HAL_RCC_OscConfig+0x32a>
 8001f02:	4b75      	ldr	r3, [pc, #468]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f06:	4a74      	ldr	r2, [pc, #464]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f08:	f023 0301 	bic.w	r3, r3, #1
 8001f0c:	6713      	str	r3, [r2, #112]	; 0x70
 8001f0e:	4b72      	ldr	r3, [pc, #456]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f12:	4a71      	ldr	r2, [pc, #452]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f14:	f023 0304 	bic.w	r3, r3, #4
 8001f18:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d015      	beq.n	8001f4e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f22:	f7ff f803 	bl	8000f2c <HAL_GetTick>
 8001f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f28:	e00a      	b.n	8001f40 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f2a:	f7fe ffff 	bl	8000f2c <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e0c5      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f40:	4b65      	ldr	r3, [pc, #404]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f44:	f003 0302 	and.w	r3, r3, #2
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d0ee      	beq.n	8001f2a <HAL_RCC_OscConfig+0x33a>
 8001f4c:	e014      	b.n	8001f78 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f4e:	f7fe ffed 	bl	8000f2c <HAL_GetTick>
 8001f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f54:	e00a      	b.n	8001f6c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f56:	f7fe ffe9 	bl	8000f2c <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e0af      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f6c:	4b5a      	ldr	r3, [pc, #360]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1ee      	bne.n	8001f56 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f78:	7dfb      	ldrb	r3, [r7, #23]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d105      	bne.n	8001f8a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f7e:	4b56      	ldr	r3, [pc, #344]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f82:	4a55      	ldr	r2, [pc, #340]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f88:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	699b      	ldr	r3, [r3, #24]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f000 809b 	beq.w	80020ca <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f94:	4b50      	ldr	r3, [pc, #320]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f003 030c 	and.w	r3, r3, #12
 8001f9c:	2b08      	cmp	r3, #8
 8001f9e:	d05c      	beq.n	800205a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d141      	bne.n	800202c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fa8:	4b4c      	ldr	r3, [pc, #304]	; (80020dc <HAL_RCC_OscConfig+0x4ec>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fae:	f7fe ffbd 	bl	8000f2c <HAL_GetTick>
 8001fb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fb4:	e008      	b.n	8001fc8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fb6:	f7fe ffb9 	bl	8000f2c <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d901      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e081      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fc8:	4b43      	ldr	r3, [pc, #268]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d1f0      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	69da      	ldr	r2, [r3, #28]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe2:	019b      	lsls	r3, r3, #6
 8001fe4:	431a      	orrs	r2, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fea:	085b      	lsrs	r3, r3, #1
 8001fec:	3b01      	subs	r3, #1
 8001fee:	041b      	lsls	r3, r3, #16
 8001ff0:	431a      	orrs	r2, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ff6:	061b      	lsls	r3, r3, #24
 8001ff8:	4937      	ldr	r1, [pc, #220]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ffe:	4b37      	ldr	r3, [pc, #220]	; (80020dc <HAL_RCC_OscConfig+0x4ec>)
 8002000:	2201      	movs	r2, #1
 8002002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002004:	f7fe ff92 	bl	8000f2c <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800200c:	f7fe ff8e 	bl	8000f2c <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e056      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800201e:	4b2e      	ldr	r3, [pc, #184]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0f0      	beq.n	800200c <HAL_RCC_OscConfig+0x41c>
 800202a:	e04e      	b.n	80020ca <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800202c:	4b2b      	ldr	r3, [pc, #172]	; (80020dc <HAL_RCC_OscConfig+0x4ec>)
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002032:	f7fe ff7b 	bl	8000f2c <HAL_GetTick>
 8002036:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002038:	e008      	b.n	800204c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800203a:	f7fe ff77 	bl	8000f2c <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	2b02      	cmp	r3, #2
 8002046:	d901      	bls.n	800204c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e03f      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800204c:	4b22      	ldr	r3, [pc, #136]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d1f0      	bne.n	800203a <HAL_RCC_OscConfig+0x44a>
 8002058:	e037      	b.n	80020ca <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d101      	bne.n	8002066 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e032      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002066:	4b1c      	ldr	r3, [pc, #112]	; (80020d8 <HAL_RCC_OscConfig+0x4e8>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d028      	beq.n	80020c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800207e:	429a      	cmp	r2, r3
 8002080:	d121      	bne.n	80020c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800208c:	429a      	cmp	r2, r3
 800208e:	d11a      	bne.n	80020c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002090:	68fa      	ldr	r2, [r7, #12]
 8002092:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002096:	4013      	ands	r3, r2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800209c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800209e:	4293      	cmp	r3, r2
 80020a0:	d111      	bne.n	80020c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ac:	085b      	lsrs	r3, r3, #1
 80020ae:	3b01      	subs	r3, #1
 80020b0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d107      	bne.n	80020c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d001      	beq.n	80020ca <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e000      	b.n	80020cc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80020ca:	2300      	movs	r3, #0
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3718      	adds	r7, #24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40007000 	.word	0x40007000
 80020d8:	40023800 	.word	0x40023800
 80020dc:	42470060 	.word	0x42470060

080020e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d101      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e0cc      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020f4:	4b68      	ldr	r3, [pc, #416]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0307 	and.w	r3, r3, #7
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d90c      	bls.n	800211c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002102:	4b65      	ldr	r3, [pc, #404]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800210a:	4b63      	ldr	r3, [pc, #396]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0307 	and.w	r3, r3, #7
 8002112:	683a      	ldr	r2, [r7, #0]
 8002114:	429a      	cmp	r2, r3
 8002116:	d001      	beq.n	800211c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e0b8      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d020      	beq.n	800216a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	2b00      	cmp	r3, #0
 8002132:	d005      	beq.n	8002140 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002134:	4b59      	ldr	r3, [pc, #356]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	4a58      	ldr	r2, [pc, #352]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 800213a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800213e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0308 	and.w	r3, r3, #8
 8002148:	2b00      	cmp	r3, #0
 800214a:	d005      	beq.n	8002158 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800214c:	4b53      	ldr	r3, [pc, #332]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	4a52      	ldr	r2, [pc, #328]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002152:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002156:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002158:	4b50      	ldr	r3, [pc, #320]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	494d      	ldr	r1, [pc, #308]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002166:	4313      	orrs	r3, r2
 8002168:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b00      	cmp	r3, #0
 8002174:	d044      	beq.n	8002200 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	2b01      	cmp	r3, #1
 800217c:	d107      	bne.n	800218e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800217e:	4b47      	ldr	r3, [pc, #284]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d119      	bne.n	80021be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e07f      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2b02      	cmp	r3, #2
 8002194:	d003      	beq.n	800219e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800219a:	2b03      	cmp	r3, #3
 800219c:	d107      	bne.n	80021ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800219e:	4b3f      	ldr	r3, [pc, #252]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d109      	bne.n	80021be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e06f      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ae:	4b3b      	ldr	r3, [pc, #236]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e067      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021be:	4b37      	ldr	r3, [pc, #220]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f023 0203 	bic.w	r2, r3, #3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	4934      	ldr	r1, [pc, #208]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021d0:	f7fe feac 	bl	8000f2c <HAL_GetTick>
 80021d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d6:	e00a      	b.n	80021ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d8:	f7fe fea8 	bl	8000f2c <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e04f      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ee:	4b2b      	ldr	r3, [pc, #172]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 020c 	and.w	r2, r3, #12
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d1eb      	bne.n	80021d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002200:	4b25      	ldr	r3, [pc, #148]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0307 	and.w	r3, r3, #7
 8002208:	683a      	ldr	r2, [r7, #0]
 800220a:	429a      	cmp	r2, r3
 800220c:	d20c      	bcs.n	8002228 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800220e:	4b22      	ldr	r3, [pc, #136]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002216:	4b20      	ldr	r3, [pc, #128]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0307 	and.w	r3, r3, #7
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	429a      	cmp	r2, r3
 8002222:	d001      	beq.n	8002228 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e032      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b00      	cmp	r3, #0
 8002232:	d008      	beq.n	8002246 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002234:	4b19      	ldr	r3, [pc, #100]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	4916      	ldr	r1, [pc, #88]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002242:	4313      	orrs	r3, r2
 8002244:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0308 	and.w	r3, r3, #8
 800224e:	2b00      	cmp	r3, #0
 8002250:	d009      	beq.n	8002266 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002252:	4b12      	ldr	r3, [pc, #72]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	490e      	ldr	r1, [pc, #56]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002262:	4313      	orrs	r3, r2
 8002264:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002266:	f000 f821 	bl	80022ac <HAL_RCC_GetSysClockFreq>
 800226a:	4602      	mov	r2, r0
 800226c:	4b0b      	ldr	r3, [pc, #44]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	091b      	lsrs	r3, r3, #4
 8002272:	f003 030f 	and.w	r3, r3, #15
 8002276:	490a      	ldr	r1, [pc, #40]	; (80022a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002278:	5ccb      	ldrb	r3, [r1, r3]
 800227a:	fa22 f303 	lsr.w	r3, r2, r3
 800227e:	4a09      	ldr	r2, [pc, #36]	; (80022a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002280:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002282:	4b09      	ldr	r3, [pc, #36]	; (80022a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7fe fe0c 	bl	8000ea4 <HAL_InitTick>

  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40023c00 	.word	0x40023c00
 800229c:	40023800 	.word	0x40023800
 80022a0:	08006060 	.word	0x08006060
 80022a4:	20000000 	.word	0x20000000
 80022a8:	20000004 	.word	0x20000004

080022ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80022b0:	b084      	sub	sp, #16
 80022b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80022b4:	2300      	movs	r3, #0
 80022b6:	607b      	str	r3, [r7, #4]
 80022b8:	2300      	movs	r3, #0
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	2300      	movs	r3, #0
 80022be:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80022c0:	2300      	movs	r3, #0
 80022c2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022c4:	4b67      	ldr	r3, [pc, #412]	; (8002464 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f003 030c 	and.w	r3, r3, #12
 80022cc:	2b08      	cmp	r3, #8
 80022ce:	d00d      	beq.n	80022ec <HAL_RCC_GetSysClockFreq+0x40>
 80022d0:	2b08      	cmp	r3, #8
 80022d2:	f200 80bd 	bhi.w	8002450 <HAL_RCC_GetSysClockFreq+0x1a4>
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d002      	beq.n	80022e0 <HAL_RCC_GetSysClockFreq+0x34>
 80022da:	2b04      	cmp	r3, #4
 80022dc:	d003      	beq.n	80022e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80022de:	e0b7      	b.n	8002450 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022e0:	4b61      	ldr	r3, [pc, #388]	; (8002468 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80022e2:	60bb      	str	r3, [r7, #8]
       break;
 80022e4:	e0b7      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022e6:	4b61      	ldr	r3, [pc, #388]	; (800246c <HAL_RCC_GetSysClockFreq+0x1c0>)
 80022e8:	60bb      	str	r3, [r7, #8]
      break;
 80022ea:	e0b4      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022ec:	4b5d      	ldr	r3, [pc, #372]	; (8002464 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80022f4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022f6:	4b5b      	ldr	r3, [pc, #364]	; (8002464 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d04d      	beq.n	800239e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002302:	4b58      	ldr	r3, [pc, #352]	; (8002464 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	099b      	lsrs	r3, r3, #6
 8002308:	461a      	mov	r2, r3
 800230a:	f04f 0300 	mov.w	r3, #0
 800230e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002312:	f04f 0100 	mov.w	r1, #0
 8002316:	ea02 0800 	and.w	r8, r2, r0
 800231a:	ea03 0901 	and.w	r9, r3, r1
 800231e:	4640      	mov	r0, r8
 8002320:	4649      	mov	r1, r9
 8002322:	f04f 0200 	mov.w	r2, #0
 8002326:	f04f 0300 	mov.w	r3, #0
 800232a:	014b      	lsls	r3, r1, #5
 800232c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002330:	0142      	lsls	r2, r0, #5
 8002332:	4610      	mov	r0, r2
 8002334:	4619      	mov	r1, r3
 8002336:	ebb0 0008 	subs.w	r0, r0, r8
 800233a:	eb61 0109 	sbc.w	r1, r1, r9
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	f04f 0300 	mov.w	r3, #0
 8002346:	018b      	lsls	r3, r1, #6
 8002348:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800234c:	0182      	lsls	r2, r0, #6
 800234e:	1a12      	subs	r2, r2, r0
 8002350:	eb63 0301 	sbc.w	r3, r3, r1
 8002354:	f04f 0000 	mov.w	r0, #0
 8002358:	f04f 0100 	mov.w	r1, #0
 800235c:	00d9      	lsls	r1, r3, #3
 800235e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002362:	00d0      	lsls	r0, r2, #3
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
 8002368:	eb12 0208 	adds.w	r2, r2, r8
 800236c:	eb43 0309 	adc.w	r3, r3, r9
 8002370:	f04f 0000 	mov.w	r0, #0
 8002374:	f04f 0100 	mov.w	r1, #0
 8002378:	0259      	lsls	r1, r3, #9
 800237a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800237e:	0250      	lsls	r0, r2, #9
 8002380:	4602      	mov	r2, r0
 8002382:	460b      	mov	r3, r1
 8002384:	4610      	mov	r0, r2
 8002386:	4619      	mov	r1, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	461a      	mov	r2, r3
 800238c:	f04f 0300 	mov.w	r3, #0
 8002390:	f7fd ff6e 	bl	8000270 <__aeabi_uldivmod>
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	4613      	mov	r3, r2
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	e04a      	b.n	8002434 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800239e:	4b31      	ldr	r3, [pc, #196]	; (8002464 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	099b      	lsrs	r3, r3, #6
 80023a4:	461a      	mov	r2, r3
 80023a6:	f04f 0300 	mov.w	r3, #0
 80023aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80023ae:	f04f 0100 	mov.w	r1, #0
 80023b2:	ea02 0400 	and.w	r4, r2, r0
 80023b6:	ea03 0501 	and.w	r5, r3, r1
 80023ba:	4620      	mov	r0, r4
 80023bc:	4629      	mov	r1, r5
 80023be:	f04f 0200 	mov.w	r2, #0
 80023c2:	f04f 0300 	mov.w	r3, #0
 80023c6:	014b      	lsls	r3, r1, #5
 80023c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80023cc:	0142      	lsls	r2, r0, #5
 80023ce:	4610      	mov	r0, r2
 80023d0:	4619      	mov	r1, r3
 80023d2:	1b00      	subs	r0, r0, r4
 80023d4:	eb61 0105 	sbc.w	r1, r1, r5
 80023d8:	f04f 0200 	mov.w	r2, #0
 80023dc:	f04f 0300 	mov.w	r3, #0
 80023e0:	018b      	lsls	r3, r1, #6
 80023e2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80023e6:	0182      	lsls	r2, r0, #6
 80023e8:	1a12      	subs	r2, r2, r0
 80023ea:	eb63 0301 	sbc.w	r3, r3, r1
 80023ee:	f04f 0000 	mov.w	r0, #0
 80023f2:	f04f 0100 	mov.w	r1, #0
 80023f6:	00d9      	lsls	r1, r3, #3
 80023f8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80023fc:	00d0      	lsls	r0, r2, #3
 80023fe:	4602      	mov	r2, r0
 8002400:	460b      	mov	r3, r1
 8002402:	1912      	adds	r2, r2, r4
 8002404:	eb45 0303 	adc.w	r3, r5, r3
 8002408:	f04f 0000 	mov.w	r0, #0
 800240c:	f04f 0100 	mov.w	r1, #0
 8002410:	0299      	lsls	r1, r3, #10
 8002412:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002416:	0290      	lsls	r0, r2, #10
 8002418:	4602      	mov	r2, r0
 800241a:	460b      	mov	r3, r1
 800241c:	4610      	mov	r0, r2
 800241e:	4619      	mov	r1, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	461a      	mov	r2, r3
 8002424:	f04f 0300 	mov.w	r3, #0
 8002428:	f7fd ff22 	bl	8000270 <__aeabi_uldivmod>
 800242c:	4602      	mov	r2, r0
 800242e:	460b      	mov	r3, r1
 8002430:	4613      	mov	r3, r2
 8002432:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002434:	4b0b      	ldr	r3, [pc, #44]	; (8002464 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	0c1b      	lsrs	r3, r3, #16
 800243a:	f003 0303 	and.w	r3, r3, #3
 800243e:	3301      	adds	r3, #1
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	fbb2 f3f3 	udiv	r3, r2, r3
 800244c:	60bb      	str	r3, [r7, #8]
      break;
 800244e:	e002      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002450:	4b05      	ldr	r3, [pc, #20]	; (8002468 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002452:	60bb      	str	r3, [r7, #8]
      break;
 8002454:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002456:	68bb      	ldr	r3, [r7, #8]
}
 8002458:	4618      	mov	r0, r3
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002462:	bf00      	nop
 8002464:	40023800 	.word	0x40023800
 8002468:	00f42400 	.word	0x00f42400
 800246c:	007a1200 	.word	0x007a1200

08002470 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002474:	4b03      	ldr	r3, [pc, #12]	; (8002484 <HAL_RCC_GetHCLKFreq+0x14>)
 8002476:	681b      	ldr	r3, [r3, #0]
}
 8002478:	4618      	mov	r0, r3
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	20000000 	.word	0x20000000

08002488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800248c:	f7ff fff0 	bl	8002470 <HAL_RCC_GetHCLKFreq>
 8002490:	4602      	mov	r2, r0
 8002492:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	0a9b      	lsrs	r3, r3, #10
 8002498:	f003 0307 	and.w	r3, r3, #7
 800249c:	4903      	ldr	r1, [pc, #12]	; (80024ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800249e:	5ccb      	ldrb	r3, [r1, r3]
 80024a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40023800 	.word	0x40023800
 80024ac:	08006070 	.word	0x08006070

080024b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80024b4:	f7ff ffdc 	bl	8002470 <HAL_RCC_GetHCLKFreq>
 80024b8:	4602      	mov	r2, r0
 80024ba:	4b05      	ldr	r3, [pc, #20]	; (80024d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	0b5b      	lsrs	r3, r3, #13
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	4903      	ldr	r1, [pc, #12]	; (80024d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024c6:	5ccb      	ldrb	r3, [r1, r3]
 80024c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40023800 	.word	0x40023800
 80024d4:	08006070 	.word	0x08006070

080024d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e03f      	b.n	800256a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d106      	bne.n	8002504 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f7fe fbea 	bl	8000cd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2224      	movs	r2, #36	; 0x24
 8002508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68da      	ldr	r2, [r3, #12]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800251a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f000 fc7b 	bl	8002e18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	691a      	ldr	r2, [r3, #16]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002530:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	695a      	ldr	r2, [r3, #20]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002540:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	68da      	ldr	r2, [r3, #12]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002550:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2220      	movs	r2, #32
 800255c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2220      	movs	r2, #32
 8002564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b08a      	sub	sp, #40	; 0x28
 8002576:	af02      	add	r7, sp, #8
 8002578:	60f8      	str	r0, [r7, #12]
 800257a:	60b9      	str	r1, [r7, #8]
 800257c:	603b      	str	r3, [r7, #0]
 800257e:	4613      	mov	r3, r2
 8002580:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b20      	cmp	r3, #32
 8002590:	d17c      	bne.n	800268c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d002      	beq.n	800259e <HAL_UART_Transmit+0x2c>
 8002598:	88fb      	ldrh	r3, [r7, #6]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e075      	b.n	800268e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d101      	bne.n	80025b0 <HAL_UART_Transmit+0x3e>
 80025ac:	2302      	movs	r3, #2
 80025ae:	e06e      	b.n	800268e <HAL_UART_Transmit+0x11c>
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2200      	movs	r2, #0
 80025bc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2221      	movs	r2, #33	; 0x21
 80025c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025c6:	f7fe fcb1 	bl	8000f2c <HAL_GetTick>
 80025ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	88fa      	ldrh	r2, [r7, #6]
 80025d0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	88fa      	ldrh	r2, [r7, #6]
 80025d6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025e0:	d108      	bne.n	80025f4 <HAL_UART_Transmit+0x82>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d104      	bne.n	80025f4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80025ea:	2300      	movs	r3, #0
 80025ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	61bb      	str	r3, [r7, #24]
 80025f2:	e003      	b.n	80025fc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80025f8:	2300      	movs	r3, #0
 80025fa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002604:	e02a      	b.n	800265c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	2200      	movs	r2, #0
 800260e:	2180      	movs	r1, #128	; 0x80
 8002610:	68f8      	ldr	r0, [r7, #12]
 8002612:	f000 fa3d 	bl	8002a90 <UART_WaitOnFlagUntilTimeout>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e036      	b.n	800268e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d10b      	bne.n	800263e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002626:	69bb      	ldr	r3, [r7, #24]
 8002628:	881b      	ldrh	r3, [r3, #0]
 800262a:	461a      	mov	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002634:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	3302      	adds	r3, #2
 800263a:	61bb      	str	r3, [r7, #24]
 800263c:	e007      	b.n	800264e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	781a      	ldrb	r2, [r3, #0]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	3301      	adds	r3, #1
 800264c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002652:	b29b      	uxth	r3, r3
 8002654:	3b01      	subs	r3, #1
 8002656:	b29a      	uxth	r2, r3
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002660:	b29b      	uxth	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1cf      	bne.n	8002606 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	2200      	movs	r2, #0
 800266e:	2140      	movs	r1, #64	; 0x40
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f000 fa0d 	bl	8002a90 <UART_WaitOnFlagUntilTimeout>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e006      	b.n	800268e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2220      	movs	r2, #32
 8002684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002688:	2300      	movs	r3, #0
 800268a:	e000      	b.n	800268e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800268c:	2302      	movs	r3, #2
  }
}
 800268e:	4618      	mov	r0, r3
 8002690:	3720      	adds	r7, #32
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b084      	sub	sp, #16
 800269a:	af00      	add	r7, sp, #0
 800269c:	60f8      	str	r0, [r7, #12]
 800269e:	60b9      	str	r1, [r7, #8]
 80026a0:	4613      	mov	r3, r2
 80026a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	2b20      	cmp	r3, #32
 80026ae:	d11d      	bne.n	80026ec <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d002      	beq.n	80026bc <HAL_UART_Receive_IT+0x26>
 80026b6:	88fb      	ldrh	r3, [r7, #6]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d101      	bne.n	80026c0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e016      	b.n	80026ee <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d101      	bne.n	80026ce <HAL_UART_Receive_IT+0x38>
 80026ca:	2302      	movs	r3, #2
 80026cc:	e00f      	b.n	80026ee <HAL_UART_Receive_IT+0x58>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2201      	movs	r2, #1
 80026d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80026dc:	88fb      	ldrh	r3, [r7, #6]
 80026de:	461a      	mov	r2, r3
 80026e0:	68b9      	ldr	r1, [r7, #8]
 80026e2:	68f8      	ldr	r0, [r7, #12]
 80026e4:	f000 fa1e 	bl	8002b24 <UART_Start_Receive_IT>
 80026e8:	4603      	mov	r3, r0
 80026ea:	e000      	b.n	80026ee <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80026ec:	2302      	movs	r3, #2
  }
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
	...

080026f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b08a      	sub	sp, #40	; 0x28
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8002718:	2300      	movs	r3, #0
 800271a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800271c:	2300      	movs	r3, #0
 800271e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002722:	f003 030f 	and.w	r3, r3, #15
 8002726:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10d      	bne.n	800274a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800272e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002730:	f003 0320 	and.w	r3, r3, #32
 8002734:	2b00      	cmp	r3, #0
 8002736:	d008      	beq.n	800274a <HAL_UART_IRQHandler+0x52>
 8002738:	6a3b      	ldr	r3, [r7, #32]
 800273a:	f003 0320 	and.w	r3, r3, #32
 800273e:	2b00      	cmp	r3, #0
 8002740:	d003      	beq.n	800274a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f000 fad1 	bl	8002cea <UART_Receive_IT>
      return;
 8002748:	e17c      	b.n	8002a44 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	2b00      	cmp	r3, #0
 800274e:	f000 80b1 	beq.w	80028b4 <HAL_UART_IRQHandler+0x1bc>
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	2b00      	cmp	r3, #0
 800275a:	d105      	bne.n	8002768 <HAL_UART_IRQHandler+0x70>
 800275c:	6a3b      	ldr	r3, [r7, #32]
 800275e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002762:	2b00      	cmp	r3, #0
 8002764:	f000 80a6 	beq.w	80028b4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00a      	beq.n	8002788 <HAL_UART_IRQHandler+0x90>
 8002772:	6a3b      	ldr	r3, [r7, #32]
 8002774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002778:	2b00      	cmp	r3, #0
 800277a:	d005      	beq.n	8002788 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002780:	f043 0201 	orr.w	r2, r3, #1
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278a:	f003 0304 	and.w	r3, r3, #4
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00a      	beq.n	80027a8 <HAL_UART_IRQHandler+0xb0>
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a0:	f043 0202 	orr.w	r2, r3, #2
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00a      	beq.n	80027c8 <HAL_UART_IRQHandler+0xd0>
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d005      	beq.n	80027c8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c0:	f043 0204 	orr.w	r2, r3, #4
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80027c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ca:	f003 0308 	and.w	r3, r3, #8
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d00f      	beq.n	80027f2 <HAL_UART_IRQHandler+0xfa>
 80027d2:	6a3b      	ldr	r3, [r7, #32]
 80027d4:	f003 0320 	and.w	r3, r3, #32
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d104      	bne.n	80027e6 <HAL_UART_IRQHandler+0xee>
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	f003 0301 	and.w	r3, r3, #1
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d005      	beq.n	80027f2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f043 0208 	orr.w	r2, r3, #8
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f000 811f 	beq.w	8002a3a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fe:	f003 0320 	and.w	r3, r3, #32
 8002802:	2b00      	cmp	r3, #0
 8002804:	d007      	beq.n	8002816 <HAL_UART_IRQHandler+0x11e>
 8002806:	6a3b      	ldr	r3, [r7, #32]
 8002808:	f003 0320 	and.w	r3, r3, #32
 800280c:	2b00      	cmp	r3, #0
 800280e:	d002      	beq.n	8002816 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f000 fa6a 	bl	8002cea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	695b      	ldr	r3, [r3, #20]
 800281c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002820:	2b40      	cmp	r3, #64	; 0x40
 8002822:	bf0c      	ite	eq
 8002824:	2301      	moveq	r3, #1
 8002826:	2300      	movne	r3, #0
 8002828:	b2db      	uxtb	r3, r3
 800282a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002830:	f003 0308 	and.w	r3, r3, #8
 8002834:	2b00      	cmp	r3, #0
 8002836:	d102      	bne.n	800283e <HAL_UART_IRQHandler+0x146>
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d031      	beq.n	80028a2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 f9aa 	bl	8002b98 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800284e:	2b40      	cmp	r3, #64	; 0x40
 8002850:	d123      	bne.n	800289a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	695a      	ldr	r2, [r3, #20]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002860:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002866:	2b00      	cmp	r3, #0
 8002868:	d013      	beq.n	8002892 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800286e:	4a77      	ldr	r2, [pc, #476]	; (8002a4c <HAL_UART_IRQHandler+0x354>)
 8002870:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002876:	4618      	mov	r0, r3
 8002878:	f7fe fd09 	bl	800128e <HAL_DMA_Abort_IT>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d016      	beq.n	80028b0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002886:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800288c:	4610      	mov	r0, r2
 800288e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002890:	e00e      	b.n	80028b0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f8e6 	bl	8002a64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002898:	e00a      	b.n	80028b0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 f8e2 	bl	8002a64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028a0:	e006      	b.n	80028b0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 f8de 	bl	8002a64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80028ae:	e0c4      	b.n	8002a3a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028b0:	bf00      	nop
    return;
 80028b2:	e0c2      	b.n	8002a3a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	f040 80a2 	bne.w	8002a02 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80028be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c0:	f003 0310 	and.w	r3, r3, #16
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	f000 809c 	beq.w	8002a02 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80028ca:	6a3b      	ldr	r3, [r7, #32]
 80028cc:	f003 0310 	and.w	r3, r3, #16
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f000 8096 	beq.w	8002a02 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80028d6:	2300      	movs	r3, #0
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	60fb      	str	r3, [r7, #12]
 80028ea:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	695b      	ldr	r3, [r3, #20]
 80028f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028f6:	2b40      	cmp	r3, #64	; 0x40
 80028f8:	d14f      	bne.n	800299a <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8002904:	8a3b      	ldrh	r3, [r7, #16]
 8002906:	2b00      	cmp	r3, #0
 8002908:	f000 8099 	beq.w	8002a3e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002910:	8a3a      	ldrh	r2, [r7, #16]
 8002912:	429a      	cmp	r2, r3
 8002914:	f080 8093 	bcs.w	8002a3e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	8a3a      	ldrh	r2, [r7, #16]
 800291c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002922:	69db      	ldr	r3, [r3, #28]
 8002924:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002928:	d02b      	beq.n	8002982 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	68da      	ldr	r2, [r3, #12]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002938:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	695a      	ldr	r2, [r3, #20]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 0201 	bic.w	r2, r2, #1
 8002948:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	695a      	ldr	r2, [r3, #20]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002958:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2220      	movs	r2, #32
 800295e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	68da      	ldr	r2, [r3, #12]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 0210 	bic.w	r2, r2, #16
 8002976:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800297c:	4618      	mov	r0, r3
 800297e:	f7fe fc16 	bl	80011ae <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800298a:	b29b      	uxth	r3, r3
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	b29b      	uxth	r3, r3
 8002990:	4619      	mov	r1, r3
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 f870 	bl	8002a78 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002998:	e051      	b.n	8002a3e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d047      	beq.n	8002a42 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80029b2:	8a7b      	ldrh	r3, [r7, #18]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d044      	beq.n	8002a42 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	68da      	ldr	r2, [r3, #12]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80029c6:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	695a      	ldr	r2, [r3, #20]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f022 0201 	bic.w	r2, r2, #1
 80029d6:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2220      	movs	r2, #32
 80029dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68da      	ldr	r2, [r3, #12]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 0210 	bic.w	r2, r2, #16
 80029f4:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80029f6:	8a7b      	ldrh	r3, [r7, #18]
 80029f8:	4619      	mov	r1, r3
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f000 f83c 	bl	8002a78 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002a00:	e01f      	b.n	8002a42 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d008      	beq.n	8002a1e <HAL_UART_IRQHandler+0x326>
 8002a0c:	6a3b      	ldr	r3, [r7, #32]
 8002a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d003      	beq.n	8002a1e <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f000 f8ff 	bl	8002c1a <UART_Transmit_IT>
    return;
 8002a1c:	e012      	b.n	8002a44 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d00d      	beq.n	8002a44 <HAL_UART_IRQHandler+0x34c>
 8002a28:	6a3b      	ldr	r3, [r7, #32]
 8002a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d008      	beq.n	8002a44 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f941 	bl	8002cba <UART_EndTransmit_IT>
    return;
 8002a38:	e004      	b.n	8002a44 <HAL_UART_IRQHandler+0x34c>
    return;
 8002a3a:	bf00      	nop
 8002a3c:	e002      	b.n	8002a44 <HAL_UART_IRQHandler+0x34c>
      return;
 8002a3e:	bf00      	nop
 8002a40:	e000      	b.n	8002a44 <HAL_UART_IRQHandler+0x34c>
      return;
 8002a42:	bf00      	nop
  }
}
 8002a44:	3728      	adds	r7, #40	; 0x28
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	08002bf3 	.word	0x08002bf3

08002a50 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	460b      	mov	r3, r1
 8002a82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	603b      	str	r3, [r7, #0]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aa0:	e02c      	b.n	8002afc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa8:	d028      	beq.n	8002afc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d007      	beq.n	8002ac0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ab0:	f7fe fa3c 	bl	8000f2c <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d21d      	bcs.n	8002afc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002ace:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	695a      	ldr	r2, [r3, #20]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0201 	bic.w	r2, r2, #1
 8002ade:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2220      	movs	r2, #32
 8002ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2220      	movs	r2, #32
 8002aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e00f      	b.n	8002b1c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	4013      	ands	r3, r2
 8002b06:	68ba      	ldr	r2, [r7, #8]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	bf0c      	ite	eq
 8002b0c:	2301      	moveq	r3, #1
 8002b0e:	2300      	movne	r3, #0
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	461a      	mov	r2, r3
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d0c3      	beq.n	8002aa2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3710      	adds	r7, #16
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b085      	sub	sp, #20
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	68ba      	ldr	r2, [r7, #8]
 8002b36:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	88fa      	ldrh	r2, [r7, #6]
 8002b3c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	88fa      	ldrh	r2, [r7, #6]
 8002b42:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2222      	movs	r2, #34	; 0x22
 8002b4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68da      	ldr	r2, [r3, #12]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b68:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	695a      	ldr	r2, [r3, #20]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f042 0201 	orr.w	r2, r2, #1
 8002b78:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	68da      	ldr	r2, [r3, #12]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f042 0220 	orr.w	r2, r2, #32
 8002b88:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3714      	adds	r7, #20
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002bae:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	695a      	ldr	r2, [r3, #20]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f022 0201 	bic.w	r2, r2, #1
 8002bbe:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d107      	bne.n	8002bd8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	68da      	ldr	r2, [r3, #12]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f022 0210 	bic.w	r2, r2, #16
 8002bd6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2220      	movs	r2, #32
 8002bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002be6:	bf00      	nop
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr

08002bf2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b084      	sub	sp, #16
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bfe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c0c:	68f8      	ldr	r0, [r7, #12]
 8002c0e:	f7ff ff29 	bl	8002a64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c12:	bf00      	nop
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	b085      	sub	sp, #20
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b21      	cmp	r3, #33	; 0x21
 8002c2c:	d13e      	bne.n	8002cac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c36:	d114      	bne.n	8002c62 <UART_Transmit_IT+0x48>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	691b      	ldr	r3, [r3, #16]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d110      	bne.n	8002c62 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a1b      	ldr	r3, [r3, #32]
 8002c44:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	881b      	ldrh	r3, [r3, #0]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c54:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a1b      	ldr	r3, [r3, #32]
 8002c5a:	1c9a      	adds	r2, r3, #2
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	621a      	str	r2, [r3, #32]
 8002c60:	e008      	b.n	8002c74 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	1c59      	adds	r1, r3, #1
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	6211      	str	r1, [r2, #32]
 8002c6c:	781a      	ldrb	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	4619      	mov	r1, r3
 8002c82:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10f      	bne.n	8002ca8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68da      	ldr	r2, [r3, #12]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c96:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	68da      	ldr	r2, [r3, #12]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ca6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	e000      	b.n	8002cae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002cac:	2302      	movs	r3, #2
  }
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr

08002cba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b082      	sub	sp, #8
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	68da      	ldr	r2, [r3, #12]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cd0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2220      	movs	r2, #32
 8002cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f7ff feb8 	bl	8002a50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b084      	sub	sp, #16
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b22      	cmp	r3, #34	; 0x22
 8002cfc:	f040 8087 	bne.w	8002e0e <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d08:	d117      	bne.n	8002d3a <UART_Receive_IT+0x50>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d113      	bne.n	8002d3a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002d12:	2300      	movs	r3, #0
 8002d14:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1a:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d32:	1c9a      	adds	r2, r3, #2
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	629a      	str	r2, [r3, #40]	; 0x28
 8002d38:	e026      	b.n	8002d88 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d3e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8002d40:	2300      	movs	r3, #0
 8002d42:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d4c:	d007      	beq.n	8002d5e <UART_Receive_IT+0x74>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10a      	bne.n	8002d6c <UART_Receive_IT+0x82>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d106      	bne.n	8002d6c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	b2da      	uxtb	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	701a      	strb	r2, [r3, #0]
 8002d6a:	e008      	b.n	8002d7e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d78:	b2da      	uxtb	r2, r3
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d82:	1c5a      	adds	r2, r3, #1
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	4619      	mov	r1, r3
 8002d96:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d136      	bne.n	8002e0a <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	68da      	ldr	r2, [r3, #12]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f022 0220 	bic.w	r2, r2, #32
 8002daa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	68da      	ldr	r2, [r3, #12]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	695a      	ldr	r2, [r3, #20]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 0201 	bic.w	r2, r2, #1
 8002dca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d10e      	bne.n	8002dfa <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68da      	ldr	r2, [r3, #12]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f022 0210 	bic.w	r2, r2, #16
 8002dea:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002df0:	4619      	mov	r1, r3
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7ff fe40 	bl	8002a78 <HAL_UARTEx_RxEventCallback>
 8002df8:	e002      	b.n	8002e00 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7fd ffbc 	bl	8000d78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8002e06:	2300      	movs	r3, #0
 8002e08:	e002      	b.n	8002e10 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	e000      	b.n	8002e10 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002e0e:	2302      	movs	r3, #2
  }
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3710      	adds	r7, #16
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e1c:	b09f      	sub	sp, #124	; 0x7c
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002e2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e2e:	68d9      	ldr	r1, [r3, #12]
 8002e30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	ea40 0301 	orr.w	r3, r0, r1
 8002e38:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e3c:	689a      	ldr	r2, [r3, #8]
 8002e3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	431a      	orrs	r2, r3
 8002e44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	431a      	orrs	r2, r3
 8002e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002e52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002e5c:	f021 010c 	bic.w	r1, r1, #12
 8002e60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e66:	430b      	orrs	r3, r1
 8002e68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	695b      	ldr	r3, [r3, #20]
 8002e70:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002e74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e76:	6999      	ldr	r1, [r3, #24]
 8002e78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	ea40 0301 	orr.w	r3, r0, r1
 8002e80:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	4bc5      	ldr	r3, [pc, #788]	; (800319c <UART_SetConfig+0x384>)
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d004      	beq.n	8002e96 <UART_SetConfig+0x7e>
 8002e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4bc3      	ldr	r3, [pc, #780]	; (80031a0 <UART_SetConfig+0x388>)
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d103      	bne.n	8002e9e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002e96:	f7ff fb0b 	bl	80024b0 <HAL_RCC_GetPCLK2Freq>
 8002e9a:	6778      	str	r0, [r7, #116]	; 0x74
 8002e9c:	e002      	b.n	8002ea4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e9e:	f7ff faf3 	bl	8002488 <HAL_RCC_GetPCLK1Freq>
 8002ea2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ea6:	69db      	ldr	r3, [r3, #28]
 8002ea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002eac:	f040 80b6 	bne.w	800301c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002eb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002eb2:	461c      	mov	r4, r3
 8002eb4:	f04f 0500 	mov.w	r5, #0
 8002eb8:	4622      	mov	r2, r4
 8002eba:	462b      	mov	r3, r5
 8002ebc:	1891      	adds	r1, r2, r2
 8002ebe:	6439      	str	r1, [r7, #64]	; 0x40
 8002ec0:	415b      	adcs	r3, r3
 8002ec2:	647b      	str	r3, [r7, #68]	; 0x44
 8002ec4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002ec8:	1912      	adds	r2, r2, r4
 8002eca:	eb45 0303 	adc.w	r3, r5, r3
 8002ece:	f04f 0000 	mov.w	r0, #0
 8002ed2:	f04f 0100 	mov.w	r1, #0
 8002ed6:	00d9      	lsls	r1, r3, #3
 8002ed8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002edc:	00d0      	lsls	r0, r2, #3
 8002ede:	4602      	mov	r2, r0
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	1911      	adds	r1, r2, r4
 8002ee4:	6639      	str	r1, [r7, #96]	; 0x60
 8002ee6:	416b      	adcs	r3, r5
 8002ee8:	667b      	str	r3, [r7, #100]	; 0x64
 8002eea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	f04f 0300 	mov.w	r3, #0
 8002ef4:	1891      	adds	r1, r2, r2
 8002ef6:	63b9      	str	r1, [r7, #56]	; 0x38
 8002ef8:	415b      	adcs	r3, r3
 8002efa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002efc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f00:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002f04:	f7fd f9b4 	bl	8000270 <__aeabi_uldivmod>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	4ba5      	ldr	r3, [pc, #660]	; (80031a4 <UART_SetConfig+0x38c>)
 8002f0e:	fba3 2302 	umull	r2, r3, r3, r2
 8002f12:	095b      	lsrs	r3, r3, #5
 8002f14:	011e      	lsls	r6, r3, #4
 8002f16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f18:	461c      	mov	r4, r3
 8002f1a:	f04f 0500 	mov.w	r5, #0
 8002f1e:	4622      	mov	r2, r4
 8002f20:	462b      	mov	r3, r5
 8002f22:	1891      	adds	r1, r2, r2
 8002f24:	6339      	str	r1, [r7, #48]	; 0x30
 8002f26:	415b      	adcs	r3, r3
 8002f28:	637b      	str	r3, [r7, #52]	; 0x34
 8002f2a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002f2e:	1912      	adds	r2, r2, r4
 8002f30:	eb45 0303 	adc.w	r3, r5, r3
 8002f34:	f04f 0000 	mov.w	r0, #0
 8002f38:	f04f 0100 	mov.w	r1, #0
 8002f3c:	00d9      	lsls	r1, r3, #3
 8002f3e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f42:	00d0      	lsls	r0, r2, #3
 8002f44:	4602      	mov	r2, r0
 8002f46:	460b      	mov	r3, r1
 8002f48:	1911      	adds	r1, r2, r4
 8002f4a:	65b9      	str	r1, [r7, #88]	; 0x58
 8002f4c:	416b      	adcs	r3, r5
 8002f4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002f50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	461a      	mov	r2, r3
 8002f56:	f04f 0300 	mov.w	r3, #0
 8002f5a:	1891      	adds	r1, r2, r2
 8002f5c:	62b9      	str	r1, [r7, #40]	; 0x28
 8002f5e:	415b      	adcs	r3, r3
 8002f60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002f66:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002f6a:	f7fd f981 	bl	8000270 <__aeabi_uldivmod>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	460b      	mov	r3, r1
 8002f72:	4b8c      	ldr	r3, [pc, #560]	; (80031a4 <UART_SetConfig+0x38c>)
 8002f74:	fba3 1302 	umull	r1, r3, r3, r2
 8002f78:	095b      	lsrs	r3, r3, #5
 8002f7a:	2164      	movs	r1, #100	; 0x64
 8002f7c:	fb01 f303 	mul.w	r3, r1, r3
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	00db      	lsls	r3, r3, #3
 8002f84:	3332      	adds	r3, #50	; 0x32
 8002f86:	4a87      	ldr	r2, [pc, #540]	; (80031a4 <UART_SetConfig+0x38c>)
 8002f88:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8c:	095b      	lsrs	r3, r3, #5
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002f94:	441e      	add	r6, r3
 8002f96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f04f 0100 	mov.w	r1, #0
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	1894      	adds	r4, r2, r2
 8002fa4:	623c      	str	r4, [r7, #32]
 8002fa6:	415b      	adcs	r3, r3
 8002fa8:	627b      	str	r3, [r7, #36]	; 0x24
 8002faa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002fae:	1812      	adds	r2, r2, r0
 8002fb0:	eb41 0303 	adc.w	r3, r1, r3
 8002fb4:	f04f 0400 	mov.w	r4, #0
 8002fb8:	f04f 0500 	mov.w	r5, #0
 8002fbc:	00dd      	lsls	r5, r3, #3
 8002fbe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002fc2:	00d4      	lsls	r4, r2, #3
 8002fc4:	4622      	mov	r2, r4
 8002fc6:	462b      	mov	r3, r5
 8002fc8:	1814      	adds	r4, r2, r0
 8002fca:	653c      	str	r4, [r7, #80]	; 0x50
 8002fcc:	414b      	adcs	r3, r1
 8002fce:	657b      	str	r3, [r7, #84]	; 0x54
 8002fd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	f04f 0300 	mov.w	r3, #0
 8002fda:	1891      	adds	r1, r2, r2
 8002fdc:	61b9      	str	r1, [r7, #24]
 8002fde:	415b      	adcs	r3, r3
 8002fe0:	61fb      	str	r3, [r7, #28]
 8002fe2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fe6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002fea:	f7fd f941 	bl	8000270 <__aeabi_uldivmod>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	4b6c      	ldr	r3, [pc, #432]	; (80031a4 <UART_SetConfig+0x38c>)
 8002ff4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ff8:	095b      	lsrs	r3, r3, #5
 8002ffa:	2164      	movs	r1, #100	; 0x64
 8002ffc:	fb01 f303 	mul.w	r3, r1, r3
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	3332      	adds	r3, #50	; 0x32
 8003006:	4a67      	ldr	r2, [pc, #412]	; (80031a4 <UART_SetConfig+0x38c>)
 8003008:	fba2 2303 	umull	r2, r3, r2, r3
 800300c:	095b      	lsrs	r3, r3, #5
 800300e:	f003 0207 	and.w	r2, r3, #7
 8003012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4432      	add	r2, r6
 8003018:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800301a:	e0b9      	b.n	8003190 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800301c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800301e:	461c      	mov	r4, r3
 8003020:	f04f 0500 	mov.w	r5, #0
 8003024:	4622      	mov	r2, r4
 8003026:	462b      	mov	r3, r5
 8003028:	1891      	adds	r1, r2, r2
 800302a:	6139      	str	r1, [r7, #16]
 800302c:	415b      	adcs	r3, r3
 800302e:	617b      	str	r3, [r7, #20]
 8003030:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003034:	1912      	adds	r2, r2, r4
 8003036:	eb45 0303 	adc.w	r3, r5, r3
 800303a:	f04f 0000 	mov.w	r0, #0
 800303e:	f04f 0100 	mov.w	r1, #0
 8003042:	00d9      	lsls	r1, r3, #3
 8003044:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003048:	00d0      	lsls	r0, r2, #3
 800304a:	4602      	mov	r2, r0
 800304c:	460b      	mov	r3, r1
 800304e:	eb12 0804 	adds.w	r8, r2, r4
 8003052:	eb43 0905 	adc.w	r9, r3, r5
 8003056:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	4618      	mov	r0, r3
 800305c:	f04f 0100 	mov.w	r1, #0
 8003060:	f04f 0200 	mov.w	r2, #0
 8003064:	f04f 0300 	mov.w	r3, #0
 8003068:	008b      	lsls	r3, r1, #2
 800306a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800306e:	0082      	lsls	r2, r0, #2
 8003070:	4640      	mov	r0, r8
 8003072:	4649      	mov	r1, r9
 8003074:	f7fd f8fc 	bl	8000270 <__aeabi_uldivmod>
 8003078:	4602      	mov	r2, r0
 800307a:	460b      	mov	r3, r1
 800307c:	4b49      	ldr	r3, [pc, #292]	; (80031a4 <UART_SetConfig+0x38c>)
 800307e:	fba3 2302 	umull	r2, r3, r3, r2
 8003082:	095b      	lsrs	r3, r3, #5
 8003084:	011e      	lsls	r6, r3, #4
 8003086:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003088:	4618      	mov	r0, r3
 800308a:	f04f 0100 	mov.w	r1, #0
 800308e:	4602      	mov	r2, r0
 8003090:	460b      	mov	r3, r1
 8003092:	1894      	adds	r4, r2, r2
 8003094:	60bc      	str	r4, [r7, #8]
 8003096:	415b      	adcs	r3, r3
 8003098:	60fb      	str	r3, [r7, #12]
 800309a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800309e:	1812      	adds	r2, r2, r0
 80030a0:	eb41 0303 	adc.w	r3, r1, r3
 80030a4:	f04f 0400 	mov.w	r4, #0
 80030a8:	f04f 0500 	mov.w	r5, #0
 80030ac:	00dd      	lsls	r5, r3, #3
 80030ae:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80030b2:	00d4      	lsls	r4, r2, #3
 80030b4:	4622      	mov	r2, r4
 80030b6:	462b      	mov	r3, r5
 80030b8:	1814      	adds	r4, r2, r0
 80030ba:	64bc      	str	r4, [r7, #72]	; 0x48
 80030bc:	414b      	adcs	r3, r1
 80030be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f04f 0100 	mov.w	r1, #0
 80030ca:	f04f 0200 	mov.w	r2, #0
 80030ce:	f04f 0300 	mov.w	r3, #0
 80030d2:	008b      	lsls	r3, r1, #2
 80030d4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80030d8:	0082      	lsls	r2, r0, #2
 80030da:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80030de:	f7fd f8c7 	bl	8000270 <__aeabi_uldivmod>
 80030e2:	4602      	mov	r2, r0
 80030e4:	460b      	mov	r3, r1
 80030e6:	4b2f      	ldr	r3, [pc, #188]	; (80031a4 <UART_SetConfig+0x38c>)
 80030e8:	fba3 1302 	umull	r1, r3, r3, r2
 80030ec:	095b      	lsrs	r3, r3, #5
 80030ee:	2164      	movs	r1, #100	; 0x64
 80030f0:	fb01 f303 	mul.w	r3, r1, r3
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	011b      	lsls	r3, r3, #4
 80030f8:	3332      	adds	r3, #50	; 0x32
 80030fa:	4a2a      	ldr	r2, [pc, #168]	; (80031a4 <UART_SetConfig+0x38c>)
 80030fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003100:	095b      	lsrs	r3, r3, #5
 8003102:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003106:	441e      	add	r6, r3
 8003108:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800310a:	4618      	mov	r0, r3
 800310c:	f04f 0100 	mov.w	r1, #0
 8003110:	4602      	mov	r2, r0
 8003112:	460b      	mov	r3, r1
 8003114:	1894      	adds	r4, r2, r2
 8003116:	603c      	str	r4, [r7, #0]
 8003118:	415b      	adcs	r3, r3
 800311a:	607b      	str	r3, [r7, #4]
 800311c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003120:	1812      	adds	r2, r2, r0
 8003122:	eb41 0303 	adc.w	r3, r1, r3
 8003126:	f04f 0400 	mov.w	r4, #0
 800312a:	f04f 0500 	mov.w	r5, #0
 800312e:	00dd      	lsls	r5, r3, #3
 8003130:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003134:	00d4      	lsls	r4, r2, #3
 8003136:	4622      	mov	r2, r4
 8003138:	462b      	mov	r3, r5
 800313a:	eb12 0a00 	adds.w	sl, r2, r0
 800313e:	eb43 0b01 	adc.w	fp, r3, r1
 8003142:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	4618      	mov	r0, r3
 8003148:	f04f 0100 	mov.w	r1, #0
 800314c:	f04f 0200 	mov.w	r2, #0
 8003150:	f04f 0300 	mov.w	r3, #0
 8003154:	008b      	lsls	r3, r1, #2
 8003156:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800315a:	0082      	lsls	r2, r0, #2
 800315c:	4650      	mov	r0, sl
 800315e:	4659      	mov	r1, fp
 8003160:	f7fd f886 	bl	8000270 <__aeabi_uldivmod>
 8003164:	4602      	mov	r2, r0
 8003166:	460b      	mov	r3, r1
 8003168:	4b0e      	ldr	r3, [pc, #56]	; (80031a4 <UART_SetConfig+0x38c>)
 800316a:	fba3 1302 	umull	r1, r3, r3, r2
 800316e:	095b      	lsrs	r3, r3, #5
 8003170:	2164      	movs	r1, #100	; 0x64
 8003172:	fb01 f303 	mul.w	r3, r1, r3
 8003176:	1ad3      	subs	r3, r2, r3
 8003178:	011b      	lsls	r3, r3, #4
 800317a:	3332      	adds	r3, #50	; 0x32
 800317c:	4a09      	ldr	r2, [pc, #36]	; (80031a4 <UART_SetConfig+0x38c>)
 800317e:	fba2 2303 	umull	r2, r3, r2, r3
 8003182:	095b      	lsrs	r3, r3, #5
 8003184:	f003 020f 	and.w	r2, r3, #15
 8003188:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4432      	add	r2, r6
 800318e:	609a      	str	r2, [r3, #8]
}
 8003190:	bf00      	nop
 8003192:	377c      	adds	r7, #124	; 0x7c
 8003194:	46bd      	mov	sp, r7
 8003196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800319a:	bf00      	nop
 800319c:	40011000 	.word	0x40011000
 80031a0:	40011400 	.word	0x40011400
 80031a4:	51eb851f 	.word	0x51eb851f

080031a8 <STMFLASH_ReadWord>:

//读取指定地址的字(32位数据)
//faddr:读地址
//返回值:对应数据.
u32 STMFLASH_ReadWord(u32 faddr)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
	return *(vu32*)faddr;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <STMFLASH_GetFlashSector>:

//获取某个地址所在的flash扇区
//addr:flash地址
//返回值:0~11,即addr所在的扇区
u8 STMFLASH_GetFlashSector(u32 addr)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
	if(addr<ADDR_FLASH_SECTOR_1)return FLASH_SECTOR_0;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a24      	ldr	r2, [pc, #144]	; (800325c <STMFLASH_GetFlashSector+0x9c>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d201      	bcs.n	80031d4 <STMFLASH_GetFlashSector+0x14>
 80031d0:	2300      	movs	r3, #0
 80031d2:	e03c      	b.n	800324e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_2)return FLASH_SECTOR_1;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a22      	ldr	r2, [pc, #136]	; (8003260 <STMFLASH_GetFlashSector+0xa0>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d201      	bcs.n	80031e0 <STMFLASH_GetFlashSector+0x20>
 80031dc:	2301      	movs	r3, #1
 80031de:	e036      	b.n	800324e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_3)return FLASH_SECTOR_2;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a20      	ldr	r2, [pc, #128]	; (8003264 <STMFLASH_GetFlashSector+0xa4>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d201      	bcs.n	80031ec <STMFLASH_GetFlashSector+0x2c>
 80031e8:	2302      	movs	r3, #2
 80031ea:	e030      	b.n	800324e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_4)return FLASH_SECTOR_3;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a1e      	ldr	r2, [pc, #120]	; (8003268 <STMFLASH_GetFlashSector+0xa8>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d801      	bhi.n	80031f8 <STMFLASH_GetFlashSector+0x38>
 80031f4:	2303      	movs	r3, #3
 80031f6:	e02a      	b.n	800324e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_5)return FLASH_SECTOR_4;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4a1c      	ldr	r2, [pc, #112]	; (800326c <STMFLASH_GetFlashSector+0xac>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d801      	bhi.n	8003204 <STMFLASH_GetFlashSector+0x44>
 8003200:	2304      	movs	r3, #4
 8003202:	e024      	b.n	800324e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_6)return FLASH_SECTOR_5;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a1a      	ldr	r2, [pc, #104]	; (8003270 <STMFLASH_GetFlashSector+0xb0>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d801      	bhi.n	8003210 <STMFLASH_GetFlashSector+0x50>
 800320c:	2305      	movs	r3, #5
 800320e:	e01e      	b.n	800324e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_7)return FLASH_SECTOR_6;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4a18      	ldr	r2, [pc, #96]	; (8003274 <STMFLASH_GetFlashSector+0xb4>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d801      	bhi.n	800321c <STMFLASH_GetFlashSector+0x5c>
 8003218:	2306      	movs	r3, #6
 800321a:	e018      	b.n	800324e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_8)return FLASH_SECTOR_7;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a16      	ldr	r2, [pc, #88]	; (8003278 <STMFLASH_GetFlashSector+0xb8>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d801      	bhi.n	8003228 <STMFLASH_GetFlashSector+0x68>
 8003224:	2307      	movs	r3, #7
 8003226:	e012      	b.n	800324e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_9)return FLASH_SECTOR_8;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a14      	ldr	r2, [pc, #80]	; (800327c <STMFLASH_GetFlashSector+0xbc>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d801      	bhi.n	8003234 <STMFLASH_GetFlashSector+0x74>
 8003230:	2308      	movs	r3, #8
 8003232:	e00c      	b.n	800324e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_10)return FLASH_SECTOR_9;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a12      	ldr	r2, [pc, #72]	; (8003280 <STMFLASH_GetFlashSector+0xc0>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d801      	bhi.n	8003240 <STMFLASH_GetFlashSector+0x80>
 800323c:	2309      	movs	r3, #9
 800323e:	e006      	b.n	800324e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_11)return FLASH_SECTOR_10;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a10      	ldr	r2, [pc, #64]	; (8003284 <STMFLASH_GetFlashSector+0xc4>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d801      	bhi.n	800324c <STMFLASH_GetFlashSector+0x8c>
 8003248:	230a      	movs	r3, #10
 800324a:	e000      	b.n	800324e <STMFLASH_GetFlashSector+0x8e>
	return FLASH_SECTOR_11;
 800324c:	230b      	movs	r3, #11
}
 800324e:	4618      	mov	r0, r3
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	08004000 	.word	0x08004000
 8003260:	08008000 	.word	0x08008000
 8003264:	0800c000 	.word	0x0800c000
 8003268:	0800ffff 	.word	0x0800ffff
 800326c:	0801ffff 	.word	0x0801ffff
 8003270:	0803ffff 	.word	0x0803ffff
 8003274:	0805ffff 	.word	0x0805ffff
 8003278:	0807ffff 	.word	0x0807ffff
 800327c:	0809ffff 	.word	0x0809ffff
 8003280:	080bffff 	.word	0x080bffff
 8003284:	080dffff 	.word	0x080dffff

08003288 <STMFLASH_Erase>:


void STMFLASH_Erase(u32 WriteAddr, u32 NumToWrite)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b08c      	sub	sp, #48	; 0x30
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
	FLASH_EraseInitTypeDef FlashEraseInit;
	HAL_StatusTypeDef FlashStatus=HAL_OK;
 8003292:	2300      	movs	r3, #0
 8003294:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	u32 SectorError=0;
 8003298:	2300      	movs	r3, #0
 800329a:	60fb      	str	r3, [r7, #12]
	u32 addrx=0;
 800329c:	2300      	movs	r3, #0
 800329e:	62fb      	str	r3, [r7, #44]	; 0x2c
	u32 endaddr=0;
 80032a0:	2300      	movs	r3, #0
 80032a2:	627b      	str	r3, [r7, #36]	; 0x24
	if(WriteAddr<STM32_FLASH_BASE||WriteAddr%4)return;	//非法地址
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032aa:	d345      	bcc.n	8003338 <STMFLASH_Erase+0xb0>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d140      	bne.n	8003338 <STMFLASH_Erase+0xb0>

	HAL_FLASH_Unlock();             //解锁
 80032b6:	f7fe f861 	bl	800137c <HAL_FLASH_Unlock>
	addrx=WriteAddr;				//写入的起始地址
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	endaddr=WriteAddr+NumToWrite*4;	//写入的结束地址
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	4413      	add	r3, r2
 80032c6:	627b      	str	r3, [r7, #36]	; 0x24

	if(addrx<0X1FFF0000)
 80032c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ca:	4a1d      	ldr	r2, [pc, #116]	; (8003340 <STMFLASH_Erase+0xb8>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d829      	bhi.n	8003324 <STMFLASH_Erase+0x9c>
	{
		while(addrx<endaddr)		//扫清一切障碍.(对非FFFFFFFF的地方,先擦除)
 80032d0:	e024      	b.n	800331c <STMFLASH_Erase+0x94>
		{
			 if(STMFLASH_ReadWord(addrx)!=0XFFFFFFFF)//有非0XFFFFFFFF的地方,要擦除这个扇区
 80032d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80032d4:	f7ff ff68 	bl	80031a8 <STMFLASH_ReadWord>
 80032d8:	4603      	mov	r3, r0
 80032da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032de:	d016      	beq.n	800330e <STMFLASH_Erase+0x86>
			{
				FlashEraseInit.TypeErase=FLASH_TYPEERASE_SECTORS;       //擦除类型，扇区擦除
 80032e0:	2300      	movs	r3, #0
 80032e2:	613b      	str	r3, [r7, #16]
				FlashEraseInit.Sector=STMFLASH_GetFlashSector(addrx);   //要擦除的扇区
 80032e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80032e6:	f7ff ff6b 	bl	80031c0 <STMFLASH_GetFlashSector>
 80032ea:	4603      	mov	r3, r0
 80032ec:	61bb      	str	r3, [r7, #24]
				FlashEraseInit.NbSectors=1;                             //一次只擦除一个扇区
 80032ee:	2301      	movs	r3, #1
 80032f0:	61fb      	str	r3, [r7, #28]
				FlashEraseInit.VoltageRange=FLASH_VOLTAGE_RANGE_3;      //电压范围，VCC=2.7~3.6V之间!!
 80032f2:	2302      	movs	r3, #2
 80032f4:	623b      	str	r3, [r7, #32]
				if(HAL_FLASHEx_Erase(&FlashEraseInit,&SectorError)!=HAL_OK)
 80032f6:	f107 020c 	add.w	r2, r7, #12
 80032fa:	f107 0310 	add.w	r3, r7, #16
 80032fe:	4611      	mov	r1, r2
 8003300:	4618      	mov	r0, r3
 8003302:	f7fe f99d 	bl	8001640 <HAL_FLASHEx_Erase>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d003      	beq.n	8003314 <STMFLASH_Erase+0x8c>
				{
					break;//发生错误了
 800330c:	e00a      	b.n	8003324 <STMFLASH_Erase+0x9c>
				}
				}else addrx+=4;
 800330e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003310:	3304      	adds	r3, #4
 8003312:	62fb      	str	r3, [r7, #44]	; 0x2c
				FLASH_WaitForLastOperation(FLASH_WAITETIME);                //等待上次操作完成
 8003314:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003318:	f7fe f862 	bl	80013e0 <FLASH_WaitForLastOperation>
		while(addrx<endaddr)		//扫清一切障碍.(对非FFFFFFFF的地方,先擦除)
 800331c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800331e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003320:	429a      	cmp	r2, r3
 8003322:	d3d6      	bcc.n	80032d2 <STMFLASH_Erase+0x4a>
		}
	}
	FlashStatus=FLASH_WaitForLastOperation(FLASH_WAITETIME);            //等待上次操作完成
 8003324:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003328:	f7fe f85a 	bl	80013e0 <FLASH_WaitForLastOperation>
 800332c:	4603      	mov	r3, r0
 800332e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	HAL_FLASH_Lock();           //上锁
 8003332:	f7fe f845 	bl	80013c0 <HAL_FLASH_Lock>
 8003336:	e000      	b.n	800333a <STMFLASH_Erase+0xb2>
	if(WriteAddr<STM32_FLASH_BASE||WriteAddr%4)return;	//非法地址
 8003338:	bf00      	nop
}
 800333a:	3730      	adds	r7, #48	; 0x30
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	1ffeffff 	.word	0x1ffeffff

08003344 <STMFLASH_Write>:
//WriteAddr:起始地址(此地址必须为4的倍数!!)
//pBuffer:数据指针
//NumToWrite:字(32位)数(就是要写入的32位数据的个数.)

void STMFLASH_Write(u32 WriteAddr,u32 *pBuffer,u32 NumToWrite)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b08e      	sub	sp, #56	; 0x38
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
	FLASH_EraseInitTypeDef FlashEraseInit;
	HAL_StatusTypeDef FlashStatus=HAL_OK;
 8003350:	2300      	movs	r3, #0
 8003352:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	u32 SectorError=0;
 8003356:	2300      	movs	r3, #0
 8003358:	633b      	str	r3, [r7, #48]	; 0x30
	u32 addrx=0;
 800335a:	2300      	movs	r3, #0
 800335c:	62fb      	str	r3, [r7, #44]	; 0x2c
	u32 endaddr=0;
 800335e:	2300      	movs	r3, #0
 8003360:	62bb      	str	r3, [r7, #40]	; 0x28
	if(WriteAddr<STM32_FLASH_BASE||WriteAddr%4)return;	//非法地址
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003368:	d334      	bcc.n	80033d4 <STMFLASH_Write+0x90>
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f003 0303 	and.w	r3, r3, #3
 8003370:	2b00      	cmp	r3, #0
 8003372:	d12f      	bne.n	80033d4 <STMFLASH_Write+0x90>

	HAL_FLASH_Unlock();             //解锁
 8003374:	f7fe f802 	bl	800137c <HAL_FLASH_Unlock>
	addrx=WriteAddr;				//写入的起始地址
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	62fb      	str	r3, [r7, #44]	; 0x2c
	endaddr=WriteAddr+NumToWrite*4;	//写入的结束地址
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	4413      	add	r3, r2
 8003384:	62bb      	str	r3, [r7, #40]	; 0x28

	FlashStatus=FLASH_WaitForLastOperation(FLASH_WAITETIME);            //等待上次操作完成
 8003386:	f24c 3050 	movw	r0, #50000	; 0xc350
 800338a:	f7fe f829 	bl	80013e0 <FLASH_WaitForLastOperation>
 800338e:	4603      	mov	r3, r0
 8003390:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if(FlashStatus==HAL_OK)
 8003394:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003398:	2b00      	cmp	r3, #0
 800339a:	d118      	bne.n	80033ce <STMFLASH_Write+0x8a>
	{
		 while(WriteAddr<endaddr)//写数据
 800339c:	e011      	b.n	80033c2 <STMFLASH_Write+0x7e>
		 {
			if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,WriteAddr,*pBuffer)!=HAL_OK)//写入数据
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	461a      	mov	r2, r3
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	68f9      	ldr	r1, [r7, #12]
 80033aa:	2002      	movs	r0, #2
 80033ac:	f7fd ff92 	bl	80012d4 <HAL_FLASH_Program>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d10a      	bne.n	80033cc <STMFLASH_Write+0x88>
			{
				break;	//写入异常
			}
			WriteAddr+=4;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	3304      	adds	r3, #4
 80033ba:	60fb      	str	r3, [r7, #12]
			pBuffer++;
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	3304      	adds	r3, #4
 80033c0:	60bb      	str	r3, [r7, #8]
		 while(WriteAddr<endaddr)//写数据
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d3e9      	bcc.n	800339e <STMFLASH_Write+0x5a>
 80033ca:	e000      	b.n	80033ce <STMFLASH_Write+0x8a>
				break;	//写入异常
 80033cc:	bf00      	nop
		}
	}
	HAL_FLASH_Lock();           //上锁
 80033ce:	f7fd fff7 	bl	80013c0 <HAL_FLASH_Lock>
 80033d2:	e000      	b.n	80033d6 <STMFLASH_Write+0x92>
	if(WriteAddr<STM32_FLASH_BASE||WriteAddr%4)return;	//非法地址
 80033d4:	bf00      	nop
}
 80033d6:	3738      	adds	r7, #56	; 0x38
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <PrintFlashTest>:
}


/*FLASH读取打印程序*/
void PrintFlashTest(uint32_t L,uint32_t addr)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
	uint32_t i=0;
 80033e6:	2300      	movs	r3, #0
 80033e8:	60fb      	str	r3, [r7, #12]
	for(i=0;i<L;i++)
 80033ea:	2300      	movs	r3, #0
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	e00f      	b.n	8003410 <PrintFlashTest+0x34>
	{
		printf("\naddr is:0x%x, data is:0x%x", addr+i*4,  *(__IO uint32_t*)(addr+i*4));
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	009a      	lsls	r2, r3, #2
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	18d1      	adds	r1, r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	009a      	lsls	r2, r3, #2
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	4413      	add	r3, r2
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	461a      	mov	r2, r3
 8003404:	4808      	ldr	r0, [pc, #32]	; (8003428 <PrintFlashTest+0x4c>)
 8003406:	f001 fbf5 	bl	8004bf4 <iprintf>
	for(i=0;i<L;i++)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	3301      	adds	r3, #1
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	68fa      	ldr	r2, [r7, #12]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	429a      	cmp	r2, r3
 8003416:	d3eb      	bcc.n	80033f0 <PrintFlashTest+0x14>
	}
	printf("\n");
 8003418:	200a      	movs	r0, #10
 800341a:	f001 fc03 	bl	8004c24 <putchar>

}
 800341e:	bf00      	nop
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	08005f54 	.word	0x08005f54

0800342c <iap_write_appbin>:
u32 iapbuf[512]; 	//2K字节缓存
//appxaddr:应用程序的起始地址
//appbuf:应用程序CODE.
//appsize:应用程序大小(字节).
void iap_write_appbin(u32 appxaddr,u8 *appbuf,u32 appsize)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b08a      	sub	sp, #40	; 0x28
 8003430:	af00      	add	r7, sp, #0
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
	u32 t;
	u16 i=0;
 8003438:	2300      	movs	r3, #0
 800343a:	847b      	strh	r3, [r7, #34]	; 0x22
	u32 temp;
	u32 fwaddr=appxaddr;//当前写入的地址
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	61fb      	str	r3, [r7, #28]
	u8 *dfu=appbuf;
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	61bb      	str	r3, [r7, #24]

	STMFLASH_Erase(fwaddr, appsize);
 8003444:	6879      	ldr	r1, [r7, #4]
 8003446:	69f8      	ldr	r0, [r7, #28]
 8003448:	f7ff ff1e 	bl	8003288 <STMFLASH_Erase>

	for(t=0;t<appsize;t+=4)
 800344c:	2300      	movs	r3, #0
 800344e:	627b      	str	r3, [r7, #36]	; 0x24
 8003450:	e03f      	b.n	80034d2 <iap_write_appbin+0xa6>
	{
		temp=(u32)dfu[3]<<24;
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	3303      	adds	r3, #3
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	061b      	lsls	r3, r3, #24
 800345a:	617b      	str	r3, [r7, #20]
		temp|=(u32)dfu[2]<<16;
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	3302      	adds	r3, #2
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	041b      	lsls	r3, r3, #16
 8003464:	697a      	ldr	r2, [r7, #20]
 8003466:	4313      	orrs	r3, r2
 8003468:	617b      	str	r3, [r7, #20]
		temp|=(u32)dfu[1]<<8;
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	3301      	adds	r3, #1
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	021b      	lsls	r3, r3, #8
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	4313      	orrs	r3, r2
 8003476:	617b      	str	r3, [r7, #20]
		temp|=(u32)dfu[0];
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	461a      	mov	r2, r3
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	4313      	orrs	r3, r2
 8003482:	617b      	str	r3, [r7, #20]
		dfu+=4;//偏移4个字节
 8003484:	69bb      	ldr	r3, [r7, #24]
 8003486:	3304      	adds	r3, #4
 8003488:	61bb      	str	r3, [r7, #24]
		iapbuf[i++]=temp;
 800348a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800348c:	1c5a      	adds	r2, r3, #1
 800348e:	847a      	strh	r2, [r7, #34]	; 0x22
 8003490:	4619      	mov	r1, r3
 8003492:	4a1b      	ldr	r2, [pc, #108]	; (8003500 <iap_write_appbin+0xd4>)
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		if(i==512)
 800349a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800349c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034a0:	d110      	bne.n	80034c4 <iap_write_appbin+0x98>
		{
			i=0;
 80034a2:	2300      	movs	r3, #0
 80034a4:	847b      	strh	r3, [r7, #34]	; 0x22
			STMFLASH_Write(fwaddr,iapbuf,512);
 80034a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034aa:	4915      	ldr	r1, [pc, #84]	; (8003500 <iap_write_appbin+0xd4>)
 80034ac:	69f8      	ldr	r0, [r7, #28]
 80034ae:	f7ff ff49 	bl	8003344 <STMFLASH_Write>
			PrintFlashTest(512,fwaddr);
 80034b2:	69f9      	ldr	r1, [r7, #28]
 80034b4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80034b8:	f7ff ff90 	bl	80033dc <PrintFlashTest>
			fwaddr+=2048;//偏移2048  512*4=2048
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034c2:	61fb      	str	r3, [r7, #28]
		}
		printf("write t = %d\r\n", t);
 80034c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80034c6:	480f      	ldr	r0, [pc, #60]	; (8003504 <iap_write_appbin+0xd8>)
 80034c8:	f001 fb94 	bl	8004bf4 <iprintf>
	for(t=0;t<appsize;t+=4)
 80034cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ce:	3304      	adds	r3, #4
 80034d0:	627b      	str	r3, [r7, #36]	; 0x24
 80034d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d3bb      	bcc.n	8003452 <iap_write_appbin+0x26>
	}
	printf("i = %d, fwaddr = 0x%x\r\n", i, fwaddr);
 80034da:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80034dc:	69fa      	ldr	r2, [r7, #28]
 80034de:	4619      	mov	r1, r3
 80034e0:	4809      	ldr	r0, [pc, #36]	; (8003508 <iap_write_appbin+0xdc>)
 80034e2:	f001 fb87 	bl	8004bf4 <iprintf>
	if(i)
 80034e6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d005      	beq.n	80034f8 <iap_write_appbin+0xcc>
		STMFLASH_Write(fwaddr,iapbuf,i);//将最后的一些内容字节写进去.
 80034ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80034ee:	461a      	mov	r2, r3
 80034f0:	4903      	ldr	r1, [pc, #12]	; (8003500 <iap_write_appbin+0xd4>)
 80034f2:	69f8      	ldr	r0, [r7, #28]
 80034f4:	f7ff ff26 	bl	8003344 <STMFLASH_Write>
}
 80034f8:	bf00      	nop
 80034fa:	3728      	adds	r7, #40	; 0x28
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	200040c8 	.word	0x200040c8
 8003504:	08005f70 	.word	0x08005f70
 8003508:	08005f80 	.word	0x08005f80

0800350c <iap_load_app>:
//}

//跳转到应用程序段
//appxaddr:用户代码起始地址.
void iap_load_app(u32 appxaddr)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
	if(((*(vu32*)appxaddr)&0x2FFE0000)==0x20020000)	//检查栈顶地址是否合法.    0x20000000
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	4b1d      	ldr	r3, [pc, #116]	; (8003590 <iap_load_app+0x84>)
 800351a:	4013      	ands	r3, r2
 800351c:	4a1d      	ldr	r2, [pc, #116]	; (8003594 <iap_load_app+0x88>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d11f      	bne.n	8003562 <iap_load_app+0x56>
	{
		printf("appxaddr == 0x20020000, jump2app ...\r\n");
 8003522:	481d      	ldr	r0, [pc, #116]	; (8003598 <iap_load_app+0x8c>)
 8003524:	f001 fc02 	bl	8004d2c <puts>
		jump2app=(iapfun)*(vu32*)(appxaddr+4);		//用户代码区第二个字为程序开始地址(复位地址)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	3304      	adds	r3, #4
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	461a      	mov	r2, r3
 8003530:	4b1a      	ldr	r3, [pc, #104]	; (800359c <iap_load_app+0x90>)
 8003532:	601a      	str	r2, [r3, #0]
		printf("MSR_MSP begin ... %s\r\n", jump2app);
 8003534:	4b19      	ldr	r3, [pc, #100]	; (800359c <iap_load_app+0x90>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4619      	mov	r1, r3
 800353a:	4819      	ldr	r0, [pc, #100]	; (80035a0 <iap_load_app+0x94>)
 800353c:	f001 fb5a 	bl	8004bf4 <iprintf>
		//MSR_MSP(*(vu32*)appxaddr);					//初始化APP堆栈指针(用户代码区的第一个字用于存放栈顶地址)
		__set_MSP(*(__IO uint32_t*)appxaddr);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f383 8808 	msr	MSP, r3
}
 800354c:	bf00      	nop
		printf("__set_MSP finish!\r\n");
 800354e:	4815      	ldr	r0, [pc, #84]	; (80035a4 <iap_load_app+0x98>)
 8003550:	f001 fbec 	bl	8004d2c <puts>
		jump2app();									//跳转到APP.
 8003554:	4b11      	ldr	r3, [pc, #68]	; (800359c <iap_load_app+0x90>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4798      	blx	r3
		printf("jump2app finish!\r\n");
 800355a:	4813      	ldr	r0, [pc, #76]	; (80035a8 <iap_load_app+0x9c>)
 800355c:	f001 fbe6 	bl	8004d2c <puts>
	{
		printf("appxaddr addr: 0x%8x\r\n", appxaddr );
		printf("appxaddr data: 0x%8x\r\n", ((*(vu32*)appxaddr)) );  // ((*(vu32*)appxaddr)&0x2FFE0000)
		printf("appxaddr &dat: 0x%8x\r\n", ((*(vu32*)appxaddr)&0x2FFE0000) );
	}
}
 8003560:	e011      	b.n	8003586 <iap_load_app+0x7a>
		printf("appxaddr addr: 0x%8x\r\n", appxaddr );
 8003562:	6879      	ldr	r1, [r7, #4]
 8003564:	4811      	ldr	r0, [pc, #68]	; (80035ac <iap_load_app+0xa0>)
 8003566:	f001 fb45 	bl	8004bf4 <iprintf>
		printf("appxaddr data: 0x%8x\r\n", ((*(vu32*)appxaddr)) );  // ((*(vu32*)appxaddr)&0x2FFE0000)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4619      	mov	r1, r3
 8003570:	480f      	ldr	r0, [pc, #60]	; (80035b0 <iap_load_app+0xa4>)
 8003572:	f001 fb3f 	bl	8004bf4 <iprintf>
		printf("appxaddr &dat: 0x%8x\r\n", ((*(vu32*)appxaddr)&0x2FFE0000) );
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	4b05      	ldr	r3, [pc, #20]	; (8003590 <iap_load_app+0x84>)
 800357c:	4013      	ands	r3, r2
 800357e:	4619      	mov	r1, r3
 8003580:	480c      	ldr	r0, [pc, #48]	; (80035b4 <iap_load_app+0xa8>)
 8003582:	f001 fb37 	bl	8004bf4 <iprintf>
}
 8003586:	bf00      	nop
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	2ffe0000 	.word	0x2ffe0000
 8003594:	20020000 	.word	0x20020000
 8003598:	08005f98 	.word	0x08005f98
 800359c:	200040c4 	.word	0x200040c4
 80035a0:	08005fc0 	.word	0x08005fc0
 80035a4:	08005fd8 	.word	0x08005fd8
 80035a8:	08005fec 	.word	0x08005fec
 80035ac:	08006000 	.word	0x08006000
 80035b0:	08006018 	.word	0x08006018
 80035b4:	08006030 	.word	0x08006030

080035b8 <BSPJumpToReset>:


void BSPJumpToReset(u32 appxaddr)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
	if(((*(vu32*)appxaddr)&0x2FFE0000)==0x20020000)	//检查栈顶地址是否合法.    0x20000000
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	4b10      	ldr	r3, [pc, #64]	; (8003608 <BSPJumpToReset+0x50>)
 80035c6:	4013      	ands	r3, r2
 80035c8:	4a10      	ldr	r2, [pc, #64]	; (800360c <BSPJumpToReset+0x54>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d105      	bne.n	80035da <BSPJumpToReset+0x22>
//		printf("MSR_MSP begin ... %s\r\n", jump2app);
//		//MSR_MSP(*(vu32*)appxaddr);					//初始化APP堆栈指针(用户代码区的第一个字用于存放栈顶地址)
//		__set_MSP(*(__IO uint32_t*)appxaddr);
//		printf("__set_MSP finish!\r\n");

		BSPCpuReset();
 80035ce:	f001 fadb 	bl	8004b88 <BSPCpuReset>
		//jump2app();									//跳转到APP.
		printf("jump2app finish!\r\n");
 80035d2:	480f      	ldr	r0, [pc, #60]	; (8003610 <BSPJumpToReset+0x58>)
 80035d4:	f001 fbaa 	bl	8004d2c <puts>
	{
		printf("appxaddr addr: 0x%8x\r\n", appxaddr );
		printf("appxaddr data: 0x%8x\r\n", ((*(vu32*)appxaddr)) );  // ((*(vu32*)appxaddr)&0x2FFE0000)
		printf("appxaddr &dat: 0x%8x\r\n", ((*(vu32*)appxaddr)&0x2FFE0000) );
	}
}
 80035d8:	e011      	b.n	80035fe <BSPJumpToReset+0x46>
		printf("appxaddr addr: 0x%8x\r\n", appxaddr );
 80035da:	6879      	ldr	r1, [r7, #4]
 80035dc:	480d      	ldr	r0, [pc, #52]	; (8003614 <BSPJumpToReset+0x5c>)
 80035de:	f001 fb09 	bl	8004bf4 <iprintf>
		printf("appxaddr data: 0x%8x\r\n", ((*(vu32*)appxaddr)) );  // ((*(vu32*)appxaddr)&0x2FFE0000)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4619      	mov	r1, r3
 80035e8:	480b      	ldr	r0, [pc, #44]	; (8003618 <BSPJumpToReset+0x60>)
 80035ea:	f001 fb03 	bl	8004bf4 <iprintf>
		printf("appxaddr &dat: 0x%8x\r\n", ((*(vu32*)appxaddr)&0x2FFE0000) );
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	4b05      	ldr	r3, [pc, #20]	; (8003608 <BSPJumpToReset+0x50>)
 80035f4:	4013      	ands	r3, r2
 80035f6:	4619      	mov	r1, r3
 80035f8:	4808      	ldr	r0, [pc, #32]	; (800361c <BSPJumpToReset+0x64>)
 80035fa:	f001 fafb 	bl	8004bf4 <iprintf>
}
 80035fe:	bf00      	nop
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	2ffe0000 	.word	0x2ffe0000
 800360c:	20020000 	.word	0x20020000
 8003610:	08005fec 	.word	0x08005fec
 8003614:	08006000 	.word	0x08006000
 8003618:	08006018 	.word	0x08006018
 800361c:	08006030 	.word	0x08006030

08003620 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003620:	b480      	push	{r7}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
 8003626:	4603      	mov	r3, r0
 8003628:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800362a:	2300      	movs	r3, #0
 800362c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800362e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003632:	2b84      	cmp	r3, #132	; 0x84
 8003634:	d005      	beq.n	8003642 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003636:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	4413      	add	r3, r2
 800363e:	3303      	adds	r3, #3
 8003640:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003642:	68fb      	ldr	r3, [r7, #12]
}
 8003644:	4618      	mov	r0, r3
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003654:	f000 faea 	bl	8003c2c <vTaskStartScheduler>
  
  return osOK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	bd80      	pop	{r7, pc}

0800365e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800365e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003660:	b089      	sub	sp, #36	; 0x24
 8003662:	af04      	add	r7, sp, #16
 8003664:	6078      	str	r0, [r7, #4]
 8003666:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	695b      	ldr	r3, [r3, #20]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d020      	beq.n	80036b2 <osThreadCreate+0x54>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d01c      	beq.n	80036b2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685c      	ldr	r4, [r3, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681d      	ldr	r5, [r3, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	691e      	ldr	r6, [r3, #16]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800368a:	4618      	mov	r0, r3
 800368c:	f7ff ffc8 	bl	8003620 <makeFreeRtosPriority>
 8003690:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800369a:	9202      	str	r2, [sp, #8]
 800369c:	9301      	str	r3, [sp, #4]
 800369e:	9100      	str	r1, [sp, #0]
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	4632      	mov	r2, r6
 80036a4:	4629      	mov	r1, r5
 80036a6:	4620      	mov	r0, r4
 80036a8:	f000 f8ed 	bl	8003886 <xTaskCreateStatic>
 80036ac:	4603      	mov	r3, r0
 80036ae:	60fb      	str	r3, [r7, #12]
 80036b0:	e01c      	b.n	80036ec <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685c      	ldr	r4, [r3, #4]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036be:	b29e      	uxth	r6, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff ffaa 	bl	8003620 <makeFreeRtosPriority>
 80036cc:	4602      	mov	r2, r0
 80036ce:	f107 030c 	add.w	r3, r7, #12
 80036d2:	9301      	str	r3, [sp, #4]
 80036d4:	9200      	str	r2, [sp, #0]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	4632      	mov	r2, r6
 80036da:	4629      	mov	r1, r5
 80036dc:	4620      	mov	r0, r4
 80036de:	f000 f92f 	bl	8003940 <xTaskCreate>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d001      	beq.n	80036ec <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80036e8:	2300      	movs	r3, #0
 80036ea:	e000      	b.n	80036ee <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80036ec:	68fb      	ldr	r3, [r7, #12]
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3714      	adds	r7, #20
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080036f6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b084      	sub	sp, #16
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <osDelay+0x16>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	e000      	b.n	800370e <osDelay+0x18>
 800370c:	2301      	movs	r3, #1
 800370e:	4618      	mov	r0, r3
 8003710:	f000 fa58 	bl	8003bc4 <vTaskDelay>
  
  return osOK;
 8003714:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003716:	4618      	mov	r0, r3
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800371e:	b480      	push	{r7}
 8003720:	b083      	sub	sp, #12
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f103 0208 	add.w	r2, r3, #8
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f04f 32ff 	mov.w	r2, #4294967295
 8003736:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f103 0208 	add.w	r2, r3, #8
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f103 0208 	add.w	r2, r3, #8
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003752:	bf00      	nop
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr

0800375e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800375e:	b480      	push	{r7}
 8003760:	b083      	sub	sp, #12
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	68fa      	ldr	r2, [r7, #12]
 800378c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	689a      	ldr	r2, [r3, #8]
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	683a      	ldr	r2, [r7, #0]
 80037a2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	1c5a      	adds	r2, r3, #1
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	601a      	str	r2, [r3, #0]
}
 80037b4:	bf00      	nop
 80037b6:	3714      	adds	r7, #20
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr

080037c0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037c0:	b480      	push	{r7}
 80037c2:	b085      	sub	sp, #20
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037d6:	d103      	bne.n	80037e0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	691b      	ldr	r3, [r3, #16]
 80037dc:	60fb      	str	r3, [r7, #12]
 80037de:	e00c      	b.n	80037fa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	3308      	adds	r3, #8
 80037e4:	60fb      	str	r3, [r7, #12]
 80037e6:	e002      	b.n	80037ee <vListInsert+0x2e>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	60fb      	str	r3, [r7, #12]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	68ba      	ldr	r2, [r7, #8]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d2f6      	bcs.n	80037e8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	685a      	ldr	r2, [r3, #4]
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	683a      	ldr	r2, [r7, #0]
 8003808:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	683a      	ldr	r2, [r7, #0]
 8003814:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	1c5a      	adds	r2, r3, #1
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	601a      	str	r2, [r3, #0]
}
 8003826:	bf00      	nop
 8003828:	3714      	adds	r7, #20
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr

08003832 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003832:	b480      	push	{r7}
 8003834:	b085      	sub	sp, #20
 8003836:	af00      	add	r7, sp, #0
 8003838:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	6892      	ldr	r2, [r2, #8]
 8003848:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	6852      	ldr	r2, [r2, #4]
 8003852:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	429a      	cmp	r2, r3
 800385c:	d103      	bne.n	8003866 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	689a      	ldr	r2, [r3, #8]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	1e5a      	subs	r2, r3, #1
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
}
 800387a:	4618      	mov	r0, r3
 800387c:	3714      	adds	r7, #20
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr

08003886 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003886:	b580      	push	{r7, lr}
 8003888:	b08e      	sub	sp, #56	; 0x38
 800388a:	af04      	add	r7, sp, #16
 800388c:	60f8      	str	r0, [r7, #12]
 800388e:	60b9      	str	r1, [r7, #8]
 8003890:	607a      	str	r2, [r7, #4]
 8003892:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003894:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10a      	bne.n	80038b0 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800389a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800389e:	f383 8811 	msr	BASEPRI, r3
 80038a2:	f3bf 8f6f 	isb	sy
 80038a6:	f3bf 8f4f 	dsb	sy
 80038aa:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80038ac:	bf00      	nop
 80038ae:	e7fe      	b.n	80038ae <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80038b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10a      	bne.n	80038cc <xTaskCreateStatic+0x46>
	__asm volatile
 80038b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ba:	f383 8811 	msr	BASEPRI, r3
 80038be:	f3bf 8f6f 	isb	sy
 80038c2:	f3bf 8f4f 	dsb	sy
 80038c6:	61fb      	str	r3, [r7, #28]
}
 80038c8:	bf00      	nop
 80038ca:	e7fe      	b.n	80038ca <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80038cc:	235c      	movs	r3, #92	; 0x5c
 80038ce:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	2b5c      	cmp	r3, #92	; 0x5c
 80038d4:	d00a      	beq.n	80038ec <xTaskCreateStatic+0x66>
	__asm volatile
 80038d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038da:	f383 8811 	msr	BASEPRI, r3
 80038de:	f3bf 8f6f 	isb	sy
 80038e2:	f3bf 8f4f 	dsb	sy
 80038e6:	61bb      	str	r3, [r7, #24]
}
 80038e8:	bf00      	nop
 80038ea:	e7fe      	b.n	80038ea <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80038ec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80038ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d01e      	beq.n	8003932 <xTaskCreateStatic+0xac>
 80038f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d01b      	beq.n	8003932 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80038fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038fc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80038fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003900:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003902:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003906:	2202      	movs	r2, #2
 8003908:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800390c:	2300      	movs	r3, #0
 800390e:	9303      	str	r3, [sp, #12]
 8003910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003912:	9302      	str	r3, [sp, #8]
 8003914:	f107 0314 	add.w	r3, r7, #20
 8003918:	9301      	str	r3, [sp, #4]
 800391a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	68b9      	ldr	r1, [r7, #8]
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f000 f850 	bl	80039ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800392a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800392c:	f000 f8dc 	bl	8003ae8 <prvAddNewTaskToReadyList>
 8003930:	e001      	b.n	8003936 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003932:	2300      	movs	r3, #0
 8003934:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003936:	697b      	ldr	r3, [r7, #20]
	}
 8003938:	4618      	mov	r0, r3
 800393a:	3728      	adds	r7, #40	; 0x28
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}

08003940 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003940:	b580      	push	{r7, lr}
 8003942:	b08c      	sub	sp, #48	; 0x30
 8003944:	af04      	add	r7, sp, #16
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	603b      	str	r3, [r7, #0]
 800394c:	4613      	mov	r3, r2
 800394e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003950:	88fb      	ldrh	r3, [r7, #6]
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	4618      	mov	r0, r3
 8003956:	f000 ff17 	bl	8004788 <pvPortMalloc>
 800395a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00e      	beq.n	8003980 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003962:	205c      	movs	r0, #92	; 0x5c
 8003964:	f000 ff10 	bl	8004788 <pvPortMalloc>
 8003968:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d003      	beq.n	8003978 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	697a      	ldr	r2, [r7, #20]
 8003974:	631a      	str	r2, [r3, #48]	; 0x30
 8003976:	e005      	b.n	8003984 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003978:	6978      	ldr	r0, [r7, #20]
 800397a:	f000 ffd1 	bl	8004920 <vPortFree>
 800397e:	e001      	b.n	8003984 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003980:	2300      	movs	r3, #0
 8003982:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d017      	beq.n	80039ba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003992:	88fa      	ldrh	r2, [r7, #6]
 8003994:	2300      	movs	r3, #0
 8003996:	9303      	str	r3, [sp, #12]
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	9302      	str	r3, [sp, #8]
 800399c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800399e:	9301      	str	r3, [sp, #4]
 80039a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	68b9      	ldr	r1, [r7, #8]
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f000 f80e 	bl	80039ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80039ae:	69f8      	ldr	r0, [r7, #28]
 80039b0:	f000 f89a 	bl	8003ae8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80039b4:	2301      	movs	r3, #1
 80039b6:	61bb      	str	r3, [r7, #24]
 80039b8:	e002      	b.n	80039c0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80039ba:	f04f 33ff 	mov.w	r3, #4294967295
 80039be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80039c0:	69bb      	ldr	r3, [r7, #24]
	}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3720      	adds	r7, #32
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b088      	sub	sp, #32
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	60f8      	str	r0, [r7, #12]
 80039d2:	60b9      	str	r1, [r7, #8]
 80039d4:	607a      	str	r2, [r7, #4]
 80039d6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80039d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039da:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	461a      	mov	r2, r3
 80039e2:	21a5      	movs	r1, #165	; 0xa5
 80039e4:	f001 f8fe 	bl	8004be4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80039e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80039f2:	3b01      	subs	r3, #1
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	4413      	add	r3, r2
 80039f8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	f023 0307 	bic.w	r3, r3, #7
 8003a00:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	f003 0307 	and.w	r3, r3, #7
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00a      	beq.n	8003a22 <prvInitialiseNewTask+0x58>
	__asm volatile
 8003a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a10:	f383 8811 	msr	BASEPRI, r3
 8003a14:	f3bf 8f6f 	isb	sy
 8003a18:	f3bf 8f4f 	dsb	sy
 8003a1c:	617b      	str	r3, [r7, #20]
}
 8003a1e:	bf00      	nop
 8003a20:	e7fe      	b.n	8003a20 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d01f      	beq.n	8003a68 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a28:	2300      	movs	r3, #0
 8003a2a:	61fb      	str	r3, [r7, #28]
 8003a2c:	e012      	b.n	8003a54 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	4413      	add	r3, r2
 8003a34:	7819      	ldrb	r1, [r3, #0]
 8003a36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	4413      	add	r3, r2
 8003a3c:	3334      	adds	r3, #52	; 0x34
 8003a3e:	460a      	mov	r2, r1
 8003a40:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003a42:	68ba      	ldr	r2, [r7, #8]
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	4413      	add	r3, r2
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d006      	beq.n	8003a5c <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	3301      	adds	r3, #1
 8003a52:	61fb      	str	r3, [r7, #28]
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	2b0f      	cmp	r3, #15
 8003a58:	d9e9      	bls.n	8003a2e <prvInitialiseNewTask+0x64>
 8003a5a:	e000      	b.n	8003a5e <prvInitialiseNewTask+0x94>
			{
				break;
 8003a5c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a66:	e003      	b.n	8003a70 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a72:	2b06      	cmp	r3, #6
 8003a74:	d901      	bls.n	8003a7a <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003a76:	2306      	movs	r3, #6
 8003a78:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a7e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a84:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a88:	2200      	movs	r2, #0
 8003a8a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a8e:	3304      	adds	r3, #4
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7ff fe64 	bl	800375e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a98:	3318      	adds	r3, #24
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7ff fe5f 	bl	800375e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003aa4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa8:	f1c3 0207 	rsb	r2, r3, #7
 8003aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aae:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ab4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab8:	2200      	movs	r2, #0
 8003aba:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	68f9      	ldr	r1, [r7, #12]
 8003ac8:	69b8      	ldr	r0, [r7, #24]
 8003aca:	f000 fc4b 	bl	8004364 <pxPortInitialiseStack>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d002      	beq.n	8003ae0 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003adc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ade:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ae0:	bf00      	nop
 8003ae2:	3720      	adds	r7, #32
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003af0:	f000 fd68 	bl	80045c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003af4:	4b2c      	ldr	r3, [pc, #176]	; (8003ba8 <prvAddNewTaskToReadyList+0xc0>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	3301      	adds	r3, #1
 8003afa:	4a2b      	ldr	r2, [pc, #172]	; (8003ba8 <prvAddNewTaskToReadyList+0xc0>)
 8003afc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003afe:	4b2b      	ldr	r3, [pc, #172]	; (8003bac <prvAddNewTaskToReadyList+0xc4>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d109      	bne.n	8003b1a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b06:	4a29      	ldr	r2, [pc, #164]	; (8003bac <prvAddNewTaskToReadyList+0xc4>)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b0c:	4b26      	ldr	r3, [pc, #152]	; (8003ba8 <prvAddNewTaskToReadyList+0xc0>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d110      	bne.n	8003b36 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003b14:	f000 fae4 	bl	80040e0 <prvInitialiseTaskLists>
 8003b18:	e00d      	b.n	8003b36 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003b1a:	4b25      	ldr	r3, [pc, #148]	; (8003bb0 <prvAddNewTaskToReadyList+0xc8>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d109      	bne.n	8003b36 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b22:	4b22      	ldr	r3, [pc, #136]	; (8003bac <prvAddNewTaskToReadyList+0xc4>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d802      	bhi.n	8003b36 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003b30:	4a1e      	ldr	r2, [pc, #120]	; (8003bac <prvAddNewTaskToReadyList+0xc4>)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003b36:	4b1f      	ldr	r3, [pc, #124]	; (8003bb4 <prvAddNewTaskToReadyList+0xcc>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	4a1d      	ldr	r2, [pc, #116]	; (8003bb4 <prvAddNewTaskToReadyList+0xcc>)
 8003b3e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003b40:	4b1c      	ldr	r3, [pc, #112]	; (8003bb4 <prvAddNewTaskToReadyList+0xcc>)
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	409a      	lsls	r2, r3
 8003b50:	4b19      	ldr	r3, [pc, #100]	; (8003bb8 <prvAddNewTaskToReadyList+0xd0>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	4a18      	ldr	r2, [pc, #96]	; (8003bb8 <prvAddNewTaskToReadyList+0xd0>)
 8003b58:	6013      	str	r3, [r2, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b5e:	4613      	mov	r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	4413      	add	r3, r2
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	4a15      	ldr	r2, [pc, #84]	; (8003bbc <prvAddNewTaskToReadyList+0xd4>)
 8003b68:	441a      	add	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	3304      	adds	r3, #4
 8003b6e:	4619      	mov	r1, r3
 8003b70:	4610      	mov	r0, r2
 8003b72:	f7ff fe01 	bl	8003778 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003b76:	f000 fd55 	bl	8004624 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003b7a:	4b0d      	ldr	r3, [pc, #52]	; (8003bb0 <prvAddNewTaskToReadyList+0xc8>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d00e      	beq.n	8003ba0 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003b82:	4b0a      	ldr	r3, [pc, #40]	; (8003bac <prvAddNewTaskToReadyList+0xc4>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d207      	bcs.n	8003ba0 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003b90:	4b0b      	ldr	r3, [pc, #44]	; (8003bc0 <prvAddNewTaskToReadyList+0xd8>)
 8003b92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	f3bf 8f4f 	dsb	sy
 8003b9c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ba0:	bf00      	nop
 8003ba2:	3708      	adds	r7, #8
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	200003f4 	.word	0x200003f4
 8003bac:	200002f4 	.word	0x200002f4
 8003bb0:	20000400 	.word	0x20000400
 8003bb4:	20000410 	.word	0x20000410
 8003bb8:	200003fc 	.word	0x200003fc
 8003bbc:	200002f8 	.word	0x200002f8
 8003bc0:	e000ed04 	.word	0xe000ed04

08003bc4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d017      	beq.n	8003c06 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003bd6:	4b13      	ldr	r3, [pc, #76]	; (8003c24 <vTaskDelay+0x60>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00a      	beq.n	8003bf4 <vTaskDelay+0x30>
	__asm volatile
 8003bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003be2:	f383 8811 	msr	BASEPRI, r3
 8003be6:	f3bf 8f6f 	isb	sy
 8003bea:	f3bf 8f4f 	dsb	sy
 8003bee:	60bb      	str	r3, [r7, #8]
}
 8003bf0:	bf00      	nop
 8003bf2:	e7fe      	b.n	8003bf2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003bf4:	f000 f87a 	bl	8003cec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 fb4c 	bl	8004298 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c00:	f000 f882 	bl	8003d08 <xTaskResumeAll>
 8003c04:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d107      	bne.n	8003c1c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003c0c:	4b06      	ldr	r3, [pc, #24]	; (8003c28 <vTaskDelay+0x64>)
 8003c0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c12:	601a      	str	r2, [r3, #0]
 8003c14:	f3bf 8f4f 	dsb	sy
 8003c18:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c1c:	bf00      	nop
 8003c1e:	3710      	adds	r7, #16
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	2000041c 	.word	0x2000041c
 8003c28:	e000ed04 	.word	0xe000ed04

08003c2c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b08a      	sub	sp, #40	; 0x28
 8003c30:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003c32:	2300      	movs	r3, #0
 8003c34:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003c36:	2300      	movs	r3, #0
 8003c38:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003c3a:	463a      	mov	r2, r7
 8003c3c:	1d39      	adds	r1, r7, #4
 8003c3e:	f107 0308 	add.w	r3, r7, #8
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7fc fc9c 	bl	8000580 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003c48:	6839      	ldr	r1, [r7, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	9202      	str	r2, [sp, #8]
 8003c50:	9301      	str	r3, [sp, #4]
 8003c52:	2300      	movs	r3, #0
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	2300      	movs	r3, #0
 8003c58:	460a      	mov	r2, r1
 8003c5a:	491e      	ldr	r1, [pc, #120]	; (8003cd4 <vTaskStartScheduler+0xa8>)
 8003c5c:	481e      	ldr	r0, [pc, #120]	; (8003cd8 <vTaskStartScheduler+0xac>)
 8003c5e:	f7ff fe12 	bl	8003886 <xTaskCreateStatic>
 8003c62:	4603      	mov	r3, r0
 8003c64:	4a1d      	ldr	r2, [pc, #116]	; (8003cdc <vTaskStartScheduler+0xb0>)
 8003c66:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003c68:	4b1c      	ldr	r3, [pc, #112]	; (8003cdc <vTaskStartScheduler+0xb0>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d002      	beq.n	8003c76 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003c70:	2301      	movs	r3, #1
 8003c72:	617b      	str	r3, [r7, #20]
 8003c74:	e001      	b.n	8003c7a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003c76:	2300      	movs	r3, #0
 8003c78:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d116      	bne.n	8003cae <vTaskStartScheduler+0x82>
	__asm volatile
 8003c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c84:	f383 8811 	msr	BASEPRI, r3
 8003c88:	f3bf 8f6f 	isb	sy
 8003c8c:	f3bf 8f4f 	dsb	sy
 8003c90:	613b      	str	r3, [r7, #16]
}
 8003c92:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003c94:	4b12      	ldr	r3, [pc, #72]	; (8003ce0 <vTaskStartScheduler+0xb4>)
 8003c96:	f04f 32ff 	mov.w	r2, #4294967295
 8003c9a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003c9c:	4b11      	ldr	r3, [pc, #68]	; (8003ce4 <vTaskStartScheduler+0xb8>)
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003ca2:	4b11      	ldr	r3, [pc, #68]	; (8003ce8 <vTaskStartScheduler+0xbc>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ca8:	f000 fbea 	bl	8004480 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003cac:	e00e      	b.n	8003ccc <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb4:	d10a      	bne.n	8003ccc <vTaskStartScheduler+0xa0>
	__asm volatile
 8003cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cba:	f383 8811 	msr	BASEPRI, r3
 8003cbe:	f3bf 8f6f 	isb	sy
 8003cc2:	f3bf 8f4f 	dsb	sy
 8003cc6:	60fb      	str	r3, [r7, #12]
}
 8003cc8:	bf00      	nop
 8003cca:	e7fe      	b.n	8003cca <vTaskStartScheduler+0x9e>
}
 8003ccc:	bf00      	nop
 8003cce:	3718      	adds	r7, #24
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	08006048 	.word	0x08006048
 8003cd8:	080040b1 	.word	0x080040b1
 8003cdc:	20000418 	.word	0x20000418
 8003ce0:	20000414 	.word	0x20000414
 8003ce4:	20000400 	.word	0x20000400
 8003ce8:	200003f8 	.word	0x200003f8

08003cec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003cec:	b480      	push	{r7}
 8003cee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003cf0:	4b04      	ldr	r3, [pc, #16]	; (8003d04 <vTaskSuspendAll+0x18>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	4a03      	ldr	r2, [pc, #12]	; (8003d04 <vTaskSuspendAll+0x18>)
 8003cf8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003cfa:	bf00      	nop
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	2000041c 	.word	0x2000041c

08003d08 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d12:	2300      	movs	r3, #0
 8003d14:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d16:	4b41      	ldr	r3, [pc, #260]	; (8003e1c <xTaskResumeAll+0x114>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10a      	bne.n	8003d34 <xTaskResumeAll+0x2c>
	__asm volatile
 8003d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d22:	f383 8811 	msr	BASEPRI, r3
 8003d26:	f3bf 8f6f 	isb	sy
 8003d2a:	f3bf 8f4f 	dsb	sy
 8003d2e:	603b      	str	r3, [r7, #0]
}
 8003d30:	bf00      	nop
 8003d32:	e7fe      	b.n	8003d32 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003d34:	f000 fc46 	bl	80045c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003d38:	4b38      	ldr	r3, [pc, #224]	; (8003e1c <xTaskResumeAll+0x114>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	4a37      	ldr	r2, [pc, #220]	; (8003e1c <xTaskResumeAll+0x114>)
 8003d40:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d42:	4b36      	ldr	r3, [pc, #216]	; (8003e1c <xTaskResumeAll+0x114>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d161      	bne.n	8003e0e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003d4a:	4b35      	ldr	r3, [pc, #212]	; (8003e20 <xTaskResumeAll+0x118>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d05d      	beq.n	8003e0e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d52:	e02e      	b.n	8003db2 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d54:	4b33      	ldr	r3, [pc, #204]	; (8003e24 <xTaskResumeAll+0x11c>)
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	3318      	adds	r3, #24
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7ff fd66 	bl	8003832 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	3304      	adds	r3, #4
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff fd61 	bl	8003832 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d74:	2201      	movs	r2, #1
 8003d76:	409a      	lsls	r2, r3
 8003d78:	4b2b      	ldr	r3, [pc, #172]	; (8003e28 <xTaskResumeAll+0x120>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	4a2a      	ldr	r2, [pc, #168]	; (8003e28 <xTaskResumeAll+0x120>)
 8003d80:	6013      	str	r3, [r2, #0]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d86:	4613      	mov	r3, r2
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	4413      	add	r3, r2
 8003d8c:	009b      	lsls	r3, r3, #2
 8003d8e:	4a27      	ldr	r2, [pc, #156]	; (8003e2c <xTaskResumeAll+0x124>)
 8003d90:	441a      	add	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	3304      	adds	r3, #4
 8003d96:	4619      	mov	r1, r3
 8003d98:	4610      	mov	r0, r2
 8003d9a:	f7ff fced 	bl	8003778 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003da2:	4b23      	ldr	r3, [pc, #140]	; (8003e30 <xTaskResumeAll+0x128>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d302      	bcc.n	8003db2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003dac:	4b21      	ldr	r3, [pc, #132]	; (8003e34 <xTaskResumeAll+0x12c>)
 8003dae:	2201      	movs	r2, #1
 8003db0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003db2:	4b1c      	ldr	r3, [pc, #112]	; (8003e24 <xTaskResumeAll+0x11c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1cc      	bne.n	8003d54 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d001      	beq.n	8003dc4 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003dc0:	f000 fa2c 	bl	800421c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003dc4:	4b1c      	ldr	r3, [pc, #112]	; (8003e38 <xTaskResumeAll+0x130>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d010      	beq.n	8003df2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003dd0:	f000 f836 	bl	8003e40 <xTaskIncrementTick>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d002      	beq.n	8003de0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003dda:	4b16      	ldr	r3, [pc, #88]	; (8003e34 <xTaskResumeAll+0x12c>)
 8003ddc:	2201      	movs	r2, #1
 8003dde:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	3b01      	subs	r3, #1
 8003de4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1f1      	bne.n	8003dd0 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003dec:	4b12      	ldr	r3, [pc, #72]	; (8003e38 <xTaskResumeAll+0x130>)
 8003dee:	2200      	movs	r2, #0
 8003df0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003df2:	4b10      	ldr	r3, [pc, #64]	; (8003e34 <xTaskResumeAll+0x12c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d009      	beq.n	8003e0e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003dfe:	4b0f      	ldr	r3, [pc, #60]	; (8003e3c <xTaskResumeAll+0x134>)
 8003e00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e04:	601a      	str	r2, [r3, #0]
 8003e06:	f3bf 8f4f 	dsb	sy
 8003e0a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e0e:	f000 fc09 	bl	8004624 <vPortExitCritical>

	return xAlreadyYielded;
 8003e12:	68bb      	ldr	r3, [r7, #8]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3710      	adds	r7, #16
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	2000041c 	.word	0x2000041c
 8003e20:	200003f4 	.word	0x200003f4
 8003e24:	200003b4 	.word	0x200003b4
 8003e28:	200003fc 	.word	0x200003fc
 8003e2c:	200002f8 	.word	0x200002f8
 8003e30:	200002f4 	.word	0x200002f4
 8003e34:	20000408 	.word	0x20000408
 8003e38:	20000404 	.word	0x20000404
 8003e3c:	e000ed04 	.word	0xe000ed04

08003e40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b086      	sub	sp, #24
 8003e44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003e46:	2300      	movs	r3, #0
 8003e48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e4a:	4b4e      	ldr	r3, [pc, #312]	; (8003f84 <xTaskIncrementTick+0x144>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	f040 808e 	bne.w	8003f70 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003e54:	4b4c      	ldr	r3, [pc, #304]	; (8003f88 <xTaskIncrementTick+0x148>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003e5c:	4a4a      	ldr	r2, [pc, #296]	; (8003f88 <xTaskIncrementTick+0x148>)
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d120      	bne.n	8003eaa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003e68:	4b48      	ldr	r3, [pc, #288]	; (8003f8c <xTaskIncrementTick+0x14c>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00a      	beq.n	8003e88 <xTaskIncrementTick+0x48>
	__asm volatile
 8003e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e76:	f383 8811 	msr	BASEPRI, r3
 8003e7a:	f3bf 8f6f 	isb	sy
 8003e7e:	f3bf 8f4f 	dsb	sy
 8003e82:	603b      	str	r3, [r7, #0]
}
 8003e84:	bf00      	nop
 8003e86:	e7fe      	b.n	8003e86 <xTaskIncrementTick+0x46>
 8003e88:	4b40      	ldr	r3, [pc, #256]	; (8003f8c <xTaskIncrementTick+0x14c>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	60fb      	str	r3, [r7, #12]
 8003e8e:	4b40      	ldr	r3, [pc, #256]	; (8003f90 <xTaskIncrementTick+0x150>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a3e      	ldr	r2, [pc, #248]	; (8003f8c <xTaskIncrementTick+0x14c>)
 8003e94:	6013      	str	r3, [r2, #0]
 8003e96:	4a3e      	ldr	r2, [pc, #248]	; (8003f90 <xTaskIncrementTick+0x150>)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6013      	str	r3, [r2, #0]
 8003e9c:	4b3d      	ldr	r3, [pc, #244]	; (8003f94 <xTaskIncrementTick+0x154>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	3301      	adds	r3, #1
 8003ea2:	4a3c      	ldr	r2, [pc, #240]	; (8003f94 <xTaskIncrementTick+0x154>)
 8003ea4:	6013      	str	r3, [r2, #0]
 8003ea6:	f000 f9b9 	bl	800421c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003eaa:	4b3b      	ldr	r3, [pc, #236]	; (8003f98 <xTaskIncrementTick+0x158>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	693a      	ldr	r2, [r7, #16]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d348      	bcc.n	8003f46 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003eb4:	4b35      	ldr	r3, [pc, #212]	; (8003f8c <xTaskIncrementTick+0x14c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d104      	bne.n	8003ec8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ebe:	4b36      	ldr	r3, [pc, #216]	; (8003f98 <xTaskIncrementTick+0x158>)
 8003ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec4:	601a      	str	r2, [r3, #0]
					break;
 8003ec6:	e03e      	b.n	8003f46 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ec8:	4b30      	ldr	r3, [pc, #192]	; (8003f8c <xTaskIncrementTick+0x14c>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d203      	bcs.n	8003ee8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003ee0:	4a2d      	ldr	r2, [pc, #180]	; (8003f98 <xTaskIncrementTick+0x158>)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003ee6:	e02e      	b.n	8003f46 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	3304      	adds	r3, #4
 8003eec:	4618      	mov	r0, r3
 8003eee:	f7ff fca0 	bl	8003832 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d004      	beq.n	8003f04 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	3318      	adds	r3, #24
 8003efe:	4618      	mov	r0, r3
 8003f00:	f7ff fc97 	bl	8003832 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f08:	2201      	movs	r2, #1
 8003f0a:	409a      	lsls	r2, r3
 8003f0c:	4b23      	ldr	r3, [pc, #140]	; (8003f9c <xTaskIncrementTick+0x15c>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	4a22      	ldr	r2, [pc, #136]	; (8003f9c <xTaskIncrementTick+0x15c>)
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	4413      	add	r3, r2
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	4a1f      	ldr	r2, [pc, #124]	; (8003fa0 <xTaskIncrementTick+0x160>)
 8003f24:	441a      	add	r2, r3
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	4610      	mov	r0, r2
 8003f2e:	f7ff fc23 	bl	8003778 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f36:	4b1b      	ldr	r3, [pc, #108]	; (8003fa4 <xTaskIncrementTick+0x164>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d3b9      	bcc.n	8003eb4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003f40:	2301      	movs	r3, #1
 8003f42:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f44:	e7b6      	b.n	8003eb4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003f46:	4b17      	ldr	r3, [pc, #92]	; (8003fa4 <xTaskIncrementTick+0x164>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f4c:	4914      	ldr	r1, [pc, #80]	; (8003fa0 <xTaskIncrementTick+0x160>)
 8003f4e:	4613      	mov	r3, r2
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	4413      	add	r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	440b      	add	r3, r1
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d901      	bls.n	8003f62 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003f62:	4b11      	ldr	r3, [pc, #68]	; (8003fa8 <xTaskIncrementTick+0x168>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d007      	beq.n	8003f7a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	617b      	str	r3, [r7, #20]
 8003f6e:	e004      	b.n	8003f7a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003f70:	4b0e      	ldr	r3, [pc, #56]	; (8003fac <xTaskIncrementTick+0x16c>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	3301      	adds	r3, #1
 8003f76:	4a0d      	ldr	r2, [pc, #52]	; (8003fac <xTaskIncrementTick+0x16c>)
 8003f78:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003f7a:	697b      	ldr	r3, [r7, #20]
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3718      	adds	r7, #24
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	2000041c 	.word	0x2000041c
 8003f88:	200003f8 	.word	0x200003f8
 8003f8c:	200003ac 	.word	0x200003ac
 8003f90:	200003b0 	.word	0x200003b0
 8003f94:	2000040c 	.word	0x2000040c
 8003f98:	20000414 	.word	0x20000414
 8003f9c:	200003fc 	.word	0x200003fc
 8003fa0:	200002f8 	.word	0x200002f8
 8003fa4:	200002f4 	.word	0x200002f4
 8003fa8:	20000408 	.word	0x20000408
 8003fac:	20000404 	.word	0x20000404

08003fb0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b088      	sub	sp, #32
 8003fb4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003fb6:	4b39      	ldr	r3, [pc, #228]	; (800409c <vTaskSwitchContext+0xec>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d003      	beq.n	8003fc6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003fbe:	4b38      	ldr	r3, [pc, #224]	; (80040a0 <vTaskSwitchContext+0xf0>)
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003fc4:	e066      	b.n	8004094 <vTaskSwitchContext+0xe4>
		xYieldPending = pdFALSE;
 8003fc6:	4b36      	ldr	r3, [pc, #216]	; (80040a0 <vTaskSwitchContext+0xf0>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8003fcc:	4b35      	ldr	r3, [pc, #212]	; (80040a4 <vTaskSwitchContext+0xf4>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd2:	61fb      	str	r3, [r7, #28]
 8003fd4:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8003fd8:	61bb      	str	r3, [r7, #24]
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d111      	bne.n	8004008 <vTaskSwitchContext+0x58>
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	3304      	adds	r3, #4
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d10b      	bne.n	8004008 <vTaskSwitchContext+0x58>
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	3308      	adds	r3, #8
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	69ba      	ldr	r2, [r7, #24]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d105      	bne.n	8004008 <vTaskSwitchContext+0x58>
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	330c      	adds	r3, #12
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	69ba      	ldr	r2, [r7, #24]
 8004004:	429a      	cmp	r2, r3
 8004006:	d008      	beq.n	800401a <vTaskSwitchContext+0x6a>
 8004008:	4b26      	ldr	r3, [pc, #152]	; (80040a4 <vTaskSwitchContext+0xf4>)
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	4b25      	ldr	r3, [pc, #148]	; (80040a4 <vTaskSwitchContext+0xf4>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	3334      	adds	r3, #52	; 0x34
 8004012:	4619      	mov	r1, r3
 8004014:	4610      	mov	r0, r2
 8004016:	f7fc faa7 	bl	8000568 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800401a:	4b23      	ldr	r3, [pc, #140]	; (80040a8 <vTaskSwitchContext+0xf8>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	fab3 f383 	clz	r3, r3
 8004026:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004028:	7afb      	ldrb	r3, [r7, #11]
 800402a:	f1c3 031f 	rsb	r3, r3, #31
 800402e:	617b      	str	r3, [r7, #20]
 8004030:	491e      	ldr	r1, [pc, #120]	; (80040ac <vTaskSwitchContext+0xfc>)
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	4613      	mov	r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	4413      	add	r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	440b      	add	r3, r1
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d10a      	bne.n	800405a <vTaskSwitchContext+0xaa>
	__asm volatile
 8004044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004048:	f383 8811 	msr	BASEPRI, r3
 800404c:	f3bf 8f6f 	isb	sy
 8004050:	f3bf 8f4f 	dsb	sy
 8004054:	607b      	str	r3, [r7, #4]
}
 8004056:	bf00      	nop
 8004058:	e7fe      	b.n	8004058 <vTaskSwitchContext+0xa8>
 800405a:	697a      	ldr	r2, [r7, #20]
 800405c:	4613      	mov	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4413      	add	r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	4a11      	ldr	r2, [pc, #68]	; (80040ac <vTaskSwitchContext+0xfc>)
 8004066:	4413      	add	r3, r2
 8004068:	613b      	str	r3, [r7, #16]
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	685a      	ldr	r2, [r3, #4]
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	605a      	str	r2, [r3, #4]
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	685a      	ldr	r2, [r3, #4]
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	3308      	adds	r3, #8
 800407c:	429a      	cmp	r2, r3
 800407e:	d104      	bne.n	800408a <vTaskSwitchContext+0xda>
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	605a      	str	r2, [r3, #4]
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	4a04      	ldr	r2, [pc, #16]	; (80040a4 <vTaskSwitchContext+0xf4>)
 8004092:	6013      	str	r3, [r2, #0]
}
 8004094:	bf00      	nop
 8004096:	3720      	adds	r7, #32
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}
 800409c:	2000041c 	.word	0x2000041c
 80040a0:	20000408 	.word	0x20000408
 80040a4:	200002f4 	.word	0x200002f4
 80040a8:	200003fc 	.word	0x200003fc
 80040ac:	200002f8 	.word	0x200002f8

080040b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040b8:	f000 f852 	bl	8004160 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040bc:	4b06      	ldr	r3, [pc, #24]	; (80040d8 <prvIdleTask+0x28>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d9f9      	bls.n	80040b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80040c4:	4b05      	ldr	r3, [pc, #20]	; (80040dc <prvIdleTask+0x2c>)
 80040c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	f3bf 8f4f 	dsb	sy
 80040d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80040d4:	e7f0      	b.n	80040b8 <prvIdleTask+0x8>
 80040d6:	bf00      	nop
 80040d8:	200002f8 	.word	0x200002f8
 80040dc:	e000ed04 	.word	0xe000ed04

080040e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040e6:	2300      	movs	r3, #0
 80040e8:	607b      	str	r3, [r7, #4]
 80040ea:	e00c      	b.n	8004106 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	4613      	mov	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4413      	add	r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	4a12      	ldr	r2, [pc, #72]	; (8004140 <prvInitialiseTaskLists+0x60>)
 80040f8:	4413      	add	r3, r2
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7ff fb0f 	bl	800371e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3301      	adds	r3, #1
 8004104:	607b      	str	r3, [r7, #4]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b06      	cmp	r3, #6
 800410a:	d9ef      	bls.n	80040ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800410c:	480d      	ldr	r0, [pc, #52]	; (8004144 <prvInitialiseTaskLists+0x64>)
 800410e:	f7ff fb06 	bl	800371e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004112:	480d      	ldr	r0, [pc, #52]	; (8004148 <prvInitialiseTaskLists+0x68>)
 8004114:	f7ff fb03 	bl	800371e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004118:	480c      	ldr	r0, [pc, #48]	; (800414c <prvInitialiseTaskLists+0x6c>)
 800411a:	f7ff fb00 	bl	800371e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800411e:	480c      	ldr	r0, [pc, #48]	; (8004150 <prvInitialiseTaskLists+0x70>)
 8004120:	f7ff fafd 	bl	800371e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004124:	480b      	ldr	r0, [pc, #44]	; (8004154 <prvInitialiseTaskLists+0x74>)
 8004126:	f7ff fafa 	bl	800371e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800412a:	4b0b      	ldr	r3, [pc, #44]	; (8004158 <prvInitialiseTaskLists+0x78>)
 800412c:	4a05      	ldr	r2, [pc, #20]	; (8004144 <prvInitialiseTaskLists+0x64>)
 800412e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004130:	4b0a      	ldr	r3, [pc, #40]	; (800415c <prvInitialiseTaskLists+0x7c>)
 8004132:	4a05      	ldr	r2, [pc, #20]	; (8004148 <prvInitialiseTaskLists+0x68>)
 8004134:	601a      	str	r2, [r3, #0]
}
 8004136:	bf00      	nop
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	200002f8 	.word	0x200002f8
 8004144:	20000384 	.word	0x20000384
 8004148:	20000398 	.word	0x20000398
 800414c:	200003b4 	.word	0x200003b4
 8004150:	200003c8 	.word	0x200003c8
 8004154:	200003e0 	.word	0x200003e0
 8004158:	200003ac 	.word	0x200003ac
 800415c:	200003b0 	.word	0x200003b0

08004160 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004166:	e019      	b.n	800419c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004168:	f000 fa2c 	bl	80045c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800416c:	4b10      	ldr	r3, [pc, #64]	; (80041b0 <prvCheckTasksWaitingTermination+0x50>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	3304      	adds	r3, #4
 8004178:	4618      	mov	r0, r3
 800417a:	f7ff fb5a 	bl	8003832 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800417e:	4b0d      	ldr	r3, [pc, #52]	; (80041b4 <prvCheckTasksWaitingTermination+0x54>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	3b01      	subs	r3, #1
 8004184:	4a0b      	ldr	r2, [pc, #44]	; (80041b4 <prvCheckTasksWaitingTermination+0x54>)
 8004186:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004188:	4b0b      	ldr	r3, [pc, #44]	; (80041b8 <prvCheckTasksWaitingTermination+0x58>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	3b01      	subs	r3, #1
 800418e:	4a0a      	ldr	r2, [pc, #40]	; (80041b8 <prvCheckTasksWaitingTermination+0x58>)
 8004190:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004192:	f000 fa47 	bl	8004624 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 f810 	bl	80041bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800419c:	4b06      	ldr	r3, [pc, #24]	; (80041b8 <prvCheckTasksWaitingTermination+0x58>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d1e1      	bne.n	8004168 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80041a4:	bf00      	nop
 80041a6:	bf00      	nop
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	200003c8 	.word	0x200003c8
 80041b4:	200003f4 	.word	0x200003f4
 80041b8:	200003dc 	.word	0x200003dc

080041bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d108      	bne.n	80041e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d2:	4618      	mov	r0, r3
 80041d4:	f000 fba4 	bl	8004920 <vPortFree>
				vPortFree( pxTCB );
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f000 fba1 	bl	8004920 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80041de:	e018      	b.n	8004212 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d103      	bne.n	80041f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 fb98 	bl	8004920 <vPortFree>
	}
 80041f0:	e00f      	b.n	8004212 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d00a      	beq.n	8004212 <prvDeleteTCB+0x56>
	__asm volatile
 80041fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004200:	f383 8811 	msr	BASEPRI, r3
 8004204:	f3bf 8f6f 	isb	sy
 8004208:	f3bf 8f4f 	dsb	sy
 800420c:	60fb      	str	r3, [r7, #12]
}
 800420e:	bf00      	nop
 8004210:	e7fe      	b.n	8004210 <prvDeleteTCB+0x54>
	}
 8004212:	bf00      	nop
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
	...

0800421c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004222:	4b0c      	ldr	r3, [pc, #48]	; (8004254 <prvResetNextTaskUnblockTime+0x38>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d104      	bne.n	8004236 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800422c:	4b0a      	ldr	r3, [pc, #40]	; (8004258 <prvResetNextTaskUnblockTime+0x3c>)
 800422e:	f04f 32ff 	mov.w	r2, #4294967295
 8004232:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004234:	e008      	b.n	8004248 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004236:	4b07      	ldr	r3, [pc, #28]	; (8004254 <prvResetNextTaskUnblockTime+0x38>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	4a04      	ldr	r2, [pc, #16]	; (8004258 <prvResetNextTaskUnblockTime+0x3c>)
 8004246:	6013      	str	r3, [r2, #0]
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr
 8004254:	200003ac 	.word	0x200003ac
 8004258:	20000414 	.word	0x20000414

0800425c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004262:	4b0b      	ldr	r3, [pc, #44]	; (8004290 <xTaskGetSchedulerState+0x34>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d102      	bne.n	8004270 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800426a:	2301      	movs	r3, #1
 800426c:	607b      	str	r3, [r7, #4]
 800426e:	e008      	b.n	8004282 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004270:	4b08      	ldr	r3, [pc, #32]	; (8004294 <xTaskGetSchedulerState+0x38>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d102      	bne.n	800427e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004278:	2302      	movs	r3, #2
 800427a:	607b      	str	r3, [r7, #4]
 800427c:	e001      	b.n	8004282 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800427e:	2300      	movs	r3, #0
 8004280:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004282:	687b      	ldr	r3, [r7, #4]
	}
 8004284:	4618      	mov	r0, r3
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	20000400 	.word	0x20000400
 8004294:	2000041c 	.word	0x2000041c

08004298 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80042a2:	4b29      	ldr	r3, [pc, #164]	; (8004348 <prvAddCurrentTaskToDelayedList+0xb0>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042a8:	4b28      	ldr	r3, [pc, #160]	; (800434c <prvAddCurrentTaskToDelayedList+0xb4>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	3304      	adds	r3, #4
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7ff fabf 	bl	8003832 <uxListRemove>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d10b      	bne.n	80042d2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80042ba:	4b24      	ldr	r3, [pc, #144]	; (800434c <prvAddCurrentTaskToDelayedList+0xb4>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c0:	2201      	movs	r2, #1
 80042c2:	fa02 f303 	lsl.w	r3, r2, r3
 80042c6:	43da      	mvns	r2, r3
 80042c8:	4b21      	ldr	r3, [pc, #132]	; (8004350 <prvAddCurrentTaskToDelayedList+0xb8>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4013      	ands	r3, r2
 80042ce:	4a20      	ldr	r2, [pc, #128]	; (8004350 <prvAddCurrentTaskToDelayedList+0xb8>)
 80042d0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d8:	d10a      	bne.n	80042f0 <prvAddCurrentTaskToDelayedList+0x58>
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d007      	beq.n	80042f0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042e0:	4b1a      	ldr	r3, [pc, #104]	; (800434c <prvAddCurrentTaskToDelayedList+0xb4>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	3304      	adds	r3, #4
 80042e6:	4619      	mov	r1, r3
 80042e8:	481a      	ldr	r0, [pc, #104]	; (8004354 <prvAddCurrentTaskToDelayedList+0xbc>)
 80042ea:	f7ff fa45 	bl	8003778 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80042ee:	e026      	b.n	800433e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4413      	add	r3, r2
 80042f6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80042f8:	4b14      	ldr	r3, [pc, #80]	; (800434c <prvAddCurrentTaskToDelayedList+0xb4>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68ba      	ldr	r2, [r7, #8]
 80042fe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004300:	68ba      	ldr	r2, [r7, #8]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	429a      	cmp	r2, r3
 8004306:	d209      	bcs.n	800431c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004308:	4b13      	ldr	r3, [pc, #76]	; (8004358 <prvAddCurrentTaskToDelayedList+0xc0>)
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	4b0f      	ldr	r3, [pc, #60]	; (800434c <prvAddCurrentTaskToDelayedList+0xb4>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	3304      	adds	r3, #4
 8004312:	4619      	mov	r1, r3
 8004314:	4610      	mov	r0, r2
 8004316:	f7ff fa53 	bl	80037c0 <vListInsert>
}
 800431a:	e010      	b.n	800433e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800431c:	4b0f      	ldr	r3, [pc, #60]	; (800435c <prvAddCurrentTaskToDelayedList+0xc4>)
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	4b0a      	ldr	r3, [pc, #40]	; (800434c <prvAddCurrentTaskToDelayedList+0xb4>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	3304      	adds	r3, #4
 8004326:	4619      	mov	r1, r3
 8004328:	4610      	mov	r0, r2
 800432a:	f7ff fa49 	bl	80037c0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800432e:	4b0c      	ldr	r3, [pc, #48]	; (8004360 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68ba      	ldr	r2, [r7, #8]
 8004334:	429a      	cmp	r2, r3
 8004336:	d202      	bcs.n	800433e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004338:	4a09      	ldr	r2, [pc, #36]	; (8004360 <prvAddCurrentTaskToDelayedList+0xc8>)
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	6013      	str	r3, [r2, #0]
}
 800433e:	bf00      	nop
 8004340:	3710      	adds	r7, #16
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	200003f8 	.word	0x200003f8
 800434c:	200002f4 	.word	0x200002f4
 8004350:	200003fc 	.word	0x200003fc
 8004354:	200003e0 	.word	0x200003e0
 8004358:	200003b0 	.word	0x200003b0
 800435c:	200003ac 	.word	0x200003ac
 8004360:	20000414 	.word	0x20000414

08004364 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	3b04      	subs	r3, #4
 8004374:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800437c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	3b04      	subs	r3, #4
 8004382:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	f023 0201 	bic.w	r2, r3, #1
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	3b04      	subs	r3, #4
 8004392:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004394:	4a0c      	ldr	r2, [pc, #48]	; (80043c8 <pxPortInitialiseStack+0x64>)
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	3b14      	subs	r3, #20
 800439e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	3b04      	subs	r3, #4
 80043aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f06f 0202 	mvn.w	r2, #2
 80043b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	3b20      	subs	r3, #32
 80043b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80043ba:	68fb      	ldr	r3, [r7, #12]
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3714      	adds	r7, #20
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr
 80043c8:	080043cd 	.word	0x080043cd

080043cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80043cc:	b480      	push	{r7}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80043d2:	2300      	movs	r3, #0
 80043d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80043d6:	4b12      	ldr	r3, [pc, #72]	; (8004420 <prvTaskExitError+0x54>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043de:	d00a      	beq.n	80043f6 <prvTaskExitError+0x2a>
	__asm volatile
 80043e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e4:	f383 8811 	msr	BASEPRI, r3
 80043e8:	f3bf 8f6f 	isb	sy
 80043ec:	f3bf 8f4f 	dsb	sy
 80043f0:	60fb      	str	r3, [r7, #12]
}
 80043f2:	bf00      	nop
 80043f4:	e7fe      	b.n	80043f4 <prvTaskExitError+0x28>
	__asm volatile
 80043f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043fa:	f383 8811 	msr	BASEPRI, r3
 80043fe:	f3bf 8f6f 	isb	sy
 8004402:	f3bf 8f4f 	dsb	sy
 8004406:	60bb      	str	r3, [r7, #8]
}
 8004408:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800440a:	bf00      	nop
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d0fc      	beq.n	800440c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004412:	bf00      	nop
 8004414:	bf00      	nop
 8004416:	3714      	adds	r7, #20
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr
 8004420:	2000000c 	.word	0x2000000c
	...

08004430 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004430:	4b07      	ldr	r3, [pc, #28]	; (8004450 <pxCurrentTCBConst2>)
 8004432:	6819      	ldr	r1, [r3, #0]
 8004434:	6808      	ldr	r0, [r1, #0]
 8004436:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800443a:	f380 8809 	msr	PSP, r0
 800443e:	f3bf 8f6f 	isb	sy
 8004442:	f04f 0000 	mov.w	r0, #0
 8004446:	f380 8811 	msr	BASEPRI, r0
 800444a:	4770      	bx	lr
 800444c:	f3af 8000 	nop.w

08004450 <pxCurrentTCBConst2>:
 8004450:	200002f4 	.word	0x200002f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004454:	bf00      	nop
 8004456:	bf00      	nop

08004458 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004458:	4808      	ldr	r0, [pc, #32]	; (800447c <prvPortStartFirstTask+0x24>)
 800445a:	6800      	ldr	r0, [r0, #0]
 800445c:	6800      	ldr	r0, [r0, #0]
 800445e:	f380 8808 	msr	MSP, r0
 8004462:	f04f 0000 	mov.w	r0, #0
 8004466:	f380 8814 	msr	CONTROL, r0
 800446a:	b662      	cpsie	i
 800446c:	b661      	cpsie	f
 800446e:	f3bf 8f4f 	dsb	sy
 8004472:	f3bf 8f6f 	isb	sy
 8004476:	df00      	svc	0
 8004478:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800447a:	bf00      	nop
 800447c:	e000ed08 	.word	0xe000ed08

08004480 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004486:	4b46      	ldr	r3, [pc, #280]	; (80045a0 <xPortStartScheduler+0x120>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a46      	ldr	r2, [pc, #280]	; (80045a4 <xPortStartScheduler+0x124>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d10a      	bne.n	80044a6 <xPortStartScheduler+0x26>
	__asm volatile
 8004490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004494:	f383 8811 	msr	BASEPRI, r3
 8004498:	f3bf 8f6f 	isb	sy
 800449c:	f3bf 8f4f 	dsb	sy
 80044a0:	613b      	str	r3, [r7, #16]
}
 80044a2:	bf00      	nop
 80044a4:	e7fe      	b.n	80044a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80044a6:	4b3e      	ldr	r3, [pc, #248]	; (80045a0 <xPortStartScheduler+0x120>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a3f      	ldr	r2, [pc, #252]	; (80045a8 <xPortStartScheduler+0x128>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d10a      	bne.n	80044c6 <xPortStartScheduler+0x46>
	__asm volatile
 80044b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b4:	f383 8811 	msr	BASEPRI, r3
 80044b8:	f3bf 8f6f 	isb	sy
 80044bc:	f3bf 8f4f 	dsb	sy
 80044c0:	60fb      	str	r3, [r7, #12]
}
 80044c2:	bf00      	nop
 80044c4:	e7fe      	b.n	80044c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80044c6:	4b39      	ldr	r3, [pc, #228]	; (80045ac <xPortStartScheduler+0x12c>)
 80044c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	22ff      	movs	r2, #255	; 0xff
 80044d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80044e0:	78fb      	ldrb	r3, [r7, #3]
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80044e8:	b2da      	uxtb	r2, r3
 80044ea:	4b31      	ldr	r3, [pc, #196]	; (80045b0 <xPortStartScheduler+0x130>)
 80044ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80044ee:	4b31      	ldr	r3, [pc, #196]	; (80045b4 <xPortStartScheduler+0x134>)
 80044f0:	2207      	movs	r2, #7
 80044f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044f4:	e009      	b.n	800450a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80044f6:	4b2f      	ldr	r3, [pc, #188]	; (80045b4 <xPortStartScheduler+0x134>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	3b01      	subs	r3, #1
 80044fc:	4a2d      	ldr	r2, [pc, #180]	; (80045b4 <xPortStartScheduler+0x134>)
 80044fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004500:	78fb      	ldrb	r3, [r7, #3]
 8004502:	b2db      	uxtb	r3, r3
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	b2db      	uxtb	r3, r3
 8004508:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800450a:	78fb      	ldrb	r3, [r7, #3]
 800450c:	b2db      	uxtb	r3, r3
 800450e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004512:	2b80      	cmp	r3, #128	; 0x80
 8004514:	d0ef      	beq.n	80044f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004516:	4b27      	ldr	r3, [pc, #156]	; (80045b4 <xPortStartScheduler+0x134>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f1c3 0307 	rsb	r3, r3, #7
 800451e:	2b04      	cmp	r3, #4
 8004520:	d00a      	beq.n	8004538 <xPortStartScheduler+0xb8>
	__asm volatile
 8004522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004526:	f383 8811 	msr	BASEPRI, r3
 800452a:	f3bf 8f6f 	isb	sy
 800452e:	f3bf 8f4f 	dsb	sy
 8004532:	60bb      	str	r3, [r7, #8]
}
 8004534:	bf00      	nop
 8004536:	e7fe      	b.n	8004536 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004538:	4b1e      	ldr	r3, [pc, #120]	; (80045b4 <xPortStartScheduler+0x134>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	021b      	lsls	r3, r3, #8
 800453e:	4a1d      	ldr	r2, [pc, #116]	; (80045b4 <xPortStartScheduler+0x134>)
 8004540:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004542:	4b1c      	ldr	r3, [pc, #112]	; (80045b4 <xPortStartScheduler+0x134>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800454a:	4a1a      	ldr	r2, [pc, #104]	; (80045b4 <xPortStartScheduler+0x134>)
 800454c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	b2da      	uxtb	r2, r3
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004556:	4b18      	ldr	r3, [pc, #96]	; (80045b8 <xPortStartScheduler+0x138>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a17      	ldr	r2, [pc, #92]	; (80045b8 <xPortStartScheduler+0x138>)
 800455c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004560:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004562:	4b15      	ldr	r3, [pc, #84]	; (80045b8 <xPortStartScheduler+0x138>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a14      	ldr	r2, [pc, #80]	; (80045b8 <xPortStartScheduler+0x138>)
 8004568:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800456c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800456e:	f000 f8dd 	bl	800472c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004572:	4b12      	ldr	r3, [pc, #72]	; (80045bc <xPortStartScheduler+0x13c>)
 8004574:	2200      	movs	r2, #0
 8004576:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004578:	f000 f8fc 	bl	8004774 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800457c:	4b10      	ldr	r3, [pc, #64]	; (80045c0 <xPortStartScheduler+0x140>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a0f      	ldr	r2, [pc, #60]	; (80045c0 <xPortStartScheduler+0x140>)
 8004582:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004586:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004588:	f7ff ff66 	bl	8004458 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800458c:	f7ff fd10 	bl	8003fb0 <vTaskSwitchContext>
	prvTaskExitError();
 8004590:	f7ff ff1c 	bl	80043cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3718      	adds	r7, #24
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	e000ed00 	.word	0xe000ed00
 80045a4:	410fc271 	.word	0x410fc271
 80045a8:	410fc270 	.word	0x410fc270
 80045ac:	e000e400 	.word	0xe000e400
 80045b0:	20000420 	.word	0x20000420
 80045b4:	20000424 	.word	0x20000424
 80045b8:	e000ed20 	.word	0xe000ed20
 80045bc:	2000000c 	.word	0x2000000c
 80045c0:	e000ef34 	.word	0xe000ef34

080045c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
	__asm volatile
 80045ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ce:	f383 8811 	msr	BASEPRI, r3
 80045d2:	f3bf 8f6f 	isb	sy
 80045d6:	f3bf 8f4f 	dsb	sy
 80045da:	607b      	str	r3, [r7, #4]
}
 80045dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80045de:	4b0f      	ldr	r3, [pc, #60]	; (800461c <vPortEnterCritical+0x58>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	3301      	adds	r3, #1
 80045e4:	4a0d      	ldr	r2, [pc, #52]	; (800461c <vPortEnterCritical+0x58>)
 80045e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80045e8:	4b0c      	ldr	r3, [pc, #48]	; (800461c <vPortEnterCritical+0x58>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d10f      	bne.n	8004610 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80045f0:	4b0b      	ldr	r3, [pc, #44]	; (8004620 <vPortEnterCritical+0x5c>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00a      	beq.n	8004610 <vPortEnterCritical+0x4c>
	__asm volatile
 80045fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045fe:	f383 8811 	msr	BASEPRI, r3
 8004602:	f3bf 8f6f 	isb	sy
 8004606:	f3bf 8f4f 	dsb	sy
 800460a:	603b      	str	r3, [r7, #0]
}
 800460c:	bf00      	nop
 800460e:	e7fe      	b.n	800460e <vPortEnterCritical+0x4a>
	}
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr
 800461c:	2000000c 	.word	0x2000000c
 8004620:	e000ed04 	.word	0xe000ed04

08004624 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800462a:	4b12      	ldr	r3, [pc, #72]	; (8004674 <vPortExitCritical+0x50>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d10a      	bne.n	8004648 <vPortExitCritical+0x24>
	__asm volatile
 8004632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004636:	f383 8811 	msr	BASEPRI, r3
 800463a:	f3bf 8f6f 	isb	sy
 800463e:	f3bf 8f4f 	dsb	sy
 8004642:	607b      	str	r3, [r7, #4]
}
 8004644:	bf00      	nop
 8004646:	e7fe      	b.n	8004646 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004648:	4b0a      	ldr	r3, [pc, #40]	; (8004674 <vPortExitCritical+0x50>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	3b01      	subs	r3, #1
 800464e:	4a09      	ldr	r2, [pc, #36]	; (8004674 <vPortExitCritical+0x50>)
 8004650:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004652:	4b08      	ldr	r3, [pc, #32]	; (8004674 <vPortExitCritical+0x50>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d105      	bne.n	8004666 <vPortExitCritical+0x42>
 800465a:	2300      	movs	r3, #0
 800465c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004664:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004666:	bf00      	nop
 8004668:	370c      	adds	r7, #12
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	2000000c 	.word	0x2000000c
	...

08004680 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004680:	f3ef 8009 	mrs	r0, PSP
 8004684:	f3bf 8f6f 	isb	sy
 8004688:	4b15      	ldr	r3, [pc, #84]	; (80046e0 <pxCurrentTCBConst>)
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	f01e 0f10 	tst.w	lr, #16
 8004690:	bf08      	it	eq
 8004692:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004696:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800469a:	6010      	str	r0, [r2, #0]
 800469c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80046a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80046a4:	f380 8811 	msr	BASEPRI, r0
 80046a8:	f3bf 8f4f 	dsb	sy
 80046ac:	f3bf 8f6f 	isb	sy
 80046b0:	f7ff fc7e 	bl	8003fb0 <vTaskSwitchContext>
 80046b4:	f04f 0000 	mov.w	r0, #0
 80046b8:	f380 8811 	msr	BASEPRI, r0
 80046bc:	bc09      	pop	{r0, r3}
 80046be:	6819      	ldr	r1, [r3, #0]
 80046c0:	6808      	ldr	r0, [r1, #0]
 80046c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046c6:	f01e 0f10 	tst.w	lr, #16
 80046ca:	bf08      	it	eq
 80046cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80046d0:	f380 8809 	msr	PSP, r0
 80046d4:	f3bf 8f6f 	isb	sy
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	f3af 8000 	nop.w

080046e0 <pxCurrentTCBConst>:
 80046e0:	200002f4 	.word	0x200002f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80046e4:	bf00      	nop
 80046e6:	bf00      	nop

080046e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	af00      	add	r7, sp, #0
	__asm volatile
 80046ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f2:	f383 8811 	msr	BASEPRI, r3
 80046f6:	f3bf 8f6f 	isb	sy
 80046fa:	f3bf 8f4f 	dsb	sy
 80046fe:	607b      	str	r3, [r7, #4]
}
 8004700:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004702:	f7ff fb9d 	bl	8003e40 <xTaskIncrementTick>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d003      	beq.n	8004714 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800470c:	4b06      	ldr	r3, [pc, #24]	; (8004728 <xPortSysTickHandler+0x40>)
 800470e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004712:	601a      	str	r2, [r3, #0]
 8004714:	2300      	movs	r3, #0
 8004716:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	f383 8811 	msr	BASEPRI, r3
}
 800471e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004720:	bf00      	nop
 8004722:	3708      	adds	r7, #8
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}
 8004728:	e000ed04 	.word	0xe000ed04

0800472c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800472c:	b480      	push	{r7}
 800472e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004730:	4b0b      	ldr	r3, [pc, #44]	; (8004760 <vPortSetupTimerInterrupt+0x34>)
 8004732:	2200      	movs	r2, #0
 8004734:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004736:	4b0b      	ldr	r3, [pc, #44]	; (8004764 <vPortSetupTimerInterrupt+0x38>)
 8004738:	2200      	movs	r2, #0
 800473a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800473c:	4b0a      	ldr	r3, [pc, #40]	; (8004768 <vPortSetupTimerInterrupt+0x3c>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a0a      	ldr	r2, [pc, #40]	; (800476c <vPortSetupTimerInterrupt+0x40>)
 8004742:	fba2 2303 	umull	r2, r3, r2, r3
 8004746:	099b      	lsrs	r3, r3, #6
 8004748:	4a09      	ldr	r2, [pc, #36]	; (8004770 <vPortSetupTimerInterrupt+0x44>)
 800474a:	3b01      	subs	r3, #1
 800474c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800474e:	4b04      	ldr	r3, [pc, #16]	; (8004760 <vPortSetupTimerInterrupt+0x34>)
 8004750:	2207      	movs	r2, #7
 8004752:	601a      	str	r2, [r3, #0]
}
 8004754:	bf00      	nop
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	e000e010 	.word	0xe000e010
 8004764:	e000e018 	.word	0xe000e018
 8004768:	20000000 	.word	0x20000000
 800476c:	10624dd3 	.word	0x10624dd3
 8004770:	e000e014 	.word	0xe000e014

08004774 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004774:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004784 <vPortEnableVFP+0x10>
 8004778:	6801      	ldr	r1, [r0, #0]
 800477a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800477e:	6001      	str	r1, [r0, #0]
 8004780:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004782:	bf00      	nop
 8004784:	e000ed88 	.word	0xe000ed88

08004788 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b08a      	sub	sp, #40	; 0x28
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004790:	2300      	movs	r3, #0
 8004792:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004794:	f7ff faaa 	bl	8003cec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004798:	4b5b      	ldr	r3, [pc, #364]	; (8004908 <pvPortMalloc+0x180>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d101      	bne.n	80047a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80047a0:	f000 f920 	bl	80049e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80047a4:	4b59      	ldr	r3, [pc, #356]	; (800490c <pvPortMalloc+0x184>)
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4013      	ands	r3, r2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f040 8093 	bne.w	80048d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d01d      	beq.n	80047f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80047b8:	2208      	movs	r2, #8
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4413      	add	r3, r2
 80047be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f003 0307 	and.w	r3, r3, #7
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d014      	beq.n	80047f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f023 0307 	bic.w	r3, r3, #7
 80047d0:	3308      	adds	r3, #8
 80047d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	f003 0307 	and.w	r3, r3, #7
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00a      	beq.n	80047f4 <pvPortMalloc+0x6c>
	__asm volatile
 80047de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	617b      	str	r3, [r7, #20]
}
 80047f0:	bf00      	nop
 80047f2:	e7fe      	b.n	80047f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d06e      	beq.n	80048d8 <pvPortMalloc+0x150>
 80047fa:	4b45      	ldr	r3, [pc, #276]	; (8004910 <pvPortMalloc+0x188>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	429a      	cmp	r2, r3
 8004802:	d869      	bhi.n	80048d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004804:	4b43      	ldr	r3, [pc, #268]	; (8004914 <pvPortMalloc+0x18c>)
 8004806:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004808:	4b42      	ldr	r3, [pc, #264]	; (8004914 <pvPortMalloc+0x18c>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800480e:	e004      	b.n	800481a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004812:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800481a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	429a      	cmp	r2, r3
 8004822:	d903      	bls.n	800482c <pvPortMalloc+0xa4>
 8004824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d1f1      	bne.n	8004810 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800482c:	4b36      	ldr	r3, [pc, #216]	; (8004908 <pvPortMalloc+0x180>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004832:	429a      	cmp	r2, r3
 8004834:	d050      	beq.n	80048d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004836:	6a3b      	ldr	r3, [r7, #32]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2208      	movs	r2, #8
 800483c:	4413      	add	r3, r2
 800483e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	6a3b      	ldr	r3, [r7, #32]
 8004846:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	1ad2      	subs	r2, r2, r3
 8004850:	2308      	movs	r3, #8
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	429a      	cmp	r2, r3
 8004856:	d91f      	bls.n	8004898 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004858:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4413      	add	r3, r2
 800485e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	2b00      	cmp	r3, #0
 8004868:	d00a      	beq.n	8004880 <pvPortMalloc+0xf8>
	__asm volatile
 800486a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800486e:	f383 8811 	msr	BASEPRI, r3
 8004872:	f3bf 8f6f 	isb	sy
 8004876:	f3bf 8f4f 	dsb	sy
 800487a:	613b      	str	r3, [r7, #16]
}
 800487c:	bf00      	nop
 800487e:	e7fe      	b.n	800487e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004882:	685a      	ldr	r2, [r3, #4]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	1ad2      	subs	r2, r2, r3
 8004888:	69bb      	ldr	r3, [r7, #24]
 800488a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800488c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004892:	69b8      	ldr	r0, [r7, #24]
 8004894:	f000 f908 	bl	8004aa8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004898:	4b1d      	ldr	r3, [pc, #116]	; (8004910 <pvPortMalloc+0x188>)
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	4a1b      	ldr	r2, [pc, #108]	; (8004910 <pvPortMalloc+0x188>)
 80048a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80048a6:	4b1a      	ldr	r3, [pc, #104]	; (8004910 <pvPortMalloc+0x188>)
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	4b1b      	ldr	r3, [pc, #108]	; (8004918 <pvPortMalloc+0x190>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d203      	bcs.n	80048ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80048b2:	4b17      	ldr	r3, [pc, #92]	; (8004910 <pvPortMalloc+0x188>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a18      	ldr	r2, [pc, #96]	; (8004918 <pvPortMalloc+0x190>)
 80048b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80048ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048bc:	685a      	ldr	r2, [r3, #4]
 80048be:	4b13      	ldr	r3, [pc, #76]	; (800490c <pvPortMalloc+0x184>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	431a      	orrs	r2, r3
 80048c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80048c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ca:	2200      	movs	r2, #0
 80048cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80048ce:	4b13      	ldr	r3, [pc, #76]	; (800491c <pvPortMalloc+0x194>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	3301      	adds	r3, #1
 80048d4:	4a11      	ldr	r2, [pc, #68]	; (800491c <pvPortMalloc+0x194>)
 80048d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80048d8:	f7ff fa16 	bl	8003d08 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	f003 0307 	and.w	r3, r3, #7
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00a      	beq.n	80048fc <pvPortMalloc+0x174>
	__asm volatile
 80048e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ea:	f383 8811 	msr	BASEPRI, r3
 80048ee:	f3bf 8f6f 	isb	sy
 80048f2:	f3bf 8f4f 	dsb	sy
 80048f6:	60fb      	str	r3, [r7, #12]
}
 80048f8:	bf00      	nop
 80048fa:	e7fe      	b.n	80048fa <pvPortMalloc+0x172>
	return pvReturn;
 80048fc:	69fb      	ldr	r3, [r7, #28]
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3728      	adds	r7, #40	; 0x28
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	20004030 	.word	0x20004030
 800490c:	20004044 	.word	0x20004044
 8004910:	20004034 	.word	0x20004034
 8004914:	20004028 	.word	0x20004028
 8004918:	20004038 	.word	0x20004038
 800491c:	2000403c 	.word	0x2000403c

08004920 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d04d      	beq.n	80049ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004932:	2308      	movs	r3, #8
 8004934:	425b      	negs	r3, r3
 8004936:	697a      	ldr	r2, [r7, #20]
 8004938:	4413      	add	r3, r2
 800493a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	685a      	ldr	r2, [r3, #4]
 8004944:	4b24      	ldr	r3, [pc, #144]	; (80049d8 <vPortFree+0xb8>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4013      	ands	r3, r2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d10a      	bne.n	8004964 <vPortFree+0x44>
	__asm volatile
 800494e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004952:	f383 8811 	msr	BASEPRI, r3
 8004956:	f3bf 8f6f 	isb	sy
 800495a:	f3bf 8f4f 	dsb	sy
 800495e:	60fb      	str	r3, [r7, #12]
}
 8004960:	bf00      	nop
 8004962:	e7fe      	b.n	8004962 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00a      	beq.n	8004982 <vPortFree+0x62>
	__asm volatile
 800496c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004970:	f383 8811 	msr	BASEPRI, r3
 8004974:	f3bf 8f6f 	isb	sy
 8004978:	f3bf 8f4f 	dsb	sy
 800497c:	60bb      	str	r3, [r7, #8]
}
 800497e:	bf00      	nop
 8004980:	e7fe      	b.n	8004980 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	685a      	ldr	r2, [r3, #4]
 8004986:	4b14      	ldr	r3, [pc, #80]	; (80049d8 <vPortFree+0xb8>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4013      	ands	r3, r2
 800498c:	2b00      	cmp	r3, #0
 800498e:	d01e      	beq.n	80049ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d11a      	bne.n	80049ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	685a      	ldr	r2, [r3, #4]
 800499c:	4b0e      	ldr	r3, [pc, #56]	; (80049d8 <vPortFree+0xb8>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	43db      	mvns	r3, r3
 80049a2:	401a      	ands	r2, r3
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80049a8:	f7ff f9a0 	bl	8003cec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	4b0a      	ldr	r3, [pc, #40]	; (80049dc <vPortFree+0xbc>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4413      	add	r3, r2
 80049b6:	4a09      	ldr	r2, [pc, #36]	; (80049dc <vPortFree+0xbc>)
 80049b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80049ba:	6938      	ldr	r0, [r7, #16]
 80049bc:	f000 f874 	bl	8004aa8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80049c0:	4b07      	ldr	r3, [pc, #28]	; (80049e0 <vPortFree+0xc0>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	3301      	adds	r3, #1
 80049c6:	4a06      	ldr	r2, [pc, #24]	; (80049e0 <vPortFree+0xc0>)
 80049c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80049ca:	f7ff f99d 	bl	8003d08 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80049ce:	bf00      	nop
 80049d0:	3718      	adds	r7, #24
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	20004044 	.word	0x20004044
 80049dc:	20004034 	.word	0x20004034
 80049e0:	20004040 	.word	0x20004040

080049e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80049e4:	b480      	push	{r7}
 80049e6:	b085      	sub	sp, #20
 80049e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80049ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80049ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80049f0:	4b27      	ldr	r3, [pc, #156]	; (8004a90 <prvHeapInit+0xac>)
 80049f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f003 0307 	and.w	r3, r3, #7
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00c      	beq.n	8004a18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	3307      	adds	r3, #7
 8004a02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f023 0307 	bic.w	r3, r3, #7
 8004a0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004a0c:	68ba      	ldr	r2, [r7, #8]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	4a1f      	ldr	r2, [pc, #124]	; (8004a90 <prvHeapInit+0xac>)
 8004a14:	4413      	add	r3, r2
 8004a16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004a1c:	4a1d      	ldr	r2, [pc, #116]	; (8004a94 <prvHeapInit+0xb0>)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004a22:	4b1c      	ldr	r3, [pc, #112]	; (8004a94 <prvHeapInit+0xb0>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	4413      	add	r3, r2
 8004a2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004a30:	2208      	movs	r2, #8
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	1a9b      	subs	r3, r3, r2
 8004a36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f023 0307 	bic.w	r3, r3, #7
 8004a3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	4a15      	ldr	r2, [pc, #84]	; (8004a98 <prvHeapInit+0xb4>)
 8004a44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004a46:	4b14      	ldr	r3, [pc, #80]	; (8004a98 <prvHeapInit+0xb4>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004a4e:	4b12      	ldr	r3, [pc, #72]	; (8004a98 <prvHeapInit+0xb4>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2200      	movs	r2, #0
 8004a54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	1ad2      	subs	r2, r2, r3
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a64:	4b0c      	ldr	r3, [pc, #48]	; (8004a98 <prvHeapInit+0xb4>)
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	4a0a      	ldr	r2, [pc, #40]	; (8004a9c <prvHeapInit+0xb8>)
 8004a72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	4a09      	ldr	r2, [pc, #36]	; (8004aa0 <prvHeapInit+0xbc>)
 8004a7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a7c:	4b09      	ldr	r3, [pc, #36]	; (8004aa4 <prvHeapInit+0xc0>)
 8004a7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a82:	601a      	str	r2, [r3, #0]
}
 8004a84:	bf00      	nop
 8004a86:	3714      	adds	r7, #20
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr
 8004a90:	20000428 	.word	0x20000428
 8004a94:	20004028 	.word	0x20004028
 8004a98:	20004030 	.word	0x20004030
 8004a9c:	20004038 	.word	0x20004038
 8004aa0:	20004034 	.word	0x20004034
 8004aa4:	20004044 	.word	0x20004044

08004aa8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b085      	sub	sp, #20
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004ab0:	4b28      	ldr	r3, [pc, #160]	; (8004b54 <prvInsertBlockIntoFreeList+0xac>)
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	e002      	b.n	8004abc <prvInsertBlockIntoFreeList+0x14>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d8f7      	bhi.n	8004ab6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	4413      	add	r3, r2
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d108      	bne.n	8004aea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	685a      	ldr	r2, [r3, #4]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	441a      	add	r2, r3
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	441a      	add	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d118      	bne.n	8004b30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	4b15      	ldr	r3, [pc, #84]	; (8004b58 <prvInsertBlockIntoFreeList+0xb0>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d00d      	beq.n	8004b26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685a      	ldr	r2, [r3, #4]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	441a      	add	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	601a      	str	r2, [r3, #0]
 8004b24:	e008      	b.n	8004b38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b26:	4b0c      	ldr	r3, [pc, #48]	; (8004b58 <prvInsertBlockIntoFreeList+0xb0>)
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	601a      	str	r2, [r3, #0]
 8004b2e:	e003      	b.n	8004b38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004b38:	68fa      	ldr	r2, [r7, #12]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d002      	beq.n	8004b46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b46:	bf00      	nop
 8004b48:	3714      	adds	r7, #20
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	20004028 	.word	0x20004028
 8004b58:	20004030 	.word	0x20004030

08004b5c <__NVIC_SystemReset>:
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004b60:	f3bf 8f4f 	dsb	sy
}
 8004b64:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004b66:	4b06      	ldr	r3, [pc, #24]	; (8004b80 <__NVIC_SystemReset+0x24>)
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004b6e:	4904      	ldr	r1, [pc, #16]	; (8004b80 <__NVIC_SystemReset+0x24>)
 8004b70:	4b04      	ldr	r3, [pc, #16]	; (8004b84 <__NVIC_SystemReset+0x28>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004b76:	f3bf 8f4f 	dsb	sy
}
 8004b7a:	bf00      	nop
    __NOP();
 8004b7c:	bf00      	nop
 8004b7e:	e7fd      	b.n	8004b7c <__NVIC_SystemReset+0x20>
 8004b80:	e000ed00 	.word	0xe000ed00
 8004b84:	05fa0004 	.word	0x05fa0004

08004b88 <BSPCpuReset>:
#include "main.h"

#include "bsp.h"

void BSPCpuReset(void)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	af00      	add	r7, sp, #0
//	__disable_irq(); // Disable Interrupts
    NVIC_SystemReset();
 8004b8c:	f7ff ffe6 	bl	8004b5c <__NVIC_SystemReset>

08004b90 <__errno>:
 8004b90:	4b01      	ldr	r3, [pc, #4]	; (8004b98 <__errno+0x8>)
 8004b92:	6818      	ldr	r0, [r3, #0]
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	20000010 	.word	0x20000010

08004b9c <__libc_init_array>:
 8004b9c:	b570      	push	{r4, r5, r6, lr}
 8004b9e:	4d0d      	ldr	r5, [pc, #52]	; (8004bd4 <__libc_init_array+0x38>)
 8004ba0:	4c0d      	ldr	r4, [pc, #52]	; (8004bd8 <__libc_init_array+0x3c>)
 8004ba2:	1b64      	subs	r4, r4, r5
 8004ba4:	10a4      	asrs	r4, r4, #2
 8004ba6:	2600      	movs	r6, #0
 8004ba8:	42a6      	cmp	r6, r4
 8004baa:	d109      	bne.n	8004bc0 <__libc_init_array+0x24>
 8004bac:	4d0b      	ldr	r5, [pc, #44]	; (8004bdc <__libc_init_array+0x40>)
 8004bae:	4c0c      	ldr	r4, [pc, #48]	; (8004be0 <__libc_init_array+0x44>)
 8004bb0:	f001 f84a 	bl	8005c48 <_init>
 8004bb4:	1b64      	subs	r4, r4, r5
 8004bb6:	10a4      	asrs	r4, r4, #2
 8004bb8:	2600      	movs	r6, #0
 8004bba:	42a6      	cmp	r6, r4
 8004bbc:	d105      	bne.n	8004bca <__libc_init_array+0x2e>
 8004bbe:	bd70      	pop	{r4, r5, r6, pc}
 8004bc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bc4:	4798      	blx	r3
 8004bc6:	3601      	adds	r6, #1
 8004bc8:	e7ee      	b.n	8004ba8 <__libc_init_array+0xc>
 8004bca:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bce:	4798      	blx	r3
 8004bd0:	3601      	adds	r6, #1
 8004bd2:	e7f2      	b.n	8004bba <__libc_init_array+0x1e>
 8004bd4:	08006118 	.word	0x08006118
 8004bd8:	08006118 	.word	0x08006118
 8004bdc:	08006118 	.word	0x08006118
 8004be0:	0800611c 	.word	0x0800611c

08004be4 <memset>:
 8004be4:	4402      	add	r2, r0
 8004be6:	4603      	mov	r3, r0
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d100      	bne.n	8004bee <memset+0xa>
 8004bec:	4770      	bx	lr
 8004bee:	f803 1b01 	strb.w	r1, [r3], #1
 8004bf2:	e7f9      	b.n	8004be8 <memset+0x4>

08004bf4 <iprintf>:
 8004bf4:	b40f      	push	{r0, r1, r2, r3}
 8004bf6:	4b0a      	ldr	r3, [pc, #40]	; (8004c20 <iprintf+0x2c>)
 8004bf8:	b513      	push	{r0, r1, r4, lr}
 8004bfa:	681c      	ldr	r4, [r3, #0]
 8004bfc:	b124      	cbz	r4, 8004c08 <iprintf+0x14>
 8004bfe:	69a3      	ldr	r3, [r4, #24]
 8004c00:	b913      	cbnz	r3, 8004c08 <iprintf+0x14>
 8004c02:	4620      	mov	r0, r4
 8004c04:	f000 fa74 	bl	80050f0 <__sinit>
 8004c08:	ab05      	add	r3, sp, #20
 8004c0a:	9a04      	ldr	r2, [sp, #16]
 8004c0c:	68a1      	ldr	r1, [r4, #8]
 8004c0e:	9301      	str	r3, [sp, #4]
 8004c10:	4620      	mov	r0, r4
 8004c12:	f000 fc45 	bl	80054a0 <_vfiprintf_r>
 8004c16:	b002      	add	sp, #8
 8004c18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c1c:	b004      	add	sp, #16
 8004c1e:	4770      	bx	lr
 8004c20:	20000010 	.word	0x20000010

08004c24 <putchar>:
 8004c24:	4b09      	ldr	r3, [pc, #36]	; (8004c4c <putchar+0x28>)
 8004c26:	b513      	push	{r0, r1, r4, lr}
 8004c28:	681c      	ldr	r4, [r3, #0]
 8004c2a:	4601      	mov	r1, r0
 8004c2c:	b134      	cbz	r4, 8004c3c <putchar+0x18>
 8004c2e:	69a3      	ldr	r3, [r4, #24]
 8004c30:	b923      	cbnz	r3, 8004c3c <putchar+0x18>
 8004c32:	9001      	str	r0, [sp, #4]
 8004c34:	4620      	mov	r0, r4
 8004c36:	f000 fa5b 	bl	80050f0 <__sinit>
 8004c3a:	9901      	ldr	r1, [sp, #4]
 8004c3c:	68a2      	ldr	r2, [r4, #8]
 8004c3e:	4620      	mov	r0, r4
 8004c40:	b002      	add	sp, #8
 8004c42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c46:	f000 beef 	b.w	8005a28 <_putc_r>
 8004c4a:	bf00      	nop
 8004c4c:	20000010 	.word	0x20000010

08004c50 <_puts_r>:
 8004c50:	b570      	push	{r4, r5, r6, lr}
 8004c52:	460e      	mov	r6, r1
 8004c54:	4605      	mov	r5, r0
 8004c56:	b118      	cbz	r0, 8004c60 <_puts_r+0x10>
 8004c58:	6983      	ldr	r3, [r0, #24]
 8004c5a:	b90b      	cbnz	r3, 8004c60 <_puts_r+0x10>
 8004c5c:	f000 fa48 	bl	80050f0 <__sinit>
 8004c60:	69ab      	ldr	r3, [r5, #24]
 8004c62:	68ac      	ldr	r4, [r5, #8]
 8004c64:	b913      	cbnz	r3, 8004c6c <_puts_r+0x1c>
 8004c66:	4628      	mov	r0, r5
 8004c68:	f000 fa42 	bl	80050f0 <__sinit>
 8004c6c:	4b2c      	ldr	r3, [pc, #176]	; (8004d20 <_puts_r+0xd0>)
 8004c6e:	429c      	cmp	r4, r3
 8004c70:	d120      	bne.n	8004cb4 <_puts_r+0x64>
 8004c72:	686c      	ldr	r4, [r5, #4]
 8004c74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c76:	07db      	lsls	r3, r3, #31
 8004c78:	d405      	bmi.n	8004c86 <_puts_r+0x36>
 8004c7a:	89a3      	ldrh	r3, [r4, #12]
 8004c7c:	0598      	lsls	r0, r3, #22
 8004c7e:	d402      	bmi.n	8004c86 <_puts_r+0x36>
 8004c80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c82:	f000 fad3 	bl	800522c <__retarget_lock_acquire_recursive>
 8004c86:	89a3      	ldrh	r3, [r4, #12]
 8004c88:	0719      	lsls	r1, r3, #28
 8004c8a:	d51d      	bpl.n	8004cc8 <_puts_r+0x78>
 8004c8c:	6923      	ldr	r3, [r4, #16]
 8004c8e:	b1db      	cbz	r3, 8004cc8 <_puts_r+0x78>
 8004c90:	3e01      	subs	r6, #1
 8004c92:	68a3      	ldr	r3, [r4, #8]
 8004c94:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004c98:	3b01      	subs	r3, #1
 8004c9a:	60a3      	str	r3, [r4, #8]
 8004c9c:	bb39      	cbnz	r1, 8004cee <_puts_r+0x9e>
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	da38      	bge.n	8004d14 <_puts_r+0xc4>
 8004ca2:	4622      	mov	r2, r4
 8004ca4:	210a      	movs	r1, #10
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	f000 f848 	bl	8004d3c <__swbuf_r>
 8004cac:	3001      	adds	r0, #1
 8004cae:	d011      	beq.n	8004cd4 <_puts_r+0x84>
 8004cb0:	250a      	movs	r5, #10
 8004cb2:	e011      	b.n	8004cd8 <_puts_r+0x88>
 8004cb4:	4b1b      	ldr	r3, [pc, #108]	; (8004d24 <_puts_r+0xd4>)
 8004cb6:	429c      	cmp	r4, r3
 8004cb8:	d101      	bne.n	8004cbe <_puts_r+0x6e>
 8004cba:	68ac      	ldr	r4, [r5, #8]
 8004cbc:	e7da      	b.n	8004c74 <_puts_r+0x24>
 8004cbe:	4b1a      	ldr	r3, [pc, #104]	; (8004d28 <_puts_r+0xd8>)
 8004cc0:	429c      	cmp	r4, r3
 8004cc2:	bf08      	it	eq
 8004cc4:	68ec      	ldreq	r4, [r5, #12]
 8004cc6:	e7d5      	b.n	8004c74 <_puts_r+0x24>
 8004cc8:	4621      	mov	r1, r4
 8004cca:	4628      	mov	r0, r5
 8004ccc:	f000 f888 	bl	8004de0 <__swsetup_r>
 8004cd0:	2800      	cmp	r0, #0
 8004cd2:	d0dd      	beq.n	8004c90 <_puts_r+0x40>
 8004cd4:	f04f 35ff 	mov.w	r5, #4294967295
 8004cd8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004cda:	07da      	lsls	r2, r3, #31
 8004cdc:	d405      	bmi.n	8004cea <_puts_r+0x9a>
 8004cde:	89a3      	ldrh	r3, [r4, #12]
 8004ce0:	059b      	lsls	r3, r3, #22
 8004ce2:	d402      	bmi.n	8004cea <_puts_r+0x9a>
 8004ce4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ce6:	f000 faa2 	bl	800522e <__retarget_lock_release_recursive>
 8004cea:	4628      	mov	r0, r5
 8004cec:	bd70      	pop	{r4, r5, r6, pc}
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	da04      	bge.n	8004cfc <_puts_r+0xac>
 8004cf2:	69a2      	ldr	r2, [r4, #24]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	dc06      	bgt.n	8004d06 <_puts_r+0xb6>
 8004cf8:	290a      	cmp	r1, #10
 8004cfa:	d004      	beq.n	8004d06 <_puts_r+0xb6>
 8004cfc:	6823      	ldr	r3, [r4, #0]
 8004cfe:	1c5a      	adds	r2, r3, #1
 8004d00:	6022      	str	r2, [r4, #0]
 8004d02:	7019      	strb	r1, [r3, #0]
 8004d04:	e7c5      	b.n	8004c92 <_puts_r+0x42>
 8004d06:	4622      	mov	r2, r4
 8004d08:	4628      	mov	r0, r5
 8004d0a:	f000 f817 	bl	8004d3c <__swbuf_r>
 8004d0e:	3001      	adds	r0, #1
 8004d10:	d1bf      	bne.n	8004c92 <_puts_r+0x42>
 8004d12:	e7df      	b.n	8004cd4 <_puts_r+0x84>
 8004d14:	6823      	ldr	r3, [r4, #0]
 8004d16:	250a      	movs	r5, #10
 8004d18:	1c5a      	adds	r2, r3, #1
 8004d1a:	6022      	str	r2, [r4, #0]
 8004d1c:	701d      	strb	r5, [r3, #0]
 8004d1e:	e7db      	b.n	8004cd8 <_puts_r+0x88>
 8004d20:	0800609c 	.word	0x0800609c
 8004d24:	080060bc 	.word	0x080060bc
 8004d28:	0800607c 	.word	0x0800607c

08004d2c <puts>:
 8004d2c:	4b02      	ldr	r3, [pc, #8]	; (8004d38 <puts+0xc>)
 8004d2e:	4601      	mov	r1, r0
 8004d30:	6818      	ldr	r0, [r3, #0]
 8004d32:	f7ff bf8d 	b.w	8004c50 <_puts_r>
 8004d36:	bf00      	nop
 8004d38:	20000010 	.word	0x20000010

08004d3c <__swbuf_r>:
 8004d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d3e:	460e      	mov	r6, r1
 8004d40:	4614      	mov	r4, r2
 8004d42:	4605      	mov	r5, r0
 8004d44:	b118      	cbz	r0, 8004d4e <__swbuf_r+0x12>
 8004d46:	6983      	ldr	r3, [r0, #24]
 8004d48:	b90b      	cbnz	r3, 8004d4e <__swbuf_r+0x12>
 8004d4a:	f000 f9d1 	bl	80050f0 <__sinit>
 8004d4e:	4b21      	ldr	r3, [pc, #132]	; (8004dd4 <__swbuf_r+0x98>)
 8004d50:	429c      	cmp	r4, r3
 8004d52:	d12b      	bne.n	8004dac <__swbuf_r+0x70>
 8004d54:	686c      	ldr	r4, [r5, #4]
 8004d56:	69a3      	ldr	r3, [r4, #24]
 8004d58:	60a3      	str	r3, [r4, #8]
 8004d5a:	89a3      	ldrh	r3, [r4, #12]
 8004d5c:	071a      	lsls	r2, r3, #28
 8004d5e:	d52f      	bpl.n	8004dc0 <__swbuf_r+0x84>
 8004d60:	6923      	ldr	r3, [r4, #16]
 8004d62:	b36b      	cbz	r3, 8004dc0 <__swbuf_r+0x84>
 8004d64:	6923      	ldr	r3, [r4, #16]
 8004d66:	6820      	ldr	r0, [r4, #0]
 8004d68:	1ac0      	subs	r0, r0, r3
 8004d6a:	6963      	ldr	r3, [r4, #20]
 8004d6c:	b2f6      	uxtb	r6, r6
 8004d6e:	4283      	cmp	r3, r0
 8004d70:	4637      	mov	r7, r6
 8004d72:	dc04      	bgt.n	8004d7e <__swbuf_r+0x42>
 8004d74:	4621      	mov	r1, r4
 8004d76:	4628      	mov	r0, r5
 8004d78:	f000 f926 	bl	8004fc8 <_fflush_r>
 8004d7c:	bb30      	cbnz	r0, 8004dcc <__swbuf_r+0x90>
 8004d7e:	68a3      	ldr	r3, [r4, #8]
 8004d80:	3b01      	subs	r3, #1
 8004d82:	60a3      	str	r3, [r4, #8]
 8004d84:	6823      	ldr	r3, [r4, #0]
 8004d86:	1c5a      	adds	r2, r3, #1
 8004d88:	6022      	str	r2, [r4, #0]
 8004d8a:	701e      	strb	r6, [r3, #0]
 8004d8c:	6963      	ldr	r3, [r4, #20]
 8004d8e:	3001      	adds	r0, #1
 8004d90:	4283      	cmp	r3, r0
 8004d92:	d004      	beq.n	8004d9e <__swbuf_r+0x62>
 8004d94:	89a3      	ldrh	r3, [r4, #12]
 8004d96:	07db      	lsls	r3, r3, #31
 8004d98:	d506      	bpl.n	8004da8 <__swbuf_r+0x6c>
 8004d9a:	2e0a      	cmp	r6, #10
 8004d9c:	d104      	bne.n	8004da8 <__swbuf_r+0x6c>
 8004d9e:	4621      	mov	r1, r4
 8004da0:	4628      	mov	r0, r5
 8004da2:	f000 f911 	bl	8004fc8 <_fflush_r>
 8004da6:	b988      	cbnz	r0, 8004dcc <__swbuf_r+0x90>
 8004da8:	4638      	mov	r0, r7
 8004daa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dac:	4b0a      	ldr	r3, [pc, #40]	; (8004dd8 <__swbuf_r+0x9c>)
 8004dae:	429c      	cmp	r4, r3
 8004db0:	d101      	bne.n	8004db6 <__swbuf_r+0x7a>
 8004db2:	68ac      	ldr	r4, [r5, #8]
 8004db4:	e7cf      	b.n	8004d56 <__swbuf_r+0x1a>
 8004db6:	4b09      	ldr	r3, [pc, #36]	; (8004ddc <__swbuf_r+0xa0>)
 8004db8:	429c      	cmp	r4, r3
 8004dba:	bf08      	it	eq
 8004dbc:	68ec      	ldreq	r4, [r5, #12]
 8004dbe:	e7ca      	b.n	8004d56 <__swbuf_r+0x1a>
 8004dc0:	4621      	mov	r1, r4
 8004dc2:	4628      	mov	r0, r5
 8004dc4:	f000 f80c 	bl	8004de0 <__swsetup_r>
 8004dc8:	2800      	cmp	r0, #0
 8004dca:	d0cb      	beq.n	8004d64 <__swbuf_r+0x28>
 8004dcc:	f04f 37ff 	mov.w	r7, #4294967295
 8004dd0:	e7ea      	b.n	8004da8 <__swbuf_r+0x6c>
 8004dd2:	bf00      	nop
 8004dd4:	0800609c 	.word	0x0800609c
 8004dd8:	080060bc 	.word	0x080060bc
 8004ddc:	0800607c 	.word	0x0800607c

08004de0 <__swsetup_r>:
 8004de0:	4b32      	ldr	r3, [pc, #200]	; (8004eac <__swsetup_r+0xcc>)
 8004de2:	b570      	push	{r4, r5, r6, lr}
 8004de4:	681d      	ldr	r5, [r3, #0]
 8004de6:	4606      	mov	r6, r0
 8004de8:	460c      	mov	r4, r1
 8004dea:	b125      	cbz	r5, 8004df6 <__swsetup_r+0x16>
 8004dec:	69ab      	ldr	r3, [r5, #24]
 8004dee:	b913      	cbnz	r3, 8004df6 <__swsetup_r+0x16>
 8004df0:	4628      	mov	r0, r5
 8004df2:	f000 f97d 	bl	80050f0 <__sinit>
 8004df6:	4b2e      	ldr	r3, [pc, #184]	; (8004eb0 <__swsetup_r+0xd0>)
 8004df8:	429c      	cmp	r4, r3
 8004dfa:	d10f      	bne.n	8004e1c <__swsetup_r+0x3c>
 8004dfc:	686c      	ldr	r4, [r5, #4]
 8004dfe:	89a3      	ldrh	r3, [r4, #12]
 8004e00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e04:	0719      	lsls	r1, r3, #28
 8004e06:	d42c      	bmi.n	8004e62 <__swsetup_r+0x82>
 8004e08:	06dd      	lsls	r5, r3, #27
 8004e0a:	d411      	bmi.n	8004e30 <__swsetup_r+0x50>
 8004e0c:	2309      	movs	r3, #9
 8004e0e:	6033      	str	r3, [r6, #0]
 8004e10:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004e14:	81a3      	strh	r3, [r4, #12]
 8004e16:	f04f 30ff 	mov.w	r0, #4294967295
 8004e1a:	e03e      	b.n	8004e9a <__swsetup_r+0xba>
 8004e1c:	4b25      	ldr	r3, [pc, #148]	; (8004eb4 <__swsetup_r+0xd4>)
 8004e1e:	429c      	cmp	r4, r3
 8004e20:	d101      	bne.n	8004e26 <__swsetup_r+0x46>
 8004e22:	68ac      	ldr	r4, [r5, #8]
 8004e24:	e7eb      	b.n	8004dfe <__swsetup_r+0x1e>
 8004e26:	4b24      	ldr	r3, [pc, #144]	; (8004eb8 <__swsetup_r+0xd8>)
 8004e28:	429c      	cmp	r4, r3
 8004e2a:	bf08      	it	eq
 8004e2c:	68ec      	ldreq	r4, [r5, #12]
 8004e2e:	e7e6      	b.n	8004dfe <__swsetup_r+0x1e>
 8004e30:	0758      	lsls	r0, r3, #29
 8004e32:	d512      	bpl.n	8004e5a <__swsetup_r+0x7a>
 8004e34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e36:	b141      	cbz	r1, 8004e4a <__swsetup_r+0x6a>
 8004e38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e3c:	4299      	cmp	r1, r3
 8004e3e:	d002      	beq.n	8004e46 <__swsetup_r+0x66>
 8004e40:	4630      	mov	r0, r6
 8004e42:	f000 fa59 	bl	80052f8 <_free_r>
 8004e46:	2300      	movs	r3, #0
 8004e48:	6363      	str	r3, [r4, #52]	; 0x34
 8004e4a:	89a3      	ldrh	r3, [r4, #12]
 8004e4c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004e50:	81a3      	strh	r3, [r4, #12]
 8004e52:	2300      	movs	r3, #0
 8004e54:	6063      	str	r3, [r4, #4]
 8004e56:	6923      	ldr	r3, [r4, #16]
 8004e58:	6023      	str	r3, [r4, #0]
 8004e5a:	89a3      	ldrh	r3, [r4, #12]
 8004e5c:	f043 0308 	orr.w	r3, r3, #8
 8004e60:	81a3      	strh	r3, [r4, #12]
 8004e62:	6923      	ldr	r3, [r4, #16]
 8004e64:	b94b      	cbnz	r3, 8004e7a <__swsetup_r+0x9a>
 8004e66:	89a3      	ldrh	r3, [r4, #12]
 8004e68:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004e6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e70:	d003      	beq.n	8004e7a <__swsetup_r+0x9a>
 8004e72:	4621      	mov	r1, r4
 8004e74:	4630      	mov	r0, r6
 8004e76:	f000 f9ff 	bl	8005278 <__smakebuf_r>
 8004e7a:	89a0      	ldrh	r0, [r4, #12]
 8004e7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e80:	f010 0301 	ands.w	r3, r0, #1
 8004e84:	d00a      	beq.n	8004e9c <__swsetup_r+0xbc>
 8004e86:	2300      	movs	r3, #0
 8004e88:	60a3      	str	r3, [r4, #8]
 8004e8a:	6963      	ldr	r3, [r4, #20]
 8004e8c:	425b      	negs	r3, r3
 8004e8e:	61a3      	str	r3, [r4, #24]
 8004e90:	6923      	ldr	r3, [r4, #16]
 8004e92:	b943      	cbnz	r3, 8004ea6 <__swsetup_r+0xc6>
 8004e94:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004e98:	d1ba      	bne.n	8004e10 <__swsetup_r+0x30>
 8004e9a:	bd70      	pop	{r4, r5, r6, pc}
 8004e9c:	0781      	lsls	r1, r0, #30
 8004e9e:	bf58      	it	pl
 8004ea0:	6963      	ldrpl	r3, [r4, #20]
 8004ea2:	60a3      	str	r3, [r4, #8]
 8004ea4:	e7f4      	b.n	8004e90 <__swsetup_r+0xb0>
 8004ea6:	2000      	movs	r0, #0
 8004ea8:	e7f7      	b.n	8004e9a <__swsetup_r+0xba>
 8004eaa:	bf00      	nop
 8004eac:	20000010 	.word	0x20000010
 8004eb0:	0800609c 	.word	0x0800609c
 8004eb4:	080060bc 	.word	0x080060bc
 8004eb8:	0800607c 	.word	0x0800607c

08004ebc <__sflush_r>:
 8004ebc:	898a      	ldrh	r2, [r1, #12]
 8004ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ec2:	4605      	mov	r5, r0
 8004ec4:	0710      	lsls	r0, r2, #28
 8004ec6:	460c      	mov	r4, r1
 8004ec8:	d458      	bmi.n	8004f7c <__sflush_r+0xc0>
 8004eca:	684b      	ldr	r3, [r1, #4]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	dc05      	bgt.n	8004edc <__sflush_r+0x20>
 8004ed0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	dc02      	bgt.n	8004edc <__sflush_r+0x20>
 8004ed6:	2000      	movs	r0, #0
 8004ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004edc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004ede:	2e00      	cmp	r6, #0
 8004ee0:	d0f9      	beq.n	8004ed6 <__sflush_r+0x1a>
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004ee8:	682f      	ldr	r7, [r5, #0]
 8004eea:	602b      	str	r3, [r5, #0]
 8004eec:	d032      	beq.n	8004f54 <__sflush_r+0x98>
 8004eee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004ef0:	89a3      	ldrh	r3, [r4, #12]
 8004ef2:	075a      	lsls	r2, r3, #29
 8004ef4:	d505      	bpl.n	8004f02 <__sflush_r+0x46>
 8004ef6:	6863      	ldr	r3, [r4, #4]
 8004ef8:	1ac0      	subs	r0, r0, r3
 8004efa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004efc:	b10b      	cbz	r3, 8004f02 <__sflush_r+0x46>
 8004efe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f00:	1ac0      	subs	r0, r0, r3
 8004f02:	2300      	movs	r3, #0
 8004f04:	4602      	mov	r2, r0
 8004f06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004f08:	6a21      	ldr	r1, [r4, #32]
 8004f0a:	4628      	mov	r0, r5
 8004f0c:	47b0      	blx	r6
 8004f0e:	1c43      	adds	r3, r0, #1
 8004f10:	89a3      	ldrh	r3, [r4, #12]
 8004f12:	d106      	bne.n	8004f22 <__sflush_r+0x66>
 8004f14:	6829      	ldr	r1, [r5, #0]
 8004f16:	291d      	cmp	r1, #29
 8004f18:	d82c      	bhi.n	8004f74 <__sflush_r+0xb8>
 8004f1a:	4a2a      	ldr	r2, [pc, #168]	; (8004fc4 <__sflush_r+0x108>)
 8004f1c:	40ca      	lsrs	r2, r1
 8004f1e:	07d6      	lsls	r6, r2, #31
 8004f20:	d528      	bpl.n	8004f74 <__sflush_r+0xb8>
 8004f22:	2200      	movs	r2, #0
 8004f24:	6062      	str	r2, [r4, #4]
 8004f26:	04d9      	lsls	r1, r3, #19
 8004f28:	6922      	ldr	r2, [r4, #16]
 8004f2a:	6022      	str	r2, [r4, #0]
 8004f2c:	d504      	bpl.n	8004f38 <__sflush_r+0x7c>
 8004f2e:	1c42      	adds	r2, r0, #1
 8004f30:	d101      	bne.n	8004f36 <__sflush_r+0x7a>
 8004f32:	682b      	ldr	r3, [r5, #0]
 8004f34:	b903      	cbnz	r3, 8004f38 <__sflush_r+0x7c>
 8004f36:	6560      	str	r0, [r4, #84]	; 0x54
 8004f38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f3a:	602f      	str	r7, [r5, #0]
 8004f3c:	2900      	cmp	r1, #0
 8004f3e:	d0ca      	beq.n	8004ed6 <__sflush_r+0x1a>
 8004f40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f44:	4299      	cmp	r1, r3
 8004f46:	d002      	beq.n	8004f4e <__sflush_r+0x92>
 8004f48:	4628      	mov	r0, r5
 8004f4a:	f000 f9d5 	bl	80052f8 <_free_r>
 8004f4e:	2000      	movs	r0, #0
 8004f50:	6360      	str	r0, [r4, #52]	; 0x34
 8004f52:	e7c1      	b.n	8004ed8 <__sflush_r+0x1c>
 8004f54:	6a21      	ldr	r1, [r4, #32]
 8004f56:	2301      	movs	r3, #1
 8004f58:	4628      	mov	r0, r5
 8004f5a:	47b0      	blx	r6
 8004f5c:	1c41      	adds	r1, r0, #1
 8004f5e:	d1c7      	bne.n	8004ef0 <__sflush_r+0x34>
 8004f60:	682b      	ldr	r3, [r5, #0]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d0c4      	beq.n	8004ef0 <__sflush_r+0x34>
 8004f66:	2b1d      	cmp	r3, #29
 8004f68:	d001      	beq.n	8004f6e <__sflush_r+0xb2>
 8004f6a:	2b16      	cmp	r3, #22
 8004f6c:	d101      	bne.n	8004f72 <__sflush_r+0xb6>
 8004f6e:	602f      	str	r7, [r5, #0]
 8004f70:	e7b1      	b.n	8004ed6 <__sflush_r+0x1a>
 8004f72:	89a3      	ldrh	r3, [r4, #12]
 8004f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f78:	81a3      	strh	r3, [r4, #12]
 8004f7a:	e7ad      	b.n	8004ed8 <__sflush_r+0x1c>
 8004f7c:	690f      	ldr	r7, [r1, #16]
 8004f7e:	2f00      	cmp	r7, #0
 8004f80:	d0a9      	beq.n	8004ed6 <__sflush_r+0x1a>
 8004f82:	0793      	lsls	r3, r2, #30
 8004f84:	680e      	ldr	r6, [r1, #0]
 8004f86:	bf08      	it	eq
 8004f88:	694b      	ldreq	r3, [r1, #20]
 8004f8a:	600f      	str	r7, [r1, #0]
 8004f8c:	bf18      	it	ne
 8004f8e:	2300      	movne	r3, #0
 8004f90:	eba6 0807 	sub.w	r8, r6, r7
 8004f94:	608b      	str	r3, [r1, #8]
 8004f96:	f1b8 0f00 	cmp.w	r8, #0
 8004f9a:	dd9c      	ble.n	8004ed6 <__sflush_r+0x1a>
 8004f9c:	6a21      	ldr	r1, [r4, #32]
 8004f9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004fa0:	4643      	mov	r3, r8
 8004fa2:	463a      	mov	r2, r7
 8004fa4:	4628      	mov	r0, r5
 8004fa6:	47b0      	blx	r6
 8004fa8:	2800      	cmp	r0, #0
 8004faa:	dc06      	bgt.n	8004fba <__sflush_r+0xfe>
 8004fac:	89a3      	ldrh	r3, [r4, #12]
 8004fae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fb2:	81a3      	strh	r3, [r4, #12]
 8004fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8004fb8:	e78e      	b.n	8004ed8 <__sflush_r+0x1c>
 8004fba:	4407      	add	r7, r0
 8004fbc:	eba8 0800 	sub.w	r8, r8, r0
 8004fc0:	e7e9      	b.n	8004f96 <__sflush_r+0xda>
 8004fc2:	bf00      	nop
 8004fc4:	20400001 	.word	0x20400001

08004fc8 <_fflush_r>:
 8004fc8:	b538      	push	{r3, r4, r5, lr}
 8004fca:	690b      	ldr	r3, [r1, #16]
 8004fcc:	4605      	mov	r5, r0
 8004fce:	460c      	mov	r4, r1
 8004fd0:	b913      	cbnz	r3, 8004fd8 <_fflush_r+0x10>
 8004fd2:	2500      	movs	r5, #0
 8004fd4:	4628      	mov	r0, r5
 8004fd6:	bd38      	pop	{r3, r4, r5, pc}
 8004fd8:	b118      	cbz	r0, 8004fe2 <_fflush_r+0x1a>
 8004fda:	6983      	ldr	r3, [r0, #24]
 8004fdc:	b90b      	cbnz	r3, 8004fe2 <_fflush_r+0x1a>
 8004fde:	f000 f887 	bl	80050f0 <__sinit>
 8004fe2:	4b14      	ldr	r3, [pc, #80]	; (8005034 <_fflush_r+0x6c>)
 8004fe4:	429c      	cmp	r4, r3
 8004fe6:	d11b      	bne.n	8005020 <_fflush_r+0x58>
 8004fe8:	686c      	ldr	r4, [r5, #4]
 8004fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d0ef      	beq.n	8004fd2 <_fflush_r+0xa>
 8004ff2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004ff4:	07d0      	lsls	r0, r2, #31
 8004ff6:	d404      	bmi.n	8005002 <_fflush_r+0x3a>
 8004ff8:	0599      	lsls	r1, r3, #22
 8004ffa:	d402      	bmi.n	8005002 <_fflush_r+0x3a>
 8004ffc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ffe:	f000 f915 	bl	800522c <__retarget_lock_acquire_recursive>
 8005002:	4628      	mov	r0, r5
 8005004:	4621      	mov	r1, r4
 8005006:	f7ff ff59 	bl	8004ebc <__sflush_r>
 800500a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800500c:	07da      	lsls	r2, r3, #31
 800500e:	4605      	mov	r5, r0
 8005010:	d4e0      	bmi.n	8004fd4 <_fflush_r+0xc>
 8005012:	89a3      	ldrh	r3, [r4, #12]
 8005014:	059b      	lsls	r3, r3, #22
 8005016:	d4dd      	bmi.n	8004fd4 <_fflush_r+0xc>
 8005018:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800501a:	f000 f908 	bl	800522e <__retarget_lock_release_recursive>
 800501e:	e7d9      	b.n	8004fd4 <_fflush_r+0xc>
 8005020:	4b05      	ldr	r3, [pc, #20]	; (8005038 <_fflush_r+0x70>)
 8005022:	429c      	cmp	r4, r3
 8005024:	d101      	bne.n	800502a <_fflush_r+0x62>
 8005026:	68ac      	ldr	r4, [r5, #8]
 8005028:	e7df      	b.n	8004fea <_fflush_r+0x22>
 800502a:	4b04      	ldr	r3, [pc, #16]	; (800503c <_fflush_r+0x74>)
 800502c:	429c      	cmp	r4, r3
 800502e:	bf08      	it	eq
 8005030:	68ec      	ldreq	r4, [r5, #12]
 8005032:	e7da      	b.n	8004fea <_fflush_r+0x22>
 8005034:	0800609c 	.word	0x0800609c
 8005038:	080060bc 	.word	0x080060bc
 800503c:	0800607c 	.word	0x0800607c

08005040 <std>:
 8005040:	2300      	movs	r3, #0
 8005042:	b510      	push	{r4, lr}
 8005044:	4604      	mov	r4, r0
 8005046:	e9c0 3300 	strd	r3, r3, [r0]
 800504a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800504e:	6083      	str	r3, [r0, #8]
 8005050:	8181      	strh	r1, [r0, #12]
 8005052:	6643      	str	r3, [r0, #100]	; 0x64
 8005054:	81c2      	strh	r2, [r0, #14]
 8005056:	6183      	str	r3, [r0, #24]
 8005058:	4619      	mov	r1, r3
 800505a:	2208      	movs	r2, #8
 800505c:	305c      	adds	r0, #92	; 0x5c
 800505e:	f7ff fdc1 	bl	8004be4 <memset>
 8005062:	4b05      	ldr	r3, [pc, #20]	; (8005078 <std+0x38>)
 8005064:	6263      	str	r3, [r4, #36]	; 0x24
 8005066:	4b05      	ldr	r3, [pc, #20]	; (800507c <std+0x3c>)
 8005068:	62a3      	str	r3, [r4, #40]	; 0x28
 800506a:	4b05      	ldr	r3, [pc, #20]	; (8005080 <std+0x40>)
 800506c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800506e:	4b05      	ldr	r3, [pc, #20]	; (8005084 <std+0x44>)
 8005070:	6224      	str	r4, [r4, #32]
 8005072:	6323      	str	r3, [r4, #48]	; 0x30
 8005074:	bd10      	pop	{r4, pc}
 8005076:	bf00      	nop
 8005078:	08005ad9 	.word	0x08005ad9
 800507c:	08005afb 	.word	0x08005afb
 8005080:	08005b33 	.word	0x08005b33
 8005084:	08005b57 	.word	0x08005b57

08005088 <_cleanup_r>:
 8005088:	4901      	ldr	r1, [pc, #4]	; (8005090 <_cleanup_r+0x8>)
 800508a:	f000 b8af 	b.w	80051ec <_fwalk_reent>
 800508e:	bf00      	nop
 8005090:	08004fc9 	.word	0x08004fc9

08005094 <__sfmoreglue>:
 8005094:	b570      	push	{r4, r5, r6, lr}
 8005096:	1e4a      	subs	r2, r1, #1
 8005098:	2568      	movs	r5, #104	; 0x68
 800509a:	4355      	muls	r5, r2
 800509c:	460e      	mov	r6, r1
 800509e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80050a2:	f000 f979 	bl	8005398 <_malloc_r>
 80050a6:	4604      	mov	r4, r0
 80050a8:	b140      	cbz	r0, 80050bc <__sfmoreglue+0x28>
 80050aa:	2100      	movs	r1, #0
 80050ac:	e9c0 1600 	strd	r1, r6, [r0]
 80050b0:	300c      	adds	r0, #12
 80050b2:	60a0      	str	r0, [r4, #8]
 80050b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80050b8:	f7ff fd94 	bl	8004be4 <memset>
 80050bc:	4620      	mov	r0, r4
 80050be:	bd70      	pop	{r4, r5, r6, pc}

080050c0 <__sfp_lock_acquire>:
 80050c0:	4801      	ldr	r0, [pc, #4]	; (80050c8 <__sfp_lock_acquire+0x8>)
 80050c2:	f000 b8b3 	b.w	800522c <__retarget_lock_acquire_recursive>
 80050c6:	bf00      	nop
 80050c8:	200048d0 	.word	0x200048d0

080050cc <__sfp_lock_release>:
 80050cc:	4801      	ldr	r0, [pc, #4]	; (80050d4 <__sfp_lock_release+0x8>)
 80050ce:	f000 b8ae 	b.w	800522e <__retarget_lock_release_recursive>
 80050d2:	bf00      	nop
 80050d4:	200048d0 	.word	0x200048d0

080050d8 <__sinit_lock_acquire>:
 80050d8:	4801      	ldr	r0, [pc, #4]	; (80050e0 <__sinit_lock_acquire+0x8>)
 80050da:	f000 b8a7 	b.w	800522c <__retarget_lock_acquire_recursive>
 80050de:	bf00      	nop
 80050e0:	200048cb 	.word	0x200048cb

080050e4 <__sinit_lock_release>:
 80050e4:	4801      	ldr	r0, [pc, #4]	; (80050ec <__sinit_lock_release+0x8>)
 80050e6:	f000 b8a2 	b.w	800522e <__retarget_lock_release_recursive>
 80050ea:	bf00      	nop
 80050ec:	200048cb 	.word	0x200048cb

080050f0 <__sinit>:
 80050f0:	b510      	push	{r4, lr}
 80050f2:	4604      	mov	r4, r0
 80050f4:	f7ff fff0 	bl	80050d8 <__sinit_lock_acquire>
 80050f8:	69a3      	ldr	r3, [r4, #24]
 80050fa:	b11b      	cbz	r3, 8005104 <__sinit+0x14>
 80050fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005100:	f7ff bff0 	b.w	80050e4 <__sinit_lock_release>
 8005104:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005108:	6523      	str	r3, [r4, #80]	; 0x50
 800510a:	4b13      	ldr	r3, [pc, #76]	; (8005158 <__sinit+0x68>)
 800510c:	4a13      	ldr	r2, [pc, #76]	; (800515c <__sinit+0x6c>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	62a2      	str	r2, [r4, #40]	; 0x28
 8005112:	42a3      	cmp	r3, r4
 8005114:	bf04      	itt	eq
 8005116:	2301      	moveq	r3, #1
 8005118:	61a3      	streq	r3, [r4, #24]
 800511a:	4620      	mov	r0, r4
 800511c:	f000 f820 	bl	8005160 <__sfp>
 8005120:	6060      	str	r0, [r4, #4]
 8005122:	4620      	mov	r0, r4
 8005124:	f000 f81c 	bl	8005160 <__sfp>
 8005128:	60a0      	str	r0, [r4, #8]
 800512a:	4620      	mov	r0, r4
 800512c:	f000 f818 	bl	8005160 <__sfp>
 8005130:	2200      	movs	r2, #0
 8005132:	60e0      	str	r0, [r4, #12]
 8005134:	2104      	movs	r1, #4
 8005136:	6860      	ldr	r0, [r4, #4]
 8005138:	f7ff ff82 	bl	8005040 <std>
 800513c:	68a0      	ldr	r0, [r4, #8]
 800513e:	2201      	movs	r2, #1
 8005140:	2109      	movs	r1, #9
 8005142:	f7ff ff7d 	bl	8005040 <std>
 8005146:	68e0      	ldr	r0, [r4, #12]
 8005148:	2202      	movs	r2, #2
 800514a:	2112      	movs	r1, #18
 800514c:	f7ff ff78 	bl	8005040 <std>
 8005150:	2301      	movs	r3, #1
 8005152:	61a3      	str	r3, [r4, #24]
 8005154:	e7d2      	b.n	80050fc <__sinit+0xc>
 8005156:	bf00      	nop
 8005158:	08006078 	.word	0x08006078
 800515c:	08005089 	.word	0x08005089

08005160 <__sfp>:
 8005160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005162:	4607      	mov	r7, r0
 8005164:	f7ff ffac 	bl	80050c0 <__sfp_lock_acquire>
 8005168:	4b1e      	ldr	r3, [pc, #120]	; (80051e4 <__sfp+0x84>)
 800516a:	681e      	ldr	r6, [r3, #0]
 800516c:	69b3      	ldr	r3, [r6, #24]
 800516e:	b913      	cbnz	r3, 8005176 <__sfp+0x16>
 8005170:	4630      	mov	r0, r6
 8005172:	f7ff ffbd 	bl	80050f0 <__sinit>
 8005176:	3648      	adds	r6, #72	; 0x48
 8005178:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800517c:	3b01      	subs	r3, #1
 800517e:	d503      	bpl.n	8005188 <__sfp+0x28>
 8005180:	6833      	ldr	r3, [r6, #0]
 8005182:	b30b      	cbz	r3, 80051c8 <__sfp+0x68>
 8005184:	6836      	ldr	r6, [r6, #0]
 8005186:	e7f7      	b.n	8005178 <__sfp+0x18>
 8005188:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800518c:	b9d5      	cbnz	r5, 80051c4 <__sfp+0x64>
 800518e:	4b16      	ldr	r3, [pc, #88]	; (80051e8 <__sfp+0x88>)
 8005190:	60e3      	str	r3, [r4, #12]
 8005192:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005196:	6665      	str	r5, [r4, #100]	; 0x64
 8005198:	f000 f847 	bl	800522a <__retarget_lock_init_recursive>
 800519c:	f7ff ff96 	bl	80050cc <__sfp_lock_release>
 80051a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80051a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80051a8:	6025      	str	r5, [r4, #0]
 80051aa:	61a5      	str	r5, [r4, #24]
 80051ac:	2208      	movs	r2, #8
 80051ae:	4629      	mov	r1, r5
 80051b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80051b4:	f7ff fd16 	bl	8004be4 <memset>
 80051b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80051bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80051c0:	4620      	mov	r0, r4
 80051c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051c4:	3468      	adds	r4, #104	; 0x68
 80051c6:	e7d9      	b.n	800517c <__sfp+0x1c>
 80051c8:	2104      	movs	r1, #4
 80051ca:	4638      	mov	r0, r7
 80051cc:	f7ff ff62 	bl	8005094 <__sfmoreglue>
 80051d0:	4604      	mov	r4, r0
 80051d2:	6030      	str	r0, [r6, #0]
 80051d4:	2800      	cmp	r0, #0
 80051d6:	d1d5      	bne.n	8005184 <__sfp+0x24>
 80051d8:	f7ff ff78 	bl	80050cc <__sfp_lock_release>
 80051dc:	230c      	movs	r3, #12
 80051de:	603b      	str	r3, [r7, #0]
 80051e0:	e7ee      	b.n	80051c0 <__sfp+0x60>
 80051e2:	bf00      	nop
 80051e4:	08006078 	.word	0x08006078
 80051e8:	ffff0001 	.word	0xffff0001

080051ec <_fwalk_reent>:
 80051ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051f0:	4606      	mov	r6, r0
 80051f2:	4688      	mov	r8, r1
 80051f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80051f8:	2700      	movs	r7, #0
 80051fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051fe:	f1b9 0901 	subs.w	r9, r9, #1
 8005202:	d505      	bpl.n	8005210 <_fwalk_reent+0x24>
 8005204:	6824      	ldr	r4, [r4, #0]
 8005206:	2c00      	cmp	r4, #0
 8005208:	d1f7      	bne.n	80051fa <_fwalk_reent+0xe>
 800520a:	4638      	mov	r0, r7
 800520c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005210:	89ab      	ldrh	r3, [r5, #12]
 8005212:	2b01      	cmp	r3, #1
 8005214:	d907      	bls.n	8005226 <_fwalk_reent+0x3a>
 8005216:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800521a:	3301      	adds	r3, #1
 800521c:	d003      	beq.n	8005226 <_fwalk_reent+0x3a>
 800521e:	4629      	mov	r1, r5
 8005220:	4630      	mov	r0, r6
 8005222:	47c0      	blx	r8
 8005224:	4307      	orrs	r7, r0
 8005226:	3568      	adds	r5, #104	; 0x68
 8005228:	e7e9      	b.n	80051fe <_fwalk_reent+0x12>

0800522a <__retarget_lock_init_recursive>:
 800522a:	4770      	bx	lr

0800522c <__retarget_lock_acquire_recursive>:
 800522c:	4770      	bx	lr

0800522e <__retarget_lock_release_recursive>:
 800522e:	4770      	bx	lr

08005230 <__swhatbuf_r>:
 8005230:	b570      	push	{r4, r5, r6, lr}
 8005232:	460e      	mov	r6, r1
 8005234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005238:	2900      	cmp	r1, #0
 800523a:	b096      	sub	sp, #88	; 0x58
 800523c:	4614      	mov	r4, r2
 800523e:	461d      	mov	r5, r3
 8005240:	da07      	bge.n	8005252 <__swhatbuf_r+0x22>
 8005242:	2300      	movs	r3, #0
 8005244:	602b      	str	r3, [r5, #0]
 8005246:	89b3      	ldrh	r3, [r6, #12]
 8005248:	061a      	lsls	r2, r3, #24
 800524a:	d410      	bmi.n	800526e <__swhatbuf_r+0x3e>
 800524c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005250:	e00e      	b.n	8005270 <__swhatbuf_r+0x40>
 8005252:	466a      	mov	r2, sp
 8005254:	f000 fca6 	bl	8005ba4 <_fstat_r>
 8005258:	2800      	cmp	r0, #0
 800525a:	dbf2      	blt.n	8005242 <__swhatbuf_r+0x12>
 800525c:	9a01      	ldr	r2, [sp, #4]
 800525e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005262:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005266:	425a      	negs	r2, r3
 8005268:	415a      	adcs	r2, r3
 800526a:	602a      	str	r2, [r5, #0]
 800526c:	e7ee      	b.n	800524c <__swhatbuf_r+0x1c>
 800526e:	2340      	movs	r3, #64	; 0x40
 8005270:	2000      	movs	r0, #0
 8005272:	6023      	str	r3, [r4, #0]
 8005274:	b016      	add	sp, #88	; 0x58
 8005276:	bd70      	pop	{r4, r5, r6, pc}

08005278 <__smakebuf_r>:
 8005278:	898b      	ldrh	r3, [r1, #12]
 800527a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800527c:	079d      	lsls	r5, r3, #30
 800527e:	4606      	mov	r6, r0
 8005280:	460c      	mov	r4, r1
 8005282:	d507      	bpl.n	8005294 <__smakebuf_r+0x1c>
 8005284:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005288:	6023      	str	r3, [r4, #0]
 800528a:	6123      	str	r3, [r4, #16]
 800528c:	2301      	movs	r3, #1
 800528e:	6163      	str	r3, [r4, #20]
 8005290:	b002      	add	sp, #8
 8005292:	bd70      	pop	{r4, r5, r6, pc}
 8005294:	ab01      	add	r3, sp, #4
 8005296:	466a      	mov	r2, sp
 8005298:	f7ff ffca 	bl	8005230 <__swhatbuf_r>
 800529c:	9900      	ldr	r1, [sp, #0]
 800529e:	4605      	mov	r5, r0
 80052a0:	4630      	mov	r0, r6
 80052a2:	f000 f879 	bl	8005398 <_malloc_r>
 80052a6:	b948      	cbnz	r0, 80052bc <__smakebuf_r+0x44>
 80052a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052ac:	059a      	lsls	r2, r3, #22
 80052ae:	d4ef      	bmi.n	8005290 <__smakebuf_r+0x18>
 80052b0:	f023 0303 	bic.w	r3, r3, #3
 80052b4:	f043 0302 	orr.w	r3, r3, #2
 80052b8:	81a3      	strh	r3, [r4, #12]
 80052ba:	e7e3      	b.n	8005284 <__smakebuf_r+0xc>
 80052bc:	4b0d      	ldr	r3, [pc, #52]	; (80052f4 <__smakebuf_r+0x7c>)
 80052be:	62b3      	str	r3, [r6, #40]	; 0x28
 80052c0:	89a3      	ldrh	r3, [r4, #12]
 80052c2:	6020      	str	r0, [r4, #0]
 80052c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052c8:	81a3      	strh	r3, [r4, #12]
 80052ca:	9b00      	ldr	r3, [sp, #0]
 80052cc:	6163      	str	r3, [r4, #20]
 80052ce:	9b01      	ldr	r3, [sp, #4]
 80052d0:	6120      	str	r0, [r4, #16]
 80052d2:	b15b      	cbz	r3, 80052ec <__smakebuf_r+0x74>
 80052d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052d8:	4630      	mov	r0, r6
 80052da:	f000 fc75 	bl	8005bc8 <_isatty_r>
 80052de:	b128      	cbz	r0, 80052ec <__smakebuf_r+0x74>
 80052e0:	89a3      	ldrh	r3, [r4, #12]
 80052e2:	f023 0303 	bic.w	r3, r3, #3
 80052e6:	f043 0301 	orr.w	r3, r3, #1
 80052ea:	81a3      	strh	r3, [r4, #12]
 80052ec:	89a0      	ldrh	r0, [r4, #12]
 80052ee:	4305      	orrs	r5, r0
 80052f0:	81a5      	strh	r5, [r4, #12]
 80052f2:	e7cd      	b.n	8005290 <__smakebuf_r+0x18>
 80052f4:	08005089 	.word	0x08005089

080052f8 <_free_r>:
 80052f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80052fa:	2900      	cmp	r1, #0
 80052fc:	d048      	beq.n	8005390 <_free_r+0x98>
 80052fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005302:	9001      	str	r0, [sp, #4]
 8005304:	2b00      	cmp	r3, #0
 8005306:	f1a1 0404 	sub.w	r4, r1, #4
 800530a:	bfb8      	it	lt
 800530c:	18e4      	addlt	r4, r4, r3
 800530e:	f000 fc7d 	bl	8005c0c <__malloc_lock>
 8005312:	4a20      	ldr	r2, [pc, #128]	; (8005394 <_free_r+0x9c>)
 8005314:	9801      	ldr	r0, [sp, #4]
 8005316:	6813      	ldr	r3, [r2, #0]
 8005318:	4615      	mov	r5, r2
 800531a:	b933      	cbnz	r3, 800532a <_free_r+0x32>
 800531c:	6063      	str	r3, [r4, #4]
 800531e:	6014      	str	r4, [r2, #0]
 8005320:	b003      	add	sp, #12
 8005322:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005326:	f000 bc77 	b.w	8005c18 <__malloc_unlock>
 800532a:	42a3      	cmp	r3, r4
 800532c:	d90b      	bls.n	8005346 <_free_r+0x4e>
 800532e:	6821      	ldr	r1, [r4, #0]
 8005330:	1862      	adds	r2, r4, r1
 8005332:	4293      	cmp	r3, r2
 8005334:	bf04      	itt	eq
 8005336:	681a      	ldreq	r2, [r3, #0]
 8005338:	685b      	ldreq	r3, [r3, #4]
 800533a:	6063      	str	r3, [r4, #4]
 800533c:	bf04      	itt	eq
 800533e:	1852      	addeq	r2, r2, r1
 8005340:	6022      	streq	r2, [r4, #0]
 8005342:	602c      	str	r4, [r5, #0]
 8005344:	e7ec      	b.n	8005320 <_free_r+0x28>
 8005346:	461a      	mov	r2, r3
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	b10b      	cbz	r3, 8005350 <_free_r+0x58>
 800534c:	42a3      	cmp	r3, r4
 800534e:	d9fa      	bls.n	8005346 <_free_r+0x4e>
 8005350:	6811      	ldr	r1, [r2, #0]
 8005352:	1855      	adds	r5, r2, r1
 8005354:	42a5      	cmp	r5, r4
 8005356:	d10b      	bne.n	8005370 <_free_r+0x78>
 8005358:	6824      	ldr	r4, [r4, #0]
 800535a:	4421      	add	r1, r4
 800535c:	1854      	adds	r4, r2, r1
 800535e:	42a3      	cmp	r3, r4
 8005360:	6011      	str	r1, [r2, #0]
 8005362:	d1dd      	bne.n	8005320 <_free_r+0x28>
 8005364:	681c      	ldr	r4, [r3, #0]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	6053      	str	r3, [r2, #4]
 800536a:	4421      	add	r1, r4
 800536c:	6011      	str	r1, [r2, #0]
 800536e:	e7d7      	b.n	8005320 <_free_r+0x28>
 8005370:	d902      	bls.n	8005378 <_free_r+0x80>
 8005372:	230c      	movs	r3, #12
 8005374:	6003      	str	r3, [r0, #0]
 8005376:	e7d3      	b.n	8005320 <_free_r+0x28>
 8005378:	6825      	ldr	r5, [r4, #0]
 800537a:	1961      	adds	r1, r4, r5
 800537c:	428b      	cmp	r3, r1
 800537e:	bf04      	itt	eq
 8005380:	6819      	ldreq	r1, [r3, #0]
 8005382:	685b      	ldreq	r3, [r3, #4]
 8005384:	6063      	str	r3, [r4, #4]
 8005386:	bf04      	itt	eq
 8005388:	1949      	addeq	r1, r1, r5
 800538a:	6021      	streq	r1, [r4, #0]
 800538c:	6054      	str	r4, [r2, #4]
 800538e:	e7c7      	b.n	8005320 <_free_r+0x28>
 8005390:	b003      	add	sp, #12
 8005392:	bd30      	pop	{r4, r5, pc}
 8005394:	20004048 	.word	0x20004048

08005398 <_malloc_r>:
 8005398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800539a:	1ccd      	adds	r5, r1, #3
 800539c:	f025 0503 	bic.w	r5, r5, #3
 80053a0:	3508      	adds	r5, #8
 80053a2:	2d0c      	cmp	r5, #12
 80053a4:	bf38      	it	cc
 80053a6:	250c      	movcc	r5, #12
 80053a8:	2d00      	cmp	r5, #0
 80053aa:	4606      	mov	r6, r0
 80053ac:	db01      	blt.n	80053b2 <_malloc_r+0x1a>
 80053ae:	42a9      	cmp	r1, r5
 80053b0:	d903      	bls.n	80053ba <_malloc_r+0x22>
 80053b2:	230c      	movs	r3, #12
 80053b4:	6033      	str	r3, [r6, #0]
 80053b6:	2000      	movs	r0, #0
 80053b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053ba:	f000 fc27 	bl	8005c0c <__malloc_lock>
 80053be:	4921      	ldr	r1, [pc, #132]	; (8005444 <_malloc_r+0xac>)
 80053c0:	680a      	ldr	r2, [r1, #0]
 80053c2:	4614      	mov	r4, r2
 80053c4:	b99c      	cbnz	r4, 80053ee <_malloc_r+0x56>
 80053c6:	4f20      	ldr	r7, [pc, #128]	; (8005448 <_malloc_r+0xb0>)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	b923      	cbnz	r3, 80053d6 <_malloc_r+0x3e>
 80053cc:	4621      	mov	r1, r4
 80053ce:	4630      	mov	r0, r6
 80053d0:	f000 fb72 	bl	8005ab8 <_sbrk_r>
 80053d4:	6038      	str	r0, [r7, #0]
 80053d6:	4629      	mov	r1, r5
 80053d8:	4630      	mov	r0, r6
 80053da:	f000 fb6d 	bl	8005ab8 <_sbrk_r>
 80053de:	1c43      	adds	r3, r0, #1
 80053e0:	d123      	bne.n	800542a <_malloc_r+0x92>
 80053e2:	230c      	movs	r3, #12
 80053e4:	6033      	str	r3, [r6, #0]
 80053e6:	4630      	mov	r0, r6
 80053e8:	f000 fc16 	bl	8005c18 <__malloc_unlock>
 80053ec:	e7e3      	b.n	80053b6 <_malloc_r+0x1e>
 80053ee:	6823      	ldr	r3, [r4, #0]
 80053f0:	1b5b      	subs	r3, r3, r5
 80053f2:	d417      	bmi.n	8005424 <_malloc_r+0x8c>
 80053f4:	2b0b      	cmp	r3, #11
 80053f6:	d903      	bls.n	8005400 <_malloc_r+0x68>
 80053f8:	6023      	str	r3, [r4, #0]
 80053fa:	441c      	add	r4, r3
 80053fc:	6025      	str	r5, [r4, #0]
 80053fe:	e004      	b.n	800540a <_malloc_r+0x72>
 8005400:	6863      	ldr	r3, [r4, #4]
 8005402:	42a2      	cmp	r2, r4
 8005404:	bf0c      	ite	eq
 8005406:	600b      	streq	r3, [r1, #0]
 8005408:	6053      	strne	r3, [r2, #4]
 800540a:	4630      	mov	r0, r6
 800540c:	f000 fc04 	bl	8005c18 <__malloc_unlock>
 8005410:	f104 000b 	add.w	r0, r4, #11
 8005414:	1d23      	adds	r3, r4, #4
 8005416:	f020 0007 	bic.w	r0, r0, #7
 800541a:	1ac2      	subs	r2, r0, r3
 800541c:	d0cc      	beq.n	80053b8 <_malloc_r+0x20>
 800541e:	1a1b      	subs	r3, r3, r0
 8005420:	50a3      	str	r3, [r4, r2]
 8005422:	e7c9      	b.n	80053b8 <_malloc_r+0x20>
 8005424:	4622      	mov	r2, r4
 8005426:	6864      	ldr	r4, [r4, #4]
 8005428:	e7cc      	b.n	80053c4 <_malloc_r+0x2c>
 800542a:	1cc4      	adds	r4, r0, #3
 800542c:	f024 0403 	bic.w	r4, r4, #3
 8005430:	42a0      	cmp	r0, r4
 8005432:	d0e3      	beq.n	80053fc <_malloc_r+0x64>
 8005434:	1a21      	subs	r1, r4, r0
 8005436:	4630      	mov	r0, r6
 8005438:	f000 fb3e 	bl	8005ab8 <_sbrk_r>
 800543c:	3001      	adds	r0, #1
 800543e:	d1dd      	bne.n	80053fc <_malloc_r+0x64>
 8005440:	e7cf      	b.n	80053e2 <_malloc_r+0x4a>
 8005442:	bf00      	nop
 8005444:	20004048 	.word	0x20004048
 8005448:	2000404c 	.word	0x2000404c

0800544c <__sfputc_r>:
 800544c:	6893      	ldr	r3, [r2, #8]
 800544e:	3b01      	subs	r3, #1
 8005450:	2b00      	cmp	r3, #0
 8005452:	b410      	push	{r4}
 8005454:	6093      	str	r3, [r2, #8]
 8005456:	da08      	bge.n	800546a <__sfputc_r+0x1e>
 8005458:	6994      	ldr	r4, [r2, #24]
 800545a:	42a3      	cmp	r3, r4
 800545c:	db01      	blt.n	8005462 <__sfputc_r+0x16>
 800545e:	290a      	cmp	r1, #10
 8005460:	d103      	bne.n	800546a <__sfputc_r+0x1e>
 8005462:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005466:	f7ff bc69 	b.w	8004d3c <__swbuf_r>
 800546a:	6813      	ldr	r3, [r2, #0]
 800546c:	1c58      	adds	r0, r3, #1
 800546e:	6010      	str	r0, [r2, #0]
 8005470:	7019      	strb	r1, [r3, #0]
 8005472:	4608      	mov	r0, r1
 8005474:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005478:	4770      	bx	lr

0800547a <__sfputs_r>:
 800547a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800547c:	4606      	mov	r6, r0
 800547e:	460f      	mov	r7, r1
 8005480:	4614      	mov	r4, r2
 8005482:	18d5      	adds	r5, r2, r3
 8005484:	42ac      	cmp	r4, r5
 8005486:	d101      	bne.n	800548c <__sfputs_r+0x12>
 8005488:	2000      	movs	r0, #0
 800548a:	e007      	b.n	800549c <__sfputs_r+0x22>
 800548c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005490:	463a      	mov	r2, r7
 8005492:	4630      	mov	r0, r6
 8005494:	f7ff ffda 	bl	800544c <__sfputc_r>
 8005498:	1c43      	adds	r3, r0, #1
 800549a:	d1f3      	bne.n	8005484 <__sfputs_r+0xa>
 800549c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080054a0 <_vfiprintf_r>:
 80054a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a4:	460d      	mov	r5, r1
 80054a6:	b09d      	sub	sp, #116	; 0x74
 80054a8:	4614      	mov	r4, r2
 80054aa:	4698      	mov	r8, r3
 80054ac:	4606      	mov	r6, r0
 80054ae:	b118      	cbz	r0, 80054b8 <_vfiprintf_r+0x18>
 80054b0:	6983      	ldr	r3, [r0, #24]
 80054b2:	b90b      	cbnz	r3, 80054b8 <_vfiprintf_r+0x18>
 80054b4:	f7ff fe1c 	bl	80050f0 <__sinit>
 80054b8:	4b89      	ldr	r3, [pc, #548]	; (80056e0 <_vfiprintf_r+0x240>)
 80054ba:	429d      	cmp	r5, r3
 80054bc:	d11b      	bne.n	80054f6 <_vfiprintf_r+0x56>
 80054be:	6875      	ldr	r5, [r6, #4]
 80054c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80054c2:	07d9      	lsls	r1, r3, #31
 80054c4:	d405      	bmi.n	80054d2 <_vfiprintf_r+0x32>
 80054c6:	89ab      	ldrh	r3, [r5, #12]
 80054c8:	059a      	lsls	r2, r3, #22
 80054ca:	d402      	bmi.n	80054d2 <_vfiprintf_r+0x32>
 80054cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80054ce:	f7ff fead 	bl	800522c <__retarget_lock_acquire_recursive>
 80054d2:	89ab      	ldrh	r3, [r5, #12]
 80054d4:	071b      	lsls	r3, r3, #28
 80054d6:	d501      	bpl.n	80054dc <_vfiprintf_r+0x3c>
 80054d8:	692b      	ldr	r3, [r5, #16]
 80054da:	b9eb      	cbnz	r3, 8005518 <_vfiprintf_r+0x78>
 80054dc:	4629      	mov	r1, r5
 80054de:	4630      	mov	r0, r6
 80054e0:	f7ff fc7e 	bl	8004de0 <__swsetup_r>
 80054e4:	b1c0      	cbz	r0, 8005518 <_vfiprintf_r+0x78>
 80054e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80054e8:	07dc      	lsls	r4, r3, #31
 80054ea:	d50e      	bpl.n	800550a <_vfiprintf_r+0x6a>
 80054ec:	f04f 30ff 	mov.w	r0, #4294967295
 80054f0:	b01d      	add	sp, #116	; 0x74
 80054f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054f6:	4b7b      	ldr	r3, [pc, #492]	; (80056e4 <_vfiprintf_r+0x244>)
 80054f8:	429d      	cmp	r5, r3
 80054fa:	d101      	bne.n	8005500 <_vfiprintf_r+0x60>
 80054fc:	68b5      	ldr	r5, [r6, #8]
 80054fe:	e7df      	b.n	80054c0 <_vfiprintf_r+0x20>
 8005500:	4b79      	ldr	r3, [pc, #484]	; (80056e8 <_vfiprintf_r+0x248>)
 8005502:	429d      	cmp	r5, r3
 8005504:	bf08      	it	eq
 8005506:	68f5      	ldreq	r5, [r6, #12]
 8005508:	e7da      	b.n	80054c0 <_vfiprintf_r+0x20>
 800550a:	89ab      	ldrh	r3, [r5, #12]
 800550c:	0598      	lsls	r0, r3, #22
 800550e:	d4ed      	bmi.n	80054ec <_vfiprintf_r+0x4c>
 8005510:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005512:	f7ff fe8c 	bl	800522e <__retarget_lock_release_recursive>
 8005516:	e7e9      	b.n	80054ec <_vfiprintf_r+0x4c>
 8005518:	2300      	movs	r3, #0
 800551a:	9309      	str	r3, [sp, #36]	; 0x24
 800551c:	2320      	movs	r3, #32
 800551e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005522:	f8cd 800c 	str.w	r8, [sp, #12]
 8005526:	2330      	movs	r3, #48	; 0x30
 8005528:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80056ec <_vfiprintf_r+0x24c>
 800552c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005530:	f04f 0901 	mov.w	r9, #1
 8005534:	4623      	mov	r3, r4
 8005536:	469a      	mov	sl, r3
 8005538:	f813 2b01 	ldrb.w	r2, [r3], #1
 800553c:	b10a      	cbz	r2, 8005542 <_vfiprintf_r+0xa2>
 800553e:	2a25      	cmp	r2, #37	; 0x25
 8005540:	d1f9      	bne.n	8005536 <_vfiprintf_r+0x96>
 8005542:	ebba 0b04 	subs.w	fp, sl, r4
 8005546:	d00b      	beq.n	8005560 <_vfiprintf_r+0xc0>
 8005548:	465b      	mov	r3, fp
 800554a:	4622      	mov	r2, r4
 800554c:	4629      	mov	r1, r5
 800554e:	4630      	mov	r0, r6
 8005550:	f7ff ff93 	bl	800547a <__sfputs_r>
 8005554:	3001      	adds	r0, #1
 8005556:	f000 80aa 	beq.w	80056ae <_vfiprintf_r+0x20e>
 800555a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800555c:	445a      	add	r2, fp
 800555e:	9209      	str	r2, [sp, #36]	; 0x24
 8005560:	f89a 3000 	ldrb.w	r3, [sl]
 8005564:	2b00      	cmp	r3, #0
 8005566:	f000 80a2 	beq.w	80056ae <_vfiprintf_r+0x20e>
 800556a:	2300      	movs	r3, #0
 800556c:	f04f 32ff 	mov.w	r2, #4294967295
 8005570:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005574:	f10a 0a01 	add.w	sl, sl, #1
 8005578:	9304      	str	r3, [sp, #16]
 800557a:	9307      	str	r3, [sp, #28]
 800557c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005580:	931a      	str	r3, [sp, #104]	; 0x68
 8005582:	4654      	mov	r4, sl
 8005584:	2205      	movs	r2, #5
 8005586:	f814 1b01 	ldrb.w	r1, [r4], #1
 800558a:	4858      	ldr	r0, [pc, #352]	; (80056ec <_vfiprintf_r+0x24c>)
 800558c:	f7fa fe20 	bl	80001d0 <memchr>
 8005590:	9a04      	ldr	r2, [sp, #16]
 8005592:	b9d8      	cbnz	r0, 80055cc <_vfiprintf_r+0x12c>
 8005594:	06d1      	lsls	r1, r2, #27
 8005596:	bf44      	itt	mi
 8005598:	2320      	movmi	r3, #32
 800559a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800559e:	0713      	lsls	r3, r2, #28
 80055a0:	bf44      	itt	mi
 80055a2:	232b      	movmi	r3, #43	; 0x2b
 80055a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055a8:	f89a 3000 	ldrb.w	r3, [sl]
 80055ac:	2b2a      	cmp	r3, #42	; 0x2a
 80055ae:	d015      	beq.n	80055dc <_vfiprintf_r+0x13c>
 80055b0:	9a07      	ldr	r2, [sp, #28]
 80055b2:	4654      	mov	r4, sl
 80055b4:	2000      	movs	r0, #0
 80055b6:	f04f 0c0a 	mov.w	ip, #10
 80055ba:	4621      	mov	r1, r4
 80055bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055c0:	3b30      	subs	r3, #48	; 0x30
 80055c2:	2b09      	cmp	r3, #9
 80055c4:	d94e      	bls.n	8005664 <_vfiprintf_r+0x1c4>
 80055c6:	b1b0      	cbz	r0, 80055f6 <_vfiprintf_r+0x156>
 80055c8:	9207      	str	r2, [sp, #28]
 80055ca:	e014      	b.n	80055f6 <_vfiprintf_r+0x156>
 80055cc:	eba0 0308 	sub.w	r3, r0, r8
 80055d0:	fa09 f303 	lsl.w	r3, r9, r3
 80055d4:	4313      	orrs	r3, r2
 80055d6:	9304      	str	r3, [sp, #16]
 80055d8:	46a2      	mov	sl, r4
 80055da:	e7d2      	b.n	8005582 <_vfiprintf_r+0xe2>
 80055dc:	9b03      	ldr	r3, [sp, #12]
 80055de:	1d19      	adds	r1, r3, #4
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	9103      	str	r1, [sp, #12]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	bfbb      	ittet	lt
 80055e8:	425b      	neglt	r3, r3
 80055ea:	f042 0202 	orrlt.w	r2, r2, #2
 80055ee:	9307      	strge	r3, [sp, #28]
 80055f0:	9307      	strlt	r3, [sp, #28]
 80055f2:	bfb8      	it	lt
 80055f4:	9204      	strlt	r2, [sp, #16]
 80055f6:	7823      	ldrb	r3, [r4, #0]
 80055f8:	2b2e      	cmp	r3, #46	; 0x2e
 80055fa:	d10c      	bne.n	8005616 <_vfiprintf_r+0x176>
 80055fc:	7863      	ldrb	r3, [r4, #1]
 80055fe:	2b2a      	cmp	r3, #42	; 0x2a
 8005600:	d135      	bne.n	800566e <_vfiprintf_r+0x1ce>
 8005602:	9b03      	ldr	r3, [sp, #12]
 8005604:	1d1a      	adds	r2, r3, #4
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	9203      	str	r2, [sp, #12]
 800560a:	2b00      	cmp	r3, #0
 800560c:	bfb8      	it	lt
 800560e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005612:	3402      	adds	r4, #2
 8005614:	9305      	str	r3, [sp, #20]
 8005616:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80056fc <_vfiprintf_r+0x25c>
 800561a:	7821      	ldrb	r1, [r4, #0]
 800561c:	2203      	movs	r2, #3
 800561e:	4650      	mov	r0, sl
 8005620:	f7fa fdd6 	bl	80001d0 <memchr>
 8005624:	b140      	cbz	r0, 8005638 <_vfiprintf_r+0x198>
 8005626:	2340      	movs	r3, #64	; 0x40
 8005628:	eba0 000a 	sub.w	r0, r0, sl
 800562c:	fa03 f000 	lsl.w	r0, r3, r0
 8005630:	9b04      	ldr	r3, [sp, #16]
 8005632:	4303      	orrs	r3, r0
 8005634:	3401      	adds	r4, #1
 8005636:	9304      	str	r3, [sp, #16]
 8005638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800563c:	482c      	ldr	r0, [pc, #176]	; (80056f0 <_vfiprintf_r+0x250>)
 800563e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005642:	2206      	movs	r2, #6
 8005644:	f7fa fdc4 	bl	80001d0 <memchr>
 8005648:	2800      	cmp	r0, #0
 800564a:	d03f      	beq.n	80056cc <_vfiprintf_r+0x22c>
 800564c:	4b29      	ldr	r3, [pc, #164]	; (80056f4 <_vfiprintf_r+0x254>)
 800564e:	bb1b      	cbnz	r3, 8005698 <_vfiprintf_r+0x1f8>
 8005650:	9b03      	ldr	r3, [sp, #12]
 8005652:	3307      	adds	r3, #7
 8005654:	f023 0307 	bic.w	r3, r3, #7
 8005658:	3308      	adds	r3, #8
 800565a:	9303      	str	r3, [sp, #12]
 800565c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800565e:	443b      	add	r3, r7
 8005660:	9309      	str	r3, [sp, #36]	; 0x24
 8005662:	e767      	b.n	8005534 <_vfiprintf_r+0x94>
 8005664:	fb0c 3202 	mla	r2, ip, r2, r3
 8005668:	460c      	mov	r4, r1
 800566a:	2001      	movs	r0, #1
 800566c:	e7a5      	b.n	80055ba <_vfiprintf_r+0x11a>
 800566e:	2300      	movs	r3, #0
 8005670:	3401      	adds	r4, #1
 8005672:	9305      	str	r3, [sp, #20]
 8005674:	4619      	mov	r1, r3
 8005676:	f04f 0c0a 	mov.w	ip, #10
 800567a:	4620      	mov	r0, r4
 800567c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005680:	3a30      	subs	r2, #48	; 0x30
 8005682:	2a09      	cmp	r2, #9
 8005684:	d903      	bls.n	800568e <_vfiprintf_r+0x1ee>
 8005686:	2b00      	cmp	r3, #0
 8005688:	d0c5      	beq.n	8005616 <_vfiprintf_r+0x176>
 800568a:	9105      	str	r1, [sp, #20]
 800568c:	e7c3      	b.n	8005616 <_vfiprintf_r+0x176>
 800568e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005692:	4604      	mov	r4, r0
 8005694:	2301      	movs	r3, #1
 8005696:	e7f0      	b.n	800567a <_vfiprintf_r+0x1da>
 8005698:	ab03      	add	r3, sp, #12
 800569a:	9300      	str	r3, [sp, #0]
 800569c:	462a      	mov	r2, r5
 800569e:	4b16      	ldr	r3, [pc, #88]	; (80056f8 <_vfiprintf_r+0x258>)
 80056a0:	a904      	add	r1, sp, #16
 80056a2:	4630      	mov	r0, r6
 80056a4:	f3af 8000 	nop.w
 80056a8:	4607      	mov	r7, r0
 80056aa:	1c78      	adds	r0, r7, #1
 80056ac:	d1d6      	bne.n	800565c <_vfiprintf_r+0x1bc>
 80056ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80056b0:	07d9      	lsls	r1, r3, #31
 80056b2:	d405      	bmi.n	80056c0 <_vfiprintf_r+0x220>
 80056b4:	89ab      	ldrh	r3, [r5, #12]
 80056b6:	059a      	lsls	r2, r3, #22
 80056b8:	d402      	bmi.n	80056c0 <_vfiprintf_r+0x220>
 80056ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80056bc:	f7ff fdb7 	bl	800522e <__retarget_lock_release_recursive>
 80056c0:	89ab      	ldrh	r3, [r5, #12]
 80056c2:	065b      	lsls	r3, r3, #25
 80056c4:	f53f af12 	bmi.w	80054ec <_vfiprintf_r+0x4c>
 80056c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056ca:	e711      	b.n	80054f0 <_vfiprintf_r+0x50>
 80056cc:	ab03      	add	r3, sp, #12
 80056ce:	9300      	str	r3, [sp, #0]
 80056d0:	462a      	mov	r2, r5
 80056d2:	4b09      	ldr	r3, [pc, #36]	; (80056f8 <_vfiprintf_r+0x258>)
 80056d4:	a904      	add	r1, sp, #16
 80056d6:	4630      	mov	r0, r6
 80056d8:	f000 f880 	bl	80057dc <_printf_i>
 80056dc:	e7e4      	b.n	80056a8 <_vfiprintf_r+0x208>
 80056de:	bf00      	nop
 80056e0:	0800609c 	.word	0x0800609c
 80056e4:	080060bc 	.word	0x080060bc
 80056e8:	0800607c 	.word	0x0800607c
 80056ec:	080060dc 	.word	0x080060dc
 80056f0:	080060e6 	.word	0x080060e6
 80056f4:	00000000 	.word	0x00000000
 80056f8:	0800547b 	.word	0x0800547b
 80056fc:	080060e2 	.word	0x080060e2

08005700 <_printf_common>:
 8005700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005704:	4616      	mov	r6, r2
 8005706:	4699      	mov	r9, r3
 8005708:	688a      	ldr	r2, [r1, #8]
 800570a:	690b      	ldr	r3, [r1, #16]
 800570c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005710:	4293      	cmp	r3, r2
 8005712:	bfb8      	it	lt
 8005714:	4613      	movlt	r3, r2
 8005716:	6033      	str	r3, [r6, #0]
 8005718:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800571c:	4607      	mov	r7, r0
 800571e:	460c      	mov	r4, r1
 8005720:	b10a      	cbz	r2, 8005726 <_printf_common+0x26>
 8005722:	3301      	adds	r3, #1
 8005724:	6033      	str	r3, [r6, #0]
 8005726:	6823      	ldr	r3, [r4, #0]
 8005728:	0699      	lsls	r1, r3, #26
 800572a:	bf42      	ittt	mi
 800572c:	6833      	ldrmi	r3, [r6, #0]
 800572e:	3302      	addmi	r3, #2
 8005730:	6033      	strmi	r3, [r6, #0]
 8005732:	6825      	ldr	r5, [r4, #0]
 8005734:	f015 0506 	ands.w	r5, r5, #6
 8005738:	d106      	bne.n	8005748 <_printf_common+0x48>
 800573a:	f104 0a19 	add.w	sl, r4, #25
 800573e:	68e3      	ldr	r3, [r4, #12]
 8005740:	6832      	ldr	r2, [r6, #0]
 8005742:	1a9b      	subs	r3, r3, r2
 8005744:	42ab      	cmp	r3, r5
 8005746:	dc26      	bgt.n	8005796 <_printf_common+0x96>
 8005748:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800574c:	1e13      	subs	r3, r2, #0
 800574e:	6822      	ldr	r2, [r4, #0]
 8005750:	bf18      	it	ne
 8005752:	2301      	movne	r3, #1
 8005754:	0692      	lsls	r2, r2, #26
 8005756:	d42b      	bmi.n	80057b0 <_printf_common+0xb0>
 8005758:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800575c:	4649      	mov	r1, r9
 800575e:	4638      	mov	r0, r7
 8005760:	47c0      	blx	r8
 8005762:	3001      	adds	r0, #1
 8005764:	d01e      	beq.n	80057a4 <_printf_common+0xa4>
 8005766:	6823      	ldr	r3, [r4, #0]
 8005768:	68e5      	ldr	r5, [r4, #12]
 800576a:	6832      	ldr	r2, [r6, #0]
 800576c:	f003 0306 	and.w	r3, r3, #6
 8005770:	2b04      	cmp	r3, #4
 8005772:	bf08      	it	eq
 8005774:	1aad      	subeq	r5, r5, r2
 8005776:	68a3      	ldr	r3, [r4, #8]
 8005778:	6922      	ldr	r2, [r4, #16]
 800577a:	bf0c      	ite	eq
 800577c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005780:	2500      	movne	r5, #0
 8005782:	4293      	cmp	r3, r2
 8005784:	bfc4      	itt	gt
 8005786:	1a9b      	subgt	r3, r3, r2
 8005788:	18ed      	addgt	r5, r5, r3
 800578a:	2600      	movs	r6, #0
 800578c:	341a      	adds	r4, #26
 800578e:	42b5      	cmp	r5, r6
 8005790:	d11a      	bne.n	80057c8 <_printf_common+0xc8>
 8005792:	2000      	movs	r0, #0
 8005794:	e008      	b.n	80057a8 <_printf_common+0xa8>
 8005796:	2301      	movs	r3, #1
 8005798:	4652      	mov	r2, sl
 800579a:	4649      	mov	r1, r9
 800579c:	4638      	mov	r0, r7
 800579e:	47c0      	blx	r8
 80057a0:	3001      	adds	r0, #1
 80057a2:	d103      	bne.n	80057ac <_printf_common+0xac>
 80057a4:	f04f 30ff 	mov.w	r0, #4294967295
 80057a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057ac:	3501      	adds	r5, #1
 80057ae:	e7c6      	b.n	800573e <_printf_common+0x3e>
 80057b0:	18e1      	adds	r1, r4, r3
 80057b2:	1c5a      	adds	r2, r3, #1
 80057b4:	2030      	movs	r0, #48	; 0x30
 80057b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057ba:	4422      	add	r2, r4
 80057bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057c4:	3302      	adds	r3, #2
 80057c6:	e7c7      	b.n	8005758 <_printf_common+0x58>
 80057c8:	2301      	movs	r3, #1
 80057ca:	4622      	mov	r2, r4
 80057cc:	4649      	mov	r1, r9
 80057ce:	4638      	mov	r0, r7
 80057d0:	47c0      	blx	r8
 80057d2:	3001      	adds	r0, #1
 80057d4:	d0e6      	beq.n	80057a4 <_printf_common+0xa4>
 80057d6:	3601      	adds	r6, #1
 80057d8:	e7d9      	b.n	800578e <_printf_common+0x8e>
	...

080057dc <_printf_i>:
 80057dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057e0:	460c      	mov	r4, r1
 80057e2:	4691      	mov	r9, r2
 80057e4:	7e27      	ldrb	r7, [r4, #24]
 80057e6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80057e8:	2f78      	cmp	r7, #120	; 0x78
 80057ea:	4680      	mov	r8, r0
 80057ec:	469a      	mov	sl, r3
 80057ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057f2:	d807      	bhi.n	8005804 <_printf_i+0x28>
 80057f4:	2f62      	cmp	r7, #98	; 0x62
 80057f6:	d80a      	bhi.n	800580e <_printf_i+0x32>
 80057f8:	2f00      	cmp	r7, #0
 80057fa:	f000 80d8 	beq.w	80059ae <_printf_i+0x1d2>
 80057fe:	2f58      	cmp	r7, #88	; 0x58
 8005800:	f000 80a3 	beq.w	800594a <_printf_i+0x16e>
 8005804:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005808:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800580c:	e03a      	b.n	8005884 <_printf_i+0xa8>
 800580e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005812:	2b15      	cmp	r3, #21
 8005814:	d8f6      	bhi.n	8005804 <_printf_i+0x28>
 8005816:	a001      	add	r0, pc, #4	; (adr r0, 800581c <_printf_i+0x40>)
 8005818:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800581c:	08005875 	.word	0x08005875
 8005820:	08005889 	.word	0x08005889
 8005824:	08005805 	.word	0x08005805
 8005828:	08005805 	.word	0x08005805
 800582c:	08005805 	.word	0x08005805
 8005830:	08005805 	.word	0x08005805
 8005834:	08005889 	.word	0x08005889
 8005838:	08005805 	.word	0x08005805
 800583c:	08005805 	.word	0x08005805
 8005840:	08005805 	.word	0x08005805
 8005844:	08005805 	.word	0x08005805
 8005848:	08005995 	.word	0x08005995
 800584c:	080058b9 	.word	0x080058b9
 8005850:	08005977 	.word	0x08005977
 8005854:	08005805 	.word	0x08005805
 8005858:	08005805 	.word	0x08005805
 800585c:	080059b7 	.word	0x080059b7
 8005860:	08005805 	.word	0x08005805
 8005864:	080058b9 	.word	0x080058b9
 8005868:	08005805 	.word	0x08005805
 800586c:	08005805 	.word	0x08005805
 8005870:	0800597f 	.word	0x0800597f
 8005874:	680b      	ldr	r3, [r1, #0]
 8005876:	1d1a      	adds	r2, r3, #4
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	600a      	str	r2, [r1, #0]
 800587c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005880:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005884:	2301      	movs	r3, #1
 8005886:	e0a3      	b.n	80059d0 <_printf_i+0x1f4>
 8005888:	6825      	ldr	r5, [r4, #0]
 800588a:	6808      	ldr	r0, [r1, #0]
 800588c:	062e      	lsls	r6, r5, #24
 800588e:	f100 0304 	add.w	r3, r0, #4
 8005892:	d50a      	bpl.n	80058aa <_printf_i+0xce>
 8005894:	6805      	ldr	r5, [r0, #0]
 8005896:	600b      	str	r3, [r1, #0]
 8005898:	2d00      	cmp	r5, #0
 800589a:	da03      	bge.n	80058a4 <_printf_i+0xc8>
 800589c:	232d      	movs	r3, #45	; 0x2d
 800589e:	426d      	negs	r5, r5
 80058a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058a4:	485e      	ldr	r0, [pc, #376]	; (8005a20 <_printf_i+0x244>)
 80058a6:	230a      	movs	r3, #10
 80058a8:	e019      	b.n	80058de <_printf_i+0x102>
 80058aa:	f015 0f40 	tst.w	r5, #64	; 0x40
 80058ae:	6805      	ldr	r5, [r0, #0]
 80058b0:	600b      	str	r3, [r1, #0]
 80058b2:	bf18      	it	ne
 80058b4:	b22d      	sxthne	r5, r5
 80058b6:	e7ef      	b.n	8005898 <_printf_i+0xbc>
 80058b8:	680b      	ldr	r3, [r1, #0]
 80058ba:	6825      	ldr	r5, [r4, #0]
 80058bc:	1d18      	adds	r0, r3, #4
 80058be:	6008      	str	r0, [r1, #0]
 80058c0:	0628      	lsls	r0, r5, #24
 80058c2:	d501      	bpl.n	80058c8 <_printf_i+0xec>
 80058c4:	681d      	ldr	r5, [r3, #0]
 80058c6:	e002      	b.n	80058ce <_printf_i+0xf2>
 80058c8:	0669      	lsls	r1, r5, #25
 80058ca:	d5fb      	bpl.n	80058c4 <_printf_i+0xe8>
 80058cc:	881d      	ldrh	r5, [r3, #0]
 80058ce:	4854      	ldr	r0, [pc, #336]	; (8005a20 <_printf_i+0x244>)
 80058d0:	2f6f      	cmp	r7, #111	; 0x6f
 80058d2:	bf0c      	ite	eq
 80058d4:	2308      	moveq	r3, #8
 80058d6:	230a      	movne	r3, #10
 80058d8:	2100      	movs	r1, #0
 80058da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058de:	6866      	ldr	r6, [r4, #4]
 80058e0:	60a6      	str	r6, [r4, #8]
 80058e2:	2e00      	cmp	r6, #0
 80058e4:	bfa2      	ittt	ge
 80058e6:	6821      	ldrge	r1, [r4, #0]
 80058e8:	f021 0104 	bicge.w	r1, r1, #4
 80058ec:	6021      	strge	r1, [r4, #0]
 80058ee:	b90d      	cbnz	r5, 80058f4 <_printf_i+0x118>
 80058f0:	2e00      	cmp	r6, #0
 80058f2:	d04d      	beq.n	8005990 <_printf_i+0x1b4>
 80058f4:	4616      	mov	r6, r2
 80058f6:	fbb5 f1f3 	udiv	r1, r5, r3
 80058fa:	fb03 5711 	mls	r7, r3, r1, r5
 80058fe:	5dc7      	ldrb	r7, [r0, r7]
 8005900:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005904:	462f      	mov	r7, r5
 8005906:	42bb      	cmp	r3, r7
 8005908:	460d      	mov	r5, r1
 800590a:	d9f4      	bls.n	80058f6 <_printf_i+0x11a>
 800590c:	2b08      	cmp	r3, #8
 800590e:	d10b      	bne.n	8005928 <_printf_i+0x14c>
 8005910:	6823      	ldr	r3, [r4, #0]
 8005912:	07df      	lsls	r7, r3, #31
 8005914:	d508      	bpl.n	8005928 <_printf_i+0x14c>
 8005916:	6923      	ldr	r3, [r4, #16]
 8005918:	6861      	ldr	r1, [r4, #4]
 800591a:	4299      	cmp	r1, r3
 800591c:	bfde      	ittt	le
 800591e:	2330      	movle	r3, #48	; 0x30
 8005920:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005924:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005928:	1b92      	subs	r2, r2, r6
 800592a:	6122      	str	r2, [r4, #16]
 800592c:	f8cd a000 	str.w	sl, [sp]
 8005930:	464b      	mov	r3, r9
 8005932:	aa03      	add	r2, sp, #12
 8005934:	4621      	mov	r1, r4
 8005936:	4640      	mov	r0, r8
 8005938:	f7ff fee2 	bl	8005700 <_printf_common>
 800593c:	3001      	adds	r0, #1
 800593e:	d14c      	bne.n	80059da <_printf_i+0x1fe>
 8005940:	f04f 30ff 	mov.w	r0, #4294967295
 8005944:	b004      	add	sp, #16
 8005946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800594a:	4835      	ldr	r0, [pc, #212]	; (8005a20 <_printf_i+0x244>)
 800594c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005950:	6823      	ldr	r3, [r4, #0]
 8005952:	680e      	ldr	r6, [r1, #0]
 8005954:	061f      	lsls	r7, r3, #24
 8005956:	f856 5b04 	ldr.w	r5, [r6], #4
 800595a:	600e      	str	r6, [r1, #0]
 800595c:	d514      	bpl.n	8005988 <_printf_i+0x1ac>
 800595e:	07d9      	lsls	r1, r3, #31
 8005960:	bf44      	itt	mi
 8005962:	f043 0320 	orrmi.w	r3, r3, #32
 8005966:	6023      	strmi	r3, [r4, #0]
 8005968:	b91d      	cbnz	r5, 8005972 <_printf_i+0x196>
 800596a:	6823      	ldr	r3, [r4, #0]
 800596c:	f023 0320 	bic.w	r3, r3, #32
 8005970:	6023      	str	r3, [r4, #0]
 8005972:	2310      	movs	r3, #16
 8005974:	e7b0      	b.n	80058d8 <_printf_i+0xfc>
 8005976:	6823      	ldr	r3, [r4, #0]
 8005978:	f043 0320 	orr.w	r3, r3, #32
 800597c:	6023      	str	r3, [r4, #0]
 800597e:	2378      	movs	r3, #120	; 0x78
 8005980:	4828      	ldr	r0, [pc, #160]	; (8005a24 <_printf_i+0x248>)
 8005982:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005986:	e7e3      	b.n	8005950 <_printf_i+0x174>
 8005988:	065e      	lsls	r6, r3, #25
 800598a:	bf48      	it	mi
 800598c:	b2ad      	uxthmi	r5, r5
 800598e:	e7e6      	b.n	800595e <_printf_i+0x182>
 8005990:	4616      	mov	r6, r2
 8005992:	e7bb      	b.n	800590c <_printf_i+0x130>
 8005994:	680b      	ldr	r3, [r1, #0]
 8005996:	6826      	ldr	r6, [r4, #0]
 8005998:	6960      	ldr	r0, [r4, #20]
 800599a:	1d1d      	adds	r5, r3, #4
 800599c:	600d      	str	r5, [r1, #0]
 800599e:	0635      	lsls	r5, r6, #24
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	d501      	bpl.n	80059a8 <_printf_i+0x1cc>
 80059a4:	6018      	str	r0, [r3, #0]
 80059a6:	e002      	b.n	80059ae <_printf_i+0x1d2>
 80059a8:	0671      	lsls	r1, r6, #25
 80059aa:	d5fb      	bpl.n	80059a4 <_printf_i+0x1c8>
 80059ac:	8018      	strh	r0, [r3, #0]
 80059ae:	2300      	movs	r3, #0
 80059b0:	6123      	str	r3, [r4, #16]
 80059b2:	4616      	mov	r6, r2
 80059b4:	e7ba      	b.n	800592c <_printf_i+0x150>
 80059b6:	680b      	ldr	r3, [r1, #0]
 80059b8:	1d1a      	adds	r2, r3, #4
 80059ba:	600a      	str	r2, [r1, #0]
 80059bc:	681e      	ldr	r6, [r3, #0]
 80059be:	6862      	ldr	r2, [r4, #4]
 80059c0:	2100      	movs	r1, #0
 80059c2:	4630      	mov	r0, r6
 80059c4:	f7fa fc04 	bl	80001d0 <memchr>
 80059c8:	b108      	cbz	r0, 80059ce <_printf_i+0x1f2>
 80059ca:	1b80      	subs	r0, r0, r6
 80059cc:	6060      	str	r0, [r4, #4]
 80059ce:	6863      	ldr	r3, [r4, #4]
 80059d0:	6123      	str	r3, [r4, #16]
 80059d2:	2300      	movs	r3, #0
 80059d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059d8:	e7a8      	b.n	800592c <_printf_i+0x150>
 80059da:	6923      	ldr	r3, [r4, #16]
 80059dc:	4632      	mov	r2, r6
 80059de:	4649      	mov	r1, r9
 80059e0:	4640      	mov	r0, r8
 80059e2:	47d0      	blx	sl
 80059e4:	3001      	adds	r0, #1
 80059e6:	d0ab      	beq.n	8005940 <_printf_i+0x164>
 80059e8:	6823      	ldr	r3, [r4, #0]
 80059ea:	079b      	lsls	r3, r3, #30
 80059ec:	d413      	bmi.n	8005a16 <_printf_i+0x23a>
 80059ee:	68e0      	ldr	r0, [r4, #12]
 80059f0:	9b03      	ldr	r3, [sp, #12]
 80059f2:	4298      	cmp	r0, r3
 80059f4:	bfb8      	it	lt
 80059f6:	4618      	movlt	r0, r3
 80059f8:	e7a4      	b.n	8005944 <_printf_i+0x168>
 80059fa:	2301      	movs	r3, #1
 80059fc:	4632      	mov	r2, r6
 80059fe:	4649      	mov	r1, r9
 8005a00:	4640      	mov	r0, r8
 8005a02:	47d0      	blx	sl
 8005a04:	3001      	adds	r0, #1
 8005a06:	d09b      	beq.n	8005940 <_printf_i+0x164>
 8005a08:	3501      	adds	r5, #1
 8005a0a:	68e3      	ldr	r3, [r4, #12]
 8005a0c:	9903      	ldr	r1, [sp, #12]
 8005a0e:	1a5b      	subs	r3, r3, r1
 8005a10:	42ab      	cmp	r3, r5
 8005a12:	dcf2      	bgt.n	80059fa <_printf_i+0x21e>
 8005a14:	e7eb      	b.n	80059ee <_printf_i+0x212>
 8005a16:	2500      	movs	r5, #0
 8005a18:	f104 0619 	add.w	r6, r4, #25
 8005a1c:	e7f5      	b.n	8005a0a <_printf_i+0x22e>
 8005a1e:	bf00      	nop
 8005a20:	080060ed 	.word	0x080060ed
 8005a24:	080060fe 	.word	0x080060fe

08005a28 <_putc_r>:
 8005a28:	b570      	push	{r4, r5, r6, lr}
 8005a2a:	460d      	mov	r5, r1
 8005a2c:	4614      	mov	r4, r2
 8005a2e:	4606      	mov	r6, r0
 8005a30:	b118      	cbz	r0, 8005a3a <_putc_r+0x12>
 8005a32:	6983      	ldr	r3, [r0, #24]
 8005a34:	b90b      	cbnz	r3, 8005a3a <_putc_r+0x12>
 8005a36:	f7ff fb5b 	bl	80050f0 <__sinit>
 8005a3a:	4b1c      	ldr	r3, [pc, #112]	; (8005aac <_putc_r+0x84>)
 8005a3c:	429c      	cmp	r4, r3
 8005a3e:	d124      	bne.n	8005a8a <_putc_r+0x62>
 8005a40:	6874      	ldr	r4, [r6, #4]
 8005a42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a44:	07d8      	lsls	r0, r3, #31
 8005a46:	d405      	bmi.n	8005a54 <_putc_r+0x2c>
 8005a48:	89a3      	ldrh	r3, [r4, #12]
 8005a4a:	0599      	lsls	r1, r3, #22
 8005a4c:	d402      	bmi.n	8005a54 <_putc_r+0x2c>
 8005a4e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a50:	f7ff fbec 	bl	800522c <__retarget_lock_acquire_recursive>
 8005a54:	68a3      	ldr	r3, [r4, #8]
 8005a56:	3b01      	subs	r3, #1
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	60a3      	str	r3, [r4, #8]
 8005a5c:	da05      	bge.n	8005a6a <_putc_r+0x42>
 8005a5e:	69a2      	ldr	r2, [r4, #24]
 8005a60:	4293      	cmp	r3, r2
 8005a62:	db1c      	blt.n	8005a9e <_putc_r+0x76>
 8005a64:	b2eb      	uxtb	r3, r5
 8005a66:	2b0a      	cmp	r3, #10
 8005a68:	d019      	beq.n	8005a9e <_putc_r+0x76>
 8005a6a:	6823      	ldr	r3, [r4, #0]
 8005a6c:	1c5a      	adds	r2, r3, #1
 8005a6e:	6022      	str	r2, [r4, #0]
 8005a70:	701d      	strb	r5, [r3, #0]
 8005a72:	b2ed      	uxtb	r5, r5
 8005a74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a76:	07da      	lsls	r2, r3, #31
 8005a78:	d405      	bmi.n	8005a86 <_putc_r+0x5e>
 8005a7a:	89a3      	ldrh	r3, [r4, #12]
 8005a7c:	059b      	lsls	r3, r3, #22
 8005a7e:	d402      	bmi.n	8005a86 <_putc_r+0x5e>
 8005a80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a82:	f7ff fbd4 	bl	800522e <__retarget_lock_release_recursive>
 8005a86:	4628      	mov	r0, r5
 8005a88:	bd70      	pop	{r4, r5, r6, pc}
 8005a8a:	4b09      	ldr	r3, [pc, #36]	; (8005ab0 <_putc_r+0x88>)
 8005a8c:	429c      	cmp	r4, r3
 8005a8e:	d101      	bne.n	8005a94 <_putc_r+0x6c>
 8005a90:	68b4      	ldr	r4, [r6, #8]
 8005a92:	e7d6      	b.n	8005a42 <_putc_r+0x1a>
 8005a94:	4b07      	ldr	r3, [pc, #28]	; (8005ab4 <_putc_r+0x8c>)
 8005a96:	429c      	cmp	r4, r3
 8005a98:	bf08      	it	eq
 8005a9a:	68f4      	ldreq	r4, [r6, #12]
 8005a9c:	e7d1      	b.n	8005a42 <_putc_r+0x1a>
 8005a9e:	4629      	mov	r1, r5
 8005aa0:	4622      	mov	r2, r4
 8005aa2:	4630      	mov	r0, r6
 8005aa4:	f7ff f94a 	bl	8004d3c <__swbuf_r>
 8005aa8:	4605      	mov	r5, r0
 8005aaa:	e7e3      	b.n	8005a74 <_putc_r+0x4c>
 8005aac:	0800609c 	.word	0x0800609c
 8005ab0:	080060bc 	.word	0x080060bc
 8005ab4:	0800607c 	.word	0x0800607c

08005ab8 <_sbrk_r>:
 8005ab8:	b538      	push	{r3, r4, r5, lr}
 8005aba:	4d06      	ldr	r5, [pc, #24]	; (8005ad4 <_sbrk_r+0x1c>)
 8005abc:	2300      	movs	r3, #0
 8005abe:	4604      	mov	r4, r0
 8005ac0:	4608      	mov	r0, r1
 8005ac2:	602b      	str	r3, [r5, #0]
 8005ac4:	f7fb f890 	bl	8000be8 <_sbrk>
 8005ac8:	1c43      	adds	r3, r0, #1
 8005aca:	d102      	bne.n	8005ad2 <_sbrk_r+0x1a>
 8005acc:	682b      	ldr	r3, [r5, #0]
 8005ace:	b103      	cbz	r3, 8005ad2 <_sbrk_r+0x1a>
 8005ad0:	6023      	str	r3, [r4, #0]
 8005ad2:	bd38      	pop	{r3, r4, r5, pc}
 8005ad4:	200048d4 	.word	0x200048d4

08005ad8 <__sread>:
 8005ad8:	b510      	push	{r4, lr}
 8005ada:	460c      	mov	r4, r1
 8005adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ae0:	f000 f8a0 	bl	8005c24 <_read_r>
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	bfab      	itete	ge
 8005ae8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005aea:	89a3      	ldrhlt	r3, [r4, #12]
 8005aec:	181b      	addge	r3, r3, r0
 8005aee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005af2:	bfac      	ite	ge
 8005af4:	6563      	strge	r3, [r4, #84]	; 0x54
 8005af6:	81a3      	strhlt	r3, [r4, #12]
 8005af8:	bd10      	pop	{r4, pc}

08005afa <__swrite>:
 8005afa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005afe:	461f      	mov	r7, r3
 8005b00:	898b      	ldrh	r3, [r1, #12]
 8005b02:	05db      	lsls	r3, r3, #23
 8005b04:	4605      	mov	r5, r0
 8005b06:	460c      	mov	r4, r1
 8005b08:	4616      	mov	r6, r2
 8005b0a:	d505      	bpl.n	8005b18 <__swrite+0x1e>
 8005b0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b10:	2302      	movs	r3, #2
 8005b12:	2200      	movs	r2, #0
 8005b14:	f000 f868 	bl	8005be8 <_lseek_r>
 8005b18:	89a3      	ldrh	r3, [r4, #12]
 8005b1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b22:	81a3      	strh	r3, [r4, #12]
 8005b24:	4632      	mov	r2, r6
 8005b26:	463b      	mov	r3, r7
 8005b28:	4628      	mov	r0, r5
 8005b2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b2e:	f000 b817 	b.w	8005b60 <_write_r>

08005b32 <__sseek>:
 8005b32:	b510      	push	{r4, lr}
 8005b34:	460c      	mov	r4, r1
 8005b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b3a:	f000 f855 	bl	8005be8 <_lseek_r>
 8005b3e:	1c43      	adds	r3, r0, #1
 8005b40:	89a3      	ldrh	r3, [r4, #12]
 8005b42:	bf15      	itete	ne
 8005b44:	6560      	strne	r0, [r4, #84]	; 0x54
 8005b46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005b4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005b4e:	81a3      	strheq	r3, [r4, #12]
 8005b50:	bf18      	it	ne
 8005b52:	81a3      	strhne	r3, [r4, #12]
 8005b54:	bd10      	pop	{r4, pc}

08005b56 <__sclose>:
 8005b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b5a:	f000 b813 	b.w	8005b84 <_close_r>
	...

08005b60 <_write_r>:
 8005b60:	b538      	push	{r3, r4, r5, lr}
 8005b62:	4d07      	ldr	r5, [pc, #28]	; (8005b80 <_write_r+0x20>)
 8005b64:	4604      	mov	r4, r0
 8005b66:	4608      	mov	r0, r1
 8005b68:	4611      	mov	r1, r2
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	602a      	str	r2, [r5, #0]
 8005b6e:	461a      	mov	r2, r3
 8005b70:	f7fa ffe9 	bl	8000b46 <_write>
 8005b74:	1c43      	adds	r3, r0, #1
 8005b76:	d102      	bne.n	8005b7e <_write_r+0x1e>
 8005b78:	682b      	ldr	r3, [r5, #0]
 8005b7a:	b103      	cbz	r3, 8005b7e <_write_r+0x1e>
 8005b7c:	6023      	str	r3, [r4, #0]
 8005b7e:	bd38      	pop	{r3, r4, r5, pc}
 8005b80:	200048d4 	.word	0x200048d4

08005b84 <_close_r>:
 8005b84:	b538      	push	{r3, r4, r5, lr}
 8005b86:	4d06      	ldr	r5, [pc, #24]	; (8005ba0 <_close_r+0x1c>)
 8005b88:	2300      	movs	r3, #0
 8005b8a:	4604      	mov	r4, r0
 8005b8c:	4608      	mov	r0, r1
 8005b8e:	602b      	str	r3, [r5, #0]
 8005b90:	f7fa fff5 	bl	8000b7e <_close>
 8005b94:	1c43      	adds	r3, r0, #1
 8005b96:	d102      	bne.n	8005b9e <_close_r+0x1a>
 8005b98:	682b      	ldr	r3, [r5, #0]
 8005b9a:	b103      	cbz	r3, 8005b9e <_close_r+0x1a>
 8005b9c:	6023      	str	r3, [r4, #0]
 8005b9e:	bd38      	pop	{r3, r4, r5, pc}
 8005ba0:	200048d4 	.word	0x200048d4

08005ba4 <_fstat_r>:
 8005ba4:	b538      	push	{r3, r4, r5, lr}
 8005ba6:	4d07      	ldr	r5, [pc, #28]	; (8005bc4 <_fstat_r+0x20>)
 8005ba8:	2300      	movs	r3, #0
 8005baa:	4604      	mov	r4, r0
 8005bac:	4608      	mov	r0, r1
 8005bae:	4611      	mov	r1, r2
 8005bb0:	602b      	str	r3, [r5, #0]
 8005bb2:	f7fa fff0 	bl	8000b96 <_fstat>
 8005bb6:	1c43      	adds	r3, r0, #1
 8005bb8:	d102      	bne.n	8005bc0 <_fstat_r+0x1c>
 8005bba:	682b      	ldr	r3, [r5, #0]
 8005bbc:	b103      	cbz	r3, 8005bc0 <_fstat_r+0x1c>
 8005bbe:	6023      	str	r3, [r4, #0]
 8005bc0:	bd38      	pop	{r3, r4, r5, pc}
 8005bc2:	bf00      	nop
 8005bc4:	200048d4 	.word	0x200048d4

08005bc8 <_isatty_r>:
 8005bc8:	b538      	push	{r3, r4, r5, lr}
 8005bca:	4d06      	ldr	r5, [pc, #24]	; (8005be4 <_isatty_r+0x1c>)
 8005bcc:	2300      	movs	r3, #0
 8005bce:	4604      	mov	r4, r0
 8005bd0:	4608      	mov	r0, r1
 8005bd2:	602b      	str	r3, [r5, #0]
 8005bd4:	f7fa ffef 	bl	8000bb6 <_isatty>
 8005bd8:	1c43      	adds	r3, r0, #1
 8005bda:	d102      	bne.n	8005be2 <_isatty_r+0x1a>
 8005bdc:	682b      	ldr	r3, [r5, #0]
 8005bde:	b103      	cbz	r3, 8005be2 <_isatty_r+0x1a>
 8005be0:	6023      	str	r3, [r4, #0]
 8005be2:	bd38      	pop	{r3, r4, r5, pc}
 8005be4:	200048d4 	.word	0x200048d4

08005be8 <_lseek_r>:
 8005be8:	b538      	push	{r3, r4, r5, lr}
 8005bea:	4d07      	ldr	r5, [pc, #28]	; (8005c08 <_lseek_r+0x20>)
 8005bec:	4604      	mov	r4, r0
 8005bee:	4608      	mov	r0, r1
 8005bf0:	4611      	mov	r1, r2
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	602a      	str	r2, [r5, #0]
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	f7fa ffe8 	bl	8000bcc <_lseek>
 8005bfc:	1c43      	adds	r3, r0, #1
 8005bfe:	d102      	bne.n	8005c06 <_lseek_r+0x1e>
 8005c00:	682b      	ldr	r3, [r5, #0]
 8005c02:	b103      	cbz	r3, 8005c06 <_lseek_r+0x1e>
 8005c04:	6023      	str	r3, [r4, #0]
 8005c06:	bd38      	pop	{r3, r4, r5, pc}
 8005c08:	200048d4 	.word	0x200048d4

08005c0c <__malloc_lock>:
 8005c0c:	4801      	ldr	r0, [pc, #4]	; (8005c14 <__malloc_lock+0x8>)
 8005c0e:	f7ff bb0d 	b.w	800522c <__retarget_lock_acquire_recursive>
 8005c12:	bf00      	nop
 8005c14:	200048cc 	.word	0x200048cc

08005c18 <__malloc_unlock>:
 8005c18:	4801      	ldr	r0, [pc, #4]	; (8005c20 <__malloc_unlock+0x8>)
 8005c1a:	f7ff bb08 	b.w	800522e <__retarget_lock_release_recursive>
 8005c1e:	bf00      	nop
 8005c20:	200048cc 	.word	0x200048cc

08005c24 <_read_r>:
 8005c24:	b538      	push	{r3, r4, r5, lr}
 8005c26:	4d07      	ldr	r5, [pc, #28]	; (8005c44 <_read_r+0x20>)
 8005c28:	4604      	mov	r4, r0
 8005c2a:	4608      	mov	r0, r1
 8005c2c:	4611      	mov	r1, r2
 8005c2e:	2200      	movs	r2, #0
 8005c30:	602a      	str	r2, [r5, #0]
 8005c32:	461a      	mov	r2, r3
 8005c34:	f7fa ff6a 	bl	8000b0c <_read>
 8005c38:	1c43      	adds	r3, r0, #1
 8005c3a:	d102      	bne.n	8005c42 <_read_r+0x1e>
 8005c3c:	682b      	ldr	r3, [r5, #0]
 8005c3e:	b103      	cbz	r3, 8005c42 <_read_r+0x1e>
 8005c40:	6023      	str	r3, [r4, #0]
 8005c42:	bd38      	pop	{r3, r4, r5, pc}
 8005c44:	200048d4 	.word	0x200048d4

08005c48 <_init>:
 8005c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c4a:	bf00      	nop
 8005c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c4e:	bc08      	pop	{r3}
 8005c50:	469e      	mov	lr, r3
 8005c52:	4770      	bx	lr

08005c54 <_fini>:
 8005c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c56:	bf00      	nop
 8005c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c5a:	bc08      	pop	{r3}
 8005c5c:	469e      	mov	lr, r3
 8005c5e:	4770      	bx	lr
