// Seed: 289692883
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input tri module_0,
    output tri1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wire id_7,
    input tri0 id_8
);
  logic [(  1  !==  -1 'b0 )  -  -1 : 1] id_10;
endmodule
module module_1 #(
    parameter id_10 = 32'd8
) (
    input wor id_0,
    input uwire id_1,
    output tri0 id_2,
    input wor id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    output wor id_7,
    input supply1 id_8,
    input wor id_9,
    output wor _id_10,
    output wire id_11,
    input tri id_12,
    output wor id_13
);
  logic [-1 : id_10] id_15, id_16;
  assign id_16[-1] = 1;
  and primCall (id_11, id_3, id_0, id_9, id_8, id_15, id_16, id_6, id_5);
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4,
      id_4,
      id_2,
      id_2,
      id_0,
      id_4,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
