
RUthless_ECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004510  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084510  00084510  00014510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000970  20070000  00084518  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00001ae0  20070970  00084e88  00020970  2**2
                  ALLOC
  4 .stack        00002000  20072450  00086968  00020970  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020970  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020999  2**0
                  CONTENTS, READONLY
  7 .debug_info   00037f97  00000000  00000000  000209f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004f1c  00000000  00000000  00058989  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006bed  00000000  00000000  0005d8a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cd0  00000000  00000000  00064492  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c38  00000000  00000000  00065162  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001ebb1  00000000  00000000  00065d9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00019d17  00000000  00000000  0008494b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00066e03  00000000  00000000  0009e662  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000204c  00000000  00000000  00105468  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	50 44 07 20 ed 09 08 00 e9 09 08 00 e9 09 08 00     PD. ............
   80010:	e9 09 08 00 e9 09 08 00 e9 09 08 00 00 00 00 00     ................
	...
   8002c:	e9 09 08 00 e9 09 08 00 00 00 00 00 e9 09 08 00     ................
   8003c:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   8004c:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   8005c:	e9 09 08 00 e5 2b 08 00 e9 09 08 00 00 00 00 00     .....+..........
   8006c:	ad 19 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
	...
   80084:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   80094:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   800a4:	00 00 00 00 e9 09 08 00 6d 21 08 00 7d 21 08 00     ........m!..}!..
   800b4:	8d 21 08 00 9d 21 08 00 ad 21 08 00 bd 21 08 00     .!...!...!...!..
   800c4:	cd 21 08 00 dd 21 08 00 ed 21 08 00 e9 09 08 00     .!...!...!......
   800d4:	cd 0c 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   800e4:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070970 	.word	0x20070970
   80110:	00000000 	.word	0x00000000
   80114:	00084518 	.word	0x00084518

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00084518 	.word	0x00084518
   80154:	20070974 	.word	0x20070974
   80158:	00084518 	.word	0x00084518
   8015c:	00000000 	.word	0x00000000

00080160 <at24cxx_acknowledge_polling>:
 *
 * \param twi_package Pointer to TWI data package. Only the slave address is
 * used in the acknowledge polling.
 */
static void at24cxx_acknowledge_polling(twi_package_t *twi_package)
{
   80160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80164:	b082      	sub	sp, #8
   80166:	4604      	mov	r4, r0
	uint8_t data = 0;
   80168:	2200      	movs	r2, #0
   8016a:	ab02      	add	r3, sp, #8
   8016c:	f803 2d01 	strb.w	r2, [r3, #-1]!

	/* Store the package parameters */
	uint8_t addr = twi_package->addr[0];
   80170:	f890 a000 	ldrb.w	sl, [r0]
	uint32_t addr_length = twi_package->addr_length;
   80174:	f8d0 9004 	ldr.w	r9, [r0, #4]
	void *buffer = twi_package->buffer;
   80178:	f8d0 8008 	ldr.w	r8, [r0, #8]
	uint32_t length = twi_package->length;
   8017c:	68c7      	ldr	r7, [r0, #12]

	/* Configure the data packet to be transmitted */
	twi_package->addr[0] = 0;
   8017e:	7002      	strb	r2, [r0, #0]
	twi_package->addr_length = 0;
   80180:	6042      	str	r2, [r0, #4]
	twi_package->buffer = &data;
   80182:	6083      	str	r3, [r0, #8]
	twi_package->length = 1;
   80184:	2301      	movs	r3, #1
   80186:	60c3      	str	r3, [r0, #12]

	while (twi_master_write(BOARD_AT24C_TWI_INSTANCE, twi_package) !=
   80188:	4e08      	ldr	r6, [pc, #32]	; (801ac <at24cxx_acknowledge_polling+0x4c>)
   8018a:	4d09      	ldr	r5, [pc, #36]	; (801b0 <at24cxx_acknowledge_polling+0x50>)
   8018c:	4621      	mov	r1, r4
   8018e:	4630      	mov	r0, r6
   80190:	47a8      	blx	r5
   80192:	2800      	cmp	r0, #0
   80194:	d1fa      	bne.n	8018c <at24cxx_acknowledge_polling+0x2c>
		TWI_SUCCESS);

	/* Restore the package parameters */
	twi_package->addr[0] = addr;
   80196:	f884 a000 	strb.w	sl, [r4]
	twi_package->addr_length = addr_length;
   8019a:	f8c4 9004 	str.w	r9, [r4, #4]
	twi_package->buffer = buffer;
   8019e:	f8c4 8008 	str.w	r8, [r4, #8]
	twi_package->length = length;
   801a2:	60e7      	str	r7, [r4, #12]
}
   801a4:	b002      	add	sp, #8
   801a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   801aa:	bf00      	nop
   801ac:	40090000 	.word	0x40090000
   801b0:	00080961 	.word	0x00080961

000801b4 <at24cxx_write_byte>:
 *
 * \return AT24C_WRITE_SUCCESS if single byte was written, AT24C_WRITE_FAIL
 * otherwise.
 */
uint32_t at24cxx_write_byte(uint32_t u32_address, uint8_t u8_value)
{
   801b4:	b510      	push	{r4, lr}
   801b6:	b088      	sub	sp, #32
   801b8:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_package_t twi_package;

	/* Configure the data packet to be transmitted */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   801bc:	2350      	movs	r3, #80	; 0x50
   801be:	f88d 301c 	strb.w	r3, [sp, #28]
	at24c_build_word_address(twi_package.addr, u32_address);
   801c2:	0a03      	lsrs	r3, r0, #8
   801c4:	f88d 300c 	strb.w	r3, [sp, #12]
   801c8:	f88d 000d 	strb.w	r0, [sp, #13]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   801cc:	2302      	movs	r3, #2
   801ce:	9304      	str	r3, [sp, #16]
	twi_package.buffer = &u8_value;
   801d0:	f10d 0307 	add.w	r3, sp, #7
   801d4:	9305      	str	r3, [sp, #20]
	twi_package.length = 1;
   801d6:	2301      	movs	r3, #1
   801d8:	9306      	str	r3, [sp, #24]

	if (twi_master_write(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   801da:	a903      	add	r1, sp, #12
   801dc:	4806      	ldr	r0, [pc, #24]	; (801f8 <at24cxx_write_byte+0x44>)
   801de:	4b07      	ldr	r3, [pc, #28]	; (801fc <at24cxx_write_byte+0x48>)
   801e0:	4798      	blx	r3
   801e2:	b118      	cbz	r0, 801ec <at24cxx_write_byte+0x38>
			TWI_SUCCESS) {
		return AT24C_WRITE_FAIL;
   801e4:	2401      	movs	r4, #1
	}
	at24cxx_acknowledge_polling(&twi_package);

	return AT24C_WRITE_SUCCESS;
}
   801e6:	4620      	mov	r0, r4
   801e8:	b008      	add	sp, #32
   801ea:	bd10      	pop	{r4, pc}
   801ec:	4604      	mov	r4, r0
	at24cxx_acknowledge_polling(&twi_package);
   801ee:	a803      	add	r0, sp, #12
   801f0:	4b03      	ldr	r3, [pc, #12]	; (80200 <at24cxx_write_byte+0x4c>)
   801f2:	4798      	blx	r3
	return AT24C_WRITE_SUCCESS;
   801f4:	e7f7      	b.n	801e6 <at24cxx_write_byte+0x32>
   801f6:	bf00      	nop
   801f8:	40090000 	.word	0x40090000
   801fc:	00080961 	.word	0x00080961
   80200:	00080161 	.word	0x00080161

00080204 <at24cxx_read_byte>:
 * \param p_rd_byte Pointer to memory where the read byte will be stored.
 *
 * \return AT24C_READ_SUCCESS if one byte was read, AT24C_READ_FAIL otherwise.
 */
uint32_t at24cxx_read_byte(uint32_t u32_address, uint8_t *p_rd_byte)
{
   80204:	b500      	push	{lr}
   80206:	b087      	sub	sp, #28
	twi_package_t twi_package;

	/* Configure the data packet to be received */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   80208:	2350      	movs	r3, #80	; 0x50
   8020a:	f88d 3014 	strb.w	r3, [sp, #20]
	at24c_build_word_address(twi_package.addr, u32_address);
   8020e:	0a03      	lsrs	r3, r0, #8
   80210:	f88d 3004 	strb.w	r3, [sp, #4]
   80214:	f88d 0005 	strb.w	r0, [sp, #5]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   80218:	2302      	movs	r3, #2
   8021a:	9302      	str	r3, [sp, #8]
	twi_package.buffer = p_rd_byte;
   8021c:	9103      	str	r1, [sp, #12]
	twi_package.length = 1;
   8021e:	2301      	movs	r3, #1
   80220:	9304      	str	r3, [sp, #16]

	if (twi_master_read(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   80222:	a901      	add	r1, sp, #4
   80224:	4804      	ldr	r0, [pc, #16]	; (80238 <at24cxx_read_byte+0x34>)
   80226:	4b05      	ldr	r3, [pc, #20]	; (8023c <at24cxx_read_byte+0x38>)
   80228:	4798      	blx	r3
			TWI_SUCCESS) {
		return AT24C_READ_FAIL;
	}

	return AT24C_READ_SUCCESS;
}
   8022a:	3000      	adds	r0, #0
   8022c:	bf18      	it	ne
   8022e:	2001      	movne	r0, #1
   80230:	b007      	add	sp, #28
   80232:	f85d fb04 	ldr.w	pc, [sp], #4
   80236:	bf00      	nop
   80238:	40090000 	.word	0x40090000
   8023c:	000808a1 	.word	0x000808a1

00080240 <at24cxx_read_continuous>:
 *
 * \return AT24C_READ_SUCCESS if one byte was read, AT24C_READ_FAIL otherwise.
 */
uint32_t at24cxx_read_continuous(uint32_t u32_start_address,
		uint16_t u16_length, uint8_t *p_rd_buffer)
{
   80240:	b500      	push	{lr}
   80242:	b087      	sub	sp, #28
	twi_package_t twi_package;

	/* Configure the data packet to be received */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   80244:	2350      	movs	r3, #80	; 0x50
   80246:	f88d 3014 	strb.w	r3, [sp, #20]
	at24c_build_word_address(twi_package.addr, u32_start_address);
   8024a:	0a03      	lsrs	r3, r0, #8
   8024c:	f88d 3004 	strb.w	r3, [sp, #4]
   80250:	f88d 0005 	strb.w	r0, [sp, #5]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   80254:	2302      	movs	r3, #2
   80256:	9302      	str	r3, [sp, #8]
	twi_package.buffer = p_rd_buffer;
   80258:	9203      	str	r2, [sp, #12]
	twi_package.length = u16_length;
   8025a:	9104      	str	r1, [sp, #16]

	if (twi_master_read(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   8025c:	a901      	add	r1, sp, #4
   8025e:	4804      	ldr	r0, [pc, #16]	; (80270 <at24cxx_read_continuous+0x30>)
   80260:	4b04      	ldr	r3, [pc, #16]	; (80274 <at24cxx_read_continuous+0x34>)
   80262:	4798      	blx	r3
			TWI_SUCCESS) {
		return AT24C_READ_FAIL;
	}

	return AT24C_READ_SUCCESS;
}
   80264:	3000      	adds	r0, #0
   80266:	bf18      	it	ne
   80268:	2001      	movne	r0, #1
   8026a:	b007      	add	sp, #28
   8026c:	f85d fb04 	ldr.w	pc, [sp], #4
   80270:	40090000 	.word	0x40090000
   80274:	000808a1 	.word	0x000808a1

00080278 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   80278:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   8027a:	2401      	movs	r4, #1
   8027c:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   8027e:	2400      	movs	r4, #0
   80280:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   80282:	f240 2502 	movw	r5, #514	; 0x202
   80286:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   8028a:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   8028e:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   80292:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   80294:	0052      	lsls	r2, r2, #1
   80296:	fbb1 f2f2 	udiv	r2, r1, r2
   8029a:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8029c:	0212      	lsls	r2, r2, #8
   8029e:	b292      	uxth	r2, r2
   802a0:	432b      	orrs	r3, r5
   802a2:	431a      	orrs	r2, r3
   802a4:	6042      	str	r2, [r0, #4]
	return 0;
}
   802a6:	4620      	mov	r0, r4
   802a8:	bc30      	pop	{r4, r5}
   802aa:	4770      	bx	lr

000802ac <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   802ac:	6843      	ldr	r3, [r0, #4]
   802ae:	f023 0310 	bic.w	r3, r3, #16
   802b2:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   802b4:	6843      	ldr	r3, [r0, #4]
   802b6:	4319      	orrs	r1, r3
   802b8:	6041      	str	r1, [r0, #4]
   802ba:	4770      	bx	lr

000802bc <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   802bc:	6843      	ldr	r3, [r0, #4]
   802be:	01d2      	lsls	r2, r2, #7
   802c0:	b2d2      	uxtb	r2, r2
   802c2:	4319      	orrs	r1, r3
   802c4:	430a      	orrs	r2, r1
   802c6:	6042      	str	r2, [r0, #4]
   802c8:	4770      	bx	lr

000802ca <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   802ca:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   802cc:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   802ce:	0609      	lsls	r1, r1, #24
   802d0:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   802d4:	4321      	orrs	r1, r4
   802d6:	430a      	orrs	r2, r1
   802d8:	0719      	lsls	r1, r3, #28
   802da:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
   802de:	4311      	orrs	r1, r2
   802e0:	6041      	str	r1, [r0, #4]
}
   802e2:	bc10      	pop	{r4}
   802e4:	4770      	bx	lr

000802e6 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   802e6:	2302      	movs	r3, #2
   802e8:	6003      	str	r3, [r0, #0]
   802ea:	4770      	bx	lr

000802ec <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   802ec:	2301      	movs	r3, #1
   802ee:	fa03 f101 	lsl.w	r1, r3, r1
   802f2:	6101      	str	r1, [r0, #16]
   802f4:	4770      	bx	lr

000802f6 <adc_enable_tag>:
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_tag(Adc *p_adc)
{
	p_adc->ADC_EMR |= ADC_EMR_TAG;
   802f6:	6c03      	ldr	r3, [r0, #64]	; 0x40
   802f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   802fc:	6403      	str	r3, [r0, #64]	; 0x40
   802fe:	4770      	bx	lr

00080300 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
   80300:	6241      	str	r1, [r0, #36]	; 0x24
   80302:	4770      	bx	lr

00080304 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80304:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80306:	480e      	ldr	r0, [pc, #56]	; (80340 <sysclk_init+0x3c>)
   80308:	4b0e      	ldr	r3, [pc, #56]	; (80344 <sysclk_init+0x40>)
   8030a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   8030c:	213e      	movs	r1, #62	; 0x3e
   8030e:	2000      	movs	r0, #0
   80310:	4b0d      	ldr	r3, [pc, #52]	; (80348 <sysclk_init+0x44>)
   80312:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80314:	4c0d      	ldr	r4, [pc, #52]	; (8034c <sysclk_init+0x48>)
   80316:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80318:	2800      	cmp	r0, #0
   8031a:	d0fc      	beq.n	80316 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   8031c:	4b0c      	ldr	r3, [pc, #48]	; (80350 <sysclk_init+0x4c>)
   8031e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80320:	4a0c      	ldr	r2, [pc, #48]	; (80354 <sysclk_init+0x50>)
   80322:	4b0d      	ldr	r3, [pc, #52]	; (80358 <sysclk_init+0x54>)
   80324:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80326:	4c0d      	ldr	r4, [pc, #52]	; (8035c <sysclk_init+0x58>)
   80328:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8032a:	2800      	cmp	r0, #0
   8032c:	d0fc      	beq.n	80328 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8032e:	2010      	movs	r0, #16
   80330:	4b0b      	ldr	r3, [pc, #44]	; (80360 <sysclk_init+0x5c>)
   80332:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80334:	4b0b      	ldr	r3, [pc, #44]	; (80364 <sysclk_init+0x60>)
   80336:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80338:	4801      	ldr	r0, [pc, #4]	; (80340 <sysclk_init+0x3c>)
   8033a:	4b02      	ldr	r3, [pc, #8]	; (80344 <sysclk_init+0x40>)
   8033c:	4798      	blx	r3
   8033e:	bd10      	pop	{r4, pc}
   80340:	0501bd00 	.word	0x0501bd00
   80344:	200700a5 	.word	0x200700a5
   80348:	00080675 	.word	0x00080675
   8034c:	000806c9 	.word	0x000806c9
   80350:	000806d9 	.word	0x000806d9
   80354:	200d3f01 	.word	0x200d3f01
   80358:	400e0600 	.word	0x400e0600
   8035c:	000806e9 	.word	0x000806e9
   80360:	00080611 	.word	0x00080611
   80364:	00080a85 	.word	0x00080a85

00080368 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80368:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8036a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8036e:	4b16      	ldr	r3, [pc, #88]	; (803c8 <board_init+0x60>)
   80370:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80372:	200b      	movs	r0, #11
   80374:	4c15      	ldr	r4, [pc, #84]	; (803cc <board_init+0x64>)
   80376:	47a0      	blx	r4
   80378:	200c      	movs	r0, #12
   8037a:	47a0      	blx	r4
   8037c:	200d      	movs	r0, #13
   8037e:	47a0      	blx	r4
   80380:	200e      	movs	r0, #14
   80382:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80384:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80388:	203b      	movs	r0, #59	; 0x3b
   8038a:	4c11      	ldr	r4, [pc, #68]	; (803d0 <board_init+0x68>)
   8038c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8038e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80392:	2055      	movs	r0, #85	; 0x55
   80394:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80396:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8039a:	2056      	movs	r0, #86	; 0x56
   8039c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8039e:	490d      	ldr	r1, [pc, #52]	; (803d4 <board_init+0x6c>)
   803a0:	2068      	movs	r0, #104	; 0x68
   803a2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   803a4:	490c      	ldr	r1, [pc, #48]	; (803d8 <board_init+0x70>)
   803a6:	205c      	movs	r0, #92	; 0x5c
   803a8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   803aa:	4a0c      	ldr	r2, [pc, #48]	; (803dc <board_init+0x74>)
   803ac:	f44f 7140 	mov.w	r1, #768	; 0x300
   803b0:	480b      	ldr	r0, [pc, #44]	; (803e0 <board_init+0x78>)
   803b2:	4b0c      	ldr	r3, [pc, #48]	; (803e4 <board_init+0x7c>)
   803b4:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   803b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803ba:	202b      	movs	r0, #43	; 0x2b
   803bc:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   803be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803c2:	202a      	movs	r0, #42	; 0x2a
   803c4:	47a0      	blx	r4
   803c6:	bd10      	pop	{r4, pc}
   803c8:	400e1a50 	.word	0x400e1a50
   803cc:	000806f9 	.word	0x000806f9
   803d0:	000804a5 	.word	0x000804a5
   803d4:	28000079 	.word	0x28000079
   803d8:	28000001 	.word	0x28000001
   803dc:	08000001 	.word	0x08000001
   803e0:	400e0e00 	.word	0x400e0e00
   803e4:	00080575 	.word	0x00080575

000803e8 <pdc_tx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
   803e8:	460b      	mov	r3, r1
   803ea:	b119      	cbz	r1, 803f4 <pdc_tx_init+0xc>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
   803ec:	6809      	ldr	r1, [r1, #0]
   803ee:	6081      	str	r1, [r0, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
   803f0:	685b      	ldr	r3, [r3, #4]
   803f2:	60c3      	str	r3, [r0, #12]
	}
	if (p_next_packet) {
   803f4:	b11a      	cbz	r2, 803fe <pdc_tx_init+0x16>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
   803f6:	6813      	ldr	r3, [r2, #0]
   803f8:	6183      	str	r3, [r0, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
   803fa:	6853      	ldr	r3, [r2, #4]
   803fc:	61c3      	str	r3, [r0, #28]
   803fe:	4770      	bx	lr

00080400 <pdc_enable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
   80400:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
   80404:	05c9      	lsls	r1, r1, #23
   80406:	0dc9      	lsrs	r1, r1, #23
	p_pdc->PERIPH_PTCR =
   80408:	6201      	str	r1, [r0, #32]
   8040a:	4770      	bx	lr

0008040c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   8040c:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8040e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80412:	d016      	beq.n	80442 <pio_set_peripheral+0x36>
   80414:	d80b      	bhi.n	8042e <pio_set_peripheral+0x22>
   80416:	b149      	cbz	r1, 8042c <pio_set_peripheral+0x20>
   80418:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   8041c:	d105      	bne.n	8042a <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8041e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80420:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80422:	400b      	ands	r3, r1
   80424:	ea23 0302 	bic.w	r3, r3, r2
   80428:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8042a:	6042      	str	r2, [r0, #4]
   8042c:	4770      	bx	lr
	switch (ul_type) {
   8042e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80432:	d0fb      	beq.n	8042c <pio_set_peripheral+0x20>
   80434:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80438:	d0f8      	beq.n	8042c <pio_set_peripheral+0x20>
   8043a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8043e:	d1f4      	bne.n	8042a <pio_set_peripheral+0x1e>
   80440:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   80442:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80444:	4313      	orrs	r3, r2
   80446:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80448:	e7ef      	b.n	8042a <pio_set_peripheral+0x1e>

0008044a <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8044a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   8044c:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80450:	bf14      	ite	ne
   80452:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80454:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80456:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8045a:	bf14      	ite	ne
   8045c:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   8045e:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   80460:	f012 0f02 	tst.w	r2, #2
   80464:	d107      	bne.n	80476 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   80466:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8046a:	bf18      	it	ne
   8046c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   80470:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80472:	6001      	str	r1, [r0, #0]
   80474:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   80476:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8047a:	e7f9      	b.n	80470 <pio_set_input+0x26>

0008047c <pio_set_output>:
{
   8047c:	b410      	push	{r4}
   8047e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   80480:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80482:	b944      	cbnz	r4, 80496 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   80484:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   80486:	b143      	cbz	r3, 8049a <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   80488:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   8048a:	b942      	cbnz	r2, 8049e <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   8048c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   8048e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80490:	6001      	str	r1, [r0, #0]
}
   80492:	bc10      	pop	{r4}
   80494:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   80496:	6641      	str	r1, [r0, #100]	; 0x64
   80498:	e7f5      	b.n	80486 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   8049a:	6541      	str	r1, [r0, #84]	; 0x54
   8049c:	e7f5      	b.n	8048a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   8049e:	6301      	str	r1, [r0, #48]	; 0x30
   804a0:	e7f5      	b.n	8048e <pio_set_output+0x12>
	...

000804a4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   804a4:	b570      	push	{r4, r5, r6, lr}
   804a6:	b082      	sub	sp, #8
   804a8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   804aa:	0943      	lsrs	r3, r0, #5
   804ac:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   804b0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   804b4:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   804b6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   804ba:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   804be:	d031      	beq.n	80524 <pio_configure_pin+0x80>
   804c0:	d816      	bhi.n	804f0 <pio_configure_pin+0x4c>
   804c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   804c6:	d01b      	beq.n	80500 <pio_configure_pin+0x5c>
   804c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   804cc:	d116      	bne.n	804fc <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   804ce:	f000 001f 	and.w	r0, r0, #31
   804d2:	2601      	movs	r6, #1
   804d4:	4086      	lsls	r6, r0
   804d6:	4632      	mov	r2, r6
   804d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804dc:	4620      	mov	r0, r4
   804de:	4b22      	ldr	r3, [pc, #136]	; (80568 <pio_configure_pin+0xc4>)
   804e0:	4798      	blx	r3
	if (ul_pull_up_enable) {
   804e2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   804e6:	bf14      	ite	ne
   804e8:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   804ea:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   804ec:	2001      	movs	r0, #1
   804ee:	e017      	b.n	80520 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   804f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   804f4:	d021      	beq.n	8053a <pio_configure_pin+0x96>
   804f6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   804fa:	d01e      	beq.n	8053a <pio_configure_pin+0x96>
		return 0;
   804fc:	2000      	movs	r0, #0
   804fe:	e00f      	b.n	80520 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80500:	f000 001f 	and.w	r0, r0, #31
   80504:	2601      	movs	r6, #1
   80506:	4086      	lsls	r6, r0
   80508:	4632      	mov	r2, r6
   8050a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8050e:	4620      	mov	r0, r4
   80510:	4b15      	ldr	r3, [pc, #84]	; (80568 <pio_configure_pin+0xc4>)
   80512:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80514:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80518:	bf14      	ite	ne
   8051a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   8051c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   8051e:	2001      	movs	r0, #1
}
   80520:	b002      	add	sp, #8
   80522:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80524:	f000 011f 	and.w	r1, r0, #31
   80528:	2601      	movs	r6, #1
   8052a:	462a      	mov	r2, r5
   8052c:	fa06 f101 	lsl.w	r1, r6, r1
   80530:	4620      	mov	r0, r4
   80532:	4b0e      	ldr	r3, [pc, #56]	; (8056c <pio_configure_pin+0xc8>)
   80534:	4798      	blx	r3
	return 1;
   80536:	4630      	mov	r0, r6
		break;
   80538:	e7f2      	b.n	80520 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8053a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8053e:	f000 011f 	and.w	r1, r0, #31
   80542:	2601      	movs	r6, #1
   80544:	ea05 0306 	and.w	r3, r5, r6
   80548:	9300      	str	r3, [sp, #0]
   8054a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8054e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80552:	bf14      	ite	ne
   80554:	2200      	movne	r2, #0
   80556:	2201      	moveq	r2, #1
   80558:	fa06 f101 	lsl.w	r1, r6, r1
   8055c:	4620      	mov	r0, r4
   8055e:	4c04      	ldr	r4, [pc, #16]	; (80570 <pio_configure_pin+0xcc>)
   80560:	47a0      	blx	r4
	return 1;
   80562:	4630      	mov	r0, r6
		break;
   80564:	e7dc      	b.n	80520 <pio_configure_pin+0x7c>
   80566:	bf00      	nop
   80568:	0008040d 	.word	0x0008040d
   8056c:	0008044b 	.word	0x0008044b
   80570:	0008047d 	.word	0x0008047d

00080574 <pio_configure_pin_group>:
{
   80574:	b570      	push	{r4, r5, r6, lr}
   80576:	b082      	sub	sp, #8
   80578:	4605      	mov	r5, r0
   8057a:	460e      	mov	r6, r1
   8057c:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   8057e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80582:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80586:	d027      	beq.n	805d8 <pio_configure_pin_group+0x64>
   80588:	d811      	bhi.n	805ae <pio_configure_pin_group+0x3a>
   8058a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8058e:	d016      	beq.n	805be <pio_configure_pin_group+0x4a>
   80590:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80594:	d111      	bne.n	805ba <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80596:	460a      	mov	r2, r1
   80598:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8059c:	4b19      	ldr	r3, [pc, #100]	; (80604 <pio_configure_pin_group+0x90>)
   8059e:	4798      	blx	r3
	if (ul_pull_up_enable) {
   805a0:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   805a4:	bf14      	ite	ne
   805a6:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   805a8:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   805aa:	2001      	movs	r0, #1
   805ac:	e012      	b.n	805d4 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   805ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   805b2:	d015      	beq.n	805e0 <pio_configure_pin_group+0x6c>
   805b4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   805b8:	d012      	beq.n	805e0 <pio_configure_pin_group+0x6c>
		return 0;
   805ba:	2000      	movs	r0, #0
   805bc:	e00a      	b.n	805d4 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   805be:	460a      	mov	r2, r1
   805c0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   805c4:	4b0f      	ldr	r3, [pc, #60]	; (80604 <pio_configure_pin_group+0x90>)
   805c6:	4798      	blx	r3
	if (ul_pull_up_enable) {
   805c8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   805cc:	bf14      	ite	ne
   805ce:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   805d0:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   805d2:	2001      	movs	r0, #1
}
   805d4:	b002      	add	sp, #8
   805d6:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   805d8:	4b0b      	ldr	r3, [pc, #44]	; (80608 <pio_configure_pin_group+0x94>)
   805da:	4798      	blx	r3
	return 1;
   805dc:	2001      	movs	r0, #1
		break;
   805de:	e7f9      	b.n	805d4 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   805e0:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   805e4:	f004 0301 	and.w	r3, r4, #1
   805e8:	9300      	str	r3, [sp, #0]
   805ea:	f3c4 0380 	ubfx	r3, r4, #2, #1
   805ee:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   805f2:	bf14      	ite	ne
   805f4:	2200      	movne	r2, #0
   805f6:	2201      	moveq	r2, #1
   805f8:	4631      	mov	r1, r6
   805fa:	4628      	mov	r0, r5
   805fc:	4c03      	ldr	r4, [pc, #12]	; (8060c <pio_configure_pin_group+0x98>)
   805fe:	47a0      	blx	r4
	return 1;
   80600:	2001      	movs	r0, #1
		break;
   80602:	e7e7      	b.n	805d4 <pio_configure_pin_group+0x60>
   80604:	0008040d 	.word	0x0008040d
   80608:	0008044b 	.word	0x0008044b
   8060c:	0008047d 	.word	0x0008047d

00080610 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80610:	4a17      	ldr	r2, [pc, #92]	; (80670 <pmc_switch_mck_to_pllack+0x60>)
   80612:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80614:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80618:	4318      	orrs	r0, r3
   8061a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8061c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8061e:	f013 0f08 	tst.w	r3, #8
   80622:	d10a      	bne.n	8063a <pmc_switch_mck_to_pllack+0x2a>
   80624:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80628:	4911      	ldr	r1, [pc, #68]	; (80670 <pmc_switch_mck_to_pllack+0x60>)
   8062a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8062c:	f012 0f08 	tst.w	r2, #8
   80630:	d103      	bne.n	8063a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80632:	3b01      	subs	r3, #1
   80634:	d1f9      	bne.n	8062a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   80636:	2001      	movs	r0, #1
   80638:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8063a:	4a0d      	ldr	r2, [pc, #52]	; (80670 <pmc_switch_mck_to_pllack+0x60>)
   8063c:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8063e:	f023 0303 	bic.w	r3, r3, #3
   80642:	f043 0302 	orr.w	r3, r3, #2
   80646:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80648:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8064a:	f013 0f08 	tst.w	r3, #8
   8064e:	d10a      	bne.n	80666 <pmc_switch_mck_to_pllack+0x56>
   80650:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80654:	4906      	ldr	r1, [pc, #24]	; (80670 <pmc_switch_mck_to_pllack+0x60>)
   80656:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80658:	f012 0f08 	tst.w	r2, #8
   8065c:	d105      	bne.n	8066a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8065e:	3b01      	subs	r3, #1
   80660:	d1f9      	bne.n	80656 <pmc_switch_mck_to_pllack+0x46>
			return 1;
   80662:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80664:	4770      	bx	lr
	return 0;
   80666:	2000      	movs	r0, #0
   80668:	4770      	bx	lr
   8066a:	2000      	movs	r0, #0
   8066c:	4770      	bx	lr
   8066e:	bf00      	nop
   80670:	400e0600 	.word	0x400e0600

00080674 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80674:	b9c8      	cbnz	r0, 806aa <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80676:	4a11      	ldr	r2, [pc, #68]	; (806bc <pmc_switch_mainck_to_xtal+0x48>)
   80678:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8067a:	0209      	lsls	r1, r1, #8
   8067c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8067e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80682:	f023 0303 	bic.w	r3, r3, #3
   80686:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8068a:	f043 0301 	orr.w	r3, r3, #1
   8068e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80690:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80692:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80694:	f013 0f01 	tst.w	r3, #1
   80698:	d0fb      	beq.n	80692 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8069a:	4a08      	ldr	r2, [pc, #32]	; (806bc <pmc_switch_mainck_to_xtal+0x48>)
   8069c:	6a13      	ldr	r3, [r2, #32]
   8069e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   806a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   806a6:	6213      	str	r3, [r2, #32]
   806a8:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   806aa:	4904      	ldr	r1, [pc, #16]	; (806bc <pmc_switch_mainck_to_xtal+0x48>)
   806ac:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   806ae:	4a04      	ldr	r2, [pc, #16]	; (806c0 <pmc_switch_mainck_to_xtal+0x4c>)
   806b0:	401a      	ands	r2, r3
   806b2:	4b04      	ldr	r3, [pc, #16]	; (806c4 <pmc_switch_mainck_to_xtal+0x50>)
   806b4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   806b6:	620b      	str	r3, [r1, #32]
   806b8:	4770      	bx	lr
   806ba:	bf00      	nop
   806bc:	400e0600 	.word	0x400e0600
   806c0:	fec8fffc 	.word	0xfec8fffc
   806c4:	01370002 	.word	0x01370002

000806c8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   806c8:	4b02      	ldr	r3, [pc, #8]	; (806d4 <pmc_osc_is_ready_mainck+0xc>)
   806ca:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   806cc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   806d0:	4770      	bx	lr
   806d2:	bf00      	nop
   806d4:	400e0600 	.word	0x400e0600

000806d8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   806d8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   806dc:	4b01      	ldr	r3, [pc, #4]	; (806e4 <pmc_disable_pllack+0xc>)
   806de:	629a      	str	r2, [r3, #40]	; 0x28
   806e0:	4770      	bx	lr
   806e2:	bf00      	nop
   806e4:	400e0600 	.word	0x400e0600

000806e8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   806e8:	4b02      	ldr	r3, [pc, #8]	; (806f4 <pmc_is_locked_pllack+0xc>)
   806ea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   806ec:	f000 0002 	and.w	r0, r0, #2
   806f0:	4770      	bx	lr
   806f2:	bf00      	nop
   806f4:	400e0600 	.word	0x400e0600

000806f8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   806f8:	282c      	cmp	r0, #44	; 0x2c
   806fa:	d81e      	bhi.n	8073a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   806fc:	281f      	cmp	r0, #31
   806fe:	d80c      	bhi.n	8071a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80700:	4b11      	ldr	r3, [pc, #68]	; (80748 <pmc_enable_periph_clk+0x50>)
   80702:	699a      	ldr	r2, [r3, #24]
   80704:	2301      	movs	r3, #1
   80706:	4083      	lsls	r3, r0
   80708:	4393      	bics	r3, r2
   8070a:	d018      	beq.n	8073e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   8070c:	2301      	movs	r3, #1
   8070e:	fa03 f000 	lsl.w	r0, r3, r0
   80712:	4b0d      	ldr	r3, [pc, #52]	; (80748 <pmc_enable_periph_clk+0x50>)
   80714:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80716:	2000      	movs	r0, #0
   80718:	4770      	bx	lr
		ul_id -= 32;
   8071a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8071c:	4b0a      	ldr	r3, [pc, #40]	; (80748 <pmc_enable_periph_clk+0x50>)
   8071e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80722:	2301      	movs	r3, #1
   80724:	4083      	lsls	r3, r0
   80726:	4393      	bics	r3, r2
   80728:	d00b      	beq.n	80742 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   8072a:	2301      	movs	r3, #1
   8072c:	fa03 f000 	lsl.w	r0, r3, r0
   80730:	4b05      	ldr	r3, [pc, #20]	; (80748 <pmc_enable_periph_clk+0x50>)
   80732:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   80736:	2000      	movs	r0, #0
   80738:	4770      	bx	lr
		return 1;
   8073a:	2001      	movs	r0, #1
   8073c:	4770      	bx	lr
	return 0;
   8073e:	2000      	movs	r0, #0
   80740:	4770      	bx	lr
   80742:	2000      	movs	r0, #0
}
   80744:	4770      	bx	lr
   80746:	bf00      	nop
   80748:	400e0600 	.word	0x400e0600

0008074c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   8074c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8074e:	0189      	lsls	r1, r1, #6
   80750:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80752:	2402      	movs	r4, #2
   80754:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80756:	f04f 31ff 	mov.w	r1, #4294967295
   8075a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   8075c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8075e:	605a      	str	r2, [r3, #4]
}
   80760:	bc10      	pop	{r4}
   80762:	4770      	bx	lr

00080764 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80764:	0189      	lsls	r1, r1, #6
   80766:	2305      	movs	r3, #5
   80768:	5043      	str	r3, [r0, r1]
   8076a:	4770      	bx	lr

0008076c <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
   8076c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80770:	614a      	str	r2, [r1, #20]
   80772:	4770      	bx	lr

00080774 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   80774:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80778:	61ca      	str	r2, [r1, #28]
   8077a:	4770      	bx	lr

0008077c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8077c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   80780:	624a      	str	r2, [r1, #36]	; 0x24
   80782:	4770      	bx	lr

00080784 <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80784:	4b2a      	ldr	r3, [pc, #168]	; (80830 <twi_set_speed+0xac>)
   80786:	4299      	cmp	r1, r3
   80788:	d849      	bhi.n	8081e <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
   8078a:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
   8078e:	4299      	cmp	r1, r3
   80790:	d92b      	bls.n	807ea <twi_set_speed+0x66>
{
   80792:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80794:	4c27      	ldr	r4, [pc, #156]	; (80834 <twi_set_speed+0xb0>)
   80796:	fba4 3402 	umull	r3, r4, r4, r2
   8079a:	0ba4      	lsrs	r4, r4, #14
   8079c:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8079e:	4b26      	ldr	r3, [pc, #152]	; (80838 <twi_set_speed+0xb4>)
   807a0:	440b      	add	r3, r1
   807a2:	009b      	lsls	r3, r3, #2
   807a4:	fbb2 f2f3 	udiv	r2, r2, r3
   807a8:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807aa:	2cff      	cmp	r4, #255	; 0xff
   807ac:	d939      	bls.n	80822 <twi_set_speed+0x9e>
   807ae:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
   807b0:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
   807b2:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807b4:	2cff      	cmp	r4, #255	; 0xff
   807b6:	d90d      	bls.n	807d4 <twi_set_speed+0x50>
   807b8:	2907      	cmp	r1, #7
   807ba:	d1f9      	bne.n	807b0 <twi_set_speed+0x2c>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   807bc:	0213      	lsls	r3, r2, #8
   807be:	b29b      	uxth	r3, r3
				TWI_CWGR_CKDIV(ckdiv);		
   807c0:	0409      	lsls	r1, r1, #16
   807c2:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   807c6:	430b      	orrs	r3, r1
   807c8:	b2e4      	uxtb	r4, r4
   807ca:	4323      	orrs	r3, r4
		p_twi->TWI_CWGR =
   807cc:	6103      	str	r3, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
   807ce:	2000      	movs	r0, #0
}
   807d0:	bc10      	pop	{r4}
   807d2:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807d4:	2aff      	cmp	r2, #255	; 0xff
   807d6:	d9f1      	bls.n	807bc <twi_set_speed+0x38>
   807d8:	2906      	cmp	r1, #6
   807da:	d8ef      	bhi.n	807bc <twi_set_speed+0x38>
			ckdiv++;
   807dc:	3101      	adds	r1, #1
			chdiv /= TWI_CLK_DIVIDER;
   807de:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807e0:	2aff      	cmp	r2, #255	; 0xff
   807e2:	d9eb      	bls.n	807bc <twi_set_speed+0x38>
   807e4:	2906      	cmp	r1, #6
   807e6:	d9f9      	bls.n	807dc <twi_set_speed+0x58>
   807e8:	e7e8      	b.n	807bc <twi_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   807ea:	0049      	lsls	r1, r1, #1
   807ec:	fbb2 f2f1 	udiv	r2, r2, r1
   807f0:	3a04      	subs	r2, #4
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807f2:	2aff      	cmp	r2, #255	; 0xff
   807f4:	d911      	bls.n	8081a <twi_set_speed+0x96>
   807f6:	2300      	movs	r3, #0
			ckdiv++;
   807f8:	3301      	adds	r3, #1
			c_lh_div /= TWI_CLK_DIVIDER;
   807fa:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807fc:	2aff      	cmp	r2, #255	; 0xff
   807fe:	d901      	bls.n	80804 <twi_set_speed+0x80>
   80800:	2b07      	cmp	r3, #7
   80802:	d1f9      	bne.n	807f8 <twi_set_speed+0x74>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80804:	0211      	lsls	r1, r2, #8
   80806:	b289      	uxth	r1, r1
				TWI_CWGR_CKDIV(ckdiv);
   80808:	041b      	lsls	r3, r3, #16
   8080a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   8080e:	430b      	orrs	r3, r1
   80810:	b2d2      	uxtb	r2, r2
   80812:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   80814:	6102      	str	r2, [r0, #16]
	return PASS;
   80816:	2000      	movs	r0, #0
   80818:	4770      	bx	lr
	uint32_t ckdiv = 0;
   8081a:	2300      	movs	r3, #0
   8081c:	e7f2      	b.n	80804 <twi_set_speed+0x80>
		return FAIL;
   8081e:	2001      	movs	r0, #1
   80820:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80822:	2aff      	cmp	r2, #255	; 0xff
	uint32_t ckdiv = 0;
   80824:	bf88      	it	hi
   80826:	2100      	movhi	r1, #0
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80828:	d8d8      	bhi.n	807dc <twi_set_speed+0x58>
	uint32_t ckdiv = 0;
   8082a:	2100      	movs	r1, #0
   8082c:	e7c6      	b.n	807bc <twi_set_speed+0x38>
   8082e:	bf00      	nop
   80830:	00061a80 	.word	0x00061a80
   80834:	057619f1 	.word	0x057619f1
   80838:	3ffd1200 	.word	0x3ffd1200

0008083c <twi_master_init>:
{
   8083c:	b538      	push	{r3, r4, r5, lr}
   8083e:	4604      	mov	r4, r0
   80840:	460d      	mov	r5, r1
	p_twi->TWI_IDR = ~0UL;
   80842:	f04f 33ff 	mov.w	r3, #4294967295
   80846:	6283      	str	r3, [r0, #40]	; 0x28
	p_twi->TWI_SR;
   80848:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   8084a:	2380      	movs	r3, #128	; 0x80
   8084c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   8084e:	6b03      	ldr	r3, [r0, #48]	; 0x30
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80850:	2308      	movs	r3, #8
   80852:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   80854:	2320      	movs	r3, #32
   80856:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_MSEN;
   80858:	2304      	movs	r3, #4
   8085a:	6003      	str	r3, [r0, #0]
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   8085c:	680a      	ldr	r2, [r1, #0]
   8085e:	6849      	ldr	r1, [r1, #4]
   80860:	4b05      	ldr	r3, [pc, #20]	; (80878 <twi_master_init+0x3c>)
   80862:	4798      	blx	r3
   80864:	2801      	cmp	r0, #1
   80866:	bf14      	ite	ne
   80868:	2000      	movne	r0, #0
   8086a:	2001      	moveq	r0, #1
	if (p_opt->smbus == 1) {
   8086c:	7a6b      	ldrb	r3, [r5, #9]
   8086e:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   80870:	bf04      	itt	eq
   80872:	2340      	moveq	r3, #64	; 0x40
   80874:	6023      	streq	r3, [r4, #0]
}
   80876:	bd38      	pop	{r3, r4, r5, pc}
   80878:	00080785 	.word	0x00080785

0008087c <twi_mk_addr>:
	if (len == 0)
   8087c:	460a      	mov	r2, r1
   8087e:	b159      	cbz	r1, 80898 <twi_mk_addr+0x1c>
	val = addr[0];
   80880:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
   80882:	2901      	cmp	r1, #1
		val |= addr[1];
   80884:	bfc4      	itt	gt
   80886:	7841      	ldrbgt	r1, [r0, #1]
   80888:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	if (len > 2) {
   8088c:	2a02      	cmp	r2, #2
   8088e:	dd04      	ble.n	8089a <twi_mk_addr+0x1e>
		val |= addr[2];
   80890:	7882      	ldrb	r2, [r0, #2]
   80892:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
   80896:	e000      	b.n	8089a <twi_mk_addr+0x1e>
		return 0;
   80898:	2300      	movs	r3, #0
}
   8089a:	4618      	mov	r0, r3
   8089c:	4770      	bx	lr
	...

000808a0 <twi_master_read>:
{
   808a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cnt = p_packet->length;
   808a2:	68cc      	ldr	r4, [r1, #12]
	if (cnt == 0) {
   808a4:	2c00      	cmp	r4, #0
   808a6:	d04f      	beq.n	80948 <twi_master_read+0xa8>
   808a8:	460b      	mov	r3, r1
   808aa:	4605      	mov	r5, r0
	uint8_t *buffer = p_packet->buffer;
   808ac:	688e      	ldr	r6, [r1, #8]
	p_twi->TWI_MMR = 0;
   808ae:	2000      	movs	r0, #0
   808b0:	6068      	str	r0, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   808b2:	684a      	ldr	r2, [r1, #4]
   808b4:	0212      	lsls	r2, r2, #8
   808b6:	f402 7240 	and.w	r2, r2, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   808ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   808be:	7c09      	ldrb	r1, [r1, #16]
   808c0:	0409      	lsls	r1, r1, #16
   808c2:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
   808c6:	430a      	orrs	r2, r1
   808c8:	606a      	str	r2, [r5, #4]
	p_twi->TWI_IADR = 0;
   808ca:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   808cc:	6859      	ldr	r1, [r3, #4]
   808ce:	4618      	mov	r0, r3
   808d0:	4b22      	ldr	r3, [pc, #136]	; (8095c <twi_master_read+0xbc>)
   808d2:	4798      	blx	r3
   808d4:	60e8      	str	r0, [r5, #12]
	if (cnt == 1) {
   808d6:	2c01      	cmp	r4, #1
   808d8:	d00f      	beq.n	808fa <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START;
   808da:	2301      	movs	r3, #1
   808dc:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
   808de:	2000      	movs	r0, #0
		status = p_twi->TWI_SR;
   808e0:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   808e2:	f413 7f80 	tst.w	r3, #256	; 0x100
   808e6:	d136      	bne.n	80956 <twi_master_read+0xb6>
   808e8:	f643 2197 	movw	r1, #14999	; 0x3a97
		timeout = TWI_TIMEOUT;
   808ec:	f643 2798 	movw	r7, #15000	; 0x3a98
		if (!(status & TWI_SR_RXRDY)) {
   808f0:	f04f 0e01 	mov.w	lr, #1
			p_twi->TWI_CR = TWI_CR_STOP;
   808f4:	f04f 0c02 	mov.w	ip, #2
   808f8:	e019      	b.n	8092e <twi_master_read+0x8e>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   808fa:	2303      	movs	r3, #3
   808fc:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
   808fe:	2001      	movs	r0, #1
   80900:	e7ee      	b.n	808e0 <twi_master_read+0x40>
		if (!(status & TWI_SR_RXRDY)) {
   80902:	460a      	mov	r2, r1
   80904:	4670      	mov	r0, lr
   80906:	e00c      	b.n	80922 <twi_master_read+0x82>
		if (cnt == 1  && !stop_sent) {
   80908:	b908      	cbnz	r0, 8090e <twi_master_read+0x6e>
			p_twi->TWI_CR = TWI_CR_STOP;
   8090a:	f8c5 c000 	str.w	ip, [r5]
		if (!(status & TWI_SR_RXRDY)) {
   8090e:	f013 0f02 	tst.w	r3, #2
   80912:	d0f6      	beq.n	80902 <twi_master_read+0x62>
   80914:	4670      	mov	r0, lr
		*buffer++ = p_twi->TWI_RHR;
   80916:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   80918:	7033      	strb	r3, [r6, #0]
		cnt--;
   8091a:	3c01      	subs	r4, #1
		*buffer++ = p_twi->TWI_RHR;
   8091c:	3601      	adds	r6, #1
		timeout = TWI_TIMEOUT;
   8091e:	463a      	mov	r2, r7
	while (cnt > 0) {
   80920:	b164      	cbz	r4, 8093c <twi_master_read+0x9c>
		status = p_twi->TWI_SR;
   80922:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   80924:	f413 7f80 	tst.w	r3, #256	; 0x100
   80928:	d111      	bne.n	8094e <twi_master_read+0xae>
		if (!timeout--) {
   8092a:	1e51      	subs	r1, r2, #1
   8092c:	b18a      	cbz	r2, 80952 <twi_master_read+0xb2>
		if (cnt == 1  && !stop_sent) {
   8092e:	2c01      	cmp	r4, #1
   80930:	d0ea      	beq.n	80908 <twi_master_read+0x68>
		if (!(status & TWI_SR_RXRDY)) {
   80932:	f013 0f02 	tst.w	r3, #2
   80936:	d1ee      	bne.n	80916 <twi_master_read+0x76>
   80938:	460a      	mov	r2, r1
   8093a:	e7f1      	b.n	80920 <twi_master_read+0x80>
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   8093c:	6a2b      	ldr	r3, [r5, #32]
   8093e:	f013 0f01 	tst.w	r3, #1
   80942:	d0fb      	beq.n	8093c <twi_master_read+0x9c>
	p_twi->TWI_SR;
   80944:	6a2b      	ldr	r3, [r5, #32]
	return TWI_SUCCESS;
   80946:	e000      	b.n	8094a <twi_master_read+0xaa>
		return TWI_INVALID_ARGUMENT;
   80948:	2401      	movs	r4, #1
}
   8094a:	4620      	mov	r0, r4
   8094c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return TWI_RECEIVE_NACK;
   8094e:	2405      	movs	r4, #5
   80950:	e7fb      	b.n	8094a <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
   80952:	2409      	movs	r4, #9
   80954:	e7f9      	b.n	8094a <twi_master_read+0xaa>
			return TWI_RECEIVE_NACK;
   80956:	2405      	movs	r4, #5
   80958:	e7f7      	b.n	8094a <twi_master_read+0xaa>
   8095a:	bf00      	nop
   8095c:	0008087d 	.word	0x0008087d

00080960 <twi_master_write>:
{
   80960:	b570      	push	{r4, r5, r6, lr}
	uint32_t cnt = p_packet->length;
   80962:	68cd      	ldr	r5, [r1, #12]
	if (cnt == 0) {
   80964:	2d00      	cmp	r5, #0
   80966:	d035      	beq.n	809d4 <twi_master_write+0x74>
   80968:	460b      	mov	r3, r1
   8096a:	4604      	mov	r4, r0
	uint8_t *buffer = p_packet->buffer;
   8096c:	688e      	ldr	r6, [r1, #8]
	p_twi->TWI_MMR = 0;
   8096e:	2000      	movs	r0, #0
   80970:	6060      	str	r0, [r4, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   80972:	7c0a      	ldrb	r2, [r1, #16]
   80974:	0412      	lsls	r2, r2, #16
   80976:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   8097a:	6849      	ldr	r1, [r1, #4]
   8097c:	0209      	lsls	r1, r1, #8
   8097e:	f401 7140 	and.w	r1, r1, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   80982:	430a      	orrs	r2, r1
   80984:	6062      	str	r2, [r4, #4]
	p_twi->TWI_IADR = 0;
   80986:	60e0      	str	r0, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80988:	6859      	ldr	r1, [r3, #4]
   8098a:	4618      	mov	r0, r3
   8098c:	4b15      	ldr	r3, [pc, #84]	; (809e4 <twi_master_write+0x84>)
   8098e:	4798      	blx	r3
   80990:	60e0      	str	r0, [r4, #12]
		status = p_twi->TWI_SR;
   80992:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   80994:	f413 7f80 	tst.w	r3, #256	; 0x100
   80998:	d006      	beq.n	809a8 <twi_master_write+0x48>
			return TWI_RECEIVE_NACK;
   8099a:	2505      	movs	r5, #5
   8099c:	e01b      	b.n	809d6 <twi_master_write+0x76>
	while (cnt > 0) {
   8099e:	b15d      	cbz	r5, 809b8 <twi_master_write+0x58>
		status = p_twi->TWI_SR;
   809a0:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   809a2:	f413 7f80 	tst.w	r3, #256	; 0x100
   809a6:	d118      	bne.n	809da <twi_master_write+0x7a>
		if (!(status & TWI_SR_TXRDY)) {
   809a8:	f013 0f04 	tst.w	r3, #4
   809ac:	d0f7      	beq.n	8099e <twi_master_write+0x3e>
		p_twi->TWI_THR = *buffer++;
   809ae:	7833      	ldrb	r3, [r6, #0]
   809b0:	6363      	str	r3, [r4, #52]	; 0x34
		cnt--;
   809b2:	3d01      	subs	r5, #1
		p_twi->TWI_THR = *buffer++;
   809b4:	3601      	adds	r6, #1
   809b6:	e7f2      	b.n	8099e <twi_master_write+0x3e>
		status = p_twi->TWI_SR;
   809b8:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   809ba:	f413 7f80 	tst.w	r3, #256	; 0x100
   809be:	d10e      	bne.n	809de <twi_master_write+0x7e>
		if (status & TWI_SR_TXRDY) {
   809c0:	f013 0f04 	tst.w	r3, #4
   809c4:	d0f8      	beq.n	809b8 <twi_master_write+0x58>
	p_twi->TWI_CR = TWI_CR_STOP;
   809c6:	2302      	movs	r3, #2
   809c8:	6023      	str	r3, [r4, #0]
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   809ca:	6a23      	ldr	r3, [r4, #32]
   809cc:	f013 0f01 	tst.w	r3, #1
   809d0:	d0fb      	beq.n	809ca <twi_master_write+0x6a>
   809d2:	e000      	b.n	809d6 <twi_master_write+0x76>
		return TWI_INVALID_ARGUMENT;
   809d4:	2501      	movs	r5, #1
}
   809d6:	4628      	mov	r0, r5
   809d8:	bd70      	pop	{r4, r5, r6, pc}
			return TWI_RECEIVE_NACK;
   809da:	2505      	movs	r5, #5
   809dc:	e7fb      	b.n	809d6 <twi_master_write+0x76>
			return TWI_RECEIVE_NACK;
   809de:	2505      	movs	r5, #5
   809e0:	e7f9      	b.n	809d6 <twi_master_write+0x76>
   809e2:	bf00      	nop
   809e4:	0008087d 	.word	0x0008087d

000809e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   809e8:	e7fe      	b.n	809e8 <Dummy_Handler>
	...

000809ec <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   809ec:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   809ee:	4b1c      	ldr	r3, [pc, #112]	; (80a60 <Reset_Handler+0x74>)
   809f0:	4a1c      	ldr	r2, [pc, #112]	; (80a64 <Reset_Handler+0x78>)
   809f2:	429a      	cmp	r2, r3
   809f4:	d010      	beq.n	80a18 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   809f6:	4b1c      	ldr	r3, [pc, #112]	; (80a68 <Reset_Handler+0x7c>)
   809f8:	4a19      	ldr	r2, [pc, #100]	; (80a60 <Reset_Handler+0x74>)
   809fa:	429a      	cmp	r2, r3
   809fc:	d20c      	bcs.n	80a18 <Reset_Handler+0x2c>
   809fe:	3b01      	subs	r3, #1
   80a00:	1a9b      	subs	r3, r3, r2
   80a02:	f023 0303 	bic.w	r3, r3, #3
   80a06:	3304      	adds	r3, #4
   80a08:	4413      	add	r3, r2
   80a0a:	4916      	ldr	r1, [pc, #88]	; (80a64 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   80a0c:	f851 0b04 	ldr.w	r0, [r1], #4
   80a10:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   80a14:	429a      	cmp	r2, r3
   80a16:	d1f9      	bne.n	80a0c <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80a18:	4b14      	ldr	r3, [pc, #80]	; (80a6c <Reset_Handler+0x80>)
   80a1a:	4a15      	ldr	r2, [pc, #84]	; (80a70 <Reset_Handler+0x84>)
   80a1c:	429a      	cmp	r2, r3
   80a1e:	d20a      	bcs.n	80a36 <Reset_Handler+0x4a>
   80a20:	3b01      	subs	r3, #1
   80a22:	1a9b      	subs	r3, r3, r2
   80a24:	f023 0303 	bic.w	r3, r3, #3
   80a28:	3304      	adds	r3, #4
   80a2a:	4413      	add	r3, r2
		*pDest++ = 0;
   80a2c:	2100      	movs	r1, #0
   80a2e:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   80a32:	4293      	cmp	r3, r2
   80a34:	d1fb      	bne.n	80a2e <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80a36:	4b0f      	ldr	r3, [pc, #60]	; (80a74 <Reset_Handler+0x88>)
   80a38:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80a3c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80a40:	490d      	ldr	r1, [pc, #52]	; (80a78 <Reset_Handler+0x8c>)
   80a42:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80a44:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80a48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80a4c:	d203      	bcs.n	80a56 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80a4e:	688b      	ldr	r3, [r1, #8]
   80a50:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80a54:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80a56:	4b09      	ldr	r3, [pc, #36]	; (80a7c <Reset_Handler+0x90>)
   80a58:	4798      	blx	r3

	/* Branch to main function */
	main();
   80a5a:	4b09      	ldr	r3, [pc, #36]	; (80a80 <Reset_Handler+0x94>)
   80a5c:	4798      	blx	r3
   80a5e:	e7fe      	b.n	80a5e <Reset_Handler+0x72>
   80a60:	20070000 	.word	0x20070000
   80a64:	00084518 	.word	0x00084518
   80a68:	20070970 	.word	0x20070970
   80a6c:	20072450 	.word	0x20072450
   80a70:	20070970 	.word	0x20070970
   80a74:	00080000 	.word	0x00080000
   80a78:	e000ed00 	.word	0xe000ed00
   80a7c:	00083a65 	.word	0x00083a65
   80a80:	00082cd1 	.word	0x00082cd1

00080a84 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80a84:	4b3d      	ldr	r3, [pc, #244]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a88:	f003 0303 	and.w	r3, r3, #3
   80a8c:	2b03      	cmp	r3, #3
   80a8e:	d80e      	bhi.n	80aae <SystemCoreClockUpdate+0x2a>
   80a90:	e8df f003 	tbb	[pc, r3]
   80a94:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80a98:	4b39      	ldr	r3, [pc, #228]	; (80b80 <SystemCoreClockUpdate+0xfc>)
   80a9a:	695b      	ldr	r3, [r3, #20]
   80a9c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80aa0:	bf14      	ite	ne
   80aa2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80aa6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80aaa:	4b36      	ldr	r3, [pc, #216]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80aac:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80aae:	4b33      	ldr	r3, [pc, #204]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80ab2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80ab6:	2b70      	cmp	r3, #112	; 0x70
   80ab8:	d057      	beq.n	80b6a <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80aba:	4b30      	ldr	r3, [pc, #192]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80abc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80abe:	4931      	ldr	r1, [pc, #196]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80ac0:	f3c2 1202 	ubfx	r2, r2, #4, #3
   80ac4:	680b      	ldr	r3, [r1, #0]
   80ac6:	40d3      	lsrs	r3, r2
   80ac8:	600b      	str	r3, [r1, #0]
   80aca:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80acc:	4b2b      	ldr	r3, [pc, #172]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80ace:	6a1b      	ldr	r3, [r3, #32]
   80ad0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ad4:	d003      	beq.n	80ade <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80ad6:	4a2c      	ldr	r2, [pc, #176]	; (80b88 <SystemCoreClockUpdate+0x104>)
   80ad8:	4b2a      	ldr	r3, [pc, #168]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80ada:	601a      	str	r2, [r3, #0]
   80adc:	e7e7      	b.n	80aae <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80ade:	4a2b      	ldr	r2, [pc, #172]	; (80b8c <SystemCoreClockUpdate+0x108>)
   80ae0:	4b28      	ldr	r3, [pc, #160]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80ae2:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80ae4:	4b25      	ldr	r3, [pc, #148]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80ae6:	6a1b      	ldr	r3, [r3, #32]
   80ae8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80aec:	2b10      	cmp	r3, #16
   80aee:	d005      	beq.n	80afc <SystemCoreClockUpdate+0x78>
   80af0:	2b20      	cmp	r3, #32
   80af2:	d1dc      	bne.n	80aae <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   80af4:	4a24      	ldr	r2, [pc, #144]	; (80b88 <SystemCoreClockUpdate+0x104>)
   80af6:	4b23      	ldr	r3, [pc, #140]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80af8:	601a      	str	r2, [r3, #0]
				break;
   80afa:	e7d8      	b.n	80aae <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   80afc:	4a24      	ldr	r2, [pc, #144]	; (80b90 <SystemCoreClockUpdate+0x10c>)
   80afe:	4b21      	ldr	r3, [pc, #132]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b00:	601a      	str	r2, [r3, #0]
				break;
   80b02:	e7d4      	b.n	80aae <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80b04:	4b1d      	ldr	r3, [pc, #116]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80b06:	6a1b      	ldr	r3, [r3, #32]
   80b08:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80b0c:	d00c      	beq.n	80b28 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80b0e:	4a1e      	ldr	r2, [pc, #120]	; (80b88 <SystemCoreClockUpdate+0x104>)
   80b10:	4b1c      	ldr	r3, [pc, #112]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b12:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80b14:	4b19      	ldr	r3, [pc, #100]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b18:	f003 0303 	and.w	r3, r3, #3
   80b1c:	2b02      	cmp	r3, #2
   80b1e:	d016      	beq.n	80b4e <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80b20:	4a1c      	ldr	r2, [pc, #112]	; (80b94 <SystemCoreClockUpdate+0x110>)
   80b22:	4b18      	ldr	r3, [pc, #96]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b24:	601a      	str	r2, [r3, #0]
   80b26:	e7c2      	b.n	80aae <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80b28:	4a18      	ldr	r2, [pc, #96]	; (80b8c <SystemCoreClockUpdate+0x108>)
   80b2a:	4b16      	ldr	r3, [pc, #88]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b2c:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80b2e:	4b13      	ldr	r3, [pc, #76]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80b30:	6a1b      	ldr	r3, [r3, #32]
   80b32:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b36:	2b10      	cmp	r3, #16
   80b38:	d005      	beq.n	80b46 <SystemCoreClockUpdate+0xc2>
   80b3a:	2b20      	cmp	r3, #32
   80b3c:	d1ea      	bne.n	80b14 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   80b3e:	4a12      	ldr	r2, [pc, #72]	; (80b88 <SystemCoreClockUpdate+0x104>)
   80b40:	4b10      	ldr	r3, [pc, #64]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b42:	601a      	str	r2, [r3, #0]
				break;
   80b44:	e7e6      	b.n	80b14 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   80b46:	4a12      	ldr	r2, [pc, #72]	; (80b90 <SystemCoreClockUpdate+0x10c>)
   80b48:	4b0e      	ldr	r3, [pc, #56]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b4a:	601a      	str	r2, [r3, #0]
				break;
   80b4c:	e7e2      	b.n	80b14 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80b4e:	4a0b      	ldr	r2, [pc, #44]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80b50:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80b52:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80b54:	480b      	ldr	r0, [pc, #44]	; (80b84 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80b56:	f3c1 410a 	ubfx	r1, r1, #16, #11
   80b5a:	6803      	ldr	r3, [r0, #0]
   80b5c:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80b60:	b2d2      	uxtb	r2, r2
   80b62:	fbb3 f3f2 	udiv	r3, r3, r2
   80b66:	6003      	str	r3, [r0, #0]
   80b68:	e7a1      	b.n	80aae <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   80b6a:	4a06      	ldr	r2, [pc, #24]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b6c:	6813      	ldr	r3, [r2, #0]
   80b6e:	490a      	ldr	r1, [pc, #40]	; (80b98 <SystemCoreClockUpdate+0x114>)
   80b70:	fba1 1303 	umull	r1, r3, r1, r3
   80b74:	085b      	lsrs	r3, r3, #1
   80b76:	6013      	str	r3, [r2, #0]
   80b78:	4770      	bx	lr
   80b7a:	bf00      	nop
   80b7c:	400e0600 	.word	0x400e0600
   80b80:	400e1a10 	.word	0x400e1a10
   80b84:	2007012c 	.word	0x2007012c
   80b88:	00b71b00 	.word	0x00b71b00
   80b8c:	003d0900 	.word	0x003d0900
   80b90:	007a1200 	.word	0x007a1200
   80b94:	0e4e1c00 	.word	0x0e4e1c00
   80b98:	aaaaaaab 	.word	0xaaaaaaab

00080b9c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80b9c:	4b0a      	ldr	r3, [pc, #40]	; (80bc8 <_sbrk+0x2c>)
   80b9e:	681b      	ldr	r3, [r3, #0]
   80ba0:	b153      	cbz	r3, 80bb8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   80ba2:	4b09      	ldr	r3, [pc, #36]	; (80bc8 <_sbrk+0x2c>)
   80ba4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80ba6:	181a      	adds	r2, r3, r0
   80ba8:	4908      	ldr	r1, [pc, #32]	; (80bcc <_sbrk+0x30>)
   80baa:	4291      	cmp	r1, r2
   80bac:	db08      	blt.n	80bc0 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   80bae:	4610      	mov	r0, r2
   80bb0:	4a05      	ldr	r2, [pc, #20]	; (80bc8 <_sbrk+0x2c>)
   80bb2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80bb4:	4618      	mov	r0, r3
   80bb6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   80bb8:	4a05      	ldr	r2, [pc, #20]	; (80bd0 <_sbrk+0x34>)
   80bba:	4b03      	ldr	r3, [pc, #12]	; (80bc8 <_sbrk+0x2c>)
   80bbc:	601a      	str	r2, [r3, #0]
   80bbe:	e7f0      	b.n	80ba2 <_sbrk+0x6>
		return (caddr_t) -1;	
   80bc0:	f04f 30ff 	mov.w	r0, #4294967295
}
   80bc4:	4770      	bx	lr
   80bc6:	bf00      	nop
   80bc8:	2007098c 	.word	0x2007098c
   80bcc:	20087ffc 	.word	0x20087ffc
   80bd0:	20074450 	.word	0x20074450

00080bd4 <adc_initialize>:

#include "ADC.h" 

/* A global Analog to Digital Controller initialization function */
void adc_initialize(void)
{
   80bd4:	b570      	push	{r4, r5, r6, lr}
	pmc_enable_periph_clk(ID_ADC);
   80bd6:	2025      	movs	r0, #37	; 0x25
   80bd8:	4b19      	ldr	r3, [pc, #100]	; (80c40 <adc_initialize+0x6c>)
   80bda:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), ADC_FREQ_MIN, ADC_STARTUP_TIME_4);
   80bdc:	4c19      	ldr	r4, [pc, #100]	; (80c44 <adc_initialize+0x70>)
   80bde:	f44f 2380 	mov.w	r3, #262144	; 0x40000
   80be2:	4a19      	ldr	r2, [pc, #100]	; (80c48 <adc_initialize+0x74>)
   80be4:	4919      	ldr	r1, [pc, #100]	; (80c4c <adc_initialize+0x78>)
   80be6:	4620      	mov	r0, r4
   80be8:	4d19      	ldr	r5, [pc, #100]	; (80c50 <adc_initialize+0x7c>)
   80bea:	47a8      	blx	r5
	adc_configure_timing(ADC, 1, ADC_SETTLING_TIME_3, 1);
   80bec:	2301      	movs	r3, #1
   80bee:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   80bf2:	4619      	mov	r1, r3
   80bf4:	4620      	mov	r0, r4
   80bf6:	4d17      	ldr	r5, [pc, #92]	; (80c54 <adc_initialize+0x80>)
   80bf8:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
   80bfa:	2110      	movs	r1, #16
   80bfc:	4620      	mov	r0, r4
   80bfe:	4b16      	ldr	r3, [pc, #88]	; (80c58 <adc_initialize+0x84>)
   80c00:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
   80c02:	2200      	movs	r2, #0
   80c04:	4611      	mov	r1, r2
   80c06:	4620      	mov	r0, r4
   80c08:	4b14      	ldr	r3, [pc, #80]	; (80c5c <adc_initialize+0x88>)
   80c0a:	4798      	blx	r3
	adc_enable_tag(ADC);
   80c0c:	4620      	mov	r0, r4
   80c0e:	4b14      	ldr	r3, [pc, #80]	; (80c60 <adc_initialize+0x8c>)
   80c10:	4798      	blx	r3
   80c12:	2300      	movs	r3, #0

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
			AdcChannels[i] = 0;
   80c14:	4e13      	ldr	r6, [pc, #76]	; (80c64 <adc_initialize+0x90>)
   80c16:	461a      	mov	r2, r3
		for (uint16_t j = 0; j < ADC_MEDIAN_FILTER_LENGTH; j++)
			AdcData[i][j] = 0;
   80c18:	4c13      	ldr	r4, [pc, #76]	; (80c68 <adc_initialize+0x94>)
		AdcMedianCounter[i] = 0;
   80c1a:	4d14      	ldr	r5, [pc, #80]	; (80c6c <adc_initialize+0x98>)
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
   80c1c:	b2d9      	uxtb	r1, r3
   80c1e:	2906      	cmp	r1, #6
			AdcChannels[i] = 0;
   80c20:	bf98      	it	ls
   80c22:	54f2      	strbls	r2, [r6, r3]
			AdcData[i][j] = 0;
   80c24:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   80c28:	eb04 0140 	add.w	r1, r4, r0, lsl #1
   80c2c:	f824 2010 	strh.w	r2, [r4, r0, lsl #1]
   80c30:	804a      	strh	r2, [r1, #2]
   80c32:	808a      	strh	r2, [r1, #4]
		AdcMedianCounter[i] = 0;
   80c34:	54ea      	strb	r2, [r5, r3]
   80c36:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
   80c38:	2b0f      	cmp	r3, #15
   80c3a:	d1ef      	bne.n	80c1c <adc_initialize+0x48>
	}

	
}
   80c3c:	bd70      	pop	{r4, r5, r6, pc}
   80c3e:	bf00      	nop
   80c40:	000806f9 	.word	0x000806f9
   80c44:	400c0000 	.word	0x400c0000
   80c48:	000f4240 	.word	0x000f4240
   80c4c:	0a037a00 	.word	0x0a037a00
   80c50:	00080279 	.word	0x00080279
   80c54:	000802cb 	.word	0x000802cb
   80c58:	000802ad 	.word	0x000802ad
   80c5c:	000802bd 	.word	0x000802bd
   80c60:	000802f7 	.word	0x000802f7
   80c64:	20071f80 	.word	0x20071f80
   80c68:	20071a6c 	.word	0x20071a6c
   80c6c:	20071ae0 	.word	0x20071ae0

00080c70 <adc_turn_on_multiple_channels>:
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
   80c70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80c74:	468a      	mov	sl, r1
   80c76:	4693      	mov	fp, r2
   80c78:	4681      	mov	r9, r0
   80c7a:	f100 0807 	add.w	r8, r0, #7
   80c7e:	4604      	mov	r4, r0
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80c80:	4f0d      	ldr	r7, [pc, #52]	; (80cb8 <adc_turn_on_multiple_channels+0x48>)
   80c82:	4e0e      	ldr	r6, [pc, #56]	; (80cbc <adc_turn_on_multiple_channels+0x4c>)
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80c84:	4d0e      	ldr	r5, [pc, #56]	; (80cc0 <adc_turn_on_multiple_channels+0x50>)
		adc_enable_channel(ADC, ChannelNumber[i]);
   80c86:	7821      	ldrb	r1, [r4, #0]
   80c88:	4638      	mov	r0, r7
   80c8a:	47b0      	blx	r6
   80c8c:	eba4 0309 	sub.w	r3, r4, r9
		AdcChannels[i] = ChannelNumber[i];	
   80c90:	f814 2b01 	ldrb.w	r2, [r4], #1
   80c94:	54ea      	strb	r2, [r5, r3]
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
   80c96:	4544      	cmp	r4, r8
   80c98:	d1f5      	bne.n	80c86 <adc_turn_on_multiple_channels+0x16>
		//uart_print_string("Channel: "); uart_print_int(channel_number[i]);
	}
	if (EnableAdcInterrupt)
   80c9a:	f1ba 0f00 	cmp.w	sl, #0
   80c9e:	d101      	bne.n	80ca4 <adc_turn_on_multiple_channels+0x34>
   80ca0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	{
		adc_enable_interrupt(ADC, ADC_IER_DRDY);
   80ca4:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
   80ca8:	4803      	ldr	r0, [pc, #12]	; (80cb8 <adc_turn_on_multiple_channels+0x48>)
   80caa:	4b06      	ldr	r3, [pc, #24]	; (80cc4 <adc_turn_on_multiple_channels+0x54>)
   80cac:	4798      	blx	r3
		interrupts_enable_interrupt_vector(ADC_IRQn, AdcInterruptPriority);
   80cae:	4659      	mov	r1, fp
   80cb0:	2025      	movs	r0, #37	; 0x25
   80cb2:	4b05      	ldr	r3, [pc, #20]	; (80cc8 <adc_turn_on_multiple_channels+0x58>)
   80cb4:	4798      	blx	r3
	}
}
   80cb6:	e7f3      	b.n	80ca0 <adc_turn_on_multiple_channels+0x30>
   80cb8:	400c0000 	.word	0x400c0000
   80cbc:	000802ed 	.word	0x000802ed
   80cc0:	20071f80 	.word	0x20071f80
   80cc4:	00080301 	.word	0x00080301
   80cc8:	0008187d 	.word	0x0008187d

00080ccc <ADC_Handler>:

void ADC_Handler(void)
{
   80ccc:	b410      	push	{r4}
	7 6 5 4 3 2 1 0
	     LDATA   
	CHNB: Channel number
	LDATA: Last Data Converted */
	/************************************************************************/
	uint16_t Result = ADC->ADC_LCDR; //Last converted data register
   80cce:	4b0f      	ldr	r3, [pc, #60]	; (80d0c <ADC_Handler+0x40>)
   80cd0:	6a1b      	ldr	r3, [r3, #32]
   80cd2:	b29b      	uxth	r3, r3
	uint16_t ChannelNumber = ((Result & 0xF000) >> 12);
	AdcData[ChannelNumber][AdcMedianCounter[ChannelNumber]] = (0x0FFF & Result); // Discard channel number from results
   80cd4:	0b19      	lsrs	r1, r3, #12
   80cd6:	480e      	ldr	r0, [pc, #56]	; (80d10 <ADC_Handler+0x44>)
   80cd8:	5c42      	ldrb	r2, [r0, r1]
   80cda:	f3c3 030b 	ubfx	r3, r3, #0, #12
   80cde:	eb01 0441 	add.w	r4, r1, r1, lsl #1
   80ce2:	4422      	add	r2, r4
   80ce4:	4c0b      	ldr	r4, [pc, #44]	; (80d14 <ADC_Handler+0x48>)
   80ce6:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
	AdcMedianCounter[ChannelNumber] = (AdcMedianCounter[ChannelNumber] + 1) % ADC_MEDIAN_FILTER_LENGTH;
   80cea:	5c43      	ldrb	r3, [r0, r1]
   80cec:	3301      	adds	r3, #1
   80cee:	4a0a      	ldr	r2, [pc, #40]	; (80d18 <ADC_Handler+0x4c>)
   80cf0:	fb82 4203 	smull	r4, r2, r2, r3
   80cf4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
   80cf8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   80cfc:	1a9b      	subs	r3, r3, r2
   80cfe:	b2db      	uxtb	r3, r3
   80d00:	5443      	strb	r3, [r0, r1]
	AdcFlag = TRUE;
   80d02:	2201      	movs	r2, #1
   80d04:	4b05      	ldr	r3, [pc, #20]	; (80d1c <ADC_Handler+0x50>)
   80d06:	701a      	strb	r2, [r3, #0]
   80d08:	bc10      	pop	{r4}
   80d0a:	4770      	bx	lr
   80d0c:	400c0000 	.word	0x400c0000
   80d10:	20071ae0 	.word	0x20071ae0
   80d14:	20071a6c 	.word	0x20071a6c
   80d18:	55555556 	.word	0x55555556
   80d1c:	20071f7c 	.word	0x20071f7c

00080d20 <decoders_set_inj_or_ign_event>:
	

}

void decoders_set_inj_or_ign_event(uint8_t CurrentCrankTooth, uint32_t CurrentCrankToothCounter, struct cylinder_output_manager *Inj_or_Ign, uint32_t PulseWidth, uint16_t DegreeOff)
{
   80d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80d24:	b083      	sub	sp, #12
   80d26:	4683      	mov	fp, r0
   80d28:	460f      	mov	r7, r1
   80d2a:	4615      	mov	r5, r2
   80d2c:	f8bd 8030 	ldrh.w	r8, [sp, #48]	; 0x30
	int16_t DegreeOn = DegreeOff - math_convert_pulsewidth_to_crank_degrees(PulseWidth);
   80d30:	4618      	mov	r0, r3
   80d32:	4b30      	ldr	r3, [pc, #192]	; (80df4 <decoders_set_inj_or_ign_event+0xd4>)
   80d34:	4798      	blx	r3
   80d36:	eba8 0300 	sub.w	r3, r8, r0
   80d3a:	b21b      	sxth	r3, r3
   80d3c:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
		// TODO: TURN THE INJECTOR/IGNITION ON
		// PROBABLY SET SOME FLAG OR SOME
	}
	
	// The number of teeths are calculated
	uint16_t TeethsOFF = math_convert_degree_to_teeth_count(DegreeOff); // OFF means when to turn off the injector
   80d40:	4640      	mov	r0, r8
   80d42:	4e2d      	ldr	r6, [pc, #180]	; (80df8 <decoders_set_inj_or_ign_event+0xd8>)
   80d44:	47b0      	blx	r6
   80d46:	4681      	mov	r9, r0
	uint16_t TeethsON = math_convert_degree_to_teeth_count(DegreeOn); // ON means when to turn on the injector
   80d48:	b2a0      	uxth	r0, r4
   80d4a:	47b0      	blx	r6
   80d4c:	4682      	mov	sl, r0
	//uint16_t InjTeethsON = InjTeethsOFF - (math_convert_pulsewidth_to_teeth_count(PulseWidth + InjectorOpenTime) + 1); // 1 is because it floors the calculation and it is better to get always scaled one up since it is also timer dependant
	
	// The event tooth is found according to the delay teeths calculated above, here are missing tooth counts skipped and taken into account for timers
	uint32_t EventToothOFF = CurrentCrankToothCounter, EventToothON = CurrentCrankToothCounter; // Copying values to different register, to be able to manipulate the values without changing CurrentCrankToothCounter
   80d4e:	9701      	str	r7, [sp, #4]
   80d50:	9700      	str	r7, [sp, #0]
	uint32_t NrOfMissingTeethsAtEventOFF = math_find_event_tooth_from_number_of_teeths(CurrentCrankTooth, &EventToothOFF, TeethsOFF);
   80d52:	fa1f f68b 	uxth.w	r6, fp
   80d56:	fa1f f289 	uxth.w	r2, r9
   80d5a:	a901      	add	r1, sp, #4
   80d5c:	4630      	mov	r0, r6
   80d5e:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 80e00 <decoders_set_inj_or_ign_event+0xe0>
   80d62:	47c8      	blx	r9
   80d64:	4607      	mov	r7, r0
	uint32_t NrOfMissingTeethsAtEventON = math_find_event_tooth_from_number_of_teeths(CurrentCrankTooth, &EventToothON, TeethsON);
   80d66:	fa1f f28a 	uxth.w	r2, sl
   80d6a:	4669      	mov	r1, sp
   80d6c:	4630      	mov	r0, r6
   80d6e:	47c8      	blx	r9
	
	// Load the event tooth to the according cylinder struct
	Inj_or_Ign->ToothOff = EventToothOFF;
   80d70:	9a01      	ldr	r2, [sp, #4]
   80d72:	60ea      	str	r2, [r5, #12]
	Inj_or_Ign->ToothOn = EventToothON;
   80d74:	9b00      	ldr	r3, [sp, #0]
   80d76:	60ab      	str	r3, [r5, #8]
	
	if (Inj_or_Ign->ToothOn == Inj_or_Ign->ToothOff)
   80d78:	429a      	cmp	r2, r3
	{
		// RAISE A FLAG WHICH IS USED IN TIMER INTERRUPT TO LOAD RB THE CntTimingOff
		Inj_or_Ign->EventOnSameTooth = TRUE;
   80d7a:	bf04      	itt	eq
   80d7c:	2301      	moveq	r3, #1
   80d7e:	746b      	strbeq	r3, [r5, #17]
	}
	
	// The number of counts for the timer is calculated here (which is enabled after the EventTooth)
	// If the event is at the last tooth before missing tooth, and if it is applicable it is added to the counts of the timer
	uint32_t TimerTurnOffDegreeAfterTooth = DegreeOff % CrankToothDegreeInterval;
   80d80:	4b1e      	ldr	r3, [pc, #120]	; (80dfc <decoders_set_inj_or_ign_event+0xdc>)
   80d82:	6819      	ldr	r1, [r3, #0]
	uint32_t TimerToothOffPercentage = TimerTurnOffDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80d84:	f8d3 a000 	ldr.w	sl, [r3]
	Inj_or_Ign->CntTimingOff = ((TimerToothOffPercentage + NrOfMissingTeethsAtEventOFF * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80d88:	f8df 9078 	ldr.w	r9, [pc, #120]	; 80e04 <decoders_set_inj_or_ign_event+0xe4>
   80d8c:	f8d9 6000 	ldr.w	r6, [r9]
   80d90:	f8df c074 	ldr.w	ip, [pc, #116]	; 80e08 <decoders_set_inj_or_ign_event+0xe8>
   80d94:	f89c e00f 	ldrb.w	lr, [ip, #15]
	uint32_t TimerTurnOffDegreeAfterTooth = DegreeOff % CrankToothDegreeInterval;
   80d98:	fbb8 f2f1 	udiv	r2, r8, r1
   80d9c:	fb01 8212 	mls	r2, r1, r2, r8
	uint32_t TimerToothOffPercentage = TimerTurnOffDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80da0:	2164      	movs	r1, #100	; 0x64
   80da2:	fb01 f202 	mul.w	r2, r1, r2
   80da6:	fbb2 f2fa 	udiv	r2, r2, sl
	Inj_or_Ign->CntTimingOff = ((TimerToothOffPercentage + NrOfMissingTeethsAtEventOFF * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80daa:	fb01 2207 	mla	r2, r1, r7, r2
   80dae:	fb06 f602 	mul.w	r6, r6, r2
   80db2:	fb0e fe01 	mul.w	lr, lr, r1
   80db6:	fbb6 f6fe 	udiv	r6, r6, lr
   80dba:	606e      	str	r6, [r5, #4]
	
	uint32_t TimerTurnOnDegreeAfterTooth = DegreeOn % CrankToothDegreeInterval;
   80dbc:	681f      	ldr	r7, [r3, #0]
	uint32_t TimerToothOnPercentage = TimerTurnOnDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80dbe:	f8d3 e000 	ldr.w	lr, [r3]
	Inj_or_Ign->CntTimingOn = ((TimerToothOnPercentage + NrOfMissingTeethsAtEventON * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80dc2:	f8d9 2000 	ldr.w	r2, [r9]
   80dc6:	f89c 600f 	ldrb.w	r6, [ip, #15]
	uint32_t TimerTurnOnDegreeAfterTooth = DegreeOn % CrankToothDegreeInterval;
   80dca:	fbb4 f3f7 	udiv	r3, r4, r7
   80dce:	fb07 4313 	mls	r3, r7, r3, r4
	uint32_t TimerToothOnPercentage = TimerTurnOnDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80dd2:	fb01 f303 	mul.w	r3, r1, r3
   80dd6:	fbb3 f3fe 	udiv	r3, r3, lr
	Inj_or_Ign->CntTimingOn = ((TimerToothOnPercentage + NrOfMissingTeethsAtEventON * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80dda:	fb01 3000 	mla	r0, r1, r0, r3
   80dde:	fb02 f000 	mul.w	r0, r2, r0
   80de2:	fb06 f101 	mul.w	r1, r6, r1
   80de6:	fbb0 f1f1 	udiv	r1, r0, r1
   80dea:	6029      	str	r1, [r5, #0]
}
   80dec:	b003      	add	sp, #12
   80dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80df2:	bf00      	nop
   80df4:	00081d71 	.word	0x00081d71
   80df8:	00081d4d 	.word	0x00081d4d
   80dfc:	20071f70 	.word	0x20071f70
   80e00:	00081da5 	.word	0x00081da5
   80e04:	200709d8 	.word	0x200709d8
   80e08:	20071170 	.word	0x20071170

00080e0c <decoders_tach_event>:
{
   80e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80e10:	b083      	sub	sp, #12
   80e12:	4605      	mov	r5, r0
   80e14:	468b      	mov	fp, r1
	uint8_t NrCylinderDividedByTwo =  engine_config2.NrCylinders / 2;
   80e16:	493a      	ldr	r1, [pc, #232]	; (80f00 <decoders_tach_event+0xf4>)
   80e18:	f891 3036 	ldrb.w	r3, [r1, #54]	; 0x36
	uint32_t TachEventNumber = (CurrentCrankTooth - TachEventDelayTeeths) / TachPulse; // Represents count of tach event in one revolution 
   80e1c:	4a39      	ldr	r2, [pc, #228]	; (80f04 <decoders_tach_event+0xf8>)
   80e1e:	7812      	ldrb	r2, [r2, #0]
   80e20:	4839      	ldr	r0, [pc, #228]	; (80f08 <decoders_tach_event+0xfc>)
   80e22:	7804      	ldrb	r4, [r0, #0]
   80e24:	b2e4      	uxtb	r4, r4
	uint32_t CylinderOffset = (engine_config4.SecondTriggerPolar ^ CamSignalFlag) * (NrCylinderDividedByTwo); // Represent first bank or second bank
   80e26:	4839      	ldr	r0, [pc, #228]	; (80f0c <decoders_tach_event+0x100>)
   80e28:	f890 8006 	ldrb.w	r8, [r0, #6]
   80e2c:	f3c8 0040 	ubfx	r0, r8, #1, #1
   80e30:	4f37      	ldr	r7, [pc, #220]	; (80f10 <decoders_tach_event+0x104>)
   80e32:	f897 8000 	ldrb.w	r8, [r7]
   80e36:	095b      	lsrs	r3, r3, #5
	uint32_t TachEventNumber = (CurrentCrankTooth - TachEventDelayTeeths) / TachPulse; // Represents count of tach event in one revolution 
   80e38:	1aaa      	subs	r2, r5, r2
   80e3a:	fb92 f2f4 	sdiv	r2, r2, r4
	uint32_t CylinderOffset = (engine_config4.SecondTriggerPolar ^ CamSignalFlag) * (NrCylinderDividedByTwo); // Represent first bank or second bank
   80e3e:	ea88 0800 	eor.w	r8, r8, r0
	uint32_t InjIndex = TachEventNumber + CylinderOffset;						// Represents current cylinder tdc or 720
   80e42:	fb03 2808 	mla	r8, r3, r8, r2
	uint32_t IgnIndex = (TachEventNumber + CylinderOffset + NrCylinderDividedByTwo) % (engine_config2.NrCylinders); // Calculate cylinder after 360 
   80e46:	f891 2036 	ldrb.w	r2, [r1, #54]	; 0x36
   80e4a:	0912      	lsrs	r2, r2, #4
   80e4c:	4443      	add	r3, r8
   80e4e:	fbb3 f0f2 	udiv	r0, r3, r2
   80e52:	fb02 3310 	mls	r3, r2, r0, r3
	struct cylinder_ *InjCylEvent = &cylinder[engine_config2.FiringOrder[InjIndex]]; // Next cylinder to calculate injection parameters for (720 from current position)
   80e56:	eb01 0208 	add.w	r2, r1, r8
   80e5a:	f892 7042 	ldrb.w	r7, [r2, #66]	; 0x42
   80e5e:	b2ff      	uxtb	r7, r7
	struct cylinder_ *IgnCylEvent = &cylinder[engine_config2.FiringOrder[IgnIndex]]; // Next cylinder to calculate ignition parameters for (360 from current position) TODO: Check if dwell time is longer than max rpm time then calculate 720 before
   80e60:	4419      	add	r1, r3
   80e62:	f891 4042 	ldrb.w	r4, [r1, #66]	; 0x42
   80e66:	b2e4      	uxtb	r4, r4
	if (isDebug)
   80e68:	4b2a      	ldr	r3, [pc, #168]	; (80f14 <decoders_tach_event+0x108>)
   80e6a:	681b      	ldr	r3, [r3, #0]
   80e6c:	b11b      	cbz	r3, 80e76 <decoders_tach_event+0x6a>
		DebugCounter++;
   80e6e:	4a2a      	ldr	r2, [pc, #168]	; (80f18 <decoders_tach_event+0x10c>)
   80e70:	6813      	ldr	r3, [r2, #0]
   80e72:	3301      	adds	r3, #1
   80e74:	6013      	str	r3, [r2, #0]
	uint32_t PulseWidth = fuelcalc_pulsewidth() + InjectorOpenTime; // Hundreds of nanoseconds (1 = 0.1 s)
   80e76:	4b29      	ldr	r3, [pc, #164]	; (80f1c <decoders_tach_event+0x110>)
   80e78:	4798      	blx	r3
   80e7a:	4b29      	ldr	r3, [pc, #164]	; (80f20 <decoders_tach_event+0x114>)
   80e7c:	881b      	ldrh	r3, [r3, #0]
   80e7e:	b29b      	uxth	r3, r3
	uint16_t InjDegOFF = engine_config2.InjAng[InjIndex] * 10 + CRANK_DEGREE_RESOLUTION; // configured injector closing angle
   80e80:	f108 0810 	add.w	r8, r8, #16
   80e84:	4a1e      	ldr	r2, [pc, #120]	; (80f00 <decoders_tach_event+0xf4>)
   80e86:	eb02 0848 	add.w	r8, r2, r8, lsl #1
   80e8a:	f8b8 1006 	ldrh.w	r1, [r8, #6]
   80e8e:	b289      	uxth	r1, r1
	decoders_set_inj_or_ign_event(CurrentCrankTooth, CurrentCrankToothCounter, &InjCylEvent->Inj, PulseWidth, InjDegOFF);
   80e90:	eb07 1207 	add.w	r2, r7, r7, lsl #4
   80e94:	0092      	lsls	r2, r2, #2
   80e96:	3220      	adds	r2, #32
   80e98:	4f22      	ldr	r7, [pc, #136]	; (80f24 <decoders_tach_event+0x118>)
	uint16_t InjDegOFF = engine_config2.InjAng[InjIndex] * 10 + CRANK_DEGREE_RESOLUTION; // configured injector closing angle
   80e9a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   80e9e:	0049      	lsls	r1, r1, #1
   80ea0:	f501 6161 	add.w	r1, r1, #3600	; 0xe10
	decoders_set_inj_or_ign_event(CurrentCrankTooth, CurrentCrankToothCounter, &InjCylEvent->Inj, PulseWidth, InjDegOFF);
   80ea4:	b289      	uxth	r1, r1
   80ea6:	9100      	str	r1, [sp, #0]
   80ea8:	4403      	add	r3, r0
   80eaa:	443a      	add	r2, r7
   80eac:	4659      	mov	r1, fp
   80eae:	4628      	mov	r0, r5
   80eb0:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80f38 <decoders_tach_event+0x12c>
   80eb4:	47c0      	blx	r8
	uint32_t DwellPulseWidth = igncalc_dwell_pulsewidth();
   80eb6:	4b1c      	ldr	r3, [pc, #112]	; (80f28 <decoders_tach_event+0x11c>)
   80eb8:	4798      	blx	r3
   80eba:	4681      	mov	r9, r0
	uint16_t DegreeAdvance = math_interpolation_array(engine_realtime.Rpm, engine_realtime.Map, &IGN, 1);
   80ebc:	f8df a07c 	ldr.w	sl, [pc, #124]	; 80f3c <decoders_tach_event+0x130>
   80ec0:	f8ba 000e 	ldrh.w	r0, [sl, #14]
   80ec4:	f8ba 1004 	ldrh.w	r1, [sl, #4]
   80ec8:	2301      	movs	r3, #1
   80eca:	4a18      	ldr	r2, [pc, #96]	; (80f2c <decoders_tach_event+0x120>)
   80ecc:	b289      	uxth	r1, r1
   80ece:	b280      	uxth	r0, r0
   80ed0:	4e17      	ldr	r6, [pc, #92]	; (80f30 <decoders_tach_event+0x124>)
   80ed2:	47b0      	blx	r6
	engine_realtime.DegAdvance = (uint8_t) (DegreeAdvance / 10);
   80ed4:	4b17      	ldr	r3, [pc, #92]	; (80f34 <decoders_tach_event+0x128>)
   80ed6:	fba3 2300 	umull	r2, r3, r3, r0
   80eda:	f3c3 03c7 	ubfx	r3, r3, #3, #8
   80ede:	f88a 3017 	strb.w	r3, [sl, #23]
	decoders_set_inj_or_ign_event(CurrentCrankTooth, CurrentCrankToothCounter, &IgnCylEvent->Ign, DwellPulseWidth, IgnDegOFF);
   80ee2:	eb04 1404 	add.w	r4, r4, r4, lsl #4
	uint16_t IgnDegOFF = CRANK_DEGREE_RESOLUTION - DegreeAdvance;	
   80ee6:	f5c0 6061 	rsb	r0, r0, #3600	; 0xe10
	decoders_set_inj_or_ign_event(CurrentCrankTooth, CurrentCrankToothCounter, &IgnCylEvent->Ign, DwellPulseWidth, IgnDegOFF);
   80eea:	b280      	uxth	r0, r0
   80eec:	9000      	str	r0, [sp, #0]
   80eee:	464b      	mov	r3, r9
   80ef0:	eb07 0284 	add.w	r2, r7, r4, lsl #2
   80ef4:	4659      	mov	r1, fp
   80ef6:	4628      	mov	r0, r5
   80ef8:	47c0      	blx	r8
}
   80efa:	b003      	add	sp, #12
   80efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80f00:	20071124 	.word	0x20071124
   80f04:	20071a6a 	.word	0x20071a6a
   80f08:	2007243e 	.word	0x2007243e
   80f0c:	20071170 	.word	0x20071170
   80f10:	20071f74 	.word	0x20071f74
   80f14:	20071f14 	.word	0x20071f14
   80f18:	20070a28 	.word	0x20070a28
   80f1c:	00081229 	.word	0x00081229
   80f20:	200709c6 	.word	0x200709c6
   80f24:	20070e34 	.word	0x20070e34
   80f28:	00081821 	.word	0x00081821
   80f2c:	20071f60 	.word	0x20071f60
   80f30:	00081bf1 	.word	0x00081bf1
   80f34:	cccccccd 	.word	0xcccccccd
   80f38:	00080d21 	.word	0x00080d21
   80f3c:	200715b4 	.word	0x200715b4

00080f40 <decoders_crank_primary>:
{	
   80f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if(CrankCurrCycleCounts > (3 * (CrankPrevCycleCounts >> 1))) // New Cycle event (Missing tooth have passed the sensor)
   80f44:	4b40      	ldr	r3, [pc, #256]	; (81048 <decoders_crank_primary+0x108>)
   80f46:	681b      	ldr	r3, [r3, #0]
   80f48:	4a40      	ldr	r2, [pc, #256]	; (8104c <decoders_crank_primary+0x10c>)
   80f4a:	6812      	ldr	r2, [r2, #0]
   80f4c:	085b      	lsrs	r3, r3, #1
   80f4e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   80f52:	4293      	cmp	r3, r2
   80f54:	d312      	bcc.n	80f7c <decoders_crank_primary+0x3c>
	uint8_t tempCrankTooth = CrankTooth;
   80f56:	4b3e      	ldr	r3, [pc, #248]	; (81050 <decoders_crank_primary+0x110>)
   80f58:	7818      	ldrb	r0, [r3, #0]
   80f5a:	b2c0      	uxtb	r0, r0
	uint32_t tempCrankToothCounter = CrankToothCounter;
   80f5c:	4b3d      	ldr	r3, [pc, #244]	; (81054 <decoders_crank_primary+0x114>)
   80f5e:	6819      	ldr	r1, [r3, #0]
	int16_t tempCalc = (tempCrankTooth - TachEventDelayTeeths);
   80f60:	4b3d      	ldr	r3, [pc, #244]	; (81058 <decoders_crank_primary+0x118>)
   80f62:	781a      	ldrb	r2, [r3, #0]
	if (tempCalc % TachPulse == 0) // TODO:  Counteract if the tach event is at the missing tooth
   80f64:	4b3d      	ldr	r3, [pc, #244]	; (8105c <decoders_crank_primary+0x11c>)
   80f66:	781b      	ldrb	r3, [r3, #0]
   80f68:	b2db      	uxtb	r3, r3
   80f6a:	1a82      	subs	r2, r0, r2
   80f6c:	fb92 f4f3 	sdiv	r4, r2, r3
   80f70:	fb03 2314 	mls	r3, r3, r4, r2
   80f74:	2b00      	cmp	r3, #0
   80f76:	d05e      	beq.n	81036 <decoders_crank_primary+0xf6>
   80f78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		CrankNewCycleFlag = TRUE;
   80f7c:	2301      	movs	r3, #1
   80f7e:	4a38      	ldr	r2, [pc, #224]	; (81060 <decoders_crank_primary+0x120>)
   80f80:	7013      	strb	r3, [r2, #0]
		debug_cylinder[0].RealTimeCycleNr++;
   80f82:	4a38      	ldr	r2, [pc, #224]	; (81064 <decoders_crank_primary+0x124>)
   80f84:	6811      	ldr	r1, [r2, #0]
   80f86:	4419      	add	r1, r3
   80f88:	6011      	str	r1, [r2, #0]
		debug_cylinder[1].RealTimeCycleNr++;
   80f8a:	6a11      	ldr	r1, [r2, #32]
   80f8c:	4419      	add	r1, r3
   80f8e:	6211      	str	r1, [r2, #32]
		debug_cylinder[2].RealTimeCycleNr++;
   80f90:	6c11      	ldr	r1, [r2, #64]	; 0x40
   80f92:	4419      	add	r1, r3
   80f94:	6411      	str	r1, [r2, #64]	; 0x40
		debug_cylinder[3].RealTimeCycleNr++;
   80f96:	6e11      	ldr	r1, [r2, #96]	; 0x60
   80f98:	4419      	add	r1, r3
   80f9a:	6611      	str	r1, [r2, #96]	; 0x60
		CrankTooth = 0;
   80f9c:	2600      	movs	r6, #0
   80f9e:	4a2c      	ldr	r2, [pc, #176]	; (81050 <decoders_crank_primary+0x110>)
   80fa0:	7016      	strb	r6, [r2, #0]
		CamSignalFlag ^= TRUE;
   80fa2:	4931      	ldr	r1, [pc, #196]	; (81068 <decoders_crank_primary+0x128>)
   80fa4:	780a      	ldrb	r2, [r1, #0]
   80fa6:	405a      	eors	r2, r3
   80fa8:	700a      	strb	r2, [r1, #0]
		IgnitionDegree = math_interpolation_array(engine_realtime.Rpm, engine_realtime.Map, &IGN, 1);
   80faa:	4c30      	ldr	r4, [pc, #192]	; (8106c <decoders_crank_primary+0x12c>)
   80fac:	89e0      	ldrh	r0, [r4, #14]
   80fae:	88a1      	ldrh	r1, [r4, #4]
   80fb0:	4a2f      	ldr	r2, [pc, #188]	; (81070 <decoders_crank_primary+0x130>)
   80fb2:	b289      	uxth	r1, r1
   80fb4:	b280      	uxth	r0, r0
   80fb6:	4d2f      	ldr	r5, [pc, #188]	; (81074 <decoders_crank_primary+0x134>)
   80fb8:	47a8      	blx	r5
   80fba:	4d2f      	ldr	r5, [pc, #188]	; (81078 <decoders_crank_primary+0x138>)
   80fbc:	8028      	strh	r0, [r5, #0]
		DwellDegree = IgnitionDegree + igncalc_dwell_degree();
   80fbe:	4b2f      	ldr	r3, [pc, #188]	; (8107c <decoders_crank_primary+0x13c>)
   80fc0:	4798      	blx	r3
   80fc2:	882b      	ldrh	r3, [r5, #0]
   80fc4:	4418      	add	r0, r3
   80fc6:	b280      	uxth	r0, r0
   80fc8:	4f2d      	ldr	r7, [pc, #180]	; (81080 <decoders_crank_primary+0x140>)
   80fca:	8038      	strh	r0, [r7, #0]
		DwellSecondTach = igncalc_ign_time_teeth(DwellDegree);
   80fcc:	8838      	ldrh	r0, [r7, #0]
   80fce:	b280      	uxth	r0, r0
   80fd0:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 810b4 <decoders_crank_primary+0x174>
   80fd4:	47c0      	blx	r8
   80fd6:	b2c0      	uxtb	r0, r0
   80fd8:	4b2a      	ldr	r3, [pc, #168]	; (81084 <decoders_crank_primary+0x144>)
   80fda:	7018      	strb	r0, [r3, #0]
		DwellSecondInterval = igncalc_ign_time_interval(DwellDegree) + decoders_tooth_degree_correction();
   80fdc:	8838      	ldrh	r0, [r7, #0]
   80fde:	b280      	uxth	r0, r0
   80fe0:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 810b8 <decoders_crank_primary+0x178>
   80fe4:	47c8      	blx	r9
// Ignition timing correction.  
// The 0 is at the middle of the tooth and calculations are done at the edge of every tooth.
// This function corrects the calculations by shifting the tach degree (0 and 180 in this case) to the middle of the tooth
uint32_t decoders_tooth_degree_correction(void)
{
	return CrankPrevCycleCounts/4;
   80fe6:	4f18      	ldr	r7, [pc, #96]	; (81048 <decoders_crank_primary+0x108>)
   80fe8:	683b      	ldr	r3, [r7, #0]
		DwellSecondInterval = igncalc_ign_time_interval(DwellDegree) + decoders_tooth_degree_correction();
   80fea:	eb00 0093 	add.w	r0, r0, r3, lsr #2
   80fee:	4b26      	ldr	r3, [pc, #152]	; (81088 <decoders_crank_primary+0x148>)
   80ff0:	6018      	str	r0, [r3, #0]
		CrankSecondTach = igncalc_ign_time_teeth(IgnitionDegree);
   80ff2:	8828      	ldrh	r0, [r5, #0]
   80ff4:	b280      	uxth	r0, r0
   80ff6:	47c0      	blx	r8
   80ff8:	b2c0      	uxtb	r0, r0
   80ffa:	4b24      	ldr	r3, [pc, #144]	; (8108c <decoders_crank_primary+0x14c>)
   80ffc:	7018      	strb	r0, [r3, #0]
		CrankSecondInterval = igncalc_ign_time_interval(IgnitionDegree) + decoders_tooth_degree_correction();
   80ffe:	8828      	ldrh	r0, [r5, #0]
   81000:	b280      	uxth	r0, r0
   81002:	47c8      	blx	r9
	return CrankPrevCycleCounts/4;
   81004:	683b      	ldr	r3, [r7, #0]
		CrankSecondInterval = igncalc_ign_time_interval(IgnitionDegree) + decoders_tooth_degree_correction();
   81006:	eb00 0093 	add.w	r0, r0, r3, lsr #2
   8100a:	4b21      	ldr	r3, [pc, #132]	; (81090 <decoders_crank_primary+0x150>)
   8100c:	6018      	str	r0, [r3, #0]
		uint32_t CalcRpm = GLOBAL_TIMER_FREQ * 60 / CrankRevCounts;
   8100e:	4d21      	ldr	r5, [pc, #132]	; (81094 <decoders_crank_primary+0x154>)
   81010:	682a      	ldr	r2, [r5, #0]
   81012:	4b21      	ldr	r3, [pc, #132]	; (81098 <decoders_crank_primary+0x158>)
   81014:	fbb3 f3f2 	udiv	r3, r3, r2
		engine_realtime.Rpm = (uint16_t)CalcRpm;
   81018:	b29b      	uxth	r3, r3
   8101a:	81e3      	strh	r3, [r4, #14]
		engine_realtime.PulseWidth = fuelcalc_pulsewidth() / 1000; // REMEMBER TO REMOVE !!!!!
   8101c:	4b1f      	ldr	r3, [pc, #124]	; (8109c <decoders_crank_primary+0x15c>)
   8101e:	4798      	blx	r3
   81020:	4b1f      	ldr	r3, [pc, #124]	; (810a0 <decoders_crank_primary+0x160>)
   81022:	fba3 3000 	umull	r3, r0, r3, r0
   81026:	f3c0 1087 	ubfx	r0, r0, #6, #8
   8102a:	7560      	strb	r0, [r4, #21]
		LastCrankRevCounts = CrankRevCounts;
   8102c:	682a      	ldr	r2, [r5, #0]
   8102e:	4b1d      	ldr	r3, [pc, #116]	; (810a4 <decoders_crank_primary+0x164>)
   81030:	601a      	str	r2, [r3, #0]
		CrankRevCounts = 0;
   81032:	602e      	str	r6, [r5, #0]
   81034:	e78f      	b.n	80f56 <decoders_crank_primary+0x16>
		decoders_tach_event(tempCrankTooth, tempCrankToothCounter);
   81036:	4b1c      	ldr	r3, [pc, #112]	; (810a8 <decoders_crank_primary+0x168>)
   81038:	4798      	blx	r3
		global_toggle_pin(PIOC, IGN5_OUT);
   8103a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   8103e:	481b      	ldr	r0, [pc, #108]	; (810ac <decoders_crank_primary+0x16c>)
   81040:	4b1b      	ldr	r3, [pc, #108]	; (810b0 <decoders_crank_primary+0x170>)
   81042:	4798      	blx	r3
}
   81044:	e798      	b.n	80f78 <decoders_crank_primary+0x38>
   81046:	bf00      	nop
   81048:	20072430 	.word	0x20072430
   8104c:	20070a2c 	.word	0x20070a2c
   81050:	20072389 	.word	0x20072389
   81054:	20071f78 	.word	0x20071f78
   81058:	20071a6a 	.word	0x20071a6a
   8105c:	2007243e 	.word	0x2007243e
   81060:	20071ef7 	.word	0x20071ef7
   81064:	200715e4 	.word	0x200715e4
   81068:	20071f74 	.word	0x20071f74
   8106c:	200715b4 	.word	0x200715b4
   81070:	20071f60 	.word	0x20071f60
   81074:	00081bf1 	.word	0x00081bf1
   81078:	200709c4 	.word	0x200709c4
   8107c:	000817a1 	.word	0x000817a1
   81080:	20072444 	.word	0x20072444
   81084:	20071664 	.word	0x20071664
   81088:	20071f0c 	.word	0x20071f0c
   8108c:	20071adc 	.word	0x20071adc
   81090:	20071ad8 	.word	0x20071ad8
   81094:	200709e0 	.word	0x200709e0
   81098:	09634260 	.word	0x09634260
   8109c:	00081229 	.word	0x00081229
   810a0:	10624dd3 	.word	0x10624dd3
   810a4:	200709d8 	.word	0x200709d8
   810a8:	00080e0d 	.word	0x00080e0d
   810ac:	400e1200 	.word	0x400e1200
   810b0:	000816a9 	.word	0x000816a9
   810b4:	000816b5 	.word	0x000816b5
   810b8:	000816e9 	.word	0x000816e9

000810bc <eeprom_init>:

 #include "eeprom.h"

 // Initialization function
 void eeprom_init(void)
 {
   810bc:	b500      	push	{lr}
   810be:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_TWI1);				// Enable peripheral clock
   810c0:	2017      	movs	r0, #23
   810c2:	4b10      	ldr	r3, [pc, #64]	; (81104 <eeprom_init+0x48>)
   810c4:	4798      	blx	r3
	#define TWI_DATA_PIN PIO_PB12A_TWD1			// Define TWI data pin
	#define TWI_CLOCK_PIN PIO_PB13A_TWCK1		// Define TWI clock pin
	#define TWI_PERIPHERAL PIOB					// Define TWI peripheral (either A(TWI0) or B(TWI1))
	TWI_PERIPHERAL->PIO_IDR = TWI_DATA_PIN;		// Interrupt disable register
   810c6:	4b10      	ldr	r3, [pc, #64]	; (81108 <eeprom_init+0x4c>)
   810c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   810cc:	6459      	str	r1, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_IDR = TWI_CLOCK_PIN;	
   810ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   810d2:	645a      	str	r2, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_PDR = TWI_DATA_PIN;		// Disable input/output which enables peripheral mode
   810d4:	6059      	str	r1, [r3, #4]
	TWI_PERIPHERAL->PIO_PDR = TWI_CLOCK_PIN;
   810d6:	605a      	str	r2, [r3, #4]
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_DATA_PIN;	// Enable Peripheral A (TWI)
   810d8:	6f18      	ldr	r0, [r3, #112]	; 0x70
   810da:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
   810de:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_CLOCK_PIN;
   810e0:	6f18      	ldr	r0, [r3, #112]	; 0x70
   810e2:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
   810e6:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_PUER = TWI_DATA_PIN;
   810e8:	6659      	str	r1, [r3, #100]	; 0x64
	TWI_PERIPHERAL->PIO_PUER = TWI_CLOCK_PIN;
   810ea:	665a      	str	r2, [r3, #100]	; 0x64
	// Initialize TWI 
	twi_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz(); opt.speed = 400000; // 400KHz clock frequency
   810ec:	4b07      	ldr	r3, [pc, #28]	; (8110c <eeprom_init+0x50>)
   810ee:	9301      	str	r3, [sp, #4]
   810f0:	4b07      	ldr	r3, [pc, #28]	; (81110 <eeprom_init+0x54>)
   810f2:	9302      	str	r3, [sp, #8]
	twi_master_init(TWI1, &opt);
   810f4:	a901      	add	r1, sp, #4
   810f6:	4807      	ldr	r0, [pc, #28]	; (81114 <eeprom_init+0x58>)
   810f8:	4b07      	ldr	r3, [pc, #28]	; (81118 <eeprom_init+0x5c>)
   810fa:	4798      	blx	r3
 }
   810fc:	b005      	add	sp, #20
   810fe:	f85d fb04 	ldr.w	pc, [sp], #4
   81102:	bf00      	nop
   81104:	000806f9 	.word	0x000806f9
   81108:	400e1000 	.word	0x400e1000
   8110c:	0501bd00 	.word	0x0501bd00
   81110:	00061a80 	.word	0x00061a80
   81114:	40090000 	.word	0x40090000
   81118:	0008083d 	.word	0x0008083d

0008111c <eeprom_read_byte>:

// More advanced function to read from the EEPROM
// It basicly checks for TWI comm. success and retries until it enables a Fault
uint8_t eeprom_read_byte(uint16_t address)
{
   8111c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8111e:	b083      	sub	sp, #12
   81120:	4607      	mov	r7, r0
	uint8_t result = 0;
   81122:	ad02      	add	r5, sp, #8
   81124:	2300      	movs	r3, #0
   81126:	f805 3d01 	strb.w	r3, [r5, #-1]!
   8112a:	240a      	movs	r4, #10
	// Try to read specific number of times otherwise FAULT
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
		if (!(at24cxx_read_byte(address, &result) & AT24C_READ_FAIL))
   8112c:	4e0d      	ldr	r6, [pc, #52]	; (81164 <eeprom_read_byte+0x48>)
   8112e:	4629      	mov	r1, r5
   81130:	4638      	mov	r0, r7
   81132:	47b0      	blx	r6
   81134:	f010 0f01 	tst.w	r0, #1
   81138:	d011      	beq.n	8115e <eeprom_read_byte+0x42>
   8113a:	1e63      	subs	r3, r4, #1
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
   8113c:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   81140:	d1f5      	bne.n	8112e <eeprom_read_byte+0x12>
			return result;

	// Let know that there is a fault on the Two wire interface
	engine_realtime.TwiFault = TRUE;
   81142:	4d09      	ldr	r5, [pc, #36]	; (81168 <eeprom_read_byte+0x4c>)
   81144:	2401      	movs	r4, #1
   81146:	77ec      	strb	r4, [r5, #31]
	uart_print_string("TwiFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
   81148:	4808      	ldr	r0, [pc, #32]	; (8116c <eeprom_read_byte+0x50>)
   8114a:	4b09      	ldr	r3, [pc, #36]	; (81170 <eeprom_read_byte+0x54>)
   8114c:	4798      	blx	r3
   8114e:	7fe8      	ldrb	r0, [r5, #31]
   81150:	4b08      	ldr	r3, [pc, #32]	; (81174 <eeprom_read_byte+0x58>)
   81152:	4798      	blx	r3
   81154:	4b08      	ldr	r3, [pc, #32]	; (81178 <eeprom_read_byte+0x5c>)
   81156:	4798      	blx	r3
	return 1; // 1 is the safest number regarding IGN, VE and AFR map
   81158:	4620      	mov	r0, r4
}
   8115a:	b003      	add	sp, #12
   8115c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return result;
   8115e:	f89d 0007 	ldrb.w	r0, [sp, #7]
   81162:	e7fa      	b.n	8115a <eeprom_read_byte+0x3e>
   81164:	00080205 	.word	0x00080205
   81168:	200715b4 	.word	0x200715b4
   8116c:	000843a0 	.word	0x000843a0
   81170:	00082bbd 	.word	0x00082bbd
   81174:	00082b59 	.word	0x00082b59
   81178:	00082bad 	.word	0x00082bad

0008117c <fuelcalc_GammaEnrich>:
Warmup Enrichment
Afterstart Enrichment
                                                                     */
/************************************************************************/
uint16_t fuelcalc_GammaEnrich(void)
{
   8117c:	b530      	push	{r4, r5, lr}
   8117e:	b083      	sub	sp, #12
	uint16_t TotalEnrich = 100;
	uint8_t CoolantTemperature = engine_realtime.Clt;
   81180:	4b22      	ldr	r3, [pc, #136]	; (8120c <fuelcalc_GammaEnrich+0x90>)
   81182:	79da      	ldrb	r2, [r3, #7]
	// Calculate warm up enrichment
	TotalEnrich *= math_interpolation_vector(&engine_config2.WarmUpEnrichTemp ,&engine_config2.WarmUpEnrichPct, CoolantTemperature, 100, WARMUP_ENRICH_SIZE);
   81184:	4c22      	ldr	r4, [pc, #136]	; (81210 <fuelcalc_GammaEnrich+0x94>)
   81186:	230a      	movs	r3, #10
   81188:	9300      	str	r3, [sp, #0]
   8118a:	2364      	movs	r3, #100	; 0x64
   8118c:	4621      	mov	r1, r4
   8118e:	f104 000a 	add.w	r0, r4, #10
   81192:	4d20      	ldr	r5, [pc, #128]	; (81214 <fuelcalc_GammaEnrich+0x98>)
   81194:	47a8      	blx	r5
   81196:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8119a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8119e:	0080      	lsls	r0, r0, #2
   811a0:	b280      	uxth	r0, r0
	TotalEnrich /= 100;
   811a2:	4b1d      	ldr	r3, [pc, #116]	; (81218 <fuelcalc_GammaEnrich+0x9c>)
   811a4:	fba3 3000 	umull	r3, r0, r3, r0
   811a8:	0940      	lsrs	r0, r0, #5

	// Calculate after start enrichment
	// TODO: Make more efficient way to add after start enrichment
	if (millis/MILLI_SEC < engine_config2.AfterStartEnrichSec)
   811aa:	f814 3c01 	ldrb.w	r3, [r4, #-1]
   811ae:	b2db      	uxtb	r3, r3
   811b0:	4a1a      	ldr	r2, [pc, #104]	; (8121c <fuelcalc_GammaEnrich+0xa0>)
   811b2:	6812      	ldr	r2, [r2, #0]
   811b4:	491a      	ldr	r1, [pc, #104]	; (81220 <fuelcalc_GammaEnrich+0xa4>)
   811b6:	fba1 1202 	umull	r1, r2, r1, r2
   811ba:	ebb3 1f92 	cmp.w	r3, r2, lsr #6
   811be:	d909      	bls.n	811d4 <fuelcalc_GammaEnrich+0x58>
   811c0:	3c02      	subs	r4, #2
	{
		TotalEnrich *= (100 + engine_config2.AfterStartEnrichPct);
   811c2:	7823      	ldrb	r3, [r4, #0]
   811c4:	3364      	adds	r3, #100	; 0x64
   811c6:	fb03 f000 	mul.w	r0, r3, r0
   811ca:	b280      	uxth	r0, r0
		TotalEnrich /= 100;
   811cc:	4b12      	ldr	r3, [pc, #72]	; (81218 <fuelcalc_GammaEnrich+0x9c>)
   811ce:	fba3 3000 	umull	r3, r0, r3, r0
   811d2:	0940      	lsrs	r0, r0, #5
	}

	// Calculate cranking enrichment
	if (engine_config2.CrankingRpm * RPM_SCALER > engine_realtime.Rpm)
   811d4:	4b13      	ldr	r3, [pc, #76]	; (81224 <fuelcalc_GammaEnrich+0xa8>)
   811d6:	7dda      	ldrb	r2, [r3, #23]
   811d8:	4b0c      	ldr	r3, [pc, #48]	; (8120c <fuelcalc_GammaEnrich+0x90>)
   811da:	89db      	ldrh	r3, [r3, #14]
   811dc:	b29b      	uxth	r3, r3
   811de:	2164      	movs	r1, #100	; 0x64
   811e0:	fb02 f201 	mul.w	r2, r2, r1
   811e4:	429a      	cmp	r2, r3
   811e6:	dd09      	ble.n	811fc <fuelcalc_GammaEnrich+0x80>
	{
		TotalEnrich *= (100 + engine_config2.CrankingEnrichPct);
   811e8:	4b0e      	ldr	r3, [pc, #56]	; (81224 <fuelcalc_GammaEnrich+0xa8>)
   811ea:	7d9b      	ldrb	r3, [r3, #22]
   811ec:	440b      	add	r3, r1
   811ee:	fb03 f000 	mul.w	r0, r3, r0
   811f2:	b280      	uxth	r0, r0
		TotalEnrich /= 100;
   811f4:	4b08      	ldr	r3, [pc, #32]	; (81218 <fuelcalc_GammaEnrich+0x9c>)
   811f6:	fba3 3000 	umull	r3, r0, r3, r0
   811fa:	0940      	lsrs	r0, r0, #5
   811fc:	28ff      	cmp	r0, #255	; 0xff
   811fe:	bf28      	it	cs
   81200:	20ff      	movcs	r0, #255	; 0xff
	if (TotalEnrich > 255)
	{
		TotalEnrich = 255;
	}
	
	engine_realtime.GammaEnrich = TotalEnrich;
   81202:	b2c2      	uxtb	r2, r0
   81204:	4b01      	ldr	r3, [pc, #4]	; (8120c <fuelcalc_GammaEnrich+0x90>)
   81206:	749a      	strb	r2, [r3, #18]
	return TotalEnrich;
   81208:	b003      	add	sp, #12
   8120a:	bd30      	pop	{r4, r5, pc}
   8120c:	200715b4 	.word	0x200715b4
   81210:	20071126 	.word	0x20071126
   81214:	00081cd5 	.word	0x00081cd5
   81218:	51eb851f 	.word	0x51eb851f
   8121c:	20072440 	.word	0x20072440
   81220:	10624dd3 	.word	0x10624dd3
   81224:	20071124 	.word	0x20071124

00081228 <fuelcalc_pulsewidth>:
{
   81228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t Rpm = engine_realtime.Rpm, Map = engine_realtime.Map;
   8122c:	4f36      	ldr	r7, [pc, #216]	; (81308 <fuelcalc_pulsewidth+0xe0>)
   8122e:	89fe      	ldrh	r6, [r7, #14]
   81230:	b2b6      	uxth	r6, r6
   81232:	88ba      	ldrh	r2, [r7, #4]
   81234:	b294      	uxth	r4, r2
	int16_t Temperature = engine_realtime.Iat - TEMPERATURE_OFFSET;
   81236:	79bd      	ldrb	r5, [r7, #6]
   81238:	b2ed      	uxtb	r5, r5
	uint16_t Ve = math_interpolation_array(Rpm, Map, &VE, 1);
   8123a:	2301      	movs	r3, #1
   8123c:	4a33      	ldr	r2, [pc, #204]	; (8130c <fuelcalc_pulsewidth+0xe4>)
   8123e:	4621      	mov	r1, r4
   81240:	4630      	mov	r0, r6
   81242:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 81320 <fuelcalc_pulsewidth+0xf8>
   81246:	47c8      	blx	r9
   81248:	4680      	mov	r8, r0
	engine_realtime.VeTarget = Ve;
   8124a:	b2c3      	uxtb	r3, r0
   8124c:	74fb      	strb	r3, [r7, #19]
	uint16_t Afr = math_interpolation_array(Rpm, Map, &AFR, 1);
   8124e:	2301      	movs	r3, #1
   81250:	4a2f      	ldr	r2, [pc, #188]	; (81310 <fuelcalc_pulsewidth+0xe8>)
   81252:	4621      	mov	r1, r4
   81254:	4630      	mov	r0, r6
   81256:	47c8      	blx	r9
   81258:	4606      	mov	r6, r0
	engine_realtime.AfrTarget = Afr;
   8125a:	b2c3      	uxtb	r3, r0
   8125c:	753b      	strb	r3, [r7, #20]
	uint64_t Numerator = (uint64_t)Map * Ve * FUEL_CONST; 
   8125e:	4a2d      	ldr	r2, [pc, #180]	; (81314 <fuelcalc_pulsewidth+0xec>)
   81260:	fba4 2302 	umull	r2, r3, r4, r2
   81264:	fa1f f888 	uxth.w	r8, r8
   81268:	fba2 0108 	umull	r0, r1, r2, r8
   8126c:	fb08 1103 	mla	r1, r8, r3, r1
   81270:	4c29      	ldr	r4, [pc, #164]	; (81318 <fuelcalc_pulsewidth+0xf0>)
   81272:	f44f 7239 	mov.w	r2, #740	; 0x2e4
   81276:	2300      	movs	r3, #0
   81278:	47a0      	blx	r4
   8127a:	014f      	lsls	r7, r1, #5
   8127c:	0142      	lsls	r2, r0, #5
   8127e:	ea47 63d0 	orr.w	r3, r7, r0, lsr #27
   81282:	1a12      	subs	r2, r2, r0
   81284:	eb63 0301 	sbc.w	r3, r3, r1
   81288:	009f      	lsls	r7, r3, #2
   8128a:	ea47 7792 	orr.w	r7, r7, r2, lsr #30
   8128e:	ea4f 0e82 	mov.w	lr, r2, lsl #2
   81292:	eb10 000e 	adds.w	r0, r0, lr
   81296:	4179      	adcs	r1, r7
   81298:	00cb      	lsls	r3, r1, #3
   8129a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
   8129e:	00c2      	lsls	r2, r0, #3
   812a0:	4610      	mov	r0, r2
   812a2:	4619      	mov	r1, r3
   812a4:	f240 427c 	movw	r2, #1148	; 0x47c
   812a8:	2300      	movs	r3, #0
   812aa:	47a0      	blx	r4
   812ac:	014f      	lsls	r7, r1, #5
   812ae:	ea4f 1840 	mov.w	r8, r0, lsl #5
   812b2:	ea47 69d0 	orr.w	r9, r7, r0, lsr #27
   812b6:	ebb8 0800 	subs.w	r8, r8, r0
   812ba:	eb69 0901 	sbc.w	r9, r9, r1
   812be:	ea4f 0389 	mov.w	r3, r9, lsl #2
   812c2:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
   812c6:	ea4f 0288 	mov.w	r2, r8, lsl #2
   812ca:	1880      	adds	r0, r0, r2
   812cc:	4159      	adcs	r1, r3
   812ce:	00cb      	lsls	r3, r1, #3
   812d0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
   812d4:	00c2      	lsls	r2, r0, #3
   812d6:	4610      	mov	r0, r2
   812d8:	4619      	mov	r1, r3
   812da:	22c8      	movs	r2, #200	; 0xc8
   812dc:	2300      	movs	r3, #0
   812de:	47a0      	blx	r4
	uint32_t Denominator = (uint32_t)Afr * (Temperature + 273);  
   812e0:	f105 02e9 	add.w	r2, r5, #233	; 0xe9
	uint64_t InjectorTime = Numerator / Denominator;
   812e4:	fb06 f202 	mul.w	r2, r6, r2
   812e8:	2300      	movs	r3, #0
   812ea:	47a0      	blx	r4
   812ec:	4605      	mov	r5, r0
   812ee:	460e      	mov	r6, r1
	uint16_t gammaEnrich = fuelcalc_GammaEnrich();
   812f0:	4b0a      	ldr	r3, [pc, #40]	; (8131c <fuelcalc_pulsewidth+0xf4>)
   812f2:	4798      	blx	r3
	InjectorTime = (InjectorTime * gammaEnrich) /100;
   812f4:	b282      	uxth	r2, r0
   812f6:	fba2 0105 	umull	r0, r1, r2, r5
   812fa:	fb02 1106 	mla	r1, r2, r6, r1
   812fe:	2264      	movs	r2, #100	; 0x64
   81300:	2300      	movs	r3, #0
   81302:	47a0      	blx	r4
}
   81304:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81308:	200715b4 	.word	0x200715b4
   8130c:	20071054 	.word	0x20071054
   81310:	20071ef8 	.word	0x20071ef8
   81314:	02255100 	.word	0x02255100
   81318:	00083755 	.word	0x00083755
   8131c:	0008117d 	.word	0x0008117d
   81320:	00081bf1 	.word	0x00081bf1

00081324 <cylinder_init>:
		*(debug_cylinder_pointer + i) = 0;
	cylinder_init();
}

void cylinder_init(void)
{
   81324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81328:	b083      	sub	sp, #12
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   8132a:	4b60      	ldr	r3, [pc, #384]	; (814ac <cylinder_init+0x188>)
   8132c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   81330:	091b      	lsrs	r3, r3, #4
   81332:	d050      	beq.n	813d6 <cylinder_init+0xb2>
   81334:	2500      	movs	r5, #0
   81336:	462c      	mov	r4, r5
	{
		cylinder[i].Ign.CntTimingOn = 0;
   81338:	4e5d      	ldr	r6, [pc, #372]	; (814b0 <cylinder_init+0x18c>)
		cylinder[i].Inj.CntTimingOff = 0;
		cylinder[i].Inj.ToothOn = 0;
		cylinder[i].Inj.ToothOff = 0;
		cylinder[i].Inj.EventPending = FALSE;
		cylinder[i].Inj.EventOnSameTooth = FALSE;
		cylinder[i].Ign.pio = PIOC;
   8133a:	4f5e      	ldr	r7, [pc, #376]	; (814b4 <cylinder_init+0x190>)
		cylinder[i].Inj.pio = PIOC;
		
		Tc *Timer;
		// Initialize timer
		if (i < 3) // TC0
			Timer = TC0;
   8133c:	f8df 8190 	ldr.w	r8, [pc, #400]	; 814d0 <cylinder_init+0x1ac>
   81340:	e02b      	b.n	8139a <cylinder_init+0x76>
   81342:	4642      	mov	r2, r8
		else if (i < 6) // TC1
			Timer = TC1;
		else // TC2
			Timer = TC2;
		cylinder[i].Tc_channel = &Timer->TC_CHANNEL[i%3];
   81344:	4b5c      	ldr	r3, [pc, #368]	; (814b8 <cylinder_init+0x194>)
   81346:	fba3 1304 	umull	r1, r3, r3, r4
   8134a:	085b      	lsrs	r3, r3, #1
   8134c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   81350:	1ae3      	subs	r3, r4, r3
   81352:	b2db      	uxtb	r3, r3
   81354:	eb02 1383 	add.w	r3, r2, r3, lsl #6
   81358:	eb05 1205 	add.w	r2, r5, r5, lsl #4
   8135c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
   81360:	6413      	str	r3, [r2, #64]	; 0x40
		
		cylinder[i].Ign.TcCompareRegister = &cylinder[i].Tc_channel->TC_RA;
   81362:	6c13      	ldr	r3, [r2, #64]	; 0x40
   81364:	3314      	adds	r3, #20
   81366:	61d3      	str	r3, [r2, #28]
		cylinder[i].Inj.TcCompareRegister = &cylinder[i].Tc_channel->TC_RB;
   81368:	6c13      	ldr	r3, [r2, #64]	; 0x40
   8136a:	3318      	adds	r3, #24
   8136c:	63d3      	str	r3, [r2, #60]	; 0x3c
		
		timer_init(CYLINDER_1_TIMER + i, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC0_PRIORITY + i);
   8136e:	4620      	mov	r0, r4
   81370:	3401      	adds	r4, #1
   81372:	b2e4      	uxtb	r4, r4
   81374:	4623      	mov	r3, r4
   81376:	221d      	movs	r2, #29
   81378:	f248 4102 	movw	r1, #33794	; 0x8402
   8137c:	f8df 9154 	ldr.w	r9, [pc, #340]	; 814d4 <cylinder_init+0x1b0>
   81380:	47c8      	blx	r9
		
		debug_cylinder[i].RealTimeCylInstance = i + 1;
   81382:	1c6a      	adds	r2, r5, #1
   81384:	4b4d      	ldr	r3, [pc, #308]	; (814bc <cylinder_init+0x198>)
   81386:	eb03 1545 	add.w	r5, r3, r5, lsl #5
   8138a:	60aa      	str	r2, [r5, #8]
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   8138c:	4625      	mov	r5, r4
   8138e:	4b47      	ldr	r3, [pc, #284]	; (814ac <cylinder_init+0x188>)
   81390:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   81394:	ebb4 1f13 	cmp.w	r4, r3, lsr #4
   81398:	da1d      	bge.n	813d6 <cylinder_init+0xb2>
		cylinder[i].Ign.CntTimingOn = 0;
   8139a:	eb05 1105 	add.w	r1, r5, r5, lsl #4
   8139e:	eb06 0381 	add.w	r3, r6, r1, lsl #2
   813a2:	2200      	movs	r2, #0
   813a4:	f846 2021 	str.w	r2, [r6, r1, lsl #2]
		cylinder[i].Ign.CntTimingOff = 0;
   813a8:	605a      	str	r2, [r3, #4]
		cylinder[i].Ign.ToothOn = 0;
   813aa:	609a      	str	r2, [r3, #8]
		cylinder[i].Ign.ToothOff = 0;
   813ac:	60da      	str	r2, [r3, #12]
		cylinder[i].Ign.EventPending = FALSE;
   813ae:	741a      	strb	r2, [r3, #16]
		cylinder[i].Ign.EventOnSameTooth = FALSE;
   813b0:	745a      	strb	r2, [r3, #17]
		cylinder[i].Inj.CntTimingOn = 0;
   813b2:	621a      	str	r2, [r3, #32]
		cylinder[i].Inj.CntTimingOff = 0;
   813b4:	625a      	str	r2, [r3, #36]	; 0x24
		cylinder[i].Inj.ToothOn = 0;
   813b6:	629a      	str	r2, [r3, #40]	; 0x28
		cylinder[i].Inj.ToothOff = 0;
   813b8:	62da      	str	r2, [r3, #44]	; 0x2c
		cylinder[i].Inj.EventPending = FALSE;
   813ba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		cylinder[i].Inj.EventOnSameTooth = FALSE;
   813be:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		cylinder[i].Ign.pio = PIOC;
   813c2:	619f      	str	r7, [r3, #24]
		cylinder[i].Inj.pio = PIOC;
   813c4:	639f      	str	r7, [r3, #56]	; 0x38
		if (i < 3) // TC0
   813c6:	2c02      	cmp	r4, #2
   813c8:	d9bb      	bls.n	81342 <cylinder_init+0x1e>
			Timer = TC2;
   813ca:	4a3d      	ldr	r2, [pc, #244]	; (814c0 <cylinder_init+0x19c>)
   813cc:	4b3d      	ldr	r3, [pc, #244]	; (814c4 <cylinder_init+0x1a0>)
   813ce:	2c05      	cmp	r4, #5
   813d0:	bf98      	it	ls
   813d2:	461a      	movls	r2, r3
   813d4:	e7b6      	b.n	81344 <cylinder_init+0x20>
	}
	cylinder[1].Inj.pio = PIOD; // Because the board developer did not thought it through :)
   813d6:	4b36      	ldr	r3, [pc, #216]	; (814b0 <cylinder_init+0x18c>)
   813d8:	4a3b      	ldr	r2, [pc, #236]	; (814c8 <cylinder_init+0x1a4>)
   813da:	67da      	str	r2, [r3, #124]	; 0x7c
	cylinder[0].Ign.OutputPin = IGN1_OUT;
   813dc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   813e0:	615a      	str	r2, [r3, #20]
	cylinder[1].Ign.OutputPin = IGN2_OUT;
   813e2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   813e6:	659a      	str	r2, [r3, #88]	; 0x58
	cylinder[2].Ign.OutputPin = IGN3_OUT;
   813e8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   813ec:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	cylinder[3].Ign.OutputPin = IGN4_OUT;
   813f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   813f4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	cylinder[4].Ign.OutputPin = IGN5_OUT;
   813f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   813fc:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	cylinder[5].Ign.OutputPin = IGN6_OUT;
   81400:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81404:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	cylinder[6].Ign.OutputPin = IGN7_OUT;
   81408:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8140c:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	cylinder[7].Ign.OutputPin = IGN8_OUT;
   81410:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   81414:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
	cylinder[0].Inj.OutputPin = INJ1_OUT;
   81418:	2202      	movs	r2, #2
   8141a:	635a      	str	r2, [r3, #52]	; 0x34
	cylinder[1].Inj.OutputPin = INJ2_OUT;
   8141c:	2201      	movs	r2, #1
   8141e:	679a      	str	r2, [r3, #120]	; 0x78
	cylinder[2].Inj.OutputPin = INJ3_OUT;
   81420:	2208      	movs	r2, #8
   81422:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	cylinder[3].Inj.OutputPin = INJ4_OUT;
   81426:	2220      	movs	r2, #32
   81428:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	cylinder[4].Inj.OutputPin = INJ5_OUT;
   8142c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   81430:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	cylinder[5].Inj.OutputPin = INJ6_OUT;
   81434:	2280      	movs	r2, #128	; 0x80
   81436:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	cylinder[6].Inj.OutputPin = INJ7_OUT;
   8143a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8143e:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
	cylinder[7].Inj.OutputPin = INJ8_OUT;
   81442:	f44f 7200 	mov.w	r2, #512	; 0x200
   81446:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   8144a:	4b18      	ldr	r3, [pc, #96]	; (814ac <cylinder_init+0x188>)
   8144c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   81450:	091b      	lsrs	r3, r3, #4
   81452:	d027      	beq.n	814a4 <cylinder_init+0x180>
   81454:	f04f 0b00 	mov.w	fp, #0
   81458:	465d      	mov	r5, fp
	{
		pio_set_output(cylinder[i].Ign.pio, cylinder[i].Ign.OutputPin, HIGH, FALSE, FALSE);
   8145a:	f8df 9054 	ldr.w	r9, [pc, #84]	; 814b0 <cylinder_init+0x18c>
   8145e:	f04f 0801 	mov.w	r8, #1
   81462:	4f1a      	ldr	r7, [pc, #104]	; (814cc <cylinder_init+0x1a8>)
   81464:	ea4f 140b 	mov.w	r4, fp, lsl #4
   81468:	eb04 0a0b 	add.w	sl, r4, fp
   8146c:	eb09 0a8a 	add.w	sl, r9, sl, lsl #2
   81470:	f8da 0018 	ldr.w	r0, [sl, #24]
   81474:	f8da 1014 	ldr.w	r1, [sl, #20]
   81478:	2600      	movs	r6, #0
   8147a:	9600      	str	r6, [sp, #0]
   8147c:	4633      	mov	r3, r6
   8147e:	4642      	mov	r2, r8
   81480:	47b8      	blx	r7
		pio_set_output(cylinder[i].Inj.pio, cylinder[i].Inj.OutputPin, HIGH, FALSE, FALSE);
   81482:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
   81486:	f8da 1034 	ldr.w	r1, [sl, #52]	; 0x34
   8148a:	9600      	str	r6, [sp, #0]
   8148c:	4633      	mov	r3, r6
   8148e:	4642      	mov	r2, r8
   81490:	47b8      	blx	r7
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81492:	3501      	adds	r5, #1
   81494:	b2ed      	uxtb	r5, r5
   81496:	46ab      	mov	fp, r5
   81498:	4b04      	ldr	r3, [pc, #16]	; (814ac <cylinder_init+0x188>)
   8149a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   8149e:	ebb5 1f13 	cmp.w	r5, r3, lsr #4
   814a2:	dbdf      	blt.n	81464 <cylinder_init+0x140>
	}
}
   814a4:	b003      	add	sp, #12
   814a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   814aa:	bf00      	nop
   814ac:	20071124 	.word	0x20071124
   814b0:	20070e34 	.word	0x20070e34
   814b4:	400e1200 	.word	0x400e1200
   814b8:	aaaaaaab 	.word	0xaaaaaaab
   814bc:	200715e4 	.word	0x200715e4
   814c0:	40088000 	.word	0x40088000
   814c4:	40084000 	.word	0x40084000
   814c8:	400e1400 	.word	0x400e1400
   814cc:	0008047d 	.word	0x0008047d
   814d0:	40080000 	.word	0x40080000
   814d4:	00082041 	.word	0x00082041

000814d8 <global_init>:
{
   814d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	DebugCounter = 0;
   814dc:	2400      	movs	r4, #0
   814de:	4b4e      	ldr	r3, [pc, #312]	; (81618 <global_init+0x140>)
   814e0:	601c      	str	r4, [r3, #0]
	isDebug = 0;
   814e2:	4b4e      	ldr	r3, [pc, #312]	; (8161c <global_init+0x144>)
   814e4:	601c      	str	r4, [r3, #0]
	GlobalTimerFreqADCScaler = 50;
   814e6:	2232      	movs	r2, #50	; 0x32
   814e8:	4b4d      	ldr	r3, [pc, #308]	; (81620 <global_init+0x148>)
   814ea:	801a      	strh	r2, [r3, #0]
	GlobalTimerFreqUARTScaler = 1;
   814ec:	2701      	movs	r7, #1
   814ee:	4b4d      	ldr	r3, [pc, #308]	; (81624 <global_init+0x14c>)
   814f0:	801f      	strh	r7, [r3, #0]
	GlobalTimerFreqTelemetryScaler = 1;
   814f2:	4b4d      	ldr	r3, [pc, #308]	; (81628 <global_init+0x150>)
   814f4:	801f      	strh	r7, [r3, #0]
	CrankCurrCycleCounts = 0;
   814f6:	4b4d      	ldr	r3, [pc, #308]	; (8162c <global_init+0x154>)
   814f8:	601c      	str	r4, [r3, #0]
	CrankPrevCycleCounts = 0;
   814fa:	4b4d      	ldr	r3, [pc, #308]	; (81630 <global_init+0x158>)
   814fc:	601c      	str	r4, [r3, #0]
	CamCurrCycleCounts = 0;
   814fe:	4b4d      	ldr	r3, [pc, #308]	; (81634 <global_init+0x15c>)
   81500:	601c      	str	r4, [r3, #0]
	CrankTimerCounts = 0;
   81502:	4b4d      	ldr	r3, [pc, #308]	; (81638 <global_init+0x160>)
   81504:	601c      	str	r4, [r3, #0]
	CamTimerCounts = 0;
   81506:	4b4d      	ldr	r3, [pc, #308]	; (8163c <global_init+0x164>)
   81508:	601c      	str	r4, [r3, #0]
	CrankTooth = 0;
   8150a:	4b4d      	ldr	r3, [pc, #308]	; (81640 <global_init+0x168>)
   8150c:	701c      	strb	r4, [r3, #0]
	CrankToothCounter = 0;
   8150e:	4b4d      	ldr	r3, [pc, #308]	; (81644 <global_init+0x16c>)
   81510:	601c      	str	r4, [r3, #0]
	CrankSignalFlag = FALSE;
   81512:	4b4d      	ldr	r3, [pc, #308]	; (81648 <global_init+0x170>)
   81514:	701c      	strb	r4, [r3, #0]
	CamSignalFlag = FALSE;
   81516:	4b4d      	ldr	r3, [pc, #308]	; (8164c <global_init+0x174>)
   81518:	701c      	strb	r4, [r3, #0]
	CrankRevCounts = 0;
   8151a:	4b4d      	ldr	r3, [pc, #308]	; (81650 <global_init+0x178>)
   8151c:	601c      	str	r4, [r3, #0]
	LastCrankRevCounts = 0;
   8151e:	4b4d      	ldr	r3, [pc, #308]	; (81654 <global_init+0x17c>)
   81520:	601c      	str	r4, [r3, #0]
	storage_struct_read_eeprom_init(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);
   81522:	4d4d      	ldr	r5, [pc, #308]	; (81658 <global_init+0x180>)
   81524:	f241 3288 	movw	r2, #5000	; 0x1388
   81528:	214a      	movs	r1, #74	; 0x4a
   8152a:	4628      	mov	r0, r5
   8152c:	f8df 8174 	ldr.w	r8, [pc, #372]	; 816a4 <global_init+0x1cc>
   81530:	47c0      	blx	r8
	storage_struct_read_eeprom_init(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);
   81532:	4e4a      	ldr	r6, [pc, #296]	; (8165c <global_init+0x184>)
   81534:	f241 4250 	movw	r2, #5200	; 0x1450
   81538:	2140      	movs	r1, #64	; 0x40
   8153a:	4630      	mov	r0, r6
   8153c:	47c0      	blx	r8
	storage_struct_read_eeprom_init(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);
   8153e:	f241 5218 	movw	r2, #5400	; 0x1518
   81542:	2140      	movs	r1, #64	; 0x40
   81544:	4846      	ldr	r0, [pc, #280]	; (81660 <global_init+0x188>)
   81546:	47c0      	blx	r8
	storage_struct_read_eeprom_init(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);
   81548:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   8154c:	2140      	movs	r1, #64	; 0x40
   8154e:	4845      	ldr	r0, [pc, #276]	; (81664 <global_init+0x18c>)
   81550:	47c0      	blx	r8
	storage_struct_read_eeprom_init(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);
   81552:	f241 62a8 	movw	r2, #5800	; 0x16a8
   81556:	21a0      	movs	r1, #160	; 0xa0
   81558:	4843      	ldr	r0, [pc, #268]	; (81668 <global_init+0x190>)
   8155a:	47c0      	blx	r8
	storage_struct_read_eeprom_init(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);
   8155c:	f241 7270 	movw	r2, #6000	; 0x1770
   81560:	21c0      	movs	r1, #192	; 0xc0
   81562:	4842      	ldr	r0, [pc, #264]	; (8166c <global_init+0x194>)
   81564:	47c0      	blx	r8
	TachEvents = engine_config2.NrCylinders / 2; // TODO: should be divided by one for two stroke
   81566:	f895 3036 	ldrb.w	r3, [r5, #54]	; 0x36
   8156a:	095b      	lsrs	r3, r3, #5
   8156c:	4940      	ldr	r1, [pc, #256]	; (81670 <global_init+0x198>)
   8156e:	800b      	strh	r3, [r1, #0]
	TachPulse = engine_config4.TriggerTeethCount/TachEvents; // Calculate new RPM every half of the trigger wheel (24 tooths)
   81570:	7bf3      	ldrb	r3, [r6, #15]
   81572:	b2db      	uxtb	r3, r3
   81574:	880a      	ldrh	r2, [r1, #0]
   81576:	b292      	uxth	r2, r2
   81578:	fb93 f3f2 	sdiv	r3, r3, r2
   8157c:	4a3d      	ldr	r2, [pc, #244]	; (81674 <global_init+0x19c>)
   8157e:	7013      	strb	r3, [r2, #0]
	TachEventDelayTeeths = (engine_config4.TriggerTeethCount * engine_config4.TriggerAngle) / (360);
   81580:	7bf3      	ldrb	r3, [r6, #15]
   81582:	8832      	ldrh	r2, [r6, #0]
   81584:	b212      	sxth	r2, r2
   81586:	fb03 f302 	mul.w	r3, r3, r2
   8158a:	4a3b      	ldr	r2, [pc, #236]	; (81678 <global_init+0x1a0>)
   8158c:	fb82 0203 	smull	r0, r2, r2, r3
   81590:	441a      	add	r2, r3
   81592:	17db      	asrs	r3, r3, #31
   81594:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   81598:	b2db      	uxtb	r3, r3
   8159a:	4a38      	ldr	r2, [pc, #224]	; (8167c <global_init+0x1a4>)
   8159c:	7013      	strb	r3, [r2, #0]
	TachCrankDegreeInterval = 360 / TachEvents;
   8159e:	880b      	ldrh	r3, [r1, #0]
   815a0:	b29a      	uxth	r2, r3
   815a2:	f44f 73b4 	mov.w	r3, #360	; 0x168
   815a6:	fb93 f3f2 	sdiv	r3, r3, r2
   815aa:	4a35      	ldr	r2, [pc, #212]	; (81680 <global_init+0x1a8>)
   815ac:	8013      	strh	r3, [r2, #0]
	CrankToothDegreeInterval = CRANK_DEGREE_RESOLUTION / engine_config4.TriggerTeethCount;
   815ae:	7bf3      	ldrb	r3, [r6, #15]
   815b0:	b2da      	uxtb	r2, r3
   815b2:	f44f 6361 	mov.w	r3, #3600	; 0xe10
   815b6:	fb93 f3f2 	sdiv	r3, r3, r2
   815ba:	4a32      	ldr	r2, [pc, #200]	; (81684 <global_init+0x1ac>)
   815bc:	6013      	str	r3, [r2, #0]
	InjectorOpenTime = engine_config2.injOpen * 1000; // injOpen is in 100 of s, convert it to 100 of ns
   815be:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
   815c2:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
   815c6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   815ca:	00db      	lsls	r3, r3, #3
   815cc:	b29b      	uxth	r3, r3
   815ce:	4a2e      	ldr	r2, [pc, #184]	; (81688 <global_init+0x1b0>)
   815d0:	8013      	strh	r3, [r2, #0]
	IgnitionDwellLimit = engine_config4.DwellLimit * 10000;//DwellLimit is in 1 ms resolution, convert to 100 of ns
   815d2:	7ff3      	ldrb	r3, [r6, #31]
   815d4:	f242 7210 	movw	r2, #10000	; 0x2710
   815d8:	fb03 f302 	mul.w	r3, r3, r2
   815dc:	4a2b      	ldr	r2, [pc, #172]	; (8168c <global_init+0x1b4>)
   815de:	6013      	str	r3, [r2, #0]
	engine_config2.FiringOrder[0] = 1 - 1;
   815e0:	f885 4042 	strb.w	r4, [r5, #66]	; 0x42
	engine_config2.FiringOrder[1] = 2 - 1;
   815e4:	f885 7043 	strb.w	r7, [r5, #67]	; 0x43
	engine_config2.FiringOrder[2] = 4 - 1;
   815e8:	2303      	movs	r3, #3
   815ea:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	engine_config2.FiringOrder[3] = 3 - 1;
   815ee:	2302      	movs	r3, #2
   815f0:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	storage_init_struct_to_zero(&engine_realtime, sizeof(engine_realtime));
   815f4:	2122      	movs	r1, #34	; 0x22
   815f6:	4826      	ldr	r0, [pc, #152]	; (81690 <global_init+0x1b8>)
   815f8:	4b26      	ldr	r3, [pc, #152]	; (81694 <global_init+0x1bc>)
   815fa:	4798      	blx	r3
	table_init();
   815fc:	4b26      	ldr	r3, [pc, #152]	; (81698 <global_init+0x1c0>)
   815fe:	4798      	blx	r3
   81600:	4b26      	ldr	r3, [pc, #152]	; (8169c <global_init+0x1c4>)
   81602:	f503 7100 	add.w	r1, r3, #512	; 0x200
		*(debug_cylinder_pointer + i) = 0;
   81606:	4622      	mov	r2, r4
   81608:	f843 2f04 	str.w	r2, [r3, #4]!
	for (uint32_t i = 0; i < sizeof(debug_cylinder); i++)
   8160c:	428b      	cmp	r3, r1
   8160e:	d1fb      	bne.n	81608 <global_init+0x130>
	cylinder_init();
   81610:	4b23      	ldr	r3, [pc, #140]	; (816a0 <global_init+0x1c8>)
   81612:	4798      	blx	r3
   81614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81618:	20070a28 	.word	0x20070a28
   8161c:	20071f14 	.word	0x20071f14
   81620:	20071af0 	.word	0x20071af0
   81624:	20071ac8 	.word	0x20071ac8
   81628:	20071f10 	.word	0x20071f10
   8162c:	20070a2c 	.word	0x20070a2c
   81630:	20072430 	.word	0x20072430
   81634:	200709d0 	.word	0x200709d0
   81638:	200709c8 	.word	0x200709c8
   8163c:	200715d8 	.word	0x200715d8
   81640:	20072389 	.word	0x20072389
   81644:	20071f78 	.word	0x20071f78
   81648:	2007243c 	.word	0x2007243c
   8164c:	20071f74 	.word	0x20071f74
   81650:	200709e0 	.word	0x200709e0
   81654:	200709d8 	.word	0x200709d8
   81658:	20071124 	.word	0x20071124
   8165c:	20071170 	.word	0x20071170
   81660:	200709e4 	.word	0x200709e4
   81664:	20071f18 	.word	0x20071f18
   81668:	2007238c 	.word	0x2007238c
   8166c:	20071064 	.word	0x20071064
   81670:	200711b0 	.word	0x200711b0
   81674:	2007243e 	.word	0x2007243e
   81678:	b60b60b7 	.word	0xb60b60b7
   8167c:	20071a6a 	.word	0x20071a6a
   81680:	20071ac6 	.word	0x20071ac6
   81684:	20071f70 	.word	0x20071f70
   81688:	200709c6 	.word	0x200709c6
   8168c:	20071acc 	.word	0x20071acc
   81690:	200715b4 	.word	0x200715b4
   81694:	00081f2d 	.word	0x00081f2d
   81698:	00082009 	.word	0x00082009
   8169c:	200715e0 	.word	0x200715e0
   816a0:	00081325 	.word	0x00081325
   816a4:	00081f19 	.word	0x00081f19

000816a8 <global_toggle_pin>:

void global_toggle_pin(Pio *PioInterface, uint32_t Pin)
{
	uint32_t Status = PioInterface->PIO_ODSR; // Should return 0 or 
   816a8:	6b83      	ldr	r3, [r0, #56]	; 0x38
	if (Status & Pin)
   816aa:	420b      	tst	r3, r1
		PioInterface->PIO_CODR = Pin;
   816ac:	bf14      	ite	ne
   816ae:	6341      	strne	r1, [r0, #52]	; 0x34
	else
		PioInterface->PIO_SODR = Pin;
   816b0:	6301      	streq	r1, [r0, #48]	; 0x30
   816b2:	4770      	bx	lr

000816b4 <igncalc_ign_time_teeth>:
// Calculate the amount of teeth to skip for the next ignition event
// Returns an integer to skip
// Example: Skip 7,4 teeth ---> the function returns the integer 7
uint16_t igncalc_ign_time_teeth(uint16_t ign_degree)
{
	uint32_t temp = ((CRANK_DEGREE_INTERVAL * 10 - ign_degree) * 10) / CRANK_DEGREE_INTERVAL;
   816b4:	f5c0 60e1 	rsb	r0, r0, #1800	; 0x708
   816b8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   816bc:	0040      	lsls	r0, r0, #1
   816be:	4b08      	ldr	r3, [pc, #32]	; (816e0 <igncalc_ign_time_teeth+0x2c>)
   816c0:	fb83 2300 	smull	r2, r3, r3, r0
   816c4:	4403      	add	r3, r0
   816c6:	17c0      	asrs	r0, r0, #31
   816c8:	ebc0 10e3 	rsb	r0, r0, r3, asr #7
	uint32_t temp1 = (temp * (CRANK_TEETH/TACH_EVENTS))/100;
   816cc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   816d0:	0080      	lsls	r0, r0, #2
   816d2:	4b04      	ldr	r3, [pc, #16]	; (816e4 <igncalc_ign_time_teeth+0x30>)
   816d4:	fba3 3000 	umull	r3, r0, r3, r0
// 			uart_transfer('R'); uart_print_int(temp1); uart_new_line();
// 		}
// 		
// 		return	temp1;
// 	}
}
   816d8:	f3c0 104f 	ubfx	r0, r0, #5, #16
   816dc:	4770      	bx	lr
   816de:	bf00      	nop
   816e0:	b60b60b7 	.word	0xb60b60b7
   816e4:	51eb851f 	.word	0x51eb851f

000816e8 <igncalc_ign_time_interval>:

// Calculate the time between 2 teeth
// Returns the counts to interval from the current tooth
// Example: Skip 7,4 teeth ---> the function uses the decimal number 0,4 to calculate the spark event
uint32_t igncalc_ign_time_interval(uint16_t ign_degree)
{
   816e8:	b510      	push	{r4, lr}
   816ea:	4604      	mov	r4, r0
	uint32_t temp1;
	if (IgnATDC)
   816ec:	4b1c      	ldr	r3, [pc, #112]	; (81760 <igncalc_ign_time_interval+0x78>)
   816ee:	781b      	ldrb	r3, [r3, #0]
   816f0:	b9f3      	cbnz	r3, 81730 <igncalc_ign_time_interval+0x48>
	{
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 + ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
	}
	else
	{
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 - ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
   816f2:	4b1c      	ldr	r3, [pc, #112]	; (81764 <igncalc_ign_time_interval+0x7c>)
   816f4:	4798      	blx	r3
   816f6:	f5c4 64e1 	rsb	r4, r4, #1800	; 0x708
   816fa:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   816fe:	0064      	lsls	r4, r4, #1
   81700:	4b19      	ldr	r3, [pc, #100]	; (81768 <igncalc_ign_time_interval+0x80>)
   81702:	fb83 2304 	smull	r2, r3, r3, r4
   81706:	4423      	add	r3, r4
   81708:	17e4      	asrs	r4, r4, #31
   8170a:	ebc4 14e3 	rsb	r4, r4, r3, asr #7
   8170e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   81712:	f06f 0363 	mvn.w	r3, #99	; 0x63
   81716:	fb03 f000 	mul.w	r0, r3, r0
   8171a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
	}
	
	return (temp1 * CrankPrevCycleCounts)/100;
   8171e:	4b13      	ldr	r3, [pc, #76]	; (8176c <igncalc_ign_time_interval+0x84>)
   81720:	6818      	ldr	r0, [r3, #0]
   81722:	fb00 f404 	mul.w	r4, r0, r4
   81726:	4812      	ldr	r0, [pc, #72]	; (81770 <igncalc_ign_time_interval+0x88>)
   81728:	fba0 3004 	umull	r3, r0, r0, r4
}
   8172c:	0940      	lsrs	r0, r0, #5
   8172e:	bd10      	pop	{r4, pc}
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 + ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
   81730:	4b0c      	ldr	r3, [pc, #48]	; (81764 <igncalc_ign_time_interval+0x7c>)
   81732:	4798      	blx	r3
   81734:	f504 64e1 	add.w	r4, r4, #1800	; 0x708
   81738:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   8173c:	0064      	lsls	r4, r4, #1
   8173e:	4b0a      	ldr	r3, [pc, #40]	; (81768 <igncalc_ign_time_interval+0x80>)
   81740:	fb83 2304 	smull	r2, r3, r3, r4
   81744:	4423      	add	r3, r4
   81746:	17e4      	asrs	r4, r4, #31
   81748:	ebc4 14e3 	rsb	r4, r4, r3, asr #7
   8174c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   81750:	f06f 0363 	mvn.w	r3, #99	; 0x63
   81754:	fb03 f000 	mul.w	r0, r3, r0
   81758:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   8175c:	e7df      	b.n	8171e <igncalc_ign_time_interval+0x36>
   8175e:	bf00      	nop
   81760:	20071ef4 	.word	0x20071ef4
   81764:	000816b5 	.word	0x000816b5
   81768:	b60b60b7 	.word	0xb60b60b7
   8176c:	20072430 	.word	0x20072430
   81770:	51eb851f 	.word	0x51eb851f

00081774 <igncalc_dwell_correction>:


// Correction for dwell in regards to battery voltage
// Returns the dwell correction in percentage (%) 0.0 - 255.0% depending on the parameters set in TunerStudio (Scaled up by 0.1), 100.0% = 1000 
uint16_t igncalc_dwell_correction(void)
{
   81774:	b510      	push	{r4, lr}
   81776:	b082      	sub	sp, #8
	uint8_t voltage = engine_realtime.BattVolt;
   81778:	4b05      	ldr	r3, [pc, #20]	; (81790 <igncalc_dwell_correction+0x1c>)
   8177a:	7a5a      	ldrb	r2, [r3, #9]
	// Use scaler 23.4.17 JBB
	uint32_t totalDwell = math_interpolation_vector(&engine_config6.BattRefVoltBins, &engine_config4.DwellCorrectionValues, voltage, 10, sizeof(engine_config4.DwellCorrectionValues));
   8177c:	2306      	movs	r3, #6
   8177e:	9300      	str	r3, [sp, #0]
   81780:	230a      	movs	r3, #10
   81782:	4904      	ldr	r1, [pc, #16]	; (81794 <igncalc_dwell_correction+0x20>)
   81784:	4804      	ldr	r0, [pc, #16]	; (81798 <igncalc_dwell_correction+0x24>)
   81786:	4c05      	ldr	r4, [pc, #20]	; (8179c <igncalc_dwell_correction+0x28>)
   81788:	47a0      	blx	r4
	//uint32_t totalDwell = math_interpolation_vector(&engine_config6.BattRefVoltBins, &engine_config4.DwellCorrectionValues, voltage, 1, sizeof(engine_config4.DwellCorrectionValues));
	return totalDwell;
}
   8178a:	b002      	add	sp, #8
   8178c:	bd10      	pop	{r4, pc}
   8178e:	bf00      	nop
   81790:	200715b4 	.word	0x200715b4
   81794:	20071190 	.word	0x20071190
   81798:	200709f3 	.word	0x200709f3
   8179c:	00081cd5 	.word	0x00081cd5

000817a0 <igncalc_dwell_degree>:
{
   817a0:	b508      	push	{r3, lr}
	uint8_t correction = igncalc_dwell_correction();
   817a2:	4b19      	ldr	r3, [pc, #100]	; (81808 <igncalc_dwell_degree+0x68>)
   817a4:	4798      	blx	r3
	uint16_t totalDwellms = (engine_config4.DwellTimeRunning * correction)/100; // tenths of milliseconds 
   817a6:	4919      	ldr	r1, [pc, #100]	; (8180c <igncalc_dwell_degree+0x6c>)
   817a8:	7b8b      	ldrb	r3, [r1, #14]
   817aa:	b2c0      	uxtb	r0, r0
   817ac:	fb03 f000 	mul.w	r0, r3, r0
   817b0:	4a17      	ldr	r2, [pc, #92]	; (81810 <igncalc_dwell_degree+0x70>)
   817b2:	fb82 3200 	smull	r3, r2, r2, r0
   817b6:	17c3      	asrs	r3, r0, #31
   817b8:	ebc3 1362 	rsb	r3, r3, r2, asr #5
   817bc:	b29b      	uxth	r3, r3
	if ((totalDwellms > (engine_config4.DwellLimit * 10)) && engine_config4.DwellLimitEnable)
   817be:	7fca      	ldrb	r2, [r1, #31]
   817c0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   817c4:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
   817c8:	dd07      	ble.n	817da <igncalc_dwell_degree+0x3a>
   817ca:	7b0a      	ldrb	r2, [r1, #12]
   817cc:	f012 0f02 	tst.w	r2, #2
   817d0:	d003      	beq.n	817da <igncalc_dwell_degree+0x3a>
		totalDwellms = engine_config4.DwellLimit * 10;
   817d2:	7fcb      	ldrb	r3, [r1, #31]
   817d4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   817d8:	005b      	lsls	r3, r3, #1
	engine_realtime.Dwell = totalDwellms;
   817da:	b2d9      	uxtb	r1, r3
   817dc:	4a0d      	ldr	r2, [pc, #52]	; (81814 <igncalc_dwell_degree+0x74>)
   817de:	70d1      	strb	r1, [r2, #3]
	return (3600*temp2)/LastCrankRevCounts;
   817e0:	4a0d      	ldr	r2, [pc, #52]	; (81818 <igncalc_dwell_degree+0x78>)
   817e2:	6810      	ldr	r0, [r2, #0]
	uint32_t temp2 = ((GLOBAL_TIMER_FREQ/1000)*totalDwellms)/10;
   817e4:	f640 2241 	movw	r2, #2625	; 0xa41
   817e8:	fb02 f303 	mul.w	r3, r2, r3
   817ec:	4a0b      	ldr	r2, [pc, #44]	; (8181c <igncalc_dwell_degree+0x7c>)
   817ee:	fb82 1203 	smull	r1, r2, r2, r3
   817f2:	17db      	asrs	r3, r3, #31
   817f4:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
	return (3600*temp2)/LastCrankRevCounts;
   817f8:	f44f 6261 	mov.w	r2, #3600	; 0xe10
   817fc:	fb02 f303 	mul.w	r3, r2, r3
}
   81800:	fbb3 f0f0 	udiv	r0, r3, r0
   81804:	bd08      	pop	{r3, pc}
   81806:	bf00      	nop
   81808:	00081775 	.word	0x00081775
   8180c:	20071170 	.word	0x20071170
   81810:	51eb851f 	.word	0x51eb851f
   81814:	200715b4 	.word	0x200715b4
   81818:	200709d8 	.word	0x200709d8
   8181c:	66666667 	.word	0x66666667

00081820 <igncalc_dwell_pulsewidth>:
{
   81820:	b508      	push	{r3, lr}
	uint16_t correction = igncalc_dwell_correction(); // 0 - 1000 represents 0 - 100.0%
   81822:	4b10      	ldr	r3, [pc, #64]	; (81864 <igncalc_dwell_pulsewidth+0x44>)
   81824:	4798      	blx	r3
	if (engine_realtime.Rpm < engine_config2.CrankingRpm)
   81826:	4b10      	ldr	r3, [pc, #64]	; (81868 <igncalc_dwell_pulsewidth+0x48>)
   81828:	89db      	ldrh	r3, [r3, #14]
   8182a:	b29b      	uxth	r3, r3
   8182c:	4a0f      	ldr	r2, [pc, #60]	; (8186c <igncalc_dwell_pulsewidth+0x4c>)
   8182e:	7dd2      	ldrb	r2, [r2, #23]
   81830:	4293      	cmp	r3, r2
		TotalDwellus = (engine_config4.DwellTimeCranking * correction); // return hundred of nanoseconds 
   81832:	4b0f      	ldr	r3, [pc, #60]	; (81870 <igncalc_dwell_pulsewidth+0x50>)
   81834:	bf34      	ite	cc
   81836:	7b5b      	ldrbcc	r3, [r3, #13]
		TotalDwellus = (engine_config4.DwellTimeRunning * correction); // return hundred of nanoseconds
   81838:	7b9b      	ldrbcs	r3, [r3, #14]
   8183a:	fb03 f000 	mul.w	r0, r3, r0
	if (engine_config4.DwellLimitEnable && (TotalDwellus > IgnitionDwellLimit))
   8183e:	4b0c      	ldr	r3, [pc, #48]	; (81870 <igncalc_dwell_pulsewidth+0x50>)
   81840:	7b1b      	ldrb	r3, [r3, #12]
   81842:	f013 0f02 	tst.w	r3, #2
   81846:	d005      	beq.n	81854 <igncalc_dwell_pulsewidth+0x34>
   81848:	4b0a      	ldr	r3, [pc, #40]	; (81874 <igncalc_dwell_pulsewidth+0x54>)
   8184a:	681b      	ldr	r3, [r3, #0]
   8184c:	4298      	cmp	r0, r3
		TotalDwellus = IgnitionDwellLimit;
   8184e:	bf84      	itt	hi
   81850:	4b08      	ldrhi	r3, [pc, #32]	; (81874 <igncalc_dwell_pulsewidth+0x54>)
   81852:	6818      	ldrhi	r0, [r3, #0]
	engine_realtime.Dwell = TotalDwellus/1000;
   81854:	4b08      	ldr	r3, [pc, #32]	; (81878 <igncalc_dwell_pulsewidth+0x58>)
   81856:	fba3 2300 	umull	r2, r3, r3, r0
   8185a:	f3c3 1387 	ubfx	r3, r3, #6, #8
   8185e:	4a02      	ldr	r2, [pc, #8]	; (81868 <igncalc_dwell_pulsewidth+0x48>)
   81860:	70d3      	strb	r3, [r2, #3]
}
   81862:	bd08      	pop	{r3, pc}
   81864:	00081775 	.word	0x00081775
   81868:	200715b4 	.word	0x200715b4
   8186c:	20071124 	.word	0x20071124
   81870:	20071170 	.word	0x20071170
   81874:	20071acc 	.word	0x20071acc
   81878:	10624dd3 	.word	0x10624dd3

0008187c <interrupts_enable_interrupt_vector>:

#include "interrupts.h"

/* Initialize nested vector interrupts */
void interrupts_enable_interrupt_vector(uint32_t IRQN, uint32_t Priority)
{
   8187c:	b410      	push	{r4}
	NVIC_DisableIRQ(IRQN);
   8187e:	b242      	sxtb	r2, r0

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   81880:	b2c0      	uxtb	r0, r0
   81882:	f000 031f 	and.w	r3, r0, #31
   81886:	2401      	movs	r4, #1
   81888:	409c      	lsls	r4, r3
   8188a:	0953      	lsrs	r3, r2, #5
   8188c:	009b      	lsls	r3, r3, #2
   8188e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   81892:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   81896:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   8189a:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
   8189e:	2a00      	cmp	r2, #0
   818a0:	db0a      	blt.n	818b8 <interrupts_enable_interrupt_vector+0x3c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   818a2:	0109      	lsls	r1, r1, #4
   818a4:	b2c9      	uxtb	r1, r1
   818a6:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   818aa:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
   818ae:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   818b2:	601c      	str	r4, [r3, #0]
	NVIC_ClearPendingIRQ(IRQN);
	NVIC_SetPriority(IRQN, Priority); 
	NVIC_EnableIRQ(IRQN);
}
   818b4:	bc10      	pop	{r4}
   818b6:	4770      	bx	lr
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   818b8:	f000 000f 	and.w	r0, r0, #15
   818bc:	0109      	lsls	r1, r1, #4
   818be:	b2c9      	uxtb	r1, r1
   818c0:	4a01      	ldr	r2, [pc, #4]	; (818c8 <interrupts_enable_interrupt_vector+0x4c>)
   818c2:	5411      	strb	r1, [r2, r0]
   818c4:	e7f5      	b.n	818b2 <interrupts_enable_interrupt_vector+0x36>
   818c6:	bf00      	nop
   818c8:	e000ed14 	.word	0xe000ed14

000818cc <interrupts_enable_pio>:


void interrupts_enable_pio(uint32_t PeripheralID, uint32_t Pin, uint32_t Priority, uint8_t Mode)
{
   818cc:	b570      	push	{r4, r5, r6, lr}
	// Check if the programmer is legit
	if (PeripheralID < ID_PIOA || PeripheralID > ID_PIOD)	// PIOD is the last register in SAM3x8e
   818ce:	f1a0 040b 	sub.w	r4, r0, #11
   818d2:	2c03      	cmp	r4, #3
   818d4:	d82a      	bhi.n	8192c <interrupts_enable_pio+0x60>
		return;
	
	// Enable interrupt registers 
	PMC->PMC_PCER0	=	(1 << PeripheralID);				// Enable the peripheral clock for port A
   818d6:	2401      	movs	r4, #1
   818d8:	4084      	lsls	r4, r0
   818da:	4d15      	ldr	r5, [pc, #84]	; (81930 <interrupts_enable_pio+0x64>)
   818dc:	612c      	str	r4, [r5, #16]
	
	// Choose the correct peripheral controller
	Pio *CurrentPio;
	switch (PeripheralID)
   818de:	f1a0 040b 	sub.w	r4, r0, #11
   818e2:	2c03      	cmp	r4, #3
   818e4:	d804      	bhi.n	818f0 <interrupts_enable_pio+0x24>
   818e6:	e8df f004 	tbb	[pc, r4]
   818ea:	0e02      	.short	0x0e02
   818ec:	1210      	.short	0x1210
	{
		case ID_PIOA:
			CurrentPio = PIOA;
   818ee:	4e11      	ldr	r6, [pc, #68]	; (81934 <interrupts_enable_pio+0x68>)
   818f0:	461d      	mov	r5, r3
   818f2:	460c      	mov	r4, r1
			CurrentPio = PIOD;
			break;
		default: // SHOULD NEVER HAPPEN, because of if function above
			break;
	}
	CurrentPio->PIO_IER	=	Pin;										// Enable the interrupt register on the configured pin
   818f4:	6431      	str	r1, [r6, #64]	; 0x40
	interrupts_enable_interrupt_vector(PeripheralID, Priority);		// Enable nested interrupt vector and set priority for the configured controller
   818f6:	4611      	mov	r1, r2
   818f8:	4b0f      	ldr	r3, [pc, #60]	; (81938 <interrupts_enable_pio+0x6c>)
   818fa:	4798      	blx	r3
	
	// Select the interrupt mode, if the programmer is stupid the default mode will be pin change
	switch (Mode)
   818fc:	2d01      	cmp	r5, #1
   818fe:	d008      	beq.n	81912 <interrupts_enable_pio+0x46>
   81900:	2d02      	cmp	r5, #2
   81902:	d00d      	beq.n	81920 <interrupts_enable_pio+0x54>
   81904:	bd70      	pop	{r4, r5, r6, pc}
			CurrentPio = PIOB;
   81906:	4e0d      	ldr	r6, [pc, #52]	; (8193c <interrupts_enable_pio+0x70>)
			break;
   81908:	e7f2      	b.n	818f0 <interrupts_enable_pio+0x24>
			CurrentPio = PIOC;
   8190a:	4e0d      	ldr	r6, [pc, #52]	; (81940 <interrupts_enable_pio+0x74>)
			break;
   8190c:	e7f0      	b.n	818f0 <interrupts_enable_pio+0x24>
			CurrentPio = PIOD;
   8190e:	4e0d      	ldr	r6, [pc, #52]	; (81944 <interrupts_enable_pio+0x78>)
			break;
   81910:	e7ee      	b.n	818f0 <interrupts_enable_pio+0x24>
	{
		case INTERRUPT_PIN_CHANGE_MODE:
			break; // No need to configure anything else, just for show
		case INTERRUPT_RISING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   81912:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   81916:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_REHLSR		=	Pin;				// Select rising edge detection
   8191a:	f8c6 40d4 	str.w	r4, [r6, #212]	; 0xd4
			break;
   8191e:	bd70      	pop	{r4, r5, r6, pc}
		case INTERRUPT_FALLING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   81920:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   81924:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_FELLSR		=	Pin;				// Select falling edge detection
   81928:	f8c6 40d0 	str.w	r4, [r6, #208]	; 0xd0
   8192c:	bd70      	pop	{r4, r5, r6, pc}
   8192e:	bf00      	nop
   81930:	400e0600 	.word	0x400e0600
   81934:	400e0e00 	.word	0x400e0e00
   81938:	0008187d 	.word	0x0008187d
   8193c:	400e1000 	.word	0x400e1000
   81940:	400e1200 	.word	0x400e1200
   81944:	400e1400 	.word	0x400e1400

00081948 <interrupts_check_timer_for_inj_or_ign>:
	
	PIOAHandlerTimeInCounts = TC2->TC_CHANNEL[2].TC_CV - TimerCounterValue; 
}

void interrupts_check_timer_for_inj_or_ign(struct cylinder_output_manager *Inj_or_Ign, struct cylinder_ *Cyl)
{
   81948:	b510      	push	{r4, lr}
	if (Inj_or_Ign->ToothOn == CrankToothCounter) 
   8194a:	4b16      	ldr	r3, [pc, #88]	; (819a4 <interrupts_check_timer_for_inj_or_ign+0x5c>)
   8194c:	681b      	ldr	r3, [r3, #0]
   8194e:	6882      	ldr	r2, [r0, #8]
   81950:	429a      	cmp	r2, r3
   81952:	d007      	beq.n	81964 <interrupts_check_timer_for_inj_or_ign+0x1c>
		{
			Inj_or_Ign->EventPending = TRUE;
			*(Inj_or_Ign->TcCompareRegister) = math_sum_with_overflow_protection(Cyl->Tc_channel->TC_CV, Inj_or_Ign->CntTimingOn);
		}
	}
	else if (!Inj_or_Ign->EventOnSameTooth && (Inj_or_Ign->ToothOff == CrankToothCounter))
   81954:	7c43      	ldrb	r3, [r0, #17]
   81956:	b923      	cbnz	r3, 81962 <interrupts_check_timer_for_inj_or_ign+0x1a>
   81958:	4b12      	ldr	r3, [pc, #72]	; (819a4 <interrupts_check_timer_for_inj_or_ign+0x5c>)
   8195a:	681b      	ldr	r3, [r3, #0]
   8195c:	68c2      	ldr	r2, [r0, #12]
   8195e:	429a      	cmp	r2, r3
   81960:	d011      	beq.n	81986 <interrupts_check_timer_for_inj_or_ign+0x3e>
   81962:	bd10      	pop	{r4, pc}
		if (Inj_or_Ign->CntTimingOn < PIOA_HANDLER_TIME_IN_COUNTS) // The interrupt vector does not react when a value is stored in compare register which has been reached in the end of this function/handler
   81964:	6803      	ldr	r3, [r0, #0]
   81966:	2b1d      	cmp	r3, #29
   81968:	d803      	bhi.n	81972 <interrupts_check_timer_for_inj_or_ign+0x2a>
			Inj_or_Ign->pio->PIO_CODR = Inj_or_Ign->OutputPin;			// Sets pin to high
   8196a:	6983      	ldr	r3, [r0, #24]
   8196c:	6942      	ldr	r2, [r0, #20]
   8196e:	635a      	str	r2, [r3, #52]	; 0x34
   81970:	bd10      	pop	{r4, pc}
			Inj_or_Ign->EventPending = TRUE;
   81972:	2201      	movs	r2, #1
   81974:	7402      	strb	r2, [r0, #16]
			*(Inj_or_Ign->TcCompareRegister) = math_sum_with_overflow_protection(Cyl->Tc_channel->TC_CV, Inj_or_Ign->CntTimingOn);
   81976:	69c4      	ldr	r4, [r0, #28]
   81978:	6c0a      	ldr	r2, [r1, #64]	; 0x40
   8197a:	6910      	ldr	r0, [r2, #16]
   8197c:	4619      	mov	r1, r3
   8197e:	4b0a      	ldr	r3, [pc, #40]	; (819a8 <interrupts_check_timer_for_inj_or_ign+0x60>)
   81980:	4798      	blx	r3
   81982:	6020      	str	r0, [r4, #0]
   81984:	bd10      	pop	{r4, pc}
	{
		if (Inj_or_Ign->CntTimingOff < PIOA_HANDLER_TIME_IN_COUNTS) // The interrupt vector does not react when a value is stored in compare register which has been reached in the end of this function/handler
   81986:	6843      	ldr	r3, [r0, #4]
   81988:	2b1d      	cmp	r3, #29
   8198a:	d803      	bhi.n	81994 <interrupts_check_timer_for_inj_or_ign+0x4c>
		{
			Inj_or_Ign->pio->PIO_SODR = Inj_or_Ign->OutputPin;			// Sets pin to low
   8198c:	6983      	ldr	r3, [r0, #24]
   8198e:	6942      	ldr	r2, [r0, #20]
   81990:	631a      	str	r2, [r3, #48]	; 0x30
   81992:	bd10      	pop	{r4, pc}
			//debug_cylinder[i].InjRealTimeTurnOffCount = Cyl->Tc_channel->TC_CV;
		}
		else
		{
			*(Inj_or_Ign->TcCompareRegister) = math_sum_with_overflow_protection(Cyl->Tc_channel->TC_CV, Inj_or_Ign->CntTimingOff);
   81994:	69c4      	ldr	r4, [r0, #28]
   81996:	6c0a      	ldr	r2, [r1, #64]	; 0x40
   81998:	6910      	ldr	r0, [r2, #16]
   8199a:	4619      	mov	r1, r3
   8199c:	4b02      	ldr	r3, [pc, #8]	; (819a8 <interrupts_check_timer_for_inj_or_ign+0x60>)
   8199e:	4798      	blx	r3
   819a0:	6020      	str	r0, [r4, #0]
		}
	}
   819a2:	e7de      	b.n	81962 <interrupts_check_timer_for_inj_or_ign+0x1a>
   819a4:	20071f78 	.word	0x20071f78
   819a8:	00081d45 	.word	0x00081d45

000819ac <PIOA_Handler>:
{
   819ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t TimerCounterValue	=		TC2->TC_CHANNEL[2].TC_CV;
   819b0:	4b2e      	ldr	r3, [pc, #184]	; (81a6c <PIOA_Handler+0xc0>)
   819b2:	f8d3 8090 	ldr.w	r8, [r3, #144]	; 0x90
	uint32_t status_register	=		PIOA->PIO_ISR;
   819b6:	f503 23b1 	add.w	r3, r3, #362496	; 0x58800
   819ba:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
   819be:	f8d3 904c 	ldr.w	r9, [r3, #76]	; 0x4c
	if (status_register & CRANK_SIGNAL)
   819c2:	f019 0f80 	tst.w	r9, #128	; 0x80
   819c6:	d039      	beq.n	81a3c <PIOA_Handler+0x90>
		CrankPrevCycleCounts	=		CrankCurrCycleCounts;
   819c8:	4b29      	ldr	r3, [pc, #164]	; (81a70 <PIOA_Handler+0xc4>)
   819ca:	6819      	ldr	r1, [r3, #0]
   819cc:	4a29      	ldr	r2, [pc, #164]	; (81a74 <PIOA_Handler+0xc8>)
   819ce:	6011      	str	r1, [r2, #0]
		CrankCurrCycleCounts	=		TimerCounterValue - CrankTimerCounts;
   819d0:	4929      	ldr	r1, [pc, #164]	; (81a78 <PIOA_Handler+0xcc>)
   819d2:	680a      	ldr	r2, [r1, #0]
   819d4:	eba8 0202 	sub.w	r2, r8, r2
   819d8:	601a      	str	r2, [r3, #0]
		CrankTimerCounts		=		TimerCounterValue;
   819da:	f8c1 8000 	str.w	r8, [r1]
		CrankRevCounts			+=		CrankCurrCycleCounts;
   819de:	681b      	ldr	r3, [r3, #0]
   819e0:	4a26      	ldr	r2, [pc, #152]	; (81a7c <PIOA_Handler+0xd0>)
   819e2:	6811      	ldr	r1, [r2, #0]
   819e4:	440b      	add	r3, r1
   819e6:	6013      	str	r3, [r2, #0]
		CrankTooth++;
   819e8:	4a25      	ldr	r2, [pc, #148]	; (81a80 <PIOA_Handler+0xd4>)
   819ea:	7813      	ldrb	r3, [r2, #0]
   819ec:	3301      	adds	r3, #1
   819ee:	b2db      	uxtb	r3, r3
   819f0:	7013      	strb	r3, [r2, #0]
		CrankToothCounter++;
   819f2:	4a24      	ldr	r2, [pc, #144]	; (81a84 <PIOA_Handler+0xd8>)
   819f4:	6813      	ldr	r3, [r2, #0]
   819f6:	3301      	adds	r3, #1
   819f8:	6013      	str	r3, [r2, #0]
		CrankSignalFlag			=		TRUE;
   819fa:	2201      	movs	r2, #1
   819fc:	4b22      	ldr	r3, [pc, #136]	; (81a88 <PIOA_Handler+0xdc>)
   819fe:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81a00:	4b22      	ldr	r3, [pc, #136]	; (81a8c <PIOA_Handler+0xe0>)
   81a02:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   81a06:	091b      	lsrs	r3, r3, #4
   81a08:	d018      	beq.n	81a3c <PIOA_Handler+0x90>
   81a0a:	2000      	movs	r0, #0
   81a0c:	4604      	mov	r4, r0
			interrupts_check_timer_for_inj_or_ign(&cylinder[i].Inj, &cylinder[i]);
   81a0e:	4e20      	ldr	r6, [pc, #128]	; (81a90 <PIOA_Handler+0xe4>)
   81a10:	4d20      	ldr	r5, [pc, #128]	; (81a94 <PIOA_Handler+0xe8>)
		for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81a12:	4f1e      	ldr	r7, [pc, #120]	; (81a8c <PIOA_Handler+0xe0>)
   81a14:	eb00 1000 	add.w	r0, r0, r0, lsl #4
   81a18:	0080      	lsls	r0, r0, #2
			interrupts_check_timer_for_inj_or_ign(&cylinder[i].Inj, &cylinder[i]);
   81a1a:	eb00 0a06 	add.w	sl, r0, r6
   81a1e:	3020      	adds	r0, #32
   81a20:	4651      	mov	r1, sl
   81a22:	4430      	add	r0, r6
   81a24:	47a8      	blx	r5
			interrupts_check_timer_for_inj_or_ign(&cylinder[i].Ign, &cylinder[i]);
   81a26:	4651      	mov	r1, sl
   81a28:	4650      	mov	r0, sl
   81a2a:	47a8      	blx	r5
		for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81a2c:	3401      	adds	r4, #1
   81a2e:	b2e4      	uxtb	r4, r4
   81a30:	4620      	mov	r0, r4
   81a32:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
   81a36:	ebb4 1f13 	cmp.w	r4, r3, lsr #4
   81a3a:	dbeb      	blt.n	81a14 <PIOA_Handler+0x68>
	if (status_register & CAM_SIGNAL)
   81a3c:	f419 4f00 	tst.w	r9, #32768	; 0x8000
   81a40:	d00a      	beq.n	81a58 <PIOA_Handler+0xac>
		CamCurrCycleCounts		=		TimerCounterValue - CamTimerCounts;
   81a42:	4a15      	ldr	r2, [pc, #84]	; (81a98 <PIOA_Handler+0xec>)
   81a44:	6813      	ldr	r3, [r2, #0]
   81a46:	eba8 0303 	sub.w	r3, r8, r3
   81a4a:	4914      	ldr	r1, [pc, #80]	; (81a9c <PIOA_Handler+0xf0>)
   81a4c:	600b      	str	r3, [r1, #0]
		CamTimerCounts			=		TimerCounterValue;
   81a4e:	f8c2 8000 	str.w	r8, [r2]
		CamSignalFlag			=		TRUE;
   81a52:	2201      	movs	r2, #1
   81a54:	4b12      	ldr	r3, [pc, #72]	; (81aa0 <PIOA_Handler+0xf4>)
   81a56:	701a      	strb	r2, [r3, #0]
	PIOAHandlerTimeInCounts = TC2->TC_CHANNEL[2].TC_CV - TimerCounterValue; 
   81a58:	4b04      	ldr	r3, [pc, #16]	; (81a6c <PIOA_Handler+0xc0>)
   81a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
   81a5e:	eba3 0308 	sub.w	r3, r3, r8
   81a62:	4a10      	ldr	r2, [pc, #64]	; (81aa4 <PIOA_Handler+0xf8>)
   81a64:	6013      	str	r3, [r2, #0]
   81a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81a6a:	bf00      	nop
   81a6c:	40088000 	.word	0x40088000
   81a70:	20070a2c 	.word	0x20070a2c
   81a74:	20072430 	.word	0x20072430
   81a78:	200709c8 	.word	0x200709c8
   81a7c:	200709e0 	.word	0x200709e0
   81a80:	20072389 	.word	0x20072389
   81a84:	20071f78 	.word	0x20071f78
   81a88:	2007243c 	.word	0x2007243c
   81a8c:	20071124 	.word	0x20071124
   81a90:	20070e34 	.word	0x20070e34
   81a94:	00081949 	.word	0x00081949
   81a98:	200715d8 	.word	0x200715d8
   81a9c:	200709d0 	.word	0x200709d0
   81aa0:	20071f74 	.word	0x20071f74
   81aa4:	20071f58 	.word	0x20071f58

00081aa8 <math_map_adc>:

#include "math.h"

uint32_t math_map_adc(uint16_t min, uint16_t max, uint16_t value)
{
	return ((value * max) >> ADC_RESOLUTION) + min;
   81aa8:	fb01 f202 	mul.w	r2, r1, r2
}
   81aac:	eb00 20a2 	add.w	r0, r0, r2, asr #10
   81ab0:	4770      	bx	lr

00081ab2 <math_map>:
uint32_t math_map(uint16_t min, uint16_t max, int16_t value, uint16_t div)
{
	if (value < 0)
   81ab2:	2a00      	cmp	r2, #0
		return 0;
	return ((value * max) / div) + min;
   81ab4:	bfa3      	ittte	ge
   81ab6:	4351      	mulge	r1, r2
   81ab8:	fb91 f3f3 	sdivge	r3, r1, r3
   81abc:	18c0      	addge	r0, r0, r3
   81abe:	2000      	movlt	r0, #0
}
   81ac0:	4770      	bx	lr
	...

00081ac4 <math_find_median>:

// ATTENTION this will not work if the vector is not 16 bit, not sure how to make it global size since it is a pointer
uint16_t math_find_median(uint16_t * Vector, uint16_t VectorLength)
{
   81ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81ac8:	af00      	add	r7, sp, #0
	uint16_t TempVector[VectorLength];
   81aca:	004b      	lsls	r3, r1, #1
   81acc:	3308      	adds	r3, #8
   81ace:	f023 0307 	bic.w	r3, r3, #7
   81ad2:	ebad 0d03 	sub.w	sp, sp, r3
   81ad6:	46e8      	mov	r8, sp
	// Copy vector so we won't change him (copy constructor)
	for (uint16_t i = 0; i < VectorLength; i++)
   81ad8:	b3d9      	cbz	r1, 81b52 <math_find_median+0x8e>
   81ada:	1e83      	subs	r3, r0, #2
   81adc:	f1ad 0202 	sub.w	r2, sp, #2
   81ae0:	1e4c      	subs	r4, r1, #1
   81ae2:	b2a4      	uxth	r4, r4
   81ae4:	eb00 0444 	add.w	r4, r0, r4, lsl #1
	{
		TempVector[i] = Vector[i];
   81ae8:	f833 0f02 	ldrh.w	r0, [r3, #2]!
   81aec:	f822 0f02 	strh.w	r0, [r2, #2]!
	for (uint16_t i = 0; i < VectorLength; i++)
   81af0:	42a3      	cmp	r3, r4
   81af2:	d1f9      	bne.n	81ae8 <math_find_median+0x24>
		//uart_print_string("her "); uart_print_int(Vector[i]); uart_new_line();
	}
	// Insertion sort
	for (uint16_t i = 1; i < VectorLength; i++)
   81af4:	2901      	cmp	r1, #1
   81af6:	d92c      	bls.n	81b52 <math_find_median+0x8e>
   81af8:	46c4      	mov	ip, r8
   81afa:	46c2      	mov	sl, r8
   81afc:	f04f 0901 	mov.w	r9, #1
   81b00:	e007      	b.n	81b12 <math_find_median+0x4e>
   81b02:	f109 0901 	add.w	r9, r9, #1
   81b06:	f10a 0a02 	add.w	sl, sl, #2
   81b0a:	fa1f f389 	uxth.w	r3, r9
   81b0e:	4299      	cmp	r1, r3
   81b10:	d91f      	bls.n	81b52 <math_find_median+0x8e>
	{
		uint16_t j = i;
		while (j > 0 && TempVector[j] < TempVector[j-1])
   81b12:	fa1f f389 	uxth.w	r3, r9
   81b16:	2b00      	cmp	r3, #0
   81b18:	d0f3      	beq.n	81b02 <math_find_median+0x3e>
   81b1a:	46ce      	mov	lr, r9
   81b1c:	f8ba 4002 	ldrh.w	r4, [sl, #2]
   81b20:	f109 36ff 	add.w	r6, r9, #4294967295
   81b24:	f8ba 5000 	ldrh.w	r5, [sl]
   81b28:	42ac      	cmp	r4, r5
   81b2a:	d2ea      	bcs.n	81b02 <math_find_median+0x3e>
   81b2c:	f1a9 0202 	sub.w	r2, r9, #2
   81b30:	4653      	mov	r3, sl
		{
			uint16_t temp = TempVector[j];
			TempVector[j] = TempVector[j-1];
   81b32:	f828 501e 	strh.w	r5, [r8, lr, lsl #1]
			TempVector[j-1] = temp;
   81b36:	f828 4016 	strh.w	r4, [r8, r6, lsl #1]
		while (j > 0 && TempVector[j] < TempVector[j-1])
   81b3a:	4563      	cmp	r3, ip
   81b3c:	d0e1      	beq.n	81b02 <math_find_median+0x3e>
   81b3e:	f102 0e01 	add.w	lr, r2, #1
   81b42:	881c      	ldrh	r4, [r3, #0]
   81b44:	4616      	mov	r6, r2
   81b46:	f833 5d02 	ldrh.w	r5, [r3, #-2]!
   81b4a:	3a01      	subs	r2, #1
   81b4c:	42ac      	cmp	r4, r5
   81b4e:	d3f0      	bcc.n	81b32 <math_find_median+0x6e>
   81b50:	e7d7      	b.n	81b02 <math_find_median+0x3e>
			j--;
		}
	}
	// Return median
	return TempVector[(uint16_t)((VectorLength * 1.0 + 0.5) / 2.0)];
   81b52:	4608      	mov	r0, r1
   81b54:	4b08      	ldr	r3, [pc, #32]	; (81b78 <math_find_median+0xb4>)
   81b56:	4798      	blx	r3
   81b58:	2200      	movs	r2, #0
   81b5a:	4b08      	ldr	r3, [pc, #32]	; (81b7c <math_find_median+0xb8>)
   81b5c:	4c08      	ldr	r4, [pc, #32]	; (81b80 <math_find_median+0xbc>)
   81b5e:	47a0      	blx	r4
   81b60:	2200      	movs	r2, #0
   81b62:	4b06      	ldr	r3, [pc, #24]	; (81b7c <math_find_median+0xb8>)
   81b64:	4c07      	ldr	r4, [pc, #28]	; (81b84 <math_find_median+0xc0>)
   81b66:	47a0      	blx	r4
   81b68:	4b07      	ldr	r3, [pc, #28]	; (81b88 <math_find_median+0xc4>)
   81b6a:	4798      	blx	r3
   81b6c:	b280      	uxth	r0, r0
}
   81b6e:	f838 0010 	ldrh.w	r0, [r8, r0, lsl #1]
   81b72:	46bd      	mov	sp, r7
   81b74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81b78:	00083225 	.word	0x00083225
   81b7c:	3fe00000 	.word	0x3fe00000
   81b80:	00082f8d 	.word	0x00082f8d
   81b84:	000832f1 	.word	0x000832f1
   81b88:	00083715 	.word	0x00083715

00081b8c <math_find_interpolation_index>:
	uint16_t calc2 = (uint32_t)Calculate[IndexHigh] * (Weight);
	return (calc1 + calc2) / Scaler;
}

void math_find_interpolation_index(uint8_t * Vector, uint16_t Value, uint8_t * Low, uint8_t * High, uint16_t Scaler, uint8_t Len)
{
   81b8c:	b4f0      	push	{r4, r5, r6, r7}
   81b8e:	f8bd 7010 	ldrh.w	r7, [sp, #16]
   81b92:	f89d 6014 	ldrb.w	r6, [sp, #20]
	for (uint8_t Index = 0; Index < Len; Index++)
   81b96:	b1a6      	cbz	r6, 81bc2 <math_find_interpolation_index+0x36>
   81b98:	3801      	subs	r0, #1
   81b9a:	2500      	movs	r5, #0
   81b9c:	e007      	b.n	81bae <math_find_interpolation_index+0x22>
		uint16_t Temp = Vector[Index] * Scaler;
		
		if (Value > Temp) {
			*Low = Index;
		} 
		else if (Value < Temp) {
   81b9e:	428c      	cmp	r4, r1
   81ba0:	d80e      	bhi.n	81bc0 <math_find_interpolation_index+0x34>
			*High = Index;
			break;
		} 
		else if (Value == Temp) {
   81ba2:	428c      	cmp	r4, r1
   81ba4:	d00f      	beq.n	81bc6 <math_find_interpolation_index+0x3a>
	for (uint8_t Index = 0; Index < Len; Index++)
   81ba6:	3501      	adds	r5, #1
   81ba8:	b2ed      	uxtb	r5, r5
   81baa:	42ae      	cmp	r6, r5
   81bac:	d009      	beq.n	81bc2 <math_find_interpolation_index+0x36>
		uint16_t Temp = Vector[Index] * Scaler;
   81bae:	f810 4f01 	ldrb.w	r4, [r0, #1]!
   81bb2:	fb04 f407 	mul.w	r4, r4, r7
   81bb6:	b2a4      	uxth	r4, r4
		if (Value > Temp) {
   81bb8:	428c      	cmp	r4, r1
   81bba:	d2f0      	bcs.n	81b9e <math_find_interpolation_index+0x12>
			*Low = Index;
   81bbc:	7015      	strb	r5, [r2, #0]
   81bbe:	e7f2      	b.n	81ba6 <math_find_interpolation_index+0x1a>
			*High = Index;
   81bc0:	701d      	strb	r5, [r3, #0]
			*Low = Index;
			*High = Index;
			break;
		}
	}
}
   81bc2:	bcf0      	pop	{r4, r5, r6, r7}
   81bc4:	4770      	bx	lr
			*Low = Index;
   81bc6:	7015      	strb	r5, [r2, #0]
			*High = Index;
   81bc8:	701d      	strb	r5, [r3, #0]
			break;
   81bca:	e7fa      	b.n	81bc2 <math_find_interpolation_index+0x36>

00081bcc <math_interpolation>:


// Calculate the weight of the value compared to indexes x1 and x2
uint8_t math_interpolation(uint16_t value, uint16_t x1, uint16_t x2)
{
	if (value <= x1) // below or equal to lower bound
   81bcc:	4288      	cmp	r0, r1
   81bce:	d90c      	bls.n	81bea <math_interpolation+0x1e>
		return 0;

	if (value >= x2) // above or equal to upper bounds
   81bd0:	4290      	cmp	r0, r2
   81bd2:	d301      	bcc.n	81bd8 <math_interpolation+0xc>
		return 100;
   81bd4:	2064      	movs	r0, #100	; 0x64

	return ((uint32_t)(value - x1) * 100)/((x2 - x1));
}
   81bd6:	4770      	bx	lr
	return ((uint32_t)(value - x1) * 100)/((x2 - x1));
   81bd8:	1a40      	subs	r0, r0, r1
   81bda:	2364      	movs	r3, #100	; 0x64
   81bdc:	fb03 f000 	mul.w	r0, r3, r0
   81be0:	1a51      	subs	r1, r2, r1
   81be2:	fbb0 f0f1 	udiv	r0, r0, r1
   81be6:	b2c0      	uxtb	r0, r0
   81be8:	4770      	bx	lr
		return 0;
   81bea:	2000      	movs	r0, #0
   81bec:	4770      	bx	lr
	...

00081bf0 <math_interpolation_array>:
{
   81bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81bf4:	b087      	sub	sp, #28
   81bf6:	4604      	mov	r4, r0
   81bf8:	4688      	mov	r8, r1
   81bfa:	4615      	mov	r5, r2
   81bfc:	469b      	mov	fp, r3
	uint8_t RpmIndexLow = 0, MapIndexLow = 0;
   81bfe:	2300      	movs	r3, #0
   81c00:	f88d 3017 	strb.w	r3, [sp, #23]
   81c04:	f88d 3016 	strb.w	r3, [sp, #22]
	uint8_t RpmIndexHigh = THREE_D_TABLE_SIZE - 1, MapIndexHigh = THREE_D_TABLE_SIZE - 1;
   81c08:	230f      	movs	r3, #15
   81c0a:	f88d 3015 	strb.w	r3, [sp, #21]
   81c0e:	f88d 3014 	strb.w	r3, [sp, #20]
	math_find_interpolation_index(Current->Xbin, Rpm, &RpmIndexLow, &RpmIndexHigh, RPM_SCALER, THREE_D_TABLE_SIZE);
   81c12:	2710      	movs	r7, #16
   81c14:	9701      	str	r7, [sp, #4]
   81c16:	2364      	movs	r3, #100	; 0x64
   81c18:	9300      	str	r3, [sp, #0]
   81c1a:	f10d 0315 	add.w	r3, sp, #21
   81c1e:	f10d 0217 	add.w	r2, sp, #23
   81c22:	4601      	mov	r1, r0
   81c24:	6868      	ldr	r0, [r5, #4]
   81c26:	4e29      	ldr	r6, [pc, #164]	; (81ccc <math_interpolation_array+0xdc>)
   81c28:	47b0      	blx	r6
	math_find_interpolation_index(Current->Ybin, Map, &MapIndexLow, &MapIndexHigh, 1, THREE_D_TABLE_SIZE);
   81c2a:	9701      	str	r7, [sp, #4]
   81c2c:	2301      	movs	r3, #1
   81c2e:	9300      	str	r3, [sp, #0]
   81c30:	ab05      	add	r3, sp, #20
   81c32:	f10d 0216 	add.w	r2, sp, #22
   81c36:	f8cd 800c 	str.w	r8, [sp, #12]
   81c3a:	4641      	mov	r1, r8
   81c3c:	68a8      	ldr	r0, [r5, #8]
   81c3e:	47b0      	blx	r6
	uint8_t RpmWeight = math_interpolation(Rpm, Current->Xbin[RpmIndexLow] * RPM_SCALER, Current->Xbin[RpmIndexHigh] * RPM_SCALER);
   81c40:	686b      	ldr	r3, [r5, #4]
   81c42:	f89d 7017 	ldrb.w	r7, [sp, #23]
   81c46:	f89d 6015 	ldrb.w	r6, [sp, #21]
   81c4a:	5d9a      	ldrb	r2, [r3, r6]
   81c4c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81c50:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81c54:	0092      	lsls	r2, r2, #2
   81c56:	b292      	uxth	r2, r2
   81c58:	5dd9      	ldrb	r1, [r3, r7]
   81c5a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   81c5e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   81c62:	0089      	lsls	r1, r1, #2
   81c64:	b289      	uxth	r1, r1
   81c66:	4620      	mov	r0, r4
   81c68:	f8df a064 	ldr.w	sl, [pc, #100]	; 81cd0 <math_interpolation_array+0xe0>
   81c6c:	47d0      	blx	sl
   81c6e:	4604      	mov	r4, r0
	uint8_t MapWeight = math_interpolation(Map, Current->Ybin[MapIndexLow], Current->Ybin[MapIndexHigh]);
   81c70:	68ab      	ldr	r3, [r5, #8]
   81c72:	f89d 9016 	ldrb.w	r9, [sp, #22]
   81c76:	f89d 8014 	ldrb.w	r8, [sp, #20]
   81c7a:	f813 2008 	ldrb.w	r2, [r3, r8]
   81c7e:	f813 1009 	ldrb.w	r1, [r3, r9]
   81c82:	9803      	ldr	r0, [sp, #12]
   81c84:	47d0      	blx	sl
	uint32_t calc1 = (uint32_t)Current->Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81c86:	682b      	ldr	r3, [r5, #0]
   81c88:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
   81c8c:	f1c4 0164 	rsb	r1, r4, #100	; 0x64
	uint32_t calc3 = (uint32_t)Current->Table[MapIndexHigh][RpmIndexLow] * (MapWeight) * (100 - RpmWeight);
   81c90:	f853 5028 	ldr.w	r5, [r3, r8, lsl #2]
	uint32_t calc1 = (uint32_t)Current->Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81c94:	5dd3      	ldrb	r3, [r2, r7]
	uint32_t calc2 = (uint32_t)Current->Table[MapIndexLow][RpmIndexHigh] * (100 - MapWeight) * (RpmWeight);
   81c96:	5d92      	ldrb	r2, [r2, r6]
   81c98:	fb04 f202 	mul.w	r2, r4, r2
	return (calc1 + calc2 + calc3 + calc4) / tempCalc;
   81c9c:	fb01 2303 	mla	r3, r1, r3, r2
	uint32_t calc1 = (uint32_t)Current->Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81ca0:	f1c0 0e64 	rsb	lr, r0, #100	; 0x64
	uint32_t calc3 = (uint32_t)Current->Table[MapIndexHigh][RpmIndexLow] * (MapWeight) * (100 - RpmWeight);
   81ca4:	5dea      	ldrb	r2, [r5, r7]
	uint32_t calc4 = (uint32_t)Current->Table[MapIndexHigh][RpmIndexHigh] * (MapWeight) * (RpmWeight);
   81ca6:	5dad      	ldrb	r5, [r5, r6]
   81ca8:	fb04 f405 	mul.w	r4, r4, r5
	return (calc1 + calc2 + calc3 + calc4) / tempCalc;
   81cac:	fb01 4402 	mla	r4, r1, r2, r4
   81cb0:	fb00 f004 	mul.w	r0, r0, r4
   81cb4:	fb0e 0003 	mla	r0, lr, r3, r0
   81cb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   81cbc:	fb93 fbfb 	sdiv	fp, r3, fp
   81cc0:	fbb0 f0fb 	udiv	r0, r0, fp
}
   81cc4:	b280      	uxth	r0, r0
   81cc6:	b007      	add	sp, #28
   81cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81ccc:	00081b8d 	.word	0x00081b8d
   81cd0:	00081bcd 	.word	0x00081bcd

00081cd4 <math_interpolation_vector>:
{
   81cd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81cd8:	b085      	sub	sp, #20
   81cda:	4681      	mov	r9, r0
   81cdc:	460e      	mov	r6, r1
   81cde:	4690      	mov	r8, r2
   81ce0:	461c      	mov	r4, r3
   81ce2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	uint8_t IndexLow = 0;
   81ce6:	2300      	movs	r3, #0
   81ce8:	f88d 300f 	strb.w	r3, [sp, #15]
	uint8_t IndexHigh = Len - 1;
   81cec:	1e51      	subs	r1, r2, #1
   81cee:	ab04      	add	r3, sp, #16
   81cf0:	f803 1d02 	strb.w	r1, [r3, #-2]!
	math_find_interpolation_index(LookUp, Value, &IndexLow, &IndexHigh, 1, Len);
   81cf4:	9201      	str	r2, [sp, #4]
   81cf6:	2201      	movs	r2, #1
   81cf8:	9200      	str	r2, [sp, #0]
   81cfa:	f10d 020f 	add.w	r2, sp, #15
   81cfe:	4641      	mov	r1, r8
   81d00:	4d0e      	ldr	r5, [pc, #56]	; (81d3c <math_interpolation_vector+0x68>)
   81d02:	47a8      	blx	r5
	uint8_t Weight = math_interpolation(Value, LookUp[IndexLow], LookUp[IndexHigh]);
   81d04:	f89d 700f 	ldrb.w	r7, [sp, #15]
   81d08:	f89d 500e 	ldrb.w	r5, [sp, #14]
   81d0c:	f819 2005 	ldrb.w	r2, [r9, r5]
   81d10:	f819 1007 	ldrb.w	r1, [r9, r7]
   81d14:	4640      	mov	r0, r8
   81d16:	4b0a      	ldr	r3, [pc, #40]	; (81d40 <math_interpolation_vector+0x6c>)
   81d18:	4798      	blx	r3
	uint16_t calc1 = (uint32_t)Calculate[IndexLow] * (100 - Weight);
   81d1a:	5df3      	ldrb	r3, [r6, r7]
   81d1c:	f1c0 0264 	rsb	r2, r0, #100	; 0x64
   81d20:	fb03 f302 	mul.w	r3, r3, r2
	return (calc1 + calc2) / Scaler;
   81d24:	b29b      	uxth	r3, r3
	uint16_t calc2 = (uint32_t)Calculate[IndexHigh] * (Weight);
   81d26:	5d72      	ldrb	r2, [r6, r5]
   81d28:	fb02 f000 	mul.w	r0, r2, r0
	return (calc1 + calc2) / Scaler;
   81d2c:	b280      	uxth	r0, r0
   81d2e:	4418      	add	r0, r3
   81d30:	fb90 f0f4 	sdiv	r0, r0, r4
}
   81d34:	b280      	uxth	r0, r0
   81d36:	b005      	add	sp, #20
   81d38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81d3c:	00081b8d 	.word	0x00081b8d
   81d40:	00081bcd 	.word	0x00081bcd

00081d44 <math_sum_with_overflow_protection>:

uint32_t math_sum_with_overflow_protection(uint32_t counter, uint32_t pulsewidth)
{
	uint32_t sum = counter + pulsewidth;
	if (sum < counter)
   81d44:	1840      	adds	r0, r0, r1
		return pulsewidth - (UINT32_T_MAX - counter);
   81d46:	bf28      	it	cs
   81d48:	3001      	addcs	r0, #1
	else
		return sum;
	// return ((a+b) < a) ? (UINT_MAX - a) : (a+b);
}
   81d4a:	4770      	bx	lr

00081d4c <math_convert_degree_to_teeth_count>:
// Calculate the amount of teeth to skip for the next event
// Returns an integer to skip
// Example: Skip 7,4 teeth ---> the function returns the integer 7
uint8_t math_convert_degree_to_teeth_count(uint16_t degree)
{
	uint32_t temp = degree * engine_config4.TriggerTeethCount / CRANK_DEGREE_RESOLUTION;
   81d4c:	4b06      	ldr	r3, [pc, #24]	; (81d68 <math_convert_degree_to_teeth_count+0x1c>)
   81d4e:	7bdb      	ldrb	r3, [r3, #15]
   81d50:	fb03 f000 	mul.w	r0, r3, r0
   81d54:	4b05      	ldr	r3, [pc, #20]	; (81d6c <math_convert_degree_to_teeth_count+0x20>)
   81d56:	fb83 2300 	smull	r2, r3, r3, r0
   81d5a:	4403      	add	r3, r0
   81d5c:	17c0      	asrs	r0, r0, #31
   81d5e:	ebc0 20e3 	rsb	r0, r0, r3, asr #11
	// 		uart_transfer('C'); uart_print_int(temp); uart_new_line();
	// 		uart_transfer('R'); uart_print_int(temp1); uart_new_line();
	// 	}
	
	return (uint8_t) temp;
}
   81d62:	b2c0      	uxtb	r0, r0
   81d64:	4770      	bx	lr
   81d66:	bf00      	nop
   81d68:	20071170 	.word	0x20071170
   81d6c:	91a2b3c5 	.word	0x91a2b3c5

00081d70 <math_convert_pulsewidth_to_crank_degrees>:
	return (uint32_t) temp; 
}

// Returns crank degrees in .1 resolution (36.1 = 361)
uint32_t math_convert_pulsewidth_to_crank_degrees(uint32_t PW)
{
   81d70:	b538      	push	{r3, r4, r5, lr}
	uint32_t PWCounts = math_convert_pulsewidth_to_timer_counts(PW);
	return (PWCounts * CRANK_DEGREE_RESOLUTION) / LastCrankRevCounts;
   81d72:	4b08      	ldr	r3, [pc, #32]	; (81d94 <math_convert_pulsewidth_to_crank_degrees+0x24>)
   81d74:	681c      	ldr	r4, [r3, #0]
	uint64_t temp = ((uint64_t) PW * GLOBAL_TIMER_FREQ) / 10000000;
   81d76:	4a08      	ldr	r2, [pc, #32]	; (81d98 <math_convert_pulsewidth_to_crank_degrees+0x28>)
   81d78:	2300      	movs	r3, #0
   81d7a:	4908      	ldr	r1, [pc, #32]	; (81d9c <math_convert_pulsewidth_to_crank_degrees+0x2c>)
   81d7c:	fba0 0101 	umull	r0, r1, r0, r1
   81d80:	4d07      	ldr	r5, [pc, #28]	; (81da0 <math_convert_pulsewidth_to_crank_degrees+0x30>)
   81d82:	47a8      	blx	r5
	return (PWCounts * CRANK_DEGREE_RESOLUTION) / LastCrankRevCounts;
   81d84:	f44f 6361 	mov.w	r3, #3600	; 0xe10
   81d88:	fb03 f000 	mul.w	r0, r3, r0
}
   81d8c:	fbb0 f0f4 	udiv	r0, r0, r4
   81d90:	bd38      	pop	{r3, r4, r5, pc}
   81d92:	bf00      	nop
   81d94:	200709d8 	.word	0x200709d8
   81d98:	00989680 	.word	0x00989680
   81d9c:	00280de8 	.word	0x00280de8
   81da0:	00083755 	.word	0x00083755

00081da4 <math_find_event_tooth_from_number_of_teeths>:

uint8_t math_find_event_tooth_from_number_of_teeths(uint16_t CurrentCrankTooth, uint32_t *EventTooth, uint16_t NumberOfTeeths) // Find the event tooth(initiate timer tooth) from current tooth
{
   81da4:	b5f0      	push	{r4, r5, r6, r7, lr}
   81da6:	4603      	mov	r3, r0
	uint8_t TriggerTeethMinusMiss = engine_config4.TriggerTeethCount - engine_config4.MissingTeethCount;
   81da8:	4813      	ldr	r0, [pc, #76]	; (81df8 <math_find_event_tooth_from_number_of_teeths+0x54>)
   81daa:	7bc6      	ldrb	r6, [r0, #15]
   81dac:	7c00      	ldrb	r0, [r0, #16]
   81dae:	1a36      	subs	r6, r6, r0
// 			uart_print_string("EventTooth: "); uart_print_int(EventTooth); uart_new_line();
// 			uart_print_string("EventTooth*: "); uart_print_int(*EventTooth); uart_new_line();
// 		}
// 	}
	uint8_t NrOfMissingTeethsAtEvent = 0; // this should not exceed 2 generally
	for (uint8_t i = 0; i < NumberOfTeeths; i++)
   81db0:	b302      	cbz	r2, 81df4 <math_find_event_tooth_from_number_of_teeths+0x50>
   81db2:	b2f6      	uxtb	r6, r6
   81db4:	4617      	mov	r7, r2
   81db6:	2200      	movs	r2, #0
   81db8:	4610      	mov	r0, r2
	{
		CurrentCrankTooth = (CurrentCrankTooth + 1) % engine_config4.TriggerTeethCount;
   81dba:	f8df e03c 	ldr.w	lr, [pc, #60]	; 81df8 <math_find_event_tooth_from_number_of_teeths+0x54>
		if (!(CurrentCrankTooth >= TriggerTeethMinusMiss)) // Check if current tooth is NOT a missing tooth
   81dbe:	b2b6      	uxth	r6, r6
		{
			(*EventTooth)++;
			NrOfMissingTeethsAtEvent = 0;
   81dc0:	4694      	mov	ip, r2
   81dc2:	e006      	b.n	81dd2 <math_find_event_tooth_from_number_of_teeths+0x2e>
		}
		else // counting missing tooth for timer 
		{
			NrOfMissingTeethsAtEvent++;
   81dc4:	3001      	adds	r0, #1
   81dc6:	b2c0      	uxtb	r0, r0
	for (uint8_t i = 0; i < NumberOfTeeths; i++)
   81dc8:	3201      	adds	r2, #1
   81dca:	b2d2      	uxtb	r2, r2
   81dcc:	b294      	uxth	r4, r2
   81dce:	42bc      	cmp	r4, r7
   81dd0:	d20f      	bcs.n	81df2 <math_find_event_tooth_from_number_of_teeths+0x4e>
		CurrentCrankTooth = (CurrentCrankTooth + 1) % engine_config4.TriggerTeethCount;
   81dd2:	f89e 400f 	ldrb.w	r4, [lr, #15]
   81dd6:	b2e4      	uxtb	r4, r4
   81dd8:	1c5d      	adds	r5, r3, #1
   81dda:	fb95 f3f4 	sdiv	r3, r5, r4
   81dde:	fb04 5313 	mls	r3, r4, r3, r5
   81de2:	b29b      	uxth	r3, r3
		if (!(CurrentCrankTooth >= TriggerTeethMinusMiss)) // Check if current tooth is NOT a missing tooth
   81de4:	42b3      	cmp	r3, r6
   81de6:	d2ed      	bcs.n	81dc4 <math_find_event_tooth_from_number_of_teeths+0x20>
			(*EventTooth)++;
   81de8:	6808      	ldr	r0, [r1, #0]
   81dea:	3001      	adds	r0, #1
   81dec:	6008      	str	r0, [r1, #0]
			NrOfMissingTeethsAtEvent = 0;
   81dee:	4660      	mov	r0, ip
   81df0:	e7ea      	b.n	81dc8 <math_find_event_tooth_from_number_of_teeths+0x24>
   81df2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t NrOfMissingTeethsAtEvent = 0; // this should not exceed 2 generally
   81df4:	2000      	movs	r0, #0
		}
	}
	// TODO: Check if CurrentCrankTooth is between 22 - 23 if so, change a variable pointer !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	return NrOfMissingTeethsAtEvent;
   81df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81df8:	20071170 	.word	0x20071170

00081dfc <sensors_init>:
 */ 

 #include "sensors.h"

void sensors_init(void)
{
   81dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81e00:	2400      	movs	r4, #0
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   81e02:	4e0e      	ldr	r6, [pc, #56]	; (81e3c <sensors_init+0x40>)
   81e04:	f8df 8040 	ldr.w	r8, [pc, #64]	; 81e48 <sensors_init+0x4c>
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   81e08:	4f0d      	ldr	r7, [pc, #52]	; (81e40 <sensors_init+0x44>)
   81e0a:	b2a5      	uxth	r5, r4
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   81e0c:	f505 7058 	add.w	r0, r5, #864	; 0x360
   81e10:	b280      	uxth	r0, r0
   81e12:	47b0      	blx	r6
   81e14:	f808 0004 	strb.w	r0, [r8, r4]
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   81e18:	f505 60ec 	add.w	r0, r5, #1888	; 0x760
   81e1c:	b280      	uxth	r0, r0
   81e1e:	47b0      	blx	r6
   81e20:	5538      	strb	r0, [r7, r4]
		AfrAdc_LUT[i]		= eeprom_read_byte(EEPROM_AFR_ADC_INDEX + i);
   81e22:	f505 6036 	add.w	r0, r5, #2912	; 0xb60
   81e26:	b280      	uxth	r0, r0
   81e28:	47b0      	blx	r6
   81e2a:	4b06      	ldr	r3, [pc, #24]	; (81e44 <sensors_init+0x48>)
   81e2c:	5518      	strb	r0, [r3, r4]
   81e2e:	3401      	adds	r4, #1
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   81e30:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   81e34:	d1e9      	bne.n	81e0a <sensors_init+0xe>
	}
}
   81e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81e3a:	bf00      	nop
   81e3c:	0008111d 	.word	0x0008111d
   81e40:	20071af4 	.word	0x20071af4
   81e44:	20071f88 	.word	0x20071f88
   81e48:	20071668 	.word	0x20071668

00081e4c <sensors_read_adc>:

void sensors_read_adc(void)
{
   81e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// TODO: TURN GLOBAL INTERRUPTS OFF
	engine_realtime.Clt = CltAdc_LUT[math_find_median(AdcData[ADC_CLT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81e50:	4d28      	ldr	r5, [pc, #160]	; (81ef4 <sensors_read_adc+0xa8>)
   81e52:	2103      	movs	r1, #3
   81e54:	4628      	mov	r0, r5
   81e56:	4e28      	ldr	r6, [pc, #160]	; (81ef8 <sensors_read_adc+0xac>)
   81e58:	47b0      	blx	r6
   81e5a:	4b28      	ldr	r3, [pc, #160]	; (81efc <sensors_read_adc+0xb0>)
   81e5c:	5c1b      	ldrb	r3, [r3, r0]
   81e5e:	b2db      	uxtb	r3, r3
   81e60:	4c27      	ldr	r4, [pc, #156]	; (81f00 <sensors_read_adc+0xb4>)
   81e62:	71e3      	strb	r3, [r4, #7]
	engine_realtime.Iat = IatAdc_LUT[math_find_median(AdcData[ADC_IAT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81e64:	2103      	movs	r1, #3
   81e66:	f105 000c 	add.w	r0, r5, #12
   81e6a:	47b0      	blx	r6
   81e6c:	4b25      	ldr	r3, [pc, #148]	; (81f04 <sensors_read_adc+0xb8>)
   81e6e:	5c1b      	ldrb	r3, [r3, r0]
   81e70:	b2db      	uxtb	r3, r3
   81e72:	71a3      	strb	r3, [r4, #6]
	engine_realtime.Afr = AfrAdc_LUT[math_find_median(AdcData[ADC_AFR_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81e74:	2103      	movs	r1, #3
   81e76:	1da8      	adds	r0, r5, #6
   81e78:	47b0      	blx	r6
   81e7a:	4b23      	ldr	r3, [pc, #140]	; (81f08 <sensors_read_adc+0xbc>)
   81e7c:	5c1b      	ldrb	r3, [r3, r0]
   81e7e:	b2db      	uxtb	r3, r3
   81e80:	72a3      	strb	r3, [r4, #10]
	engine_realtime.Map = math_map_adc(engine_config2.MapMin, engine_config2.MapMax, math_find_median(AdcData[ADC_MAP_CH], ADC_MEDIAN_FILTER_LENGTH));
   81e82:	4f22      	ldr	r7, [pc, #136]	; (81f0c <sensors_read_adc+0xc0>)
   81e84:	f897 803d 	ldrb.w	r8, [r7, #61]	; 0x3d
   81e88:	fa5f f888 	uxtb.w	r8, r8
   81e8c:	f8b7 903e 	ldrh.w	r9, [r7, #62]	; 0x3e
   81e90:	fa1f f989 	uxth.w	r9, r9
   81e94:	2103      	movs	r1, #3
   81e96:	f105 0012 	add.w	r0, r5, #18
   81e9a:	47b0      	blx	r6
   81e9c:	4602      	mov	r2, r0
   81e9e:	4649      	mov	r1, r9
   81ea0:	4640      	mov	r0, r8
   81ea2:	f8df 8070 	ldr.w	r8, [pc, #112]	; 81f14 <sensors_read_adc+0xc8>
   81ea6:	47c0      	blx	r8
   81ea8:	b280      	uxth	r0, r0
   81eaa:	80a0      	strh	r0, [r4, #4]
	engine_realtime.TpsAdc = math_find_median(AdcData[ADC_TPS_CH], ADC_MEDIAN_FILTER_LENGTH) >> 2; // Change to 8 bit 
   81eac:	3d18      	subs	r5, #24
   81eae:	2103      	movs	r1, #3
   81eb0:	4628      	mov	r0, r5
   81eb2:	47b0      	blx	r6
   81eb4:	f3c0 0087 	ubfx	r0, r0, #2, #8
   81eb8:	7220      	strb	r0, [r4, #8]
	engine_realtime.Tps = math_map(0, 100, engine_realtime.TpsAdc - engine_config2.TpsMin, engine_config2.TpsMax - engine_config2.TpsMin);
   81eba:	7a21      	ldrb	r1, [r4, #8]
   81ebc:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
   81ec0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
   81ec4:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
   81ec8:	1a1b      	subs	r3, r3, r0
   81eca:	b29b      	uxth	r3, r3
   81ecc:	1a8a      	subs	r2, r1, r2
   81ece:	2164      	movs	r1, #100	; 0x64
   81ed0:	2000      	movs	r0, #0
   81ed2:	4f0f      	ldr	r7, [pc, #60]	; (81f10 <sensors_read_adc+0xc4>)
   81ed4:	47b8      	blx	r7
   81ed6:	b2c0      	uxtb	r0, r0
   81ed8:	7620      	strb	r0, [r4, #24]
	engine_realtime.BattVolt = math_map_adc(0, 160, math_find_median(AdcData[ADC_BATT_CH], ADC_MEDIAN_FILTER_LENGTH));
   81eda:	2103      	movs	r1, #3
   81edc:	f105 0048 	add.w	r0, r5, #72	; 0x48
   81ee0:	47b0      	blx	r6
   81ee2:	4602      	mov	r2, r0
   81ee4:	21a0      	movs	r1, #160	; 0xa0
   81ee6:	2000      	movs	r0, #0
   81ee8:	47c0      	blx	r8
   81eea:	b2c0      	uxtb	r0, r0
   81eec:	7260      	strb	r0, [r4, #9]
   81eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81ef2:	bf00      	nop
   81ef4:	20071a84 	.word	0x20071a84
   81ef8:	00081ac5 	.word	0x00081ac5
   81efc:	20071668 	.word	0x20071668
   81f00:	200715b4 	.word	0x200715b4
   81f04:	20071af4 	.word	0x20071af4
   81f08:	20071f88 	.word	0x20071f88
   81f0c:	20071124 	.word	0x20071124
   81f10:	00081ab3 	.word	0x00081ab3
   81f14:	00081aa9 	.word	0x00081aa9

00081f18 <storage_struct_read_eeprom_init>:
 #include "storage.h"


 // Read the EEPROM and store the according byte in ascending order
 void storage_struct_read_eeprom_init(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
 {
   81f18:	b508      	push	{r3, lr}
   81f1a:	4613      	mov	r3, r2
	at24cxx_read_continuous(EepromIndex, ConfigLen, ConfigStructPointer);
   81f1c:	4602      	mov	r2, r0
   81f1e:	4618      	mov	r0, r3
   81f20:	4b01      	ldr	r3, [pc, #4]	; (81f28 <storage_struct_read_eeprom_init+0x10>)
   81f22:	4798      	blx	r3
   81f24:	bd08      	pop	{r3, pc}
   81f26:	bf00      	nop
   81f28:	00080241 	.word	0x00080241

00081f2c <storage_init_struct_to_zero>:
 }

 void storage_init_struct_to_zero(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
 {
	 for (uint16_t i = 0; i < ConfigLen; i++)
   81f2c:	b141      	cbz	r1, 81f40 <storage_init_struct_to_zero+0x14>
   81f2e:	1e43      	subs	r3, r0, #1
   81f30:	1e4a      	subs	r2, r1, #1
   81f32:	b292      	uxth	r2, r2
   81f34:	4410      	add	r0, r2
		 *(ConfigStructPointer + i) = 0;
   81f36:	2200      	movs	r2, #0
   81f38:	f803 2f01 	strb.w	r2, [r3, #1]!
	 for (uint16_t i = 0; i < ConfigLen; i++)
   81f3c:	4283      	cmp	r3, r0
   81f3e:	d1fb      	bne.n	81f38 <storage_init_struct_to_zero+0xc>
   81f40:	4770      	bx	lr
	...

00081f44 <tables_Table3D_alloc_mem>:
 */ 

#include "tables.h"

void tables_Table3D_alloc_mem(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize)
{
   81f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81f48:	4607      	mov	r7, r0
   81f4a:	460e      	mov	r6, r1
   81f4c:	4691      	mov	r9, r2
// LSD, lna svo dlkur (line then column)
	Current->Table = (uint8_t **)malloc(Ysize * sizeof(uint8_t*));
   81f4e:	0090      	lsls	r0, r2, #2
   81f50:	4b13      	ldr	r3, [pc, #76]	; (81fa0 <tables_Table3D_alloc_mem+0x5c>)
   81f52:	4798      	blx	r3
   81f54:	6038      	str	r0, [r7, #0]
	for (uint8_t i = 0; i < Ysize; i++)
   81f56:	f1b9 0f00 	cmp.w	r9, #0
   81f5a:	d011      	beq.n	81f80 <tables_Table3D_alloc_mem+0x3c>
   81f5c:	f109 38ff 	add.w	r8, r9, #4294967295
   81f60:	fa5f f888 	uxtb.w	r8, r8
   81f64:	f108 0801 	add.w	r8, r8, #1
   81f68:	ea4f 0888 	mov.w	r8, r8, lsl #2
   81f6c:	2400      	movs	r4, #0
		Current->Table[i] = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   81f6e:	f8df a030 	ldr.w	sl, [pc, #48]	; 81fa0 <tables_Table3D_alloc_mem+0x5c>
   81f72:	683d      	ldr	r5, [r7, #0]
   81f74:	4630      	mov	r0, r6
   81f76:	47d0      	blx	sl
   81f78:	5128      	str	r0, [r5, r4]
   81f7a:	3404      	adds	r4, #4
	for (uint8_t i = 0; i < Ysize; i++)
   81f7c:	4544      	cmp	r4, r8
   81f7e:	d1f8      	bne.n	81f72 <tables_Table3D_alloc_mem+0x2e>
	Current->Xbin = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   81f80:	4630      	mov	r0, r6
   81f82:	4c07      	ldr	r4, [pc, #28]	; (81fa0 <tables_Table3D_alloc_mem+0x5c>)
   81f84:	47a0      	blx	r4
   81f86:	6078      	str	r0, [r7, #4]
	Current->Ybin = (uint8_t *)malloc(Ysize * sizeof(uint8_t));
   81f88:	4648      	mov	r0, r9
   81f8a:	47a0      	blx	r4
   81f8c:	60b8      	str	r0, [r7, #8]
	Current->Xsize = Xsize;
   81f8e:	733e      	strb	r6, [r7, #12]
	Current->Ysize = Ysize;
   81f90:	f887 900d 	strb.w	r9, [r7, #13]
	Current->Bytes = (uint16_t) Xsize * Ysize + Xsize + Ysize;
   81f94:	fb09 6606 	mla	r6, r9, r6, r6
   81f98:	444e      	add	r6, r9
   81f9a:	81fe      	strh	r6, [r7, #14]
   81f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81fa0:	00083ab5 	.word	0x00083ab5

00081fa4 <tables_Table3D_read_eeprom>:
}

void tables_Table3D_read_eeprom(struct Table3D *Current, uint16_t EepromIndex)
{
   81fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81fa6:	4605      	mov	r5, r0
   81fa8:	460e      	mov	r6, r1
	for (uint8_t i = 0; i < Current->Ysize; i++)
   81faa:	7b43      	ldrb	r3, [r0, #13]
   81fac:	b17b      	cbz	r3, 81fce <tables_Table3D_read_eeprom+0x2a>
   81fae:	2400      	movs	r4, #0
	{
		storage_struct_read_eeprom_init(Current->Table[i], Current->Xsize, EepromIndex);
   81fb0:	4f0d      	ldr	r7, [pc, #52]	; (81fe8 <tables_Table3D_read_eeprom+0x44>)
   81fb2:	682b      	ldr	r3, [r5, #0]
   81fb4:	4632      	mov	r2, r6
   81fb6:	7b29      	ldrb	r1, [r5, #12]
   81fb8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   81fbc:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   81fbe:	7b2a      	ldrb	r2, [r5, #12]
   81fc0:	4432      	add	r2, r6
   81fc2:	b296      	uxth	r6, r2
	for (uint8_t i = 0; i < Current->Ysize; i++)
   81fc4:	3401      	adds	r4, #1
   81fc6:	b2e4      	uxtb	r4, r4
   81fc8:	7b6b      	ldrb	r3, [r5, #13]
   81fca:	42a3      	cmp	r3, r4
   81fcc:	d8f1      	bhi.n	81fb2 <tables_Table3D_read_eeprom+0xe>
	} 
	storage_struct_read_eeprom_init(Current->Xbin, Current->Xsize, EepromIndex);
   81fce:	4632      	mov	r2, r6
   81fd0:	7b29      	ldrb	r1, [r5, #12]
   81fd2:	6868      	ldr	r0, [r5, #4]
   81fd4:	4c04      	ldr	r4, [pc, #16]	; (81fe8 <tables_Table3D_read_eeprom+0x44>)
   81fd6:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
   81fd8:	7b2a      	ldrb	r2, [r5, #12]
   81fda:	4432      	add	r2, r6
	storage_struct_read_eeprom_init(Current->Ybin, Current->Ysize, EepromIndex);
   81fdc:	b292      	uxth	r2, r2
   81fde:	7b69      	ldrb	r1, [r5, #13]
   81fe0:	68a8      	ldr	r0, [r5, #8]
   81fe2:	47a0      	blx	r4
   81fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81fe6:	bf00      	nop
   81fe8:	00081f19 	.word	0x00081f19

00081fec <tables_Table3D_init>:
}

void tables_Table3D_init(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize, uint16_t EepromIndex)
{
   81fec:	b538      	push	{r3, r4, r5, lr}
   81fee:	4604      	mov	r4, r0
   81ff0:	461d      	mov	r5, r3
	tables_Table3D_alloc_mem(Current, Xsize, Ysize);
   81ff2:	4b03      	ldr	r3, [pc, #12]	; (82000 <tables_Table3D_init+0x14>)
   81ff4:	4798      	blx	r3
	tables_Table3D_read_eeprom(Current, EepromIndex);
   81ff6:	4629      	mov	r1, r5
   81ff8:	4620      	mov	r0, r4
   81ffa:	4b02      	ldr	r3, [pc, #8]	; (82004 <tables_Table3D_init+0x18>)
   81ffc:	4798      	blx	r3
   81ffe:	bd38      	pop	{r3, r4, r5, pc}
   82000:	00081f45 	.word	0x00081f45
   82004:	00081fa5 	.word	0x00081fa5

00082008 <table_init>:
}

// Initialization function for arrays
void table_init(void)
{
   82008:	b510      	push	{r4, lr}
	tables_Table3D_init(&VE, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_VE_INDEX);
   8200a:	2300      	movs	r3, #0
   8200c:	2210      	movs	r2, #16
   8200e:	4611      	mov	r1, r2
   82010:	4807      	ldr	r0, [pc, #28]	; (82030 <table_init+0x28>)
   82012:	4c08      	ldr	r4, [pc, #32]	; (82034 <table_init+0x2c>)
   82014:	47a0      	blx	r4
	tables_Table3D_init(&AFR, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_AFR_INDEX);
   82016:	f44f 7390 	mov.w	r3, #288	; 0x120
   8201a:	2210      	movs	r2, #16
   8201c:	4611      	mov	r1, r2
   8201e:	4806      	ldr	r0, [pc, #24]	; (82038 <table_init+0x30>)
   82020:	47a0      	blx	r4
	tables_Table3D_init(&IGN, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_IGN_INDEX);
   82022:	f44f 7310 	mov.w	r3, #576	; 0x240
   82026:	2210      	movs	r2, #16
   82028:	4611      	mov	r1, r2
   8202a:	4804      	ldr	r0, [pc, #16]	; (8203c <table_init+0x34>)
   8202c:	47a0      	blx	r4
   8202e:	bd10      	pop	{r4, pc}
   82030:	20071054 	.word	0x20071054
   82034:	00081fed 	.word	0x00081fed
   82038:	20071ef8 	.word	0x20071ef8
   8203c:	20071f60 	.word	0x20071f60

00082040 <timer_init>:

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
	// Check if the programmer is screwed
	if (TimerChannel > 8)
   82040:	2808      	cmp	r0, #8
   82042:	d900      	bls.n	82046 <timer_init+0x6>
   82044:	4770      	bx	lr
{
   82046:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8204a:	461f      	mov	r7, r3
   8204c:	4616      	mov	r6, r2
   8204e:	4688      	mov	r8, r1
   82050:	4605      	mov	r5, r0
		return;
		
	// Enable peripheral clock
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
   82052:	f100 0a1b 	add.w	sl, r0, #27
   82056:	4650      	mov	r0, sl
   82058:	4b16      	ldr	r3, [pc, #88]	; (820b4 <timer_init+0x74>)
   8205a:	4798      	blx	r3
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
   8205c:	2d02      	cmp	r5, #2
   8205e:	d925      	bls.n	820ac <timer_init+0x6c>
		Timer = TC0; 
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
   82060:	4b15      	ldr	r3, [pc, #84]	; (820b8 <timer_init+0x78>)
   82062:	4a16      	ldr	r2, [pc, #88]	; (820bc <timer_init+0x7c>)
   82064:	2d05      	cmp	r5, #5
   82066:	bf94      	ite	ls
   82068:	4691      	movls	r9, r2
   8206a:	4699      	movhi	r9, r3
		
	tc_init(Timer, (TimerChannel%3), TimerMode);
   8206c:	4c14      	ldr	r4, [pc, #80]	; (820c0 <timer_init+0x80>)
   8206e:	fba4 3405 	umull	r3, r4, r4, r5
   82072:	0864      	lsrs	r4, r4, #1
   82074:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   82078:	1b2c      	subs	r4, r5, r4
   8207a:	4642      	mov	r2, r8
   8207c:	4621      	mov	r1, r4
   8207e:	4648      	mov	r0, r9
   82080:	4b10      	ldr	r3, [pc, #64]	; (820c4 <timer_init+0x84>)
   82082:	4798      	blx	r3
	
	interrupts_enable_interrupt_vector(TC0_IRQn + TimerChannel, TimerInterruptPriority);
   82084:	4639      	mov	r1, r7
   82086:	4650      	mov	r0, sl
   82088:	4b0f      	ldr	r3, [pc, #60]	; (820c8 <timer_init+0x88>)
   8208a:	4798      	blx	r3
	
	tc_enable_interrupt(Timer, (TimerChannel%3), InterruptMode);
   8208c:	4632      	mov	r2, r6
   8208e:	4621      	mov	r1, r4
   82090:	4648      	mov	r0, r9
   82092:	4b0e      	ldr	r3, [pc, #56]	; (820cc <timer_init+0x8c>)
   82094:	4798      	blx	r3
	
	tc_start(Timer, (TimerChannel%3));
   82096:	4621      	mov	r1, r4
   82098:	4648      	mov	r0, r9
   8209a:	4b0d      	ldr	r3, [pc, #52]	; (820d0 <timer_init+0x90>)
   8209c:	4798      	blx	r3
	
	// TODO !!!!!!!!!!!!!
	TC8_Overflow = FALSE;
   8209e:	2300      	movs	r3, #0
   820a0:	4a0c      	ldr	r2, [pc, #48]	; (820d4 <timer_init+0x94>)
   820a2:	7013      	strb	r3, [r2, #0]
	millis = 0;
   820a4:	4a0c      	ldr	r2, [pc, #48]	; (820d8 <timer_init+0x98>)
   820a6:	6013      	str	r3, [r2, #0]
   820a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		Timer = TC0; 
   820ac:	f8df 902c 	ldr.w	r9, [pc, #44]	; 820dc <timer_init+0x9c>
   820b0:	e7dc      	b.n	8206c <timer_init+0x2c>
   820b2:	bf00      	nop
   820b4:	000806f9 	.word	0x000806f9
   820b8:	40088000 	.word	0x40088000
   820bc:	40084000 	.word	0x40084000
   820c0:	aaaaaaab 	.word	0xaaaaaaab
   820c4:	0008074d 	.word	0x0008074d
   820c8:	0008187d 	.word	0x0008187d
   820cc:	0008077d 	.word	0x0008077d
   820d0:	00080765 	.word	0x00080765
   820d4:	20070a30 	.word	0x20070a30
   820d8:	20072440 	.word	0x20072440
   820dc:	40080000 	.word	0x40080000

000820e0 <timer_do_inj_or_ign>:
		// TODO: Necessary to handle the Overflow probably best to check when loading RA, RB and RC
	}
}

void timer_do_inj_or_ign(struct cylinder_output_manager *Inj_or_Ign, struct cylinder_ *Cyl)
{
   820e0:	b538      	push	{r3, r4, r5, lr}
	if (Inj_or_Ign->EventPending)
   820e2:	7c03      	ldrb	r3, [r0, #16]
   820e4:	b13b      	cbz	r3, 820f6 <timer_do_inj_or_ign+0x16>
	{
		Inj_or_Ign->pio->PIO_CODR = Inj_or_Ign->OutputPin;			// Sets pin to high
   820e6:	6983      	ldr	r3, [r0, #24]
   820e8:	6942      	ldr	r2, [r0, #20]
   820ea:	635a      	str	r2, [r3, #52]	; 0x34
		Inj_or_Ign->EventPending = FALSE;
   820ec:	2300      	movs	r3, #0
   820ee:	7403      	strb	r3, [r0, #16]
	{
		Inj_or_Ign->pio->PIO_SODR = Inj_or_Ign->OutputPin;			// Sets pin to low
		//debug_cylinder[CylinderNr].InjRealTimeTurnOffCount = Cyl->Tc_channel->TC_CV;
	}
	// TODO: NEEDS TO BE TESTED
	if (Inj_or_Ign->EventOnSameTooth)							// Check if Off event is at the same tooth
   820f0:	7c43      	ldrb	r3, [r0, #17]
   820f2:	b923      	cbnz	r3, 820fe <timer_do_inj_or_ign+0x1e>
   820f4:	bd38      	pop	{r3, r4, r5, pc}
		Inj_or_Ign->pio->PIO_SODR = Inj_or_Ign->OutputPin;			// Sets pin to low
   820f6:	6983      	ldr	r3, [r0, #24]
   820f8:	6942      	ldr	r2, [r0, #20]
   820fa:	631a      	str	r2, [r3, #48]	; 0x30
   820fc:	e7f8      	b.n	820f0 <timer_do_inj_or_ign+0x10>
   820fe:	4604      	mov	r4, r0
	{
		*(Inj_or_Ign->TcCompareRegister) = math_sum_with_overflow_protection(Cyl->Tc_channel->TC_CV, Inj_or_Ign->CntTimingOff);
   82100:	69c5      	ldr	r5, [r0, #28]
   82102:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   82104:	6918      	ldr	r0, [r3, #16]
   82106:	6861      	ldr	r1, [r4, #4]
   82108:	4b02      	ldr	r3, [pc, #8]	; (82114 <timer_do_inj_or_ign+0x34>)
   8210a:	4798      	blx	r3
   8210c:	6028      	str	r0, [r5, #0]
		Inj_or_Ign->EventOnSameTooth = FALSE;
   8210e:	2300      	movs	r3, #0
   82110:	7463      	strb	r3, [r4, #17]
	}
}
   82112:	e7ef      	b.n	820f4 <timer_do_inj_or_ign+0x14>
   82114:	00081d45 	.word	0x00081d45

00082118 <timer_do_cylinder>:
{
   82118:	b538      	push	{r3, r4, r5, lr}
   8211a:	4604      	mov	r4, r0
	uint32_t CounterValue = Cyl->Tc_channel->TC_CV;
   8211c:	eb00 1200 	add.w	r2, r0, r0, lsl #4
   82120:	4b10      	ldr	r3, [pc, #64]	; (82164 <timer_do_cylinder+0x4c>)
   82122:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   82126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82128:	691a      	ldr	r2, [r3, #16]
	uint32_t TimerStatus = Cyl->Tc_channel->TC_SR;
   8212a:	6a1d      	ldr	r5, [r3, #32]
	if (TimerStatus & TC_SR_CPAS) // Compare register A ignition 1
   8212c:	f015 0f04 	tst.w	r5, #4
   82130:	d103      	bne.n	8213a <timer_do_cylinder+0x22>
	if (TimerStatus & TC_SR_CPBS) // Compare register B injector 1
   82132:	f015 0f08 	tst.w	r5, #8
   82136:	d109      	bne.n	8214c <timer_do_cylinder+0x34>
   82138:	bd38      	pop	{r3, r4, r5, pc}
		timer_do_inj_or_ign(&cylinder[CylinderNr].Ign, &cylinder[CylinderNr]);
   8213a:	eb00 1000 	add.w	r0, r0, r0, lsl #4
   8213e:	4b09      	ldr	r3, [pc, #36]	; (82164 <timer_do_cylinder+0x4c>)
   82140:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   82144:	4601      	mov	r1, r0
   82146:	4b08      	ldr	r3, [pc, #32]	; (82168 <timer_do_cylinder+0x50>)
   82148:	4798      	blx	r3
   8214a:	e7f2      	b.n	82132 <timer_do_cylinder+0x1a>
   8214c:	eb04 1404 	add.w	r4, r4, r4, lsl #4
   82150:	00a1      	lsls	r1, r4, #2
		timer_do_inj_or_ign(&cylinder[CylinderNr].Inj, &cylinder[CylinderNr]);
   82152:	4b04      	ldr	r3, [pc, #16]	; (82164 <timer_do_cylinder+0x4c>)
   82154:	f101 0020 	add.w	r0, r1, #32
   82158:	4419      	add	r1, r3
   8215a:	4418      	add	r0, r3
   8215c:	4b02      	ldr	r3, [pc, #8]	; (82168 <timer_do_cylinder+0x50>)
   8215e:	4798      	blx	r3
}
   82160:	e7ea      	b.n	82138 <timer_do_cylinder+0x20>
   82162:	bf00      	nop
   82164:	20070e34 	.word	0x20070e34
   82168:	000820e1 	.word	0x000820e1

0008216c <TC0_Handler>:
	CPBS: RB Compare Status 
	CPCS: RC Compare Status                                             */
/************************************************************************/

// Cylinder handlers
void TC0_Handler(void) { timer_do_cylinder(CYLINDER_1_TIMER); }
   8216c:	b508      	push	{r3, lr}
   8216e:	2000      	movs	r0, #0
   82170:	4b01      	ldr	r3, [pc, #4]	; (82178 <TC0_Handler+0xc>)
   82172:	4798      	blx	r3
   82174:	bd08      	pop	{r3, pc}
   82176:	bf00      	nop
   82178:	00082119 	.word	0x00082119

0008217c <TC1_Handler>:
void TC1_Handler(void) { timer_do_cylinder(CYLINDER_2_TIMER); }
   8217c:	b508      	push	{r3, lr}
   8217e:	2001      	movs	r0, #1
   82180:	4b01      	ldr	r3, [pc, #4]	; (82188 <TC1_Handler+0xc>)
   82182:	4798      	blx	r3
   82184:	bd08      	pop	{r3, pc}
   82186:	bf00      	nop
   82188:	00082119 	.word	0x00082119

0008218c <TC2_Handler>:
void TC2_Handler(void) { timer_do_cylinder(CYLINDER_3_TIMER); }
   8218c:	b508      	push	{r3, lr}
   8218e:	2002      	movs	r0, #2
   82190:	4b01      	ldr	r3, [pc, #4]	; (82198 <TC2_Handler+0xc>)
   82192:	4798      	blx	r3
   82194:	bd08      	pop	{r3, pc}
   82196:	bf00      	nop
   82198:	00082119 	.word	0x00082119

0008219c <TC3_Handler>:
void TC3_Handler(void) { timer_do_cylinder(CYLINDER_4_TIMER); }
   8219c:	b508      	push	{r3, lr}
   8219e:	2003      	movs	r0, #3
   821a0:	4b01      	ldr	r3, [pc, #4]	; (821a8 <TC3_Handler+0xc>)
   821a2:	4798      	blx	r3
   821a4:	bd08      	pop	{r3, pc}
   821a6:	bf00      	nop
   821a8:	00082119 	.word	0x00082119

000821ac <TC4_Handler>:
void TC4_Handler(void) { timer_do_cylinder(CYLINDER_5_TIMER); }
   821ac:	b508      	push	{r3, lr}
   821ae:	2004      	movs	r0, #4
   821b0:	4b01      	ldr	r3, [pc, #4]	; (821b8 <TC4_Handler+0xc>)
   821b2:	4798      	blx	r3
   821b4:	bd08      	pop	{r3, pc}
   821b6:	bf00      	nop
   821b8:	00082119 	.word	0x00082119

000821bc <TC5_Handler>:
void TC5_Handler(void) { timer_do_cylinder(CYLINDER_6_TIMER); }
   821bc:	b508      	push	{r3, lr}
   821be:	2005      	movs	r0, #5
   821c0:	4b01      	ldr	r3, [pc, #4]	; (821c8 <TC5_Handler+0xc>)
   821c2:	4798      	blx	r3
   821c4:	bd08      	pop	{r3, pc}
   821c6:	bf00      	nop
   821c8:	00082119 	.word	0x00082119

000821cc <TC6_Handler>:
void TC6_Handler(void) { timer_do_cylinder(CYLINDER_7_TIMER); }
   821cc:	b508      	push	{r3, lr}
   821ce:	2006      	movs	r0, #6
   821d0:	4b01      	ldr	r3, [pc, #4]	; (821d8 <TC6_Handler+0xc>)
   821d2:	4798      	blx	r3
   821d4:	bd08      	pop	{r3, pc}
   821d6:	bf00      	nop
   821d8:	00082119 	.word	0x00082119

000821dc <TC7_Handler>:
void TC7_Handler(void) { timer_do_cylinder(CYLINDER_8_TIMER); }
   821dc:	b508      	push	{r3, lr}
   821de:	2007      	movs	r0, #7
   821e0:	4b01      	ldr	r3, [pc, #4]	; (821e8 <TC7_Handler+0xc>)
   821e2:	4798      	blx	r3
   821e4:	bd08      	pop	{r3, pc}
   821e6:	bf00      	nop
   821e8:	00082119 	.word	0x00082119

000821ec <TC8_Handler>:

// GLOBAL_TIMER
void TC8_Handler(void)
{
   821ec:	b538      	push	{r3, r4, r5, lr}
	// Read the current TC8 Counter Value
	uint32_t CounterValue = TC2->TC_CHANNEL[2].TC_CV;
   821ee:	4b22      	ldr	r3, [pc, #136]	; (82278 <TC8_Handler+0x8c>)
   821f0:	f8d3 5090 	ldr.w	r5, [r3, #144]	; 0x90
	// Read the current TC8 Status, Compare or overflow
	uint32_t TimerStatus = TC2->TC_CHANNEL[2].TC_SR;
   821f4:	f8d3 40a0 	ldr.w	r4, [r3, #160]	; 0xa0
	
	if (TimerStatus & TC_SR_CPAS) // Compare Register A ADC control
   821f8:	f014 0f04 	tst.w	r4, #4
   821fc:	d10e      	bne.n	8221c <TC8_Handler+0x30>
	{
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
		adc_start(ADC);
		//uart_transfer('a');
	}
	if (TimerStatus & TC_SR_CPBS) // Compare register B extra
   821fe:	f014 0f08 	tst.w	r4, #8
   82202:	d004      	beq.n	8220e <TC8_Handler+0x22>
	{
		TC2->TC_CHANNEL[2].TC_RB = CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC;
   82204:	f605 2341 	addw	r3, r5, #2625	; 0xa41
   82208:	4a1b      	ldr	r2, [pc, #108]	; (82278 <TC8_Handler+0x8c>)
   8220a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		// TODO: START UART
		//uart_transfer('b');
	}
	if (TimerStatus & TC_SR_CPCS) // Compare register C interrupt per millisec
   8220e:	f014 0f10 	tst.w	r4, #16
   82212:	d111      	bne.n	82238 <TC8_Handler+0x4c>
	{
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
		millis++;
		//tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqTelemetryScaler);
	}
	if (TimerStatus & TC_SR_COVFS)
   82214:	f014 0f01 	tst.w	r4, #1
   82218:	d119      	bne.n	8224e <TC8_Handler+0x62>
   8221a:	bd38      	pop	{r3, r4, r5, pc}
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   8221c:	4b17      	ldr	r3, [pc, #92]	; (8227c <TC8_Handler+0x90>)
   8221e:	881b      	ldrh	r3, [r3, #0]
   82220:	4a17      	ldr	r2, [pc, #92]	; (82280 <TC8_Handler+0x94>)
   82222:	fb92 f2f3 	sdiv	r2, r2, r3
   82226:	442a      	add	r2, r5
   82228:	2102      	movs	r1, #2
   8222a:	4813      	ldr	r0, [pc, #76]	; (82278 <TC8_Handler+0x8c>)
   8222c:	4b15      	ldr	r3, [pc, #84]	; (82284 <TC8_Handler+0x98>)
   8222e:	4798      	blx	r3
		adc_start(ADC);
   82230:	4815      	ldr	r0, [pc, #84]	; (82288 <TC8_Handler+0x9c>)
   82232:	4b16      	ldr	r3, [pc, #88]	; (8228c <TC8_Handler+0xa0>)
   82234:	4798      	blx	r3
   82236:	e7e2      	b.n	821fe <TC8_Handler+0x12>
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
   82238:	f605 2241 	addw	r2, r5, #2625	; 0xa41
   8223c:	2102      	movs	r1, #2
   8223e:	480e      	ldr	r0, [pc, #56]	; (82278 <TC8_Handler+0x8c>)
   82240:	4b13      	ldr	r3, [pc, #76]	; (82290 <TC8_Handler+0xa4>)
   82242:	4798      	blx	r3
		millis++;
   82244:	4a13      	ldr	r2, [pc, #76]	; (82294 <TC8_Handler+0xa8>)
   82246:	6813      	ldr	r3, [r2, #0]
   82248:	3301      	adds	r3, #1
   8224a:	6013      	str	r3, [r2, #0]
   8224c:	e7e2      	b.n	82214 <TC8_Handler+0x28>
	{
		TC8_Overflow = TRUE;
   8224e:	2201      	movs	r2, #1
   82250:	4b11      	ldr	r3, [pc, #68]	; (82298 <TC8_Handler+0xac>)
   82252:	701a      	strb	r2, [r3, #0]
		tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   82254:	4b09      	ldr	r3, [pc, #36]	; (8227c <TC8_Handler+0x90>)
   82256:	881b      	ldrh	r3, [r3, #0]
   82258:	4c07      	ldr	r4, [pc, #28]	; (82278 <TC8_Handler+0x8c>)
   8225a:	4a09      	ldr	r2, [pc, #36]	; (82280 <TC8_Handler+0x94>)
   8225c:	fb92 f2f3 	sdiv	r2, r2, r3
   82260:	2102      	movs	r1, #2
   82262:	4620      	mov	r0, r4
   82264:	4b07      	ldr	r3, [pc, #28]	; (82284 <TC8_Handler+0x98>)
   82266:	4798      	blx	r3
		//tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   82268:	f640 2241 	movw	r2, #2625	; 0xa41
   8226c:	2102      	movs	r1, #2
   8226e:	4620      	mov	r0, r4
   82270:	4b07      	ldr	r3, [pc, #28]	; (82290 <TC8_Handler+0xa4>)
   82272:	4798      	blx	r3
		// TODO MAYBE
	}
}
   82274:	e7d1      	b.n	8221a <TC8_Handler+0x2e>
   82276:	bf00      	nop
   82278:	40088000 	.word	0x40088000
   8227c:	20071af0 	.word	0x20071af0
   82280:	00280de8 	.word	0x00280de8
   82284:	0008076d 	.word	0x0008076d
   82288:	400c0000 	.word	0x400c0000
   8228c:	000802e7 	.word	0x000802e7
   82290:	00080775 	.word	0x00080775
   82294:	20072440 	.word	0x20072440
   82298:	20070a30 	.word	0x20070a30

0008229c <tunerstudio_init>:
#include "tunerstudiocomm.h"

// Initialization function
void tunerstudio_init(void)
{
	CurrPage = 255;
   8229c:	22ff      	movs	r2, #255	; 0xff
   8229e:	4b07      	ldr	r3, [pc, #28]	; (822bc <tunerstudio_init+0x20>)
   822a0:	701a      	strb	r2, [r3, #0]
	NewPageFlag = FALSE;
   822a2:	2300      	movs	r3, #0
   822a4:	4a06      	ldr	r2, [pc, #24]	; (822c0 <tunerstudio_init+0x24>)
   822a6:	7013      	strb	r3, [r2, #0]
	WriteFlag = FALSE;
   822a8:	4a06      	ldr	r2, [pc, #24]	; (822c4 <tunerstudio_init+0x28>)
   822aa:	7013      	strb	r3, [r2, #0]
	Offset1 = 0;
   822ac:	4a06      	ldr	r2, [pc, #24]	; (822c8 <tunerstudio_init+0x2c>)
   822ae:	7013      	strb	r3, [r2, #0]
	Offset2 = 0;
   822b0:	4a06      	ldr	r2, [pc, #24]	; (822cc <tunerstudio_init+0x30>)
   822b2:	7013      	strb	r3, [r2, #0]
	OffsetFlag = FALSE;
   822b4:	4a06      	ldr	r2, [pc, #24]	; (822d0 <tunerstudio_init+0x34>)
   822b6:	7013      	strb	r3, [r2, #0]
   822b8:	4770      	bx	lr
   822ba:	bf00      	nop
   822bc:	20070a24 	.word	0x20070a24
   822c0:	2007243d 	.word	0x2007243d
   822c4:	200709d6 	.word	0x200709d6
   822c8:	20071ef6 	.word	0x20071ef6
   822cc:	20071f08 	.word	0x20071f08
   822d0:	20071ef5 	.word	0x20071ef5

000822d4 <tunerstudio_send_struct>:
	tunerstudio_send_struct(Current->Ybin, Current->Ysize);
}
 

void tunerstudio_send_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
{
   822d4:	b570      	push	{r4, r5, r6, lr}
	for (uint16_t i = 0; i < ConfigLen; i++)
   822d6:	b149      	cbz	r1, 822ec <tunerstudio_send_struct+0x18>
   822d8:	1e44      	subs	r4, r0, #1
   822da:	1e4d      	subs	r5, r1, #1
   822dc:	b2ad      	uxth	r5, r5
   822de:	4405      	add	r5, r0
		uart_load_tx_buffer(*((uint8_t *)ConfigStructPointer + i));
   822e0:	4e04      	ldr	r6, [pc, #16]	; (822f4 <tunerstudio_send_struct+0x20>)
   822e2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   822e6:	47b0      	blx	r6
	for (uint16_t i = 0; i < ConfigLen; i++)
   822e8:	42ac      	cmp	r4, r5
   822ea:	d1fa      	bne.n	822e2 <tunerstudio_send_struct+0xe>
	uart_enable_tx_interrupt();
   822ec:	4b02      	ldr	r3, [pc, #8]	; (822f8 <tunerstudio_send_struct+0x24>)
   822ee:	4798      	blx	r3
   822f0:	bd70      	pop	{r4, r5, r6, pc}
   822f2:	bf00      	nop
   822f4:	00082aa1 	.word	0x00082aa1
   822f8:	00082abd 	.word	0x00082abd

000822fc <tunerstudio_send_Table3D>:
{
   822fc:	b570      	push	{r4, r5, r6, lr}
   822fe:	4605      	mov	r5, r0
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82300:	7b43      	ldrb	r3, [r0, #13]
   82302:	b15b      	cbz	r3, 8231c <tunerstudio_send_Table3D+0x20>
   82304:	2400      	movs	r4, #0
		tunerstudio_send_struct(Current->Table[i], Current->Xsize);
   82306:	4e09      	ldr	r6, [pc, #36]	; (8232c <tunerstudio_send_Table3D+0x30>)
   82308:	682b      	ldr	r3, [r5, #0]
   8230a:	7b29      	ldrb	r1, [r5, #12]
   8230c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   82310:	47b0      	blx	r6
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82312:	3401      	adds	r4, #1
   82314:	b2e4      	uxtb	r4, r4
   82316:	7b6b      	ldrb	r3, [r5, #13]
   82318:	42a3      	cmp	r3, r4
   8231a:	d8f5      	bhi.n	82308 <tunerstudio_send_Table3D+0xc>
	tunerstudio_send_struct(Current->Xbin, Current->Xsize);
   8231c:	7b29      	ldrb	r1, [r5, #12]
   8231e:	6868      	ldr	r0, [r5, #4]
   82320:	4c02      	ldr	r4, [pc, #8]	; (8232c <tunerstudio_send_Table3D+0x30>)
   82322:	47a0      	blx	r4
	tunerstudio_send_struct(Current->Ybin, Current->Ysize);
   82324:	7b69      	ldrb	r1, [r5, #13]
   82326:	68a8      	ldr	r0, [r5, #8]
   82328:	47a0      	blx	r4
   8232a:	bd70      	pop	{r4, r5, r6, pc}
   8232c:	000822d5 	.word	0x000822d5

00082330 <tunerstudio_send_page>:
{
   82330:	b508      	push	{r3, lr}
	switch(CurrPage)
   82332:	4b1b      	ldr	r3, [pc, #108]	; (823a0 <tunerstudio_send_page+0x70>)
   82334:	781b      	ldrb	r3, [r3, #0]
   82336:	3b01      	subs	r3, #1
   82338:	2b08      	cmp	r3, #8
   8233a:	d82f      	bhi.n	8239c <tunerstudio_send_page+0x6c>
   8233c:	e8df f003 	tbb	[pc, r3]
   82340:	120e0905 	.word	0x120e0905
   82344:	25201b17 	.word	0x25201b17
   82348:	2a          	.byte	0x2a
   82349:	00          	.byte	0x00
		case PAGE_VE:		tunerstudio_send_Table3D(&VE);										break;
   8234a:	4816      	ldr	r0, [pc, #88]	; (823a4 <tunerstudio_send_page+0x74>)
   8234c:	4b16      	ldr	r3, [pc, #88]	; (823a8 <tunerstudio_send_page+0x78>)
   8234e:	4798      	blx	r3
   82350:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG2:	tunerstudio_send_struct(&engine_config2, sizeof(engine_config2));	break;
   82352:	214a      	movs	r1, #74	; 0x4a
   82354:	4815      	ldr	r0, [pc, #84]	; (823ac <tunerstudio_send_page+0x7c>)
   82356:	4b16      	ldr	r3, [pc, #88]	; (823b0 <tunerstudio_send_page+0x80>)
   82358:	4798      	blx	r3
   8235a:	bd08      	pop	{r3, pc}
		case PAGE_IGN:		tunerstudio_send_Table3D(&IGN);										break;
   8235c:	4815      	ldr	r0, [pc, #84]	; (823b4 <tunerstudio_send_page+0x84>)
   8235e:	4b12      	ldr	r3, [pc, #72]	; (823a8 <tunerstudio_send_page+0x78>)
   82360:	4798      	blx	r3
   82362:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG4:	tunerstudio_send_struct(&engine_config4, sizeof(engine_config4));	break;
   82364:	2140      	movs	r1, #64	; 0x40
   82366:	4814      	ldr	r0, [pc, #80]	; (823b8 <tunerstudio_send_page+0x88>)
   82368:	4b11      	ldr	r3, [pc, #68]	; (823b0 <tunerstudio_send_page+0x80>)
   8236a:	4798      	blx	r3
   8236c:	bd08      	pop	{r3, pc}
		case PAGE_AFR:		tunerstudio_send_Table3D(&AFR);										break;
   8236e:	4813      	ldr	r0, [pc, #76]	; (823bc <tunerstudio_send_page+0x8c>)
   82370:	4b0d      	ldr	r3, [pc, #52]	; (823a8 <tunerstudio_send_page+0x78>)
   82372:	4798      	blx	r3
   82374:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG6:	tunerstudio_send_struct(&engine_config6, sizeof(engine_config6));	break;
   82376:	2140      	movs	r1, #64	; 0x40
   82378:	4811      	ldr	r0, [pc, #68]	; (823c0 <tunerstudio_send_page+0x90>)
   8237a:	4b0d      	ldr	r3, [pc, #52]	; (823b0 <tunerstudio_send_page+0x80>)
   8237c:	4798      	blx	r3
   8237e:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG7:	tunerstudio_send_struct(&engine_config7, sizeof(engine_config7));	break;
   82380:	2140      	movs	r1, #64	; 0x40
   82382:	4810      	ldr	r0, [pc, #64]	; (823c4 <tunerstudio_send_page+0x94>)
   82384:	4b0a      	ldr	r3, [pc, #40]	; (823b0 <tunerstudio_send_page+0x80>)
   82386:	4798      	blx	r3
   82388:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG8:	tunerstudio_send_struct(&engine_config8, sizeof(engine_config8));	break;
   8238a:	21a0      	movs	r1, #160	; 0xa0
   8238c:	480e      	ldr	r0, [pc, #56]	; (823c8 <tunerstudio_send_page+0x98>)
   8238e:	4b08      	ldr	r3, [pc, #32]	; (823b0 <tunerstudio_send_page+0x80>)
   82390:	4798      	blx	r3
   82392:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG9:	tunerstudio_send_struct(&engine_config9, sizeof(engine_config9));	break;
   82394:	21c0      	movs	r1, #192	; 0xc0
   82396:	480d      	ldr	r0, [pc, #52]	; (823cc <tunerstudio_send_page+0x9c>)
   82398:	4b05      	ldr	r3, [pc, #20]	; (823b0 <tunerstudio_send_page+0x80>)
   8239a:	4798      	blx	r3
   8239c:	bd08      	pop	{r3, pc}
   8239e:	bf00      	nop
   823a0:	20070a24 	.word	0x20070a24
   823a4:	20071054 	.word	0x20071054
   823a8:	000822fd 	.word	0x000822fd
   823ac:	20071124 	.word	0x20071124
   823b0:	000822d5 	.word	0x000822d5
   823b4:	20071f60 	.word	0x20071f60
   823b8:	20071170 	.word	0x20071170
   823bc:	20071ef8 	.word	0x20071ef8
   823c0:	200709e4 	.word	0x200709e4
   823c4:	20071f18 	.word	0x20071f18
   823c8:	2007238c 	.word	0x2007238c
   823cc:	20071064 	.word	0x20071064

000823d0 <tunerstudio_write_Table3D>:
}

void tunerstudio_write_Table3D(struct Table3D *Current, uint8_t data)
{
	// table[line][column]
	if (!Offset2){ // Write data to table
   823d0:	4b0d      	ldr	r3, [pc, #52]	; (82408 <tunerstudio_write_Table3D+0x38>)
   823d2:	781b      	ldrb	r3, [r3, #0]
   823d4:	b143      	cbz	r3, 823e8 <tunerstudio_write_Table3D+0x18>
		Current->Table[Offset1 >> 4][Offset1 & 0x0f] = data;
	}
	else 
	{
		if (Offset1 < THREE_D_TABLE_SIZE)
   823d6:	4b0d      	ldr	r3, [pc, #52]	; (8240c <tunerstudio_write_Table3D+0x3c>)
   823d8:	781b      	ldrb	r3, [r3, #0]
   823da:	2b0f      	cmp	r3, #15
   823dc:	d910      	bls.n	82400 <tunerstudio_write_Table3D+0x30>
		{
			Current->Xbin[Offset1] = data;
		}
		else
		{
			Current->Ybin[Offset1 - THREE_D_TABLE_SIZE] = data;
   823de:	6882      	ldr	r2, [r0, #8]
   823e0:	4413      	add	r3, r2
   823e2:	f803 1c10 	strb.w	r1, [r3, #-16]
		}
	}
}
   823e6:	4770      	bx	lr
{
   823e8:	b410      	push	{r4}
		Current->Table[Offset1 >> 4][Offset1 & 0x0f] = data;
   823ea:	4b08      	ldr	r3, [pc, #32]	; (8240c <tunerstudio_write_Table3D+0x3c>)
   823ec:	781b      	ldrb	r3, [r3, #0]
   823ee:	091c      	lsrs	r4, r3, #4
   823f0:	6802      	ldr	r2, [r0, #0]
   823f2:	f003 030f 	and.w	r3, r3, #15
   823f6:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
   823fa:	54d1      	strb	r1, [r2, r3]
}
   823fc:	bc10      	pop	{r4}
   823fe:	4770      	bx	lr
			Current->Xbin[Offset1] = data;
   82400:	6842      	ldr	r2, [r0, #4]
   82402:	54d1      	strb	r1, [r2, r3]
   82404:	4770      	bx	lr
   82406:	bf00      	nop
   82408:	20071f08 	.word	0x20071f08
   8240c:	20071ef6 	.word	0x20071ef6

00082410 <tunerstudio_write_data>:
{
   82410:	b508      	push	{r3, lr}
	switch(CurrPage)
   82412:	4b1c      	ldr	r3, [pc, #112]	; (82484 <tunerstudio_write_data+0x74>)
   82414:	781b      	ldrb	r3, [r3, #0]
   82416:	3b01      	subs	r3, #1
   82418:	2b08      	cmp	r3, #8
   8241a:	d832      	bhi.n	82482 <tunerstudio_write_data+0x72>
   8241c:	e8df f003 	tbb	[pc, r3]
   82420:	140f0a05 	.word	0x140f0a05
   82424:	28231e19 	.word	0x28231e19
   82428:	2d          	.byte	0x2d
   82429:	00          	.byte	0x00
		case PAGE_VE:		tunerstudio_write_Table3D(&VE, data);				break;
   8242a:	b2c1      	uxtb	r1, r0
   8242c:	4816      	ldr	r0, [pc, #88]	; (82488 <tunerstudio_write_data+0x78>)
   8242e:	4b17      	ldr	r3, [pc, #92]	; (8248c <tunerstudio_write_data+0x7c>)
   82430:	4798      	blx	r3
   82432:	bd08      	pop	{r3, pc}

void tunerstudio_write_struct(uint8_t *ConfigStructPointer, uint8_t data)
{
	*(ConfigStructPointer + Offset1) = data;
   82434:	4b16      	ldr	r3, [pc, #88]	; (82490 <tunerstudio_write_data+0x80>)
   82436:	781a      	ldrb	r2, [r3, #0]
   82438:	4b16      	ldr	r3, [pc, #88]	; (82494 <tunerstudio_write_data+0x84>)
		case PAGE_CONFIG2:	tunerstudio_write_struct(&engine_config2, data);	break;
   8243a:	54d0      	strb	r0, [r2, r3]
   8243c:	bd08      	pop	{r3, pc}
		case PAGE_IGN:		tunerstudio_write_Table3D(&IGN, data);				break;
   8243e:	b2c1      	uxtb	r1, r0
   82440:	4815      	ldr	r0, [pc, #84]	; (82498 <tunerstudio_write_data+0x88>)
   82442:	4b12      	ldr	r3, [pc, #72]	; (8248c <tunerstudio_write_data+0x7c>)
   82444:	4798      	blx	r3
   82446:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   82448:	4b11      	ldr	r3, [pc, #68]	; (82490 <tunerstudio_write_data+0x80>)
   8244a:	781a      	ldrb	r2, [r3, #0]
   8244c:	4b13      	ldr	r3, [pc, #76]	; (8249c <tunerstudio_write_data+0x8c>)
		case PAGE_CONFIG4:	tunerstudio_write_struct(&engine_config4, data);	break;
   8244e:	54d0      	strb	r0, [r2, r3]
   82450:	bd08      	pop	{r3, pc}
		case PAGE_AFR:		tunerstudio_write_Table3D(&AFR, data);				break;
   82452:	b2c1      	uxtb	r1, r0
   82454:	4812      	ldr	r0, [pc, #72]	; (824a0 <tunerstudio_write_data+0x90>)
   82456:	4b0d      	ldr	r3, [pc, #52]	; (8248c <tunerstudio_write_data+0x7c>)
   82458:	4798      	blx	r3
   8245a:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   8245c:	4b0c      	ldr	r3, [pc, #48]	; (82490 <tunerstudio_write_data+0x80>)
   8245e:	781a      	ldrb	r2, [r3, #0]
   82460:	4b10      	ldr	r3, [pc, #64]	; (824a4 <tunerstudio_write_data+0x94>)
		case PAGE_CONFIG6:	tunerstudio_write_struct(&engine_config6, data);	break;
   82462:	54d0      	strb	r0, [r2, r3]
   82464:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   82466:	4b0a      	ldr	r3, [pc, #40]	; (82490 <tunerstudio_write_data+0x80>)
   82468:	781a      	ldrb	r2, [r3, #0]
   8246a:	4b0f      	ldr	r3, [pc, #60]	; (824a8 <tunerstudio_write_data+0x98>)
		case PAGE_CONFIG7:	tunerstudio_write_struct(&engine_config7, data);	break;
   8246c:	54d0      	strb	r0, [r2, r3]
   8246e:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   82470:	4b07      	ldr	r3, [pc, #28]	; (82490 <tunerstudio_write_data+0x80>)
   82472:	781a      	ldrb	r2, [r3, #0]
   82474:	4b0d      	ldr	r3, [pc, #52]	; (824ac <tunerstudio_write_data+0x9c>)
		case PAGE_CONFIG8:	tunerstudio_write_struct(&engine_config8, data);	break;
   82476:	54d0      	strb	r0, [r2, r3]
   82478:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   8247a:	4b05      	ldr	r3, [pc, #20]	; (82490 <tunerstudio_write_data+0x80>)
   8247c:	781a      	ldrb	r2, [r3, #0]
   8247e:	4b0c      	ldr	r3, [pc, #48]	; (824b0 <tunerstudio_write_data+0xa0>)
		case PAGE_CONFIG9:	tunerstudio_write_struct(&engine_config9, data);	break;
   82480:	54d0      	strb	r0, [r2, r3]
   82482:	bd08      	pop	{r3, pc}
   82484:	20070a24 	.word	0x20070a24
   82488:	20071054 	.word	0x20071054
   8248c:	000823d1 	.word	0x000823d1
   82490:	20071ef6 	.word	0x20071ef6
   82494:	20071124 	.word	0x20071124
   82498:	20071f60 	.word	0x20071f60
   8249c:	20071170 	.word	0x20071170
   824a0:	20071ef8 	.word	0x20071ef8
   824a4:	200709e4 	.word	0x200709e4
   824a8:	20071f18 	.word	0x20071f18
   824ac:	2007238c 	.word	0x2007238c
   824b0:	20071064 	.word	0x20071064

000824b4 <tunerstudio_burn_value_if_changed>:
	EepromIndex += Current->Xsize;
	tunerstudio_burn_struct(Current->Ybin, Current->Ysize, EepromIndex);
}

void tunerstudio_burn_value_if_changed(uint32_t TempValue, uint16_t EepromIndex)
{
   824b4:	b538      	push	{r3, r4, r5, lr}
   824b6:	4605      	mov	r5, r0
   824b8:	460c      	mov	r4, r1
	if (eeprom_read_byte(EepromIndex) != TempValue){ // Compare current value with EEPROM value, update EEPROM if it is not the same
   824ba:	4608      	mov	r0, r1
   824bc:	4b04      	ldr	r3, [pc, #16]	; (824d0 <tunerstudio_burn_value_if_changed+0x1c>)
   824be:	4798      	blx	r3
   824c0:	42a8      	cmp	r0, r5
   824c2:	d003      	beq.n	824cc <tunerstudio_burn_value_if_changed+0x18>
		at24cxx_write_byte(EepromIndex, TempValue);
   824c4:	b2e9      	uxtb	r1, r5
   824c6:	4620      	mov	r0, r4
   824c8:	4b02      	ldr	r3, [pc, #8]	; (824d4 <tunerstudio_burn_value_if_changed+0x20>)
   824ca:	4798      	blx	r3
   824cc:	bd38      	pop	{r3, r4, r5, pc}
   824ce:	bf00      	nop
   824d0:	0008111d 	.word	0x0008111d
   824d4:	000801b5 	.word	0x000801b5

000824d8 <tunerstudio_burn_struct>:
	}
}

void tunerstudio_burn_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
{
   824d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
   824da:	4b0c      	ldr	r3, [pc, #48]	; (8250c <tunerstudio_burn_struct+0x34>)
   824dc:	7fdb      	ldrb	r3, [r3, #31]
   824de:	b2db      	uxtb	r3, r3
   824e0:	2b01      	cmp	r3, #1
   824e2:	d00f      	beq.n	82504 <tunerstudio_burn_struct+0x2c>
   824e4:	4614      	mov	r4, r2
	{	
		uart_print_string("EEPROM Fault");
		return;
	}
	for (uint16_t i = 0; i < ConfigLen; i++)
   824e6:	b161      	cbz	r1, 82502 <tunerstudio_burn_struct+0x2a>
   824e8:	1e45      	subs	r5, r0, #1
   824ea:	4411      	add	r1, r2
   824ec:	b28e      	uxth	r6, r1
		tunerstudio_burn_value_if_changed(*((uint8_t *)ConfigStructPointer + i), EepromIndex + i);
   824ee:	4f08      	ldr	r7, [pc, #32]	; (82510 <tunerstudio_burn_struct+0x38>)
   824f0:	4621      	mov	r1, r4
   824f2:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   824f6:	47b8      	blx	r7
   824f8:	3401      	adds	r4, #1
   824fa:	b2a4      	uxth	r4, r4
	for (uint16_t i = 0; i < ConfigLen; i++)
   824fc:	42b4      	cmp	r4, r6
   824fe:	d1f7      	bne.n	824f0 <tunerstudio_burn_struct+0x18>
   82500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uart_print_string("EEPROM Fault");
   82504:	4803      	ldr	r0, [pc, #12]	; (82514 <tunerstudio_burn_struct+0x3c>)
   82506:	4b04      	ldr	r3, [pc, #16]	; (82518 <tunerstudio_burn_struct+0x40>)
   82508:	4798      	blx	r3
		return;
   8250a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8250c:	200715b4 	.word	0x200715b4
   82510:	000824b5 	.word	0x000824b5
   82514:	000843ac 	.word	0x000843ac
   82518:	00082bbd 	.word	0x00082bbd

0008251c <tunerstudio_burn_Table3D>:
{
   8251c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
   8251e:	4b14      	ldr	r3, [pc, #80]	; (82570 <tunerstudio_burn_Table3D+0x54>)
   82520:	7fdb      	ldrb	r3, [r3, #31]
   82522:	b2db      	uxtb	r3, r3
   82524:	2b01      	cmp	r3, #1
   82526:	d01f      	beq.n	82568 <tunerstudio_burn_Table3D+0x4c>
   82528:	4605      	mov	r5, r0
   8252a:	460e      	mov	r6, r1
	for (uint8_t i = 0; i < Current->Ysize; i++)
   8252c:	7b43      	ldrb	r3, [r0, #13]
   8252e:	b17b      	cbz	r3, 82550 <tunerstudio_burn_Table3D+0x34>
   82530:	2400      	movs	r4, #0
		tunerstudio_burn_struct(Current->Table[i], Current->Xsize, EepromIndex);
   82532:	4f10      	ldr	r7, [pc, #64]	; (82574 <tunerstudio_burn_Table3D+0x58>)
   82534:	682b      	ldr	r3, [r5, #0]
   82536:	4632      	mov	r2, r6
   82538:	7b29      	ldrb	r1, [r5, #12]
   8253a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8253e:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   82540:	7b2a      	ldrb	r2, [r5, #12]
   82542:	4432      	add	r2, r6
   82544:	b296      	uxth	r6, r2
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82546:	3401      	adds	r4, #1
   82548:	b2e4      	uxtb	r4, r4
   8254a:	7b6b      	ldrb	r3, [r5, #13]
   8254c:	42a3      	cmp	r3, r4
   8254e:	d8f1      	bhi.n	82534 <tunerstudio_burn_Table3D+0x18>
	tunerstudio_burn_struct(Current->Xbin, Current->Xsize, EepromIndex);
   82550:	4632      	mov	r2, r6
   82552:	7b29      	ldrb	r1, [r5, #12]
   82554:	6868      	ldr	r0, [r5, #4]
   82556:	4c07      	ldr	r4, [pc, #28]	; (82574 <tunerstudio_burn_Table3D+0x58>)
   82558:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
   8255a:	7b2a      	ldrb	r2, [r5, #12]
   8255c:	4432      	add	r2, r6
	tunerstudio_burn_struct(Current->Ybin, Current->Ysize, EepromIndex);
   8255e:	b292      	uxth	r2, r2
   82560:	7b69      	ldrb	r1, [r5, #13]
   82562:	68a8      	ldr	r0, [r5, #8]
   82564:	47a0      	blx	r4
   82566:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uart_print_string("EEPROM Fault");
   82568:	4803      	ldr	r0, [pc, #12]	; (82578 <tunerstudio_burn_Table3D+0x5c>)
   8256a:	4b04      	ldr	r3, [pc, #16]	; (8257c <tunerstudio_burn_Table3D+0x60>)
   8256c:	4798      	blx	r3
		return;
   8256e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82570:	200715b4 	.word	0x200715b4
   82574:	000824d9 	.word	0x000824d9
   82578:	000843ac 	.word	0x000843ac
   8257c:	00082bbd 	.word	0x00082bbd

00082580 <tunerstudio_burn_page_eeprom>:
{
   82580:	b508      	push	{r3, lr}
	switch(CurrPage)
   82582:	4b23      	ldr	r3, [pc, #140]	; (82610 <tunerstudio_burn_page_eeprom+0x90>)
   82584:	781b      	ldrb	r3, [r3, #0]
   82586:	3b01      	subs	r3, #1
   82588:	2b08      	cmp	r3, #8
   8258a:	d840      	bhi.n	8260e <tunerstudio_burn_page_eeprom+0x8e>
   8258c:	e8df f003 	tbb	[pc, r3]
   82590:	17110a05 	.word	0x17110a05
   82594:	322b241e 	.word	0x322b241e
   82598:	39          	.byte	0x39
   82599:	00          	.byte	0x00
		case 1: tunerstudio_burn_Table3D(&VE, EEPROM_VE_INDEX);											break;
   8259a:	2100      	movs	r1, #0
   8259c:	481d      	ldr	r0, [pc, #116]	; (82614 <tunerstudio_burn_page_eeprom+0x94>)
   8259e:	4b1e      	ldr	r3, [pc, #120]	; (82618 <tunerstudio_burn_page_eeprom+0x98>)
   825a0:	4798      	blx	r3
   825a2:	bd08      	pop	{r3, pc}
		case 2: tunerstudio_burn_struct(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);	break;
   825a4:	f241 3288 	movw	r2, #5000	; 0x1388
   825a8:	214a      	movs	r1, #74	; 0x4a
   825aa:	481c      	ldr	r0, [pc, #112]	; (8261c <tunerstudio_burn_page_eeprom+0x9c>)
   825ac:	4b1c      	ldr	r3, [pc, #112]	; (82620 <tunerstudio_burn_page_eeprom+0xa0>)
   825ae:	4798      	blx	r3
   825b0:	bd08      	pop	{r3, pc}
		case 3: tunerstudio_burn_Table3D(&IGN, EEPROM_IGN_INDEX);										break;
   825b2:	f44f 7110 	mov.w	r1, #576	; 0x240
   825b6:	481b      	ldr	r0, [pc, #108]	; (82624 <tunerstudio_burn_page_eeprom+0xa4>)
   825b8:	4b17      	ldr	r3, [pc, #92]	; (82618 <tunerstudio_burn_page_eeprom+0x98>)
   825ba:	4798      	blx	r3
   825bc:	bd08      	pop	{r3, pc}
		case 4: tunerstudio_burn_struct(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);	break;
   825be:	f241 4250 	movw	r2, #5200	; 0x1450
   825c2:	2140      	movs	r1, #64	; 0x40
   825c4:	4818      	ldr	r0, [pc, #96]	; (82628 <tunerstudio_burn_page_eeprom+0xa8>)
   825c6:	4b16      	ldr	r3, [pc, #88]	; (82620 <tunerstudio_burn_page_eeprom+0xa0>)
   825c8:	4798      	blx	r3
   825ca:	bd08      	pop	{r3, pc}
		case 5: tunerstudio_burn_Table3D(&AFR, EEPROM_AFR_INDEX);										break;
   825cc:	f44f 7190 	mov.w	r1, #288	; 0x120
   825d0:	4816      	ldr	r0, [pc, #88]	; (8262c <tunerstudio_burn_page_eeprom+0xac>)
   825d2:	4b11      	ldr	r3, [pc, #68]	; (82618 <tunerstudio_burn_page_eeprom+0x98>)
   825d4:	4798      	blx	r3
   825d6:	bd08      	pop	{r3, pc}
		case 6: tunerstudio_burn_struct(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);	break;
   825d8:	f241 5218 	movw	r2, #5400	; 0x1518
   825dc:	2140      	movs	r1, #64	; 0x40
   825de:	4814      	ldr	r0, [pc, #80]	; (82630 <tunerstudio_burn_page_eeprom+0xb0>)
   825e0:	4b0f      	ldr	r3, [pc, #60]	; (82620 <tunerstudio_burn_page_eeprom+0xa0>)
   825e2:	4798      	blx	r3
   825e4:	bd08      	pop	{r3, pc}
		case 7: tunerstudio_burn_struct(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);	break;
   825e6:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   825ea:	2140      	movs	r1, #64	; 0x40
   825ec:	4811      	ldr	r0, [pc, #68]	; (82634 <tunerstudio_burn_page_eeprom+0xb4>)
   825ee:	4b0c      	ldr	r3, [pc, #48]	; (82620 <tunerstudio_burn_page_eeprom+0xa0>)
   825f0:	4798      	blx	r3
   825f2:	bd08      	pop	{r3, pc}
		case 8: tunerstudio_burn_struct(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);	break;
   825f4:	f241 62a8 	movw	r2, #5800	; 0x16a8
   825f8:	21a0      	movs	r1, #160	; 0xa0
   825fa:	480f      	ldr	r0, [pc, #60]	; (82638 <tunerstudio_burn_page_eeprom+0xb8>)
   825fc:	4b08      	ldr	r3, [pc, #32]	; (82620 <tunerstudio_burn_page_eeprom+0xa0>)
   825fe:	4798      	blx	r3
   82600:	bd08      	pop	{r3, pc}
		case 9: tunerstudio_burn_struct(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);	break;
   82602:	f241 7270 	movw	r2, #6000	; 0x1770
   82606:	21c0      	movs	r1, #192	; 0xc0
   82608:	480c      	ldr	r0, [pc, #48]	; (8263c <tunerstudio_burn_page_eeprom+0xbc>)
   8260a:	4b05      	ldr	r3, [pc, #20]	; (82620 <tunerstudio_burn_page_eeprom+0xa0>)
   8260c:	4798      	blx	r3
   8260e:	bd08      	pop	{r3, pc}
   82610:	20070a24 	.word	0x20070a24
   82614:	20071054 	.word	0x20071054
   82618:	0008251d 	.word	0x0008251d
   8261c:	20071124 	.word	0x20071124
   82620:	000824d9 	.word	0x000824d9
   82624:	20071f60 	.word	0x20071f60
   82628:	20071170 	.word	0x20071170
   8262c:	20071ef8 	.word	0x20071ef8
   82630:	200709e4 	.word	0x200709e4
   82634:	20071f18 	.word	0x20071f18
   82638:	2007238c 	.word	0x2007238c
   8263c:	20071064 	.word	0x20071064

00082640 <tunerstudio_update_calib_vect_helper>:
			default: break;
		}
	}
}
void tunerstudio_update_calib_vect_helper(uint8_t NrOfBytes, uint16_t EepromIndex)
{
   82640:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82644:	4680      	mov	r8, r0
   82646:	460d      	mov	r5, r1
   82648:	f501 6780 	add.w	r7, r1, #1024	; 0x400
   8264c:	b2bf      	uxth	r7, r7
	uint8_t receive[2];			// Receiving buffer
	receive[0] = receive[1] = 0;
	int16_t TempValue = 0;		// Integer, the value can be negative
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		receive[0] = uart_receive();
   8264e:	4e18      	ldr	r6, [pc, #96]	; (826b0 <tunerstudio_update_calib_vect_helper+0x70>)
			TempValue = receive[0];		// AFR
		}
		else {
			receive[1] = uart_receive();
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   82650:	f8df a064 	ldr.w	sl, [pc, #100]	; 826b8 <tunerstudio_update_calib_vect_helper+0x78>
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
   82654:	f8df 9064 	ldr.w	r9, [pc, #100]	; 826bc <tunerstudio_update_calib_vect_helper+0x7c>
   82658:	e00d      	b.n	82676 <tunerstudio_update_calib_vect_helper+0x36>
			TempValue = receive[0];		// AFR
   8265a:	b201      	sxth	r1, r0
			TempValue = 255;
		} 
		else if (TempValue < 0){ // For safety
			TempValue = 0;
		}
		at24cxx_write_byte(EepromIndex++, TempValue);
   8265c:	f105 0b01 	add.w	fp, r5, #1
   82660:	fa1f fb8b 	uxth.w	fp, fp
   82664:	f381 0108 	usat	r1, #8, r1
   82668:	b2c9      	uxtb	r1, r1
   8266a:	4628      	mov	r0, r5
   8266c:	4b11      	ldr	r3, [pc, #68]	; (826b4 <tunerstudio_update_calib_vect_helper+0x74>)
   8266e:	4798      	blx	r3
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   82670:	455f      	cmp	r7, fp
   82672:	d01b      	beq.n	826ac <tunerstudio_update_calib_vect_helper+0x6c>
		at24cxx_write_byte(EepromIndex++, TempValue);
   82674:	465d      	mov	r5, fp
		receive[0] = uart_receive();
   82676:	47b0      	blx	r6
   82678:	4604      	mov	r4, r0
		if (NrOfBytes == 1) {		
   8267a:	f1b8 0f01 	cmp.w	r8, #1
   8267e:	d0ec      	beq.n	8265a <tunerstudio_update_calib_vect_helper+0x1a>
			receive[1] = uart_receive();
   82680:	47b0      	blx	r6
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
   82682:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   82686:	b200      	sxth	r0, r0
   82688:	f5a0 70a0 	sub.w	r0, r0, #320	; 0x140
   8268c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   82690:	fb8a 3200 	smull	r3, r2, sl, r0
   82694:	17c3      	asrs	r3, r0, #31
   82696:	ebc3 0362 	rsb	r3, r3, r2, asr #1
   8269a:	b21b      	sxth	r3, r3
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
   8269c:	fb89 2403 	smull	r2, r4, r9, r3
   826a0:	17d9      	asrs	r1, r3, #31
   826a2:	ebc1 01a4 	rsb	r1, r1, r4, asr #2
			TempValue += TEMPERATURE_OFFSET;					// Offset to discard the need of negative integer
   826a6:	3128      	adds	r1, #40	; 0x28
   826a8:	b209      	sxth	r1, r1
   826aa:	e7d7      	b.n	8265c <tunerstudio_update_calib_vect_helper+0x1c>
	}
}
   826ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826b0:	00082c89 	.word	0x00082c89
   826b4:	000801b5 	.word	0x000801b5
   826b8:	38e38e39 	.word	0x38e38e39
   826bc:	66666667 	.word	0x66666667

000826c0 <tunerstudio_update_calib_vect>:
{
   826c0:	b508      	push	{r3, lr}
	if (RxStringTail != RxStringHead)
   826c2:	4b15      	ldr	r3, [pc, #84]	; (82718 <tunerstudio_update_calib_vect+0x58>)
   826c4:	881a      	ldrh	r2, [r3, #0]
   826c6:	b292      	uxth	r2, r2
   826c8:	4b14      	ldr	r3, [pc, #80]	; (8271c <tunerstudio_update_calib_vect+0x5c>)
   826ca:	881b      	ldrh	r3, [r3, #0]
   826cc:	b29b      	uxth	r3, r3
   826ce:	429a      	cmp	r2, r3
   826d0:	d008      	beq.n	826e4 <tunerstudio_update_calib_vect+0x24>
		uart_print_string("ERROR calibration vector");
   826d2:	4813      	ldr	r0, [pc, #76]	; (82720 <tunerstudio_update_calib_vect+0x60>)
   826d4:	4b13      	ldr	r3, [pc, #76]	; (82724 <tunerstudio_update_calib_vect+0x64>)
   826d6:	4798      	blx	r3
		RxStringTail = RxStringHead = 0;
   826d8:	2300      	movs	r3, #0
   826da:	4a10      	ldr	r2, [pc, #64]	; (8271c <tunerstudio_update_calib_vect+0x5c>)
   826dc:	8013      	strh	r3, [r2, #0]
   826de:	4a0e      	ldr	r2, [pc, #56]	; (82718 <tunerstudio_update_calib_vect+0x58>)
   826e0:	8013      	strh	r3, [r2, #0]
   826e2:	bd08      	pop	{r3, pc}
		uint8_t receive = uart_receive();
   826e4:	4b10      	ldr	r3, [pc, #64]	; (82728 <tunerstudio_update_calib_vect+0x68>)
   826e6:	4798      	blx	r3
		switch (receive)
   826e8:	2801      	cmp	r0, #1
   826ea:	d009      	beq.n	82700 <tunerstudio_update_calib_vect+0x40>
   826ec:	b110      	cbz	r0, 826f4 <tunerstudio_update_calib_vect+0x34>
   826ee:	2802      	cmp	r0, #2
   826f0:	d00c      	beq.n	8270c <tunerstudio_update_calib_vect+0x4c>
   826f2:	bd08      	pop	{r3, pc}
			case CONFIG_CLT: tunerstudio_update_calib_vect_helper(2, EEPROM_CLT_ADC_INDEX); break;
   826f4:	f44f 7158 	mov.w	r1, #864	; 0x360
   826f8:	2002      	movs	r0, #2
   826fa:	4b0c      	ldr	r3, [pc, #48]	; (8272c <tunerstudio_update_calib_vect+0x6c>)
   826fc:	4798      	blx	r3
   826fe:	bd08      	pop	{r3, pc}
			case CONFIG_IAT: tunerstudio_update_calib_vect_helper(2, EEPROM_IAT_ADC_INDEX); break;
   82700:	f44f 61ec 	mov.w	r1, #1888	; 0x760
   82704:	2002      	movs	r0, #2
   82706:	4b09      	ldr	r3, [pc, #36]	; (8272c <tunerstudio_update_calib_vect+0x6c>)
   82708:	4798      	blx	r3
   8270a:	bd08      	pop	{r3, pc}
			case CONFIG_AFR: tunerstudio_update_calib_vect_helper(1, EEPROM_AFR_ADC_INDEX); break;
   8270c:	f44f 6136 	mov.w	r1, #2912	; 0xb60
   82710:	2001      	movs	r0, #1
   82712:	4b06      	ldr	r3, [pc, #24]	; (8272c <tunerstudio_update_calib_vect+0x6c>)
   82714:	4798      	blx	r3
   82716:	bd08      	pop	{r3, pc}
   82718:	20071666 	.word	0x20071666
   8271c:	20071a68 	.word	0x20071a68
   82720:	000844ac 	.word	0x000844ac
   82724:	00082bbd 	.word	0x00082bbd
   82728:	00082c89 	.word	0x00082c89
   8272c:	00082641 	.word	0x00082641

00082730 <tunerstudio_debug_global_function>:

void tunerstudio_debug_global_function(void)
{
   82730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uart_print_string("MAP High: "); uart_print_int(engine_config2.MapMax); uart_new_line();
   82734:	4830      	ldr	r0, [pc, #192]	; (827f8 <tunerstudio_debug_global_function+0xc8>)
   82736:	4e31      	ldr	r6, [pc, #196]	; (827fc <tunerstudio_debug_global_function+0xcc>)
   82738:	47b0      	blx	r6
   8273a:	f8df 8114 	ldr.w	r8, [pc, #276]	; 82850 <tunerstudio_debug_global_function+0x120>
   8273e:	f8b8 003e 	ldrh.w	r0, [r8, #62]	; 0x3e
   82742:	b280      	uxth	r0, r0
   82744:	4d2e      	ldr	r5, [pc, #184]	; (82800 <tunerstudio_debug_global_function+0xd0>)
   82746:	47a8      	blx	r5
   82748:	4c2e      	ldr	r4, [pc, #184]	; (82804 <tunerstudio_debug_global_function+0xd4>)
   8274a:	47a0      	blx	r4
	uart_print_string("MAP Low: "); uart_print_int(engine_config2.MapMin); uart_new_line();
   8274c:	482e      	ldr	r0, [pc, #184]	; (82808 <tunerstudio_debug_global_function+0xd8>)
   8274e:	47b0      	blx	r6
   82750:	f898 003d 	ldrb.w	r0, [r8, #61]	; 0x3d
   82754:	47a8      	blx	r5
   82756:	47a0      	blx	r4
	uart_print_string("TPS High: "); uart_print_int(engine_config2.TpsMax); uart_new_line();
   82758:	482c      	ldr	r0, [pc, #176]	; (8280c <tunerstudio_debug_global_function+0xdc>)
   8275a:	47b0      	blx	r6
   8275c:	f898 003c 	ldrb.w	r0, [r8, #60]	; 0x3c
   82760:	47a8      	blx	r5
   82762:	47a0      	blx	r4
	uart_print_string("TPS Low: "); uart_print_int(engine_config2.TpsMin); uart_new_line();
   82764:	482a      	ldr	r0, [pc, #168]	; (82810 <tunerstudio_debug_global_function+0xe0>)
   82766:	47b0      	blx	r6
   82768:	f898 003b 	ldrb.w	r0, [r8, #59]	; 0x3b
   8276c:	47a8      	blx	r5
   8276e:	47a0      	blx	r4
	uart_print_string("CLT: "); uart_print_int(engine_realtime.Clt); uart_new_line();
   82770:	4828      	ldr	r0, [pc, #160]	; (82814 <tunerstudio_debug_global_function+0xe4>)
   82772:	47b0      	blx	r6
   82774:	4f28      	ldr	r7, [pc, #160]	; (82818 <tunerstudio_debug_global_function+0xe8>)
   82776:	79f8      	ldrb	r0, [r7, #7]
   82778:	47a8      	blx	r5
   8277a:	47a0      	blx	r4
	uart_print_string("IAT: "); uart_print_int(engine_realtime.Iat); uart_new_line();
   8277c:	4827      	ldr	r0, [pc, #156]	; (8281c <tunerstudio_debug_global_function+0xec>)
   8277e:	47b0      	blx	r6
   82780:	79b8      	ldrb	r0, [r7, #6]
   82782:	47a8      	blx	r5
   82784:	47a0      	blx	r4
	uart_print_string("AFR: "); uart_print_int(engine_realtime.Afr); uart_new_line();
   82786:	4826      	ldr	r0, [pc, #152]	; (82820 <tunerstudio_debug_global_function+0xf0>)
   82788:	47b0      	blx	r6
   8278a:	7ab8      	ldrb	r0, [r7, #10]
   8278c:	47a8      	blx	r5
   8278e:	47a0      	blx	r4
	uart_print_string("MAP: "); uart_print_int(engine_realtime.Map); uart_new_line();
   82790:	4824      	ldr	r0, [pc, #144]	; (82824 <tunerstudio_debug_global_function+0xf4>)
   82792:	47b0      	blx	r6
   82794:	88b8      	ldrh	r0, [r7, #4]
   82796:	b280      	uxth	r0, r0
   82798:	47a8      	blx	r5
   8279a:	47a0      	blx	r4
	uart_print_string("TPS: "); uart_print_int(engine_realtime.Tps); uart_new_line();
   8279c:	4822      	ldr	r0, [pc, #136]	; (82828 <tunerstudio_debug_global_function+0xf8>)
   8279e:	47b0      	blx	r6
   827a0:	7e38      	ldrb	r0, [r7, #24]
   827a2:	47a8      	blx	r5
   827a4:	47a0      	blx	r4
	uart_print_string("RPM: "); uart_print_int(engine_realtime.Rpm); uart_new_line();
   827a6:	4821      	ldr	r0, [pc, #132]	; (8282c <tunerstudio_debug_global_function+0xfc>)
   827a8:	47b0      	blx	r6
   827aa:	89f8      	ldrh	r0, [r7, #14]
   827ac:	b280      	uxth	r0, r0
   827ae:	47a8      	blx	r5
   827b0:	47a0      	blx	r4
	uart_print_string("TWIFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
   827b2:	481f      	ldr	r0, [pc, #124]	; (82830 <tunerstudio_debug_global_function+0x100>)
   827b4:	47b0      	blx	r6
   827b6:	7ff8      	ldrb	r0, [r7, #31]
   827b8:	47a8      	blx	r5
   827ba:	47a0      	blx	r4
	uart_print_string("Fuel Const: "); uart_print_int(FUEL_CONST); uart_new_line();
   827bc:	481d      	ldr	r0, [pc, #116]	; (82834 <tunerstudio_debug_global_function+0x104>)
   827be:	47b0      	blx	r6
   827c0:	481d      	ldr	r0, [pc, #116]	; (82838 <tunerstudio_debug_global_function+0x108>)
   827c2:	47a8      	blx	r5
   827c4:	47a0      	blx	r4
	uart_print_string("AfterStartEnrichPct: "); uart_print_int(engine_config2.AfterStartEnrichPct); uart_new_line();
   827c6:	481d      	ldr	r0, [pc, #116]	; (8283c <tunerstudio_debug_global_function+0x10c>)
   827c8:	47b0      	blx	r6
   827ca:	f898 0000 	ldrb.w	r0, [r8]
   827ce:	47a8      	blx	r5
   827d0:	47a0      	blx	r4
	uart_print_string("AfterStartEnrichCycles: "); uart_print_int(engine_config2.AfterStartEnrichSec); uart_new_line();
   827d2:	481b      	ldr	r0, [pc, #108]	; (82840 <tunerstudio_debug_global_function+0x110>)
   827d4:	47b0      	blx	r6
   827d6:	f898 0001 	ldrb.w	r0, [r8, #1]
   827da:	47a8      	blx	r5
   827dc:	47a0      	blx	r4
	uart_print_string("millis: "); uart_print_int(millis); uart_new_line();
   827de:	4819      	ldr	r0, [pc, #100]	; (82844 <tunerstudio_debug_global_function+0x114>)
   827e0:	47b0      	blx	r6
   827e2:	4b19      	ldr	r3, [pc, #100]	; (82848 <tunerstudio_debug_global_function+0x118>)
   827e4:	6818      	ldr	r0, [r3, #0]
   827e6:	47a8      	blx	r5
   827e8:	47a0      	blx	r4
	isDebug ^= 1;
   827ea:	4a18      	ldr	r2, [pc, #96]	; (8284c <tunerstudio_debug_global_function+0x11c>)
   827ec:	6813      	ldr	r3, [r2, #0]
   827ee:	f083 0301 	eor.w	r3, r3, #1
   827f2:	6013      	str	r3, [r2, #0]
   827f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   827f8:	000843f0 	.word	0x000843f0
   827fc:	00082bbd 	.word	0x00082bbd
   82800:	00082b59 	.word	0x00082b59
   82804:	00082bad 	.word	0x00082bad
   82808:	000843fc 	.word	0x000843fc
   8280c:	00084408 	.word	0x00084408
   82810:	00084414 	.word	0x00084414
   82814:	00084420 	.word	0x00084420
   82818:	200715b4 	.word	0x200715b4
   8281c:	00084428 	.word	0x00084428
   82820:	00084430 	.word	0x00084430
   82824:	00084438 	.word	0x00084438
   82828:	00084440 	.word	0x00084440
   8282c:	00084448 	.word	0x00084448
   82830:	00084450 	.word	0x00084450
   82834:	0008445c 	.word	0x0008445c
   82838:	00033ba8 	.word	0x00033ba8
   8283c:	0008446c 	.word	0x0008446c
   82840:	00084484 	.word	0x00084484
   82844:	000844a0 	.word	0x000844a0
   82848:	20072440 	.word	0x20072440
   8284c:	20071f14 	.word	0x20071f14
   82850:	20071124 	.word	0x20071124

00082854 <tunerstudio_command>:
{
   82854:	b508      	push	{r3, lr}
	if (NewPageFlag)
   82856:	4b43      	ldr	r3, [pc, #268]	; (82964 <tunerstudio_command+0x110>)
   82858:	781b      	ldrb	r3, [r3, #0]
   8285a:	b9cb      	cbnz	r3, 82890 <tunerstudio_command+0x3c>
	if (WriteFlag)
   8285c:	4b42      	ldr	r3, [pc, #264]	; (82968 <tunerstudio_command+0x114>)
   8285e:	781b      	ldrb	r3, [r3, #0]
   82860:	b353      	cbz	r3, 828b8 <tunerstudio_command+0x64>
		if (OffsetFlag == 0){		// Receive first offset value
   82862:	4b42      	ldr	r3, [pc, #264]	; (8296c <tunerstudio_command+0x118>)
   82864:	781b      	ldrb	r3, [r3, #0]
   82866:	b1cb      	cbz	r3, 8289c <tunerstudio_command+0x48>
		else if ((CurrPage == PAGE_VE || CurrPage == PAGE_AFR || CurrPage == PAGE_IGN) && OffsetFlag != 2)
   82868:	4a41      	ldr	r2, [pc, #260]	; (82970 <tunerstudio_command+0x11c>)
   8286a:	7812      	ldrb	r2, [r2, #0]
   8286c:	f002 01fd 	and.w	r1, r2, #253	; 0xfd
   82870:	2901      	cmp	r1, #1
   82872:	d019      	beq.n	828a8 <tunerstudio_command+0x54>
   82874:	2a05      	cmp	r2, #5
   82876:	d017      	beq.n	828a8 <tunerstudio_command+0x54>
			tunerstudio_write_data(character);
   82878:	4b3e      	ldr	r3, [pc, #248]	; (82974 <tunerstudio_command+0x120>)
   8287a:	4798      	blx	r3
			Offset1 = Offset2 = OffsetFlag = WriteFlag = 0;
   8287c:	2300      	movs	r3, #0
   8287e:	4a3a      	ldr	r2, [pc, #232]	; (82968 <tunerstudio_command+0x114>)
   82880:	7013      	strb	r3, [r2, #0]
   82882:	4a3a      	ldr	r2, [pc, #232]	; (8296c <tunerstudio_command+0x118>)
   82884:	7013      	strb	r3, [r2, #0]
   82886:	4a3c      	ldr	r2, [pc, #240]	; (82978 <tunerstudio_command+0x124>)
   82888:	7013      	strb	r3, [r2, #0]
   8288a:	4a3c      	ldr	r2, [pc, #240]	; (8297c <tunerstudio_command+0x128>)
   8288c:	7013      	strb	r3, [r2, #0]
			return;
   8288e:	bd08      	pop	{r3, pc}
		CurrPage = character; //- '0';	// Withdraw the character value 0 (48 decimal in ASCII)
   82890:	4b37      	ldr	r3, [pc, #220]	; (82970 <tunerstudio_command+0x11c>)
   82892:	7018      	strb	r0, [r3, #0]
		NewPageFlag = FALSE;			// Reset the newpageflag
   82894:	2200      	movs	r2, #0
   82896:	4b33      	ldr	r3, [pc, #204]	; (82964 <tunerstudio_command+0x110>)
   82898:	701a      	strb	r2, [r3, #0]
		return;							// Nothing else to do in this function
   8289a:	bd08      	pop	{r3, pc}
			Offset1 = character;
   8289c:	4b37      	ldr	r3, [pc, #220]	; (8297c <tunerstudio_command+0x128>)
   8289e:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 1;
   828a0:	2201      	movs	r2, #1
   828a2:	4b32      	ldr	r3, [pc, #200]	; (8296c <tunerstudio_command+0x118>)
   828a4:	701a      	strb	r2, [r3, #0]
			return;
   828a6:	bd08      	pop	{r3, pc}
		else if ((CurrPage == PAGE_VE || CurrPage == PAGE_AFR || CurrPage == PAGE_IGN) && OffsetFlag != 2)
   828a8:	2b02      	cmp	r3, #2
   828aa:	d0e5      	beq.n	82878 <tunerstudio_command+0x24>
			Offset2 = character;
   828ac:	4b32      	ldr	r3, [pc, #200]	; (82978 <tunerstudio_command+0x124>)
   828ae:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 2;
   828b0:	2202      	movs	r2, #2
   828b2:	4b2e      	ldr	r3, [pc, #184]	; (8296c <tunerstudio_command+0x118>)
   828b4:	701a      	strb	r2, [r3, #0]
			return;
   828b6:	bd08      	pop	{r3, pc}
	switch (character)
   828b8:	3841      	subs	r0, #65	; 0x41
   828ba:	2833      	cmp	r0, #51	; 0x33
   828bc:	d850      	bhi.n	82960 <tunerstudio_command+0x10c>
   828be:	e8df f000 	tbb	[pc, r0]
   828c2:	281a      	.short	0x281a
   828c4:	2f4f4d2b 	.word	0x2f4f4d2b
   828c8:	4f4f4f4f 	.word	0x4f4f4f4f
   828cc:	4f4f4f4f 	.word	0x4f4f4f4f
   828d0:	4f3b334f 	.word	0x4f3b334f
   828d4:	3f4f4f37 	.word	0x3f4f4f37
   828d8:	4f4f4f42 	.word	0x4f4f4f42
   828dc:	4f4f4f4f 	.word	0x4f4f4f4f
   828e0:	4f4f4f4f 	.word	0x4f4f4f4f
   828e4:	4f4f4f4f 	.word	0x4f4f4f4f
   828e8:	4f4f4f4f 	.word	0x4f4f4f4f
   828ec:	4f4f4f4f 	.word	0x4f4f4f4f
   828f0:	4f4f4f4f 	.word	0x4f4f4f4f
   828f4:	464f      	.short	0x464f
			engine_realtime.Seconds = millis / MILLI_SEC;
   828f6:	4b22      	ldr	r3, [pc, #136]	; (82980 <tunerstudio_command+0x12c>)
   828f8:	681b      	ldr	r3, [r3, #0]
   828fa:	4a22      	ldr	r2, [pc, #136]	; (82984 <tunerstudio_command+0x130>)
   828fc:	fba2 2303 	umull	r2, r3, r2, r3
   82900:	f3c3 1387 	ubfx	r3, r3, #6, #8
   82904:	4820      	ldr	r0, [pc, #128]	; (82988 <tunerstudio_command+0x134>)
   82906:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
	uart_load_pdc_tx_buffer(ConfigStructPointer, ConfigLen);
   8290a:	2122      	movs	r1, #34	; 0x22
   8290c:	4b1f      	ldr	r3, [pc, #124]	; (8298c <tunerstudio_command+0x138>)
   8290e:	4798      	blx	r3
   82910:	bd08      	pop	{r3, pc}
		case 'B': tunerstudio_burn_page_eeprom();										break;
   82912:	4b1f      	ldr	r3, [pc, #124]	; (82990 <tunerstudio_command+0x13c>)
   82914:	4798      	blx	r3
   82916:	bd08      	pop	{r3, pc}
		case 'C': uart_interrupt_transfer(1);											break;
   82918:	2001      	movs	r0, #1
   8291a:	4b1e      	ldr	r3, [pc, #120]	; (82994 <tunerstudio_command+0x140>)
   8291c:	4798      	blx	r3
   8291e:	bd08      	pop	{r3, pc}
		case 'F': uart_interrupt_transfer("001");										break;
   82920:	481d      	ldr	r0, [pc, #116]	; (82998 <tunerstudio_command+0x144>)
   82922:	4b1c      	ldr	r3, [pc, #112]	; (82994 <tunerstudio_command+0x140>)
   82924:	4798      	blx	r3
   82926:	bd08      	pop	{r3, pc}
		case 'P': NewPageFlag = TRUE;													break;
   82928:	2201      	movs	r2, #1
   8292a:	4b0e      	ldr	r3, [pc, #56]	; (82964 <tunerstudio_command+0x110>)
   8292c:	701a      	strb	r2, [r3, #0]
   8292e:	bd08      	pop	{r3, pc}
		case 'S': uart_interrupt_transfer("RUthless V1.0 Formula Student 2017");		break;
   82930:	481a      	ldr	r0, [pc, #104]	; (8299c <tunerstudio_command+0x148>)
   82932:	4b18      	ldr	r3, [pc, #96]	; (82994 <tunerstudio_command+0x140>)
   82934:	4798      	blx	r3
   82936:	bd08      	pop	{r3, pc}
		case 'Q': uart_interrupt_transfer("speeduino");									break;
   82938:	4819      	ldr	r0, [pc, #100]	; (829a0 <tunerstudio_command+0x14c>)
   8293a:	4b16      	ldr	r3, [pc, #88]	; (82994 <tunerstudio_command+0x140>)
   8293c:	4798      	blx	r3
   8293e:	bd08      	pop	{r3, pc}
		case 'V': tunerstudio_send_page(); 												break;
   82940:	4b18      	ldr	r3, [pc, #96]	; (829a4 <tunerstudio_command+0x150>)
   82942:	4798      	blx	r3
   82944:	bd08      	pop	{r3, pc}
		case 'W': WriteFlag = TRUE;														break;
   82946:	2201      	movs	r2, #1
   82948:	4b07      	ldr	r3, [pc, #28]	; (82968 <tunerstudio_command+0x114>)
   8294a:	701a      	strb	r2, [r3, #0]
   8294c:	bd08      	pop	{r3, pc}
			uart_disable_rx_interrupt();			// Read manually from buffer simplifies this since it is not necessary to do this in realtime
   8294e:	4b16      	ldr	r3, [pc, #88]	; (829a8 <tunerstudio_command+0x154>)
   82950:	4798      	blx	r3
			tunerstudio_update_calib_vect();
   82952:	4b16      	ldr	r3, [pc, #88]	; (829ac <tunerstudio_command+0x158>)
   82954:	4798      	blx	r3
			uart_enable_rx_interrupt();
   82956:	4b16      	ldr	r3, [pc, #88]	; (829b0 <tunerstudio_command+0x15c>)
   82958:	4798      	blx	r3
			break;
   8295a:	bd08      	pop	{r3, pc}
		case 'D': tunerstudio_debug_global_function(); break;
   8295c:	4b15      	ldr	r3, [pc, #84]	; (829b4 <tunerstudio_command+0x160>)
   8295e:	4798      	blx	r3
   82960:	bd08      	pop	{r3, pc}
   82962:	bf00      	nop
   82964:	2007243d 	.word	0x2007243d
   82968:	200709d6 	.word	0x200709d6
   8296c:	20071ef5 	.word	0x20071ef5
   82970:	20070a24 	.word	0x20070a24
   82974:	00082411 	.word	0x00082411
   82978:	20071f08 	.word	0x20071f08
   8297c:	20071ef6 	.word	0x20071ef6
   82980:	20072440 	.word	0x20072440
   82984:	10624dd3 	.word	0x10624dd3
   82988:	200715b4 	.word	0x200715b4
   8298c:	00082ca1 	.word	0x00082ca1
   82990:	00082581 	.word	0x00082581
   82994:	00082a45 	.word	0x00082a45
   82998:	000843bc 	.word	0x000843bc
   8299c:	000843c0 	.word	0x000843c0
   829a0:	000843e4 	.word	0x000843e4
   829a4:	00082331 	.word	0x00082331
   829a8:	00082ae5 	.word	0x00082ae5
   829ac:	000826c1 	.word	0x000826c1
   829b0:	00082ac9 	.word	0x00082ac9
   829b4:	00082731 	.word	0x00082731

000829b8 <uart_init>:

// viljum 2 bit stop bits 8 bit data, asynchronous mode, parity mode off,
void uart_init(void)
{
	/* Configure peripheral clock UART. */
	PMC->PMC_PCER0 = (1 << ID_UART);
   829b8:	f44f 7280 	mov.w	r2, #256	; 0x100
   829bc:	4b08      	ldr	r3, [pc, #32]	; (829e0 <uart_init+0x28>)
   829be:	611a      	str	r2, [r3, #16]
	/* Enable receiver and transmitter */
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   829c0:	f503 7300 	add.w	r3, r3, #512	; 0x200
   829c4:	2250      	movs	r2, #80	; 0x50
   829c6:	601a      	str	r2, [r3, #0]
	/* Turn parity mode off */
	UART->UART_MR = UART_MR_PAR_NO;	
   829c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
   829cc:	605a      	str	r2, [r3, #4]
	/* Baud rate generator register */
	UART->UART_BRGR = CLOCKDIVISION;
   829ce:	220b      	movs	r2, #11
   829d0:	621a      	str	r2, [r3, #32]
	/* Reset interrupt enable register */
	UART->UART_IDR = 0xFFFF;
   829d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
   829d6:	60da      	str	r2, [r3, #12]
	// Initialize PDC
	PdcInterface = PDC_UART;
   829d8:	4a02      	ldr	r2, [pc, #8]	; (829e4 <uart_init+0x2c>)
   829da:	4b03      	ldr	r3, [pc, #12]	; (829e8 <uart_init+0x30>)
   829dc:	601a      	str	r2, [r3, #0]
   829de:	4770      	bx	lr
   829e0:	400e0600 	.word	0x400e0600
   829e4:	400e0900 	.word	0x400e0900
   829e8:	200715e0 	.word	0x200715e0

000829ec <uart_tx_interrupt_init>:
}

// Transmission interrupt enable to minimize calculation downtime
void uart_tx_interrupt_init(void)
{
   829ec:	b508      	push	{r3, lr}
	//UART->UART_IER = UART_IER_TXRDY;
	
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   829ee:	210c      	movs	r1, #12
   829f0:	2008      	movs	r0, #8
   829f2:	4b0c      	ldr	r3, [pc, #48]	; (82a24 <uart_tx_interrupt_init+0x38>)
   829f4:	4798      	blx	r3
   829f6:	2300      	movs	r3, #0
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   829f8:	480b      	ldr	r0, [pc, #44]	; (82a28 <uart_tx_interrupt_init+0x3c>)
   829fa:	461a      	mov	r2, r3
		RxString[i] = NULL;
   829fc:	490b      	ldr	r1, [pc, #44]	; (82a2c <uart_tx_interrupt_init+0x40>)
		TxString[i] = NULL;
   829fe:	54c2      	strb	r2, [r0, r3]
		RxString[i] = NULL;
   82a00:	54ca      	strb	r2, [r1, r3]
   82a02:	3301      	adds	r3, #1
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
   82a04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82a08:	d1f9      	bne.n	829fe <uart_tx_interrupt_init+0x12>
	}
	// Initialize Transmit/receive buffer iterator for array
	TxStringHead = TxStringTail = 0;
   82a0a:	2300      	movs	r3, #0
   82a0c:	4a08      	ldr	r2, [pc, #32]	; (82a30 <uart_tx_interrupt_init+0x44>)
   82a0e:	8013      	strh	r3, [r2, #0]
   82a10:	4a08      	ldr	r2, [pc, #32]	; (82a34 <uart_tx_interrupt_init+0x48>)
   82a12:	8013      	strh	r3, [r2, #0]
	RxStringHead = RxStringTail = 0;
   82a14:	4a08      	ldr	r2, [pc, #32]	; (82a38 <uart_tx_interrupt_init+0x4c>)
   82a16:	8013      	strh	r3, [r2, #0]
   82a18:	4a08      	ldr	r2, [pc, #32]	; (82a3c <uart_tx_interrupt_init+0x50>)
   82a1a:	8013      	strh	r3, [r2, #0]
	RxFlag = LOW;
   82a1c:	4a08      	ldr	r2, [pc, #32]	; (82a40 <uart_tx_interrupt_init+0x54>)
   82a1e:	7013      	strb	r3, [r2, #0]
   82a20:	bd08      	pop	{r3, pc}
   82a22:	bf00      	nop
   82a24:	0008187d 	.word	0x0008187d
   82a28:	20070a34 	.word	0x20070a34
   82a2c:	200711b4 	.word	0x200711b4
   82a30:	200709d4 	.word	0x200709d4
   82a34:	200709dc 	.word	0x200709dc
   82a38:	20071666 	.word	0x20071666
   82a3c:	20071a68 	.word	0x20071a68
   82a40:	200715dc 	.word	0x200715dc

00082a44 <uart_interrupt_transfer>:
}

void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   82a44:	7803      	ldrb	r3, [r0, #0]
   82a46:	b303      	cbz	r3, 82a8a <uart_interrupt_transfer+0x46>
   82a48:	4b12      	ldr	r3, [pc, #72]	; (82a94 <uart_interrupt_transfer+0x50>)
   82a4a:	881b      	ldrh	r3, [r3, #0]
   82a4c:	b29b      	uxth	r3, r3
   82a4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82a52:	d21a      	bcs.n	82a8a <uart_interrupt_transfer+0x46>
{
   82a54:	b470      	push	{r4, r5, r6}
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   82a56:	4605      	mov	r5, r0
   82a58:	2300      	movs	r3, #0
		TxString[TxStringHead++] = str[i++];
   82a5a:	4c0e      	ldr	r4, [pc, #56]	; (82a94 <uart_interrupt_transfer+0x50>)
   82a5c:	4e0e      	ldr	r6, [pc, #56]	; (82a98 <uart_interrupt_transfer+0x54>)
   82a5e:	8822      	ldrh	r2, [r4, #0]
   82a60:	b292      	uxth	r2, r2
   82a62:	1c51      	adds	r1, r2, #1
   82a64:	b289      	uxth	r1, r1
   82a66:	8021      	strh	r1, [r4, #0]
   82a68:	3301      	adds	r3, #1
   82a6a:	b29b      	uxth	r3, r3
   82a6c:	7829      	ldrb	r1, [r5, #0]
   82a6e:	54b1      	strb	r1, [r6, r2]
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   82a70:	18c5      	adds	r5, r0, r3
   82a72:	5cc2      	ldrb	r2, [r0, r3]
   82a74:	b122      	cbz	r2, 82a80 <uart_interrupt_transfer+0x3c>
   82a76:	8822      	ldrh	r2, [r4, #0]
   82a78:	b292      	uxth	r2, r2
   82a7a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   82a7e:	d3ee      	bcc.n	82a5e <uart_interrupt_transfer+0x1a>
	UART->UART_IER = UART_IER_TXRDY;
   82a80:	2202      	movs	r2, #2
   82a82:	4b06      	ldr	r3, [pc, #24]	; (82a9c <uart_interrupt_transfer+0x58>)
   82a84:	609a      	str	r2, [r3, #8]
}
   82a86:	bc70      	pop	{r4, r5, r6}
   82a88:	4770      	bx	lr
	UART->UART_IER = UART_IER_TXRDY;
   82a8a:	2202      	movs	r2, #2
   82a8c:	4b03      	ldr	r3, [pc, #12]	; (82a9c <uart_interrupt_transfer+0x58>)
   82a8e:	609a      	str	r2, [r3, #8]
   82a90:	4770      	bx	lr
   82a92:	bf00      	nop
   82a94:	200709dc 	.word	0x200709dc
   82a98:	20070a34 	.word	0x20070a34
   82a9c:	400e0800 	.word	0x400e0800

00082aa0 <uart_load_tx_buffer>:
	uart_enable_tx_interrupt();
}

void uart_load_tx_buffer(uint8_t data)
{
	TxString[TxStringHead++] = data;
   82aa0:	4904      	ldr	r1, [pc, #16]	; (82ab4 <uart_load_tx_buffer+0x14>)
   82aa2:	880b      	ldrh	r3, [r1, #0]
   82aa4:	b29b      	uxth	r3, r3
   82aa6:	1c5a      	adds	r2, r3, #1
   82aa8:	b292      	uxth	r2, r2
   82aaa:	800a      	strh	r2, [r1, #0]
   82aac:	4a02      	ldr	r2, [pc, #8]	; (82ab8 <uart_load_tx_buffer+0x18>)
   82aae:	54d0      	strb	r0, [r2, r3]
   82ab0:	4770      	bx	lr
   82ab2:	bf00      	nop
   82ab4:	200709dc 	.word	0x200709dc
   82ab8:	20070a34 	.word	0x20070a34

00082abc <uart_enable_tx_interrupt>:
}

void uart_enable_tx_interrupt(void)
{
	UART->UART_IER = UART_IER_TXRDY;
   82abc:	2202      	movs	r2, #2
   82abe:	4b01      	ldr	r3, [pc, #4]	; (82ac4 <uart_enable_tx_interrupt+0x8>)
   82ac0:	609a      	str	r2, [r3, #8]
   82ac2:	4770      	bx	lr
   82ac4:	400e0800 	.word	0x400e0800

00082ac8 <uart_enable_rx_interrupt>:
}

void uart_enable_rx_interrupt(void)
{
   82ac8:	b508      	push	{r3, lr}
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   82aca:	210c      	movs	r1, #12
   82acc:	2008      	movs	r0, #8
   82ace:	4b03      	ldr	r3, [pc, #12]	; (82adc <uart_enable_rx_interrupt+0x14>)
   82ad0:	4798      	blx	r3
	UART->UART_IER = UART_IER_RXRDY;
   82ad2:	2201      	movs	r2, #1
   82ad4:	4b02      	ldr	r3, [pc, #8]	; (82ae0 <uart_enable_rx_interrupt+0x18>)
   82ad6:	609a      	str	r2, [r3, #8]
   82ad8:	bd08      	pop	{r3, pc}
   82ada:	bf00      	nop
   82adc:	0008187d 	.word	0x0008187d
   82ae0:	400e0800 	.word	0x400e0800

00082ae4 <uart_disable_rx_interrupt>:
}
void uart_disable_rx_interrupt(void)
{
	UART->UART_IDR = UART_IDR_RXRDY;
   82ae4:	2201      	movs	r2, #1
   82ae6:	4b01      	ldr	r3, [pc, #4]	; (82aec <uart_disable_rx_interrupt+0x8>)
   82ae8:	60da      	str	r2, [r3, #12]
   82aea:	4770      	bx	lr
   82aec:	400e0800 	.word	0x400e0800

00082af0 <uart_rx_read_buffer>:
}

void uart_rx_read_buffer(void)
{
	if (RxStringTail == RxStringHead)
   82af0:	4b10      	ldr	r3, [pc, #64]	; (82b34 <uart_rx_read_buffer+0x44>)
   82af2:	881a      	ldrh	r2, [r3, #0]
   82af4:	b292      	uxth	r2, r2
   82af6:	4b10      	ldr	r3, [pc, #64]	; (82b38 <uart_rx_read_buffer+0x48>)
   82af8:	881b      	ldrh	r3, [r3, #0]
   82afa:	b29b      	uxth	r3, r3
   82afc:	429a      	cmp	r2, r3
   82afe:	d012      	beq.n	82b26 <uart_rx_read_buffer+0x36>
{
   82b00:	b510      	push	{r4, lr}
	{
		RxStringTail = RxStringHead = 0;
		return;
	}
	tunerstudio_command(RxString[RxStringTail++]);
   82b02:	4c0c      	ldr	r4, [pc, #48]	; (82b34 <uart_rx_read_buffer+0x44>)
   82b04:	8823      	ldrh	r3, [r4, #0]
   82b06:	b29b      	uxth	r3, r3
   82b08:	1c5a      	adds	r2, r3, #1
   82b0a:	b292      	uxth	r2, r2
   82b0c:	8022      	strh	r2, [r4, #0]
   82b0e:	4a0b      	ldr	r2, [pc, #44]	; (82b3c <uart_rx_read_buffer+0x4c>)
   82b10:	5cd0      	ldrb	r0, [r2, r3]
   82b12:	4b0b      	ldr	r3, [pc, #44]	; (82b40 <uart_rx_read_buffer+0x50>)
   82b14:	4798      	blx	r3
	if (RxStringTail >= RXBUFFERSIZE)
   82b16:	8823      	ldrh	r3, [r4, #0]
   82b18:	b29b      	uxth	r3, r3
   82b1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82b1e:	d301      	bcc.n	82b24 <uart_rx_read_buffer+0x34>
	{
		RxStringTail = 0;
   82b20:	2200      	movs	r2, #0
   82b22:	8022      	strh	r2, [r4, #0]
   82b24:	bd10      	pop	{r4, pc}
		RxStringTail = RxStringHead = 0;
   82b26:	2300      	movs	r3, #0
   82b28:	4a03      	ldr	r2, [pc, #12]	; (82b38 <uart_rx_read_buffer+0x48>)
   82b2a:	8013      	strh	r3, [r2, #0]
   82b2c:	4a01      	ldr	r2, [pc, #4]	; (82b34 <uart_rx_read_buffer+0x44>)
   82b2e:	8013      	strh	r3, [r2, #0]
		return;
   82b30:	4770      	bx	lr
   82b32:	bf00      	nop
   82b34:	20071666 	.word	0x20071666
   82b38:	20071a68 	.word	0x20071a68
   82b3c:	200711b4 	.word	0x200711b4
   82b40:	00082855 	.word	0x00082855

00082b44 <uart_transfer>:
	//uint8_t read = RxString[RxStringTail++];
}

void uart_transfer(uint8_t transmit)
{
	while (!(UART->UART_SR & UART_SR_TXRDY));
   82b44:	4a03      	ldr	r2, [pc, #12]	; (82b54 <uart_transfer+0x10>)
   82b46:	6953      	ldr	r3, [r2, #20]
   82b48:	f013 0f02 	tst.w	r3, #2
   82b4c:	d0fb      	beq.n	82b46 <uart_transfer+0x2>
	UART->UART_THR = transmit;
   82b4e:	4b01      	ldr	r3, [pc, #4]	; (82b54 <uart_transfer+0x10>)
   82b50:	61d8      	str	r0, [r3, #28]
   82b52:	4770      	bx	lr
   82b54:	400e0800 	.word	0x400e0800

00082b58 <uart_print_int>:
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
   82b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82b5c:	4605      	mov	r5, r0
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
   82b5e:	2601      	movs	r6, #1
	uint8_t start = 0;
   82b60:	2200      	movs	r2, #0
	uint32_t div = 1000000000;		// Divider to divide data with
   82b62:	4c0f      	ldr	r4, [pc, #60]	; (82ba0 <uart_print_int+0x48>)
	{
		uint8_t send = data / div + 48; // calculate the Ascii for each number
		if(send != 48 || start == 1 || i == cnt)
		{
			//Wait until hardware is ready to send data, UDRE0 = Data register empty
			uart_transfer(send);
   82b64:	f8df 9040 	ldr.w	r9, [pc, #64]	; 82ba8 <uart_print_int+0x50>
			start = 1;
   82b68:	46b0      	mov	r8, r6
		}
		data %= div;
		div /= 10;
   82b6a:	4f0e      	ldr	r7, [pc, #56]	; (82ba4 <uart_print_int+0x4c>)
   82b6c:	e00b      	b.n	82b86 <uart_print_int+0x2e>
			uart_transfer(send);
   82b6e:	47c8      	blx	r9
			start = 1;
   82b70:	4642      	mov	r2, r8
		data %= div;
   82b72:	fbb5 f3f4 	udiv	r3, r5, r4
   82b76:	fb04 5513 	mls	r5, r4, r3, r5
		div /= 10;
   82b7a:	fba7 3404 	umull	r3, r4, r7, r4
   82b7e:	08e4      	lsrs	r4, r4, #3
	for (int i = 1; i <= cnt; i++)
   82b80:	3601      	adds	r6, #1
   82b82:	2e0b      	cmp	r6, #11
   82b84:	d00a      	beq.n	82b9c <uart_print_int+0x44>
		uint8_t send = data / div + 48; // calculate the Ascii for each number
   82b86:	fbb5 f0f4 	udiv	r0, r5, r4
   82b8a:	3030      	adds	r0, #48	; 0x30
   82b8c:	b2c0      	uxtb	r0, r0
		if(send != 48 || start == 1 || i == cnt)
   82b8e:	2830      	cmp	r0, #48	; 0x30
   82b90:	d1ed      	bne.n	82b6e <uart_print_int+0x16>
   82b92:	2a00      	cmp	r2, #0
   82b94:	d1eb      	bne.n	82b6e <uart_print_int+0x16>
   82b96:	2e0a      	cmp	r6, #10
   82b98:	d1eb      	bne.n	82b72 <uart_print_int+0x1a>
   82b9a:	e7e8      	b.n	82b6e <uart_print_int+0x16>
	}
	//uart_new_line();
}
   82b9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82ba0:	3b9aca00 	.word	0x3b9aca00
   82ba4:	cccccccd 	.word	0xcccccccd
   82ba8:	00082b45 	.word	0x00082b45

00082bac <uart_new_line>:
void uart_new_line(void)
{
   82bac:	b508      	push	{r3, lr}
	uart_transfer(10);
   82bae:	200a      	movs	r0, #10
   82bb0:	4b01      	ldr	r3, [pc, #4]	; (82bb8 <uart_new_line+0xc>)
   82bb2:	4798      	blx	r3
   82bb4:	bd08      	pop	{r3, pc}
   82bb6:	bf00      	nop
   82bb8:	00082b45 	.word	0x00082b45

00082bbc <uart_print_string>:
}

void uart_print_string(char * data)
{
   82bbc:	b570      	push	{r4, r5, r6, lr}
   82bbe:	4605      	mov	r5, r0
	int i = 0;
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 && i < 30)
   82bc0:	7800      	ldrb	r0, [r0, #0]
   82bc2:	b140      	cbz	r0, 82bd6 <uart_print_string+0x1a>
   82bc4:	462c      	mov	r4, r5
   82bc6:	351e      	adds	r5, #30
		uart_transfer(data[i++]);
   82bc8:	4e05      	ldr	r6, [pc, #20]	; (82be0 <uart_print_string+0x24>)
   82bca:	47b0      	blx	r6
	while(data[i] != 0 && i < 30)
   82bcc:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   82bd0:	b108      	cbz	r0, 82bd6 <uart_print_string+0x1a>
   82bd2:	42ac      	cmp	r4, r5
   82bd4:	d1f9      	bne.n	82bca <uart_print_string+0xe>
	uart_transfer(32); // space
   82bd6:	2020      	movs	r0, #32
   82bd8:	4b01      	ldr	r3, [pc, #4]	; (82be0 <uart_print_string+0x24>)
   82bda:	4798      	blx	r3
   82bdc:	bd70      	pop	{r4, r5, r6, pc}
   82bde:	bf00      	nop
   82be0:	00082b45 	.word	0x00082b45

00082be4 <UART_Handler>:
}

void UART_Handler(void)
{
	// Check the interrupt status, transmit or receive ?
	uint32_t status = UART->UART_SR;
   82be4:	4b21      	ldr	r3, [pc, #132]	; (82c6c <UART_Handler+0x88>)
   82be6:	695a      	ldr	r2, [r3, #20]
	
	// Transmit data from buffer if the buffer contains data (TxStringHead > 0) 
	if (TxStringHead && (status & UART_SR_TXRDY))
   82be8:	4b21      	ldr	r3, [pc, #132]	; (82c70 <UART_Handler+0x8c>)
   82bea:	881b      	ldrh	r3, [r3, #0]
   82bec:	b29b      	uxth	r3, r3
   82bee:	b1e3      	cbz	r3, 82c2a <UART_Handler+0x46>
   82bf0:	f012 0f02 	tst.w	r2, #2
   82bf4:	d019      	beq.n	82c2a <UART_Handler+0x46>
	{
		// Load the buffer character to transmitting register
		UART->UART_THR = TxString[TxStringTail];
   82bf6:	491f      	ldr	r1, [pc, #124]	; (82c74 <UART_Handler+0x90>)
   82bf8:	880b      	ldrh	r3, [r1, #0]
   82bfa:	b29b      	uxth	r3, r3
   82bfc:	481e      	ldr	r0, [pc, #120]	; (82c78 <UART_Handler+0x94>)
   82bfe:	5cc3      	ldrb	r3, [r0, r3]
   82c00:	b2db      	uxtb	r3, r3
   82c02:	481a      	ldr	r0, [pc, #104]	; (82c6c <UART_Handler+0x88>)
   82c04:	61c3      	str	r3, [r0, #28]
		// Increment buffer tail iterator 
		TxStringTail += 1;
   82c06:	880b      	ldrh	r3, [r1, #0]
   82c08:	3301      	adds	r3, #1
   82c0a:	b29b      	uxth	r3, r3
   82c0c:	800b      	strh	r3, [r1, #0]
		// Check if the message has been fully transmitted
		if (TxStringTail >= TxStringHead)
   82c0e:	8809      	ldrh	r1, [r1, #0]
   82c10:	b289      	uxth	r1, r1
   82c12:	4b17      	ldr	r3, [pc, #92]	; (82c70 <UART_Handler+0x8c>)
   82c14:	881b      	ldrh	r3, [r3, #0]
   82c16:	b29b      	uxth	r3, r3
   82c18:	4299      	cmp	r1, r3
   82c1a:	d306      	bcc.n	82c2a <UART_Handler+0x46>
		{
			// Reset iterators
			TxStringTail = TxStringHead = 0;
   82c1c:	2300      	movs	r3, #0
   82c1e:	4914      	ldr	r1, [pc, #80]	; (82c70 <UART_Handler+0x8c>)
   82c20:	800b      	strh	r3, [r1, #0]
   82c22:	4914      	ldr	r1, [pc, #80]	; (82c74 <UART_Handler+0x90>)
   82c24:	800b      	strh	r3, [r1, #0]
			// Disable transmit interrupts
			UART->UART_IDR = UART_IDR_TXRDY;
   82c26:	2102      	movs	r1, #2
   82c28:	60c1      	str	r1, [r0, #12]
		}
	}
	if (status & UART_SR_RXRDY)
   82c2a:	f012 0f01 	tst.w	r2, #1
   82c2e:	d018      	beq.n	82c62 <UART_Handler+0x7e>
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   82c30:	4b0e      	ldr	r3, [pc, #56]	; (82c6c <UART_Handler+0x88>)
   82c32:	6999      	ldr	r1, [r3, #24]
		// If UART_RHR has not been read by the sofware since the last transfer, overrun bit
		// If there was a parity error during the receive, reset in control register
		if (status & UART_SR_OVRE || status & UART_SR_PARE)
   82c34:	f012 0fa0 	tst.w	r2, #160	; 0xa0
   82c38:	d114      	bne.n	82c64 <UART_Handler+0x80>
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
			return;
		}
		
		RxString[RxStringHead++] = receive;
   82c3a:	4a10      	ldr	r2, [pc, #64]	; (82c7c <UART_Handler+0x98>)
   82c3c:	8813      	ldrh	r3, [r2, #0]
   82c3e:	b29b      	uxth	r3, r3
   82c40:	1c58      	adds	r0, r3, #1
   82c42:	b280      	uxth	r0, r0
   82c44:	8010      	strh	r0, [r2, #0]
		uint8_t receive = UART->UART_RHR;
   82c46:	b2c9      	uxtb	r1, r1
		RxString[RxStringHead++] = receive;
   82c48:	480d      	ldr	r0, [pc, #52]	; (82c80 <UART_Handler+0x9c>)
   82c4a:	54c1      	strb	r1, [r0, r3]
		if (RxStringHead >= RXBUFFERSIZE)
   82c4c:	8813      	ldrh	r3, [r2, #0]
   82c4e:	b29b      	uxth	r3, r3
   82c50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82c54:	d302      	bcc.n	82c5c <UART_Handler+0x78>
		{
			RxStringHead = 0;
   82c56:	2200      	movs	r2, #0
   82c58:	4b08      	ldr	r3, [pc, #32]	; (82c7c <UART_Handler+0x98>)
   82c5a:	801a      	strh	r2, [r3, #0]
		}
		
		RxFlag = TRUE;
   82c5c:	2201      	movs	r2, #1
   82c5e:	4b09      	ldr	r3, [pc, #36]	; (82c84 <UART_Handler+0xa0>)
   82c60:	701a      	strb	r2, [r3, #0]
   82c62:	4770      	bx	lr
			UART->UART_CR = UART_CR_RSTSTA;
   82c64:	f44f 7280 	mov.w	r2, #256	; 0x100
   82c68:	601a      	str	r2, [r3, #0]
			return;
   82c6a:	4770      	bx	lr
   82c6c:	400e0800 	.word	0x400e0800
   82c70:	200709dc 	.word	0x200709dc
   82c74:	200709d4 	.word	0x200709d4
   82c78:	20070a34 	.word	0x20070a34
   82c7c:	20071a68 	.word	0x20071a68
   82c80:	200711b4 	.word	0x200711b4
   82c84:	200715dc 	.word	0x200715dc

00082c88 <uart_receive>:
	}
}

uint8_t uart_receive(void)
{
	while (!(UART->UART_SR & UART_SR_RXRDY)); // Wait for character
   82c88:	4a04      	ldr	r2, [pc, #16]	; (82c9c <uart_receive+0x14>)
   82c8a:	6953      	ldr	r3, [r2, #20]
   82c8c:	f013 0f01 	tst.w	r3, #1
   82c90:	d0fb      	beq.n	82c8a <uart_receive+0x2>
	return UART->UART_RHR;
   82c92:	4b02      	ldr	r3, [pc, #8]	; (82c9c <uart_receive+0x14>)
   82c94:	6998      	ldr	r0, [r3, #24]
}
   82c96:	b2c0      	uxtb	r0, r0
   82c98:	4770      	bx	lr
   82c9a:	bf00      	nop
   82c9c:	400e0800 	.word	0x400e0800

00082ca0 <uart_load_pdc_tx_buffer>:

void uart_load_pdc_tx_buffer(uint8_t * address, uint16_t size)
{
   82ca0:	b510      	push	{r4, lr}
	PdcTxPacket.ul_addr = address;
   82ca2:	4b07      	ldr	r3, [pc, #28]	; (82cc0 <uart_load_pdc_tx_buffer+0x20>)
   82ca4:	6018      	str	r0, [r3, #0]
	PdcTxPacket.ul_size = size;
   82ca6:	6059      	str	r1, [r3, #4]
	pdc_tx_init(PdcInterface, &PdcTxPacket, NULL);
   82ca8:	4c06      	ldr	r4, [pc, #24]	; (82cc4 <uart_load_pdc_tx_buffer+0x24>)
   82caa:	2200      	movs	r2, #0
   82cac:	4619      	mov	r1, r3
   82cae:	6820      	ldr	r0, [r4, #0]
   82cb0:	4b05      	ldr	r3, [pc, #20]	; (82cc8 <uart_load_pdc_tx_buffer+0x28>)
   82cb2:	4798      	blx	r3
	pdc_enable_transfer(PdcInterface, PERIPH_PTCR_TXTEN);
   82cb4:	f44f 7180 	mov.w	r1, #256	; 0x100
   82cb8:	6820      	ldr	r0, [r4, #0]
   82cba:	4b04      	ldr	r3, [pc, #16]	; (82ccc <uart_load_pdc_tx_buffer+0x2c>)
   82cbc:	4798      	blx	r3
   82cbe:	bd10      	pop	{r4, pc}
   82cc0:	20072434 	.word	0x20072434
   82cc4:	200715e0 	.word	0x200715e0
   82cc8:	000803e9 	.word	0x000803e9
   82ccc:	00080401 	.word	0x00080401

00082cd0 <main>:
		}
	}
}

int main (void)
{
   82cd0:	b580      	push	{r7, lr}
   82cd2:	b084      	sub	sp, #16
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   82cd4:	4b82      	ldr	r3, [pc, #520]	; (82ee0 <main+0x210>)
   82cd6:	4798      	blx	r3
	board_init();
   82cd8:	4b82      	ldr	r3, [pc, #520]	; (82ee4 <main+0x214>)
   82cda:	4798      	blx	r3

	// Initialize pins
	pmc_enable_periph_clk(ID_PIOC);
   82cdc:	200d      	movs	r0, #13
   82cde:	4c82      	ldr	r4, [pc, #520]	; (82ee8 <main+0x218>)
   82ce0:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOD);
   82ce2:	200e      	movs	r0, #14
   82ce4:	47a0      	blx	r4
	// Configure pins as output MOVED TO CYLINDER INIT 17.4.17 JBB
 	pio_set_output(PIOC, IGN1_OUT, HIGH, FALSE, FALSE); // debug pin
   82ce6:	4e81      	ldr	r6, [pc, #516]	; (82eec <main+0x21c>)
   82ce8:	2400      	movs	r4, #0
   82cea:	9400      	str	r4, [sp, #0]
   82cec:	4623      	mov	r3, r4
   82cee:	2201      	movs	r2, #1
   82cf0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
   82cf4:	4630      	mov	r0, r6
   82cf6:	4d7e      	ldr	r5, [pc, #504]	; (82ef0 <main+0x220>)
   82cf8:	47a8      	blx	r5
	pio_set_output(PIOC, IGN2_OUT, HIGH, FALSE, FALSE);
   82cfa:	9400      	str	r4, [sp, #0]
   82cfc:	4623      	mov	r3, r4
   82cfe:	2201      	movs	r2, #1
   82d00:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
   82d04:	4630      	mov	r0, r6
   82d06:	47a8      	blx	r5
	pio_set_output(PIOC, IGN3_OUT, HIGH, FALSE, FALSE);
   82d08:	9400      	str	r4, [sp, #0]
   82d0a:	4623      	mov	r3, r4
   82d0c:	2201      	movs	r2, #1
   82d0e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   82d12:	4630      	mov	r0, r6
   82d14:	47a8      	blx	r5
	pio_set_output(PIOC, IGN4_OUT, HIGH, FALSE, FALSE);
   82d16:	9400      	str	r4, [sp, #0]
   82d18:	4623      	mov	r3, r4
   82d1a:	2201      	movs	r2, #1
   82d1c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   82d20:	4630      	mov	r0, r6
   82d22:	47a8      	blx	r5
	pio_set_output(PIOC, IGN5_OUT, LOW, FALSE, FALSE);
   82d24:	9400      	str	r4, [sp, #0]
   82d26:	4623      	mov	r3, r4
   82d28:	4622      	mov	r2, r4
   82d2a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   82d2e:	4630      	mov	r0, r6
   82d30:	47a8      	blx	r5
	pio_set_output(PIOC, IGN6_OUT, LOW, FALSE, FALSE);
   82d32:	9400      	str	r4, [sp, #0]
   82d34:	4623      	mov	r3, r4
   82d36:	4622      	mov	r2, r4
   82d38:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   82d3c:	4630      	mov	r0, r6
   82d3e:	47a8      	blx	r5
	pio_set_output(PIOC, IGN7_OUT, LOW, FALSE, FALSE);
   82d40:	9400      	str	r4, [sp, #0]
   82d42:	4623      	mov	r3, r4
   82d44:	4622      	mov	r2, r4
   82d46:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82d4a:	4630      	mov	r0, r6
   82d4c:	47a8      	blx	r5
	pio_set_output(PIOC, IGN8_OUT, LOW, FALSE, FALSE);
   82d4e:	9400      	str	r4, [sp, #0]
   82d50:	4623      	mov	r3, r4
   82d52:	4622      	mov	r2, r4
   82d54:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82d58:	4630      	mov	r0, r6
   82d5a:	47a8      	blx	r5
	pio_set_output(PIOC, IGN_AUX_OUT, LOW, FALSE, FALSE);
   82d5c:	9400      	str	r4, [sp, #0]
   82d5e:	4623      	mov	r3, r4
   82d60:	4622      	mov	r2, r4
   82d62:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   82d66:	4630      	mov	r0, r6
   82d68:	47a8      	blx	r5
	pio_set_output(PIOC, INJ1_OUT, HIGH, FALSE, FALSE);
   82d6a:	9400      	str	r4, [sp, #0]
   82d6c:	4623      	mov	r3, r4
   82d6e:	2201      	movs	r2, #1
   82d70:	2102      	movs	r1, #2
   82d72:	4630      	mov	r0, r6
   82d74:	47a8      	blx	r5
	pio_set_output(PIOD, INJ2_OUT, HIGH, FALSE, FALSE);
   82d76:	9400      	str	r4, [sp, #0]
   82d78:	4623      	mov	r3, r4
   82d7a:	2201      	movs	r2, #1
   82d7c:	4611      	mov	r1, r2
   82d7e:	485d      	ldr	r0, [pc, #372]	; (82ef4 <main+0x224>)
   82d80:	47a8      	blx	r5
	pio_set_output(PIOC, INJ3_OUT, HIGH, FALSE, FALSE);
   82d82:	9400      	str	r4, [sp, #0]
   82d84:	4623      	mov	r3, r4
   82d86:	2201      	movs	r2, #1
   82d88:	2108      	movs	r1, #8
   82d8a:	4630      	mov	r0, r6
   82d8c:	47a8      	blx	r5
	pio_set_output(PIOC, INJ4_OUT, HIGH, FALSE, FALSE);
   82d8e:	9400      	str	r4, [sp, #0]
   82d90:	4623      	mov	r3, r4
   82d92:	2201      	movs	r2, #1
   82d94:	2120      	movs	r1, #32
   82d96:	4630      	mov	r0, r6
   82d98:	47a8      	blx	r5
	pio_set_output(PIOC, INJ5_OUT, LOW, FALSE, FALSE);
   82d9a:	9400      	str	r4, [sp, #0]
   82d9c:	4623      	mov	r3, r4
   82d9e:	4622      	mov	r2, r4
   82da0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   82da4:	4630      	mov	r0, r6
   82da6:	47a8      	blx	r5
	pio_set_output(PIOC, INJ6_OUT, LOW, FALSE, FALSE);
   82da8:	9400      	str	r4, [sp, #0]
   82daa:	4623      	mov	r3, r4
   82dac:	4622      	mov	r2, r4
   82dae:	2180      	movs	r1, #128	; 0x80
   82db0:	4630      	mov	r0, r6
   82db2:	47a8      	blx	r5
	pio_set_output(PIOC, INJ7_OUT, LOW, FALSE, FALSE);
   82db4:	9400      	str	r4, [sp, #0]
   82db6:	4623      	mov	r3, r4
   82db8:	4622      	mov	r2, r4
   82dba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   82dbe:	4630      	mov	r0, r6
   82dc0:	47a8      	blx	r5
	pio_set_output(PIOC, INJ8_OUT, LOW, FALSE, FALSE);
   82dc2:	9400      	str	r4, [sp, #0]
   82dc4:	4623      	mov	r3, r4
   82dc6:	4622      	mov	r2, r4
   82dc8:	f44f 7100 	mov.w	r1, #512	; 0x200
   82dcc:	4630      	mov	r0, r6
   82dce:	47a8      	blx	r5
	pio_set_output(PIOC, INJ_AUX_OUT, LOW, FALSE, FALSE);
   82dd0:	9400      	str	r4, [sp, #0]
   82dd2:	4623      	mov	r3, r4
   82dd4:	4622      	mov	r2, r4
   82dd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
   82dda:	4630      	mov	r0, r6
   82ddc:	47a8      	blx	r5
	
	// Initialize UART communication
	uart_init();
   82dde:	4b46      	ldr	r3, [pc, #280]	; (82ef8 <main+0x228>)
   82de0:	4798      	blx	r3
	// Initialize interrupts for UART
	uart_enable_rx_interrupt();
   82de2:	4b46      	ldr	r3, [pc, #280]	; (82efc <main+0x22c>)
   82de4:	4798      	blx	r3
	uart_tx_interrupt_init();
   82de6:	4b46      	ldr	r3, [pc, #280]	; (82f00 <main+0x230>)
   82de8:	4798      	blx	r3
	uart_print_string("Init begin"); uart_new_line();
   82dea:	4846      	ldr	r0, [pc, #280]	; (82f04 <main+0x234>)
   82dec:	4e46      	ldr	r6, [pc, #280]	; (82f08 <main+0x238>)
   82dee:	47b0      	blx	r6
   82df0:	4d46      	ldr	r5, [pc, #280]	; (82f0c <main+0x23c>)
   82df2:	47a8      	blx	r5

	// Initialize TWI communication for EEPROM
	eeprom_init();
   82df4:	4b46      	ldr	r3, [pc, #280]	; (82f10 <main+0x240>)
   82df6:	4798      	blx	r3

	// Initialize necessary global parameters
	global_init();
   82df8:	4b46      	ldr	r3, [pc, #280]	; (82f14 <main+0x244>)
   82dfa:	4798      	blx	r3
	
	// Initialize Analog to Digital Converter
	adc_initialize();
   82dfc:	4b46      	ldr	r3, [pc, #280]	; (82f18 <main+0x248>)
   82dfe:	4798      	blx	r3
	uint8_t channel_number[NR_OF_ACTIVE_ADC_CHANNELS] = {ADC_CLT_CH, ADC_IAT_CH, ADC_AFR_CH, ADC_MAP_CH, ADC_TPS_CH, ADC_BATT_CH, ADC_AFR_CH};
   82e00:	4b46      	ldr	r3, [pc, #280]	; (82f1c <main+0x24c>)
   82e02:	6818      	ldr	r0, [r3, #0]
   82e04:	9002      	str	r0, [sp, #8]
   82e06:	889a      	ldrh	r2, [r3, #4]
   82e08:	799b      	ldrb	r3, [r3, #6]
   82e0a:	f8ad 200c 	strh.w	r2, [sp, #12]
   82e0e:	f88d 300e 	strb.w	r3, [sp, #14]
	adc_turn_on_multiple_channels(channel_number, TRUE, ADC_PRIORITY);
   82e12:	220a      	movs	r2, #10
   82e14:	2101      	movs	r1, #1
   82e16:	a802      	add	r0, sp, #8
   82e18:	4b41      	ldr	r3, [pc, #260]	; (82f20 <main+0x250>)
   82e1a:	4798      	blx	r3
	adc_start(ADC);
   82e1c:	4841      	ldr	r0, [pc, #260]	; (82f24 <main+0x254>)
   82e1e:	4b42      	ldr	r3, [pc, #264]	; (82f28 <main+0x258>)
   82e20:	4798      	blx	r3
	// Initialize ADC timer frequency, how often ADC values are measured
	timer_init(GLOBAL_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC8_PRIORITY);
   82e22:	2309      	movs	r3, #9
   82e24:	221d      	movs	r2, #29
   82e26:	f248 4102 	movw	r1, #33794	; 0x8402
   82e2a:	2008      	movs	r0, #8
   82e2c:	4f3f      	ldr	r7, [pc, #252]	; (82f2c <main+0x25c>)
   82e2e:	47b8      	blx	r7
	tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   82e30:	4b3f      	ldr	r3, [pc, #252]	; (82f30 <main+0x260>)
   82e32:	881b      	ldrh	r3, [r3, #0]
   82e34:	4f3f      	ldr	r7, [pc, #252]	; (82f34 <main+0x264>)
   82e36:	4a40      	ldr	r2, [pc, #256]	; (82f38 <main+0x268>)
   82e38:	fb92 f2f3 	sdiv	r2, r2, r3
   82e3c:	2102      	movs	r1, #2
   82e3e:	4638      	mov	r0, r7
   82e40:	4b3e      	ldr	r3, [pc, #248]	; (82f3c <main+0x26c>)
   82e42:	4798      	blx	r3
	tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   82e44:	f640 2241 	movw	r2, #2625	; 0xa41
   82e48:	2102      	movs	r1, #2
   82e4a:	4638      	mov	r0, r7
   82e4c:	4b3c      	ldr	r3, [pc, #240]	; (82f40 <main+0x270>)
   82e4e:	4798      	blx	r3
	
	// Initialize sensors look up vectors by reading them from EEPROM
	sensors_init();
   82e50:	4b3c      	ldr	r3, [pc, #240]	; (82f44 <main+0x274>)
   82e52:	4798      	blx	r3

	// Initialize communication with tunerstudio
	tunerstudio_init();	
   82e54:	4b3c      	ldr	r3, [pc, #240]	; (82f48 <main+0x278>)
   82e56:	4798      	blx	r3
	
	/************* RJR **************/
	
	// Enable external interrupt for PIOA register, crank and cam
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   82e58:	2302      	movs	r3, #2
   82e5a:	4622      	mov	r2, r4
   82e5c:	2180      	movs	r1, #128	; 0x80
   82e5e:	200b      	movs	r0, #11
   82e60:	4f3a      	ldr	r7, [pc, #232]	; (82f4c <main+0x27c>)
   82e62:	47b8      	blx	r7
	interrupts_enable_pio(ID_PIOA, CAM_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   82e64:	2302      	movs	r3, #2
   82e66:	4622      	mov	r2, r4
   82e68:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   82e6c:	200b      	movs	r0, #11
   82e6e:	47b8      	blx	r7
// 	timer_init(CYLINDER_1_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC0_PRIORITY);
// 	timer_init(CYLINDER_2_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC1_PRIORITY);
// 	timer_init(CYLINDER_3_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC2_PRIORITY);
// 	timer_init(CYLINDER_4_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC3_PRIORITY);
	
	uart_print_string("Init done"); uart_new_line();
   82e70:	4837      	ldr	r0, [pc, #220]	; (82f50 <main+0x280>)
   82e72:	47b0      	blx	r6
   82e74:	47a8      	blx	r5

	uart_print_int(sizeof(debug_cylinder)); uart_new_line();
   82e76:	2080      	movs	r0, #128	; 0x80
   82e78:	4b36      	ldr	r3, [pc, #216]	; (82f54 <main+0x284>)
   82e7a:	4798      	blx	r3
   82e7c:	47a8      	blx	r5
	
	while (1)
	{		
		if (AdcFlag)
   82e7e:	4d36      	ldr	r5, [pc, #216]	; (82f58 <main+0x288>)
		{
 			AdcFlag = FALSE;
			// TODO: Maybe disable interrupts
			sensors_read_adc();
   82e80:	4f36      	ldr	r7, [pc, #216]	; (82f5c <main+0x28c>)
// 				uart_print_string("Channel"); uart_print_int(channel_number[i]);uart_print_string(" :");uart_print_int(math_find_median(AdcData[AdcChannels[i]], ADC_MEDIAN_FILTER_LENGTH)); uart_new_line();
// 				__asm__("nop");
// 			}
		}
		
		if (RxFlag)
   82e82:	4c37      	ldr	r4, [pc, #220]	; (82f60 <main+0x290>)
		if (CrankSignalFlag)
		{
			CrankSignalFlag = FALSE;
			decoders_crank_primary();
		}
		if (CrankNewCycleFlag)
   82e84:	4e37      	ldr	r6, [pc, #220]	; (82f64 <main+0x294>)
   82e86:	e00a      	b.n	82e9e <main+0x1ce>
 			AdcFlag = FALSE;
   82e88:	2300      	movs	r3, #0
   82e8a:	702b      	strb	r3, [r5, #0]
			sensors_read_adc();
   82e8c:	47b8      	blx	r7
   82e8e:	e009      	b.n	82ea4 <main+0x1d4>
			RxFlag = FALSE;
   82e90:	2300      	movs	r3, #0
   82e92:	7023      	strb	r3, [r4, #0]
			uart_rx_read_buffer();
   82e94:	4b34      	ldr	r3, [pc, #208]	; (82f68 <main+0x298>)
   82e96:	4798      	blx	r3
   82e98:	e007      	b.n	82eaa <main+0x1da>
		if (CrankNewCycleFlag)
   82e9a:	7833      	ldrb	r3, [r6, #0]
   82e9c:	b97b      	cbnz	r3, 82ebe <main+0x1ee>
		if (AdcFlag)
   82e9e:	782b      	ldrb	r3, [r5, #0]
   82ea0:	2b00      	cmp	r3, #0
   82ea2:	d1f1      	bne.n	82e88 <main+0x1b8>
		if (RxFlag)
   82ea4:	7823      	ldrb	r3, [r4, #0]
   82ea6:	2b00      	cmp	r3, #0
   82ea8:	d1f2      	bne.n	82e90 <main+0x1c0>
		if (CrankSignalFlag)
   82eaa:	4b30      	ldr	r3, [pc, #192]	; (82f6c <main+0x29c>)
   82eac:	781b      	ldrb	r3, [r3, #0]
   82eae:	2b00      	cmp	r3, #0
   82eb0:	d0f3      	beq.n	82e9a <main+0x1ca>
			CrankSignalFlag = FALSE;
   82eb2:	2200      	movs	r2, #0
   82eb4:	4b2d      	ldr	r3, [pc, #180]	; (82f6c <main+0x29c>)
   82eb6:	701a      	strb	r2, [r3, #0]
			decoders_crank_primary();
   82eb8:	4b2d      	ldr	r3, [pc, #180]	; (82f70 <main+0x2a0>)
   82eba:	4798      	blx	r3
   82ebc:	e7ed      	b.n	82e9a <main+0x1ca>
		{
			CrankNewCycleFlag = FALSE;
   82ebe:	2300      	movs	r3, #0
   82ec0:	7033      	strb	r3, [r6, #0]
			if (isDebug)
   82ec2:	4b2c      	ldr	r3, [pc, #176]	; (82f74 <main+0x2a4>)
   82ec4:	681b      	ldr	r3, [r3, #0]
   82ec6:	2b00      	cmp	r3, #0
   82ec8:	d0e9      	beq.n	82e9e <main+0x1ce>
			{
				debug_cylinder[0].RealTimeLastRevCounts = LastCrankRevCounts;
   82eca:	4a2b      	ldr	r2, [pc, #172]	; (82f78 <main+0x2a8>)
   82ecc:	6811      	ldr	r1, [r2, #0]
   82ece:	4b2b      	ldr	r3, [pc, #172]	; (82f7c <main+0x2ac>)
   82ed0:	6059      	str	r1, [r3, #4]
				debug_cylinder[1].RealTimeLastRevCounts = LastCrankRevCounts;
   82ed2:	6811      	ldr	r1, [r2, #0]
   82ed4:	6259      	str	r1, [r3, #36]	; 0x24
				debug_cylinder[2].RealTimeLastRevCounts = LastCrankRevCounts;
   82ed6:	6811      	ldr	r1, [r2, #0]
   82ed8:	6459      	str	r1, [r3, #68]	; 0x44
				debug_cylinder[3].RealTimeLastRevCounts = LastCrankRevCounts;
   82eda:	6812      	ldr	r2, [r2, #0]
   82edc:	665a      	str	r2, [r3, #100]	; 0x64
   82ede:	e7de      	b.n	82e9e <main+0x1ce>
   82ee0:	00080305 	.word	0x00080305
   82ee4:	00080369 	.word	0x00080369
   82ee8:	000806f9 	.word	0x000806f9
   82eec:	400e1200 	.word	0x400e1200
   82ef0:	0008047d 	.word	0x0008047d
   82ef4:	400e1400 	.word	0x400e1400
   82ef8:	000829b9 	.word	0x000829b9
   82efc:	00082ac9 	.word	0x00082ac9
   82f00:	000829ed 	.word	0x000829ed
   82f04:	000844d0 	.word	0x000844d0
   82f08:	00082bbd 	.word	0x00082bbd
   82f0c:	00082bad 	.word	0x00082bad
   82f10:	000810bd 	.word	0x000810bd
   82f14:	000814d9 	.word	0x000814d9
   82f18:	00080bd5 	.word	0x00080bd5
   82f1c:	000844c8 	.word	0x000844c8
   82f20:	00080c71 	.word	0x00080c71
   82f24:	400c0000 	.word	0x400c0000
   82f28:	000802e7 	.word	0x000802e7
   82f2c:	00082041 	.word	0x00082041
   82f30:	20071af0 	.word	0x20071af0
   82f34:	40088000 	.word	0x40088000
   82f38:	00280de8 	.word	0x00280de8
   82f3c:	0008076d 	.word	0x0008076d
   82f40:	00080775 	.word	0x00080775
   82f44:	00081dfd 	.word	0x00081dfd
   82f48:	0008229d 	.word	0x0008229d
   82f4c:	000818cd 	.word	0x000818cd
   82f50:	000844dc 	.word	0x000844dc
   82f54:	00082b59 	.word	0x00082b59
   82f58:	20071f7c 	.word	0x20071f7c
   82f5c:	00081e4d 	.word	0x00081e4d
   82f60:	200715dc 	.word	0x200715dc
   82f64:	20071ef7 	.word	0x20071ef7
   82f68:	00082af1 	.word	0x00082af1
   82f6c:	2007243c 	.word	0x2007243c
   82f70:	00080f41 	.word	0x00080f41
   82f74:	20071f14 	.word	0x20071f14
   82f78:	200709d8 	.word	0x200709d8
   82f7c:	200715e4 	.word	0x200715e4

00082f80 <__aeabi_drsub>:
   82f80:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82f84:	e002      	b.n	82f8c <__adddf3>
   82f86:	bf00      	nop

00082f88 <__aeabi_dsub>:
   82f88:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082f8c <__adddf3>:
   82f8c:	b530      	push	{r4, r5, lr}
   82f8e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82f92:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82f96:	ea94 0f05 	teq	r4, r5
   82f9a:	bf08      	it	eq
   82f9c:	ea90 0f02 	teqeq	r0, r2
   82fa0:	bf1f      	itttt	ne
   82fa2:	ea54 0c00 	orrsne.w	ip, r4, r0
   82fa6:	ea55 0c02 	orrsne.w	ip, r5, r2
   82faa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82fae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82fb2:	f000 80e2 	beq.w	8317a <__adddf3+0x1ee>
   82fb6:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82fba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82fbe:	bfb8      	it	lt
   82fc0:	426d      	neglt	r5, r5
   82fc2:	dd0c      	ble.n	82fde <__adddf3+0x52>
   82fc4:	442c      	add	r4, r5
   82fc6:	ea80 0202 	eor.w	r2, r0, r2
   82fca:	ea81 0303 	eor.w	r3, r1, r3
   82fce:	ea82 0000 	eor.w	r0, r2, r0
   82fd2:	ea83 0101 	eor.w	r1, r3, r1
   82fd6:	ea80 0202 	eor.w	r2, r0, r2
   82fda:	ea81 0303 	eor.w	r3, r1, r3
   82fde:	2d36      	cmp	r5, #54	; 0x36
   82fe0:	bf88      	it	hi
   82fe2:	bd30      	pophi	{r4, r5, pc}
   82fe4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82fe8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82fec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82ff0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82ff4:	d002      	beq.n	82ffc <__adddf3+0x70>
   82ff6:	4240      	negs	r0, r0
   82ff8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82ffc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   83000:	ea4f 3303 	mov.w	r3, r3, lsl #12
   83004:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   83008:	d002      	beq.n	83010 <__adddf3+0x84>
   8300a:	4252      	negs	r2, r2
   8300c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83010:	ea94 0f05 	teq	r4, r5
   83014:	f000 80a7 	beq.w	83166 <__adddf3+0x1da>
   83018:	f1a4 0401 	sub.w	r4, r4, #1
   8301c:	f1d5 0e20 	rsbs	lr, r5, #32
   83020:	db0d      	blt.n	8303e <__adddf3+0xb2>
   83022:	fa02 fc0e 	lsl.w	ip, r2, lr
   83026:	fa22 f205 	lsr.w	r2, r2, r5
   8302a:	1880      	adds	r0, r0, r2
   8302c:	f141 0100 	adc.w	r1, r1, #0
   83030:	fa03 f20e 	lsl.w	r2, r3, lr
   83034:	1880      	adds	r0, r0, r2
   83036:	fa43 f305 	asr.w	r3, r3, r5
   8303a:	4159      	adcs	r1, r3
   8303c:	e00e      	b.n	8305c <__adddf3+0xd0>
   8303e:	f1a5 0520 	sub.w	r5, r5, #32
   83042:	f10e 0e20 	add.w	lr, lr, #32
   83046:	2a01      	cmp	r2, #1
   83048:	fa03 fc0e 	lsl.w	ip, r3, lr
   8304c:	bf28      	it	cs
   8304e:	f04c 0c02 	orrcs.w	ip, ip, #2
   83052:	fa43 f305 	asr.w	r3, r3, r5
   83056:	18c0      	adds	r0, r0, r3
   83058:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8305c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   83060:	d507      	bpl.n	83072 <__adddf3+0xe6>
   83062:	f04f 0e00 	mov.w	lr, #0
   83066:	f1dc 0c00 	rsbs	ip, ip, #0
   8306a:	eb7e 0000 	sbcs.w	r0, lr, r0
   8306e:	eb6e 0101 	sbc.w	r1, lr, r1
   83072:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   83076:	d31b      	bcc.n	830b0 <__adddf3+0x124>
   83078:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8307c:	d30c      	bcc.n	83098 <__adddf3+0x10c>
   8307e:	0849      	lsrs	r1, r1, #1
   83080:	ea5f 0030 	movs.w	r0, r0, rrx
   83084:	ea4f 0c3c 	mov.w	ip, ip, rrx
   83088:	f104 0401 	add.w	r4, r4, #1
   8308c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   83090:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   83094:	f080 809a 	bcs.w	831cc <__adddf3+0x240>
   83098:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8309c:	bf08      	it	eq
   8309e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   830a2:	f150 0000 	adcs.w	r0, r0, #0
   830a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   830aa:	ea41 0105 	orr.w	r1, r1, r5
   830ae:	bd30      	pop	{r4, r5, pc}
   830b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   830b4:	4140      	adcs	r0, r0
   830b6:	eb41 0101 	adc.w	r1, r1, r1
   830ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   830be:	f1a4 0401 	sub.w	r4, r4, #1
   830c2:	d1e9      	bne.n	83098 <__adddf3+0x10c>
   830c4:	f091 0f00 	teq	r1, #0
   830c8:	bf04      	itt	eq
   830ca:	4601      	moveq	r1, r0
   830cc:	2000      	moveq	r0, #0
   830ce:	fab1 f381 	clz	r3, r1
   830d2:	bf08      	it	eq
   830d4:	3320      	addeq	r3, #32
   830d6:	f1a3 030b 	sub.w	r3, r3, #11
   830da:	f1b3 0220 	subs.w	r2, r3, #32
   830de:	da0c      	bge.n	830fa <__adddf3+0x16e>
   830e0:	320c      	adds	r2, #12
   830e2:	dd08      	ble.n	830f6 <__adddf3+0x16a>
   830e4:	f102 0c14 	add.w	ip, r2, #20
   830e8:	f1c2 020c 	rsb	r2, r2, #12
   830ec:	fa01 f00c 	lsl.w	r0, r1, ip
   830f0:	fa21 f102 	lsr.w	r1, r1, r2
   830f4:	e00c      	b.n	83110 <__adddf3+0x184>
   830f6:	f102 0214 	add.w	r2, r2, #20
   830fa:	bfd8      	it	le
   830fc:	f1c2 0c20 	rsble	ip, r2, #32
   83100:	fa01 f102 	lsl.w	r1, r1, r2
   83104:	fa20 fc0c 	lsr.w	ip, r0, ip
   83108:	bfdc      	itt	le
   8310a:	ea41 010c 	orrle.w	r1, r1, ip
   8310e:	4090      	lslle	r0, r2
   83110:	1ae4      	subs	r4, r4, r3
   83112:	bfa2      	ittt	ge
   83114:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   83118:	4329      	orrge	r1, r5
   8311a:	bd30      	popge	{r4, r5, pc}
   8311c:	ea6f 0404 	mvn.w	r4, r4
   83120:	3c1f      	subs	r4, #31
   83122:	da1c      	bge.n	8315e <__adddf3+0x1d2>
   83124:	340c      	adds	r4, #12
   83126:	dc0e      	bgt.n	83146 <__adddf3+0x1ba>
   83128:	f104 0414 	add.w	r4, r4, #20
   8312c:	f1c4 0220 	rsb	r2, r4, #32
   83130:	fa20 f004 	lsr.w	r0, r0, r4
   83134:	fa01 f302 	lsl.w	r3, r1, r2
   83138:	ea40 0003 	orr.w	r0, r0, r3
   8313c:	fa21 f304 	lsr.w	r3, r1, r4
   83140:	ea45 0103 	orr.w	r1, r5, r3
   83144:	bd30      	pop	{r4, r5, pc}
   83146:	f1c4 040c 	rsb	r4, r4, #12
   8314a:	f1c4 0220 	rsb	r2, r4, #32
   8314e:	fa20 f002 	lsr.w	r0, r0, r2
   83152:	fa01 f304 	lsl.w	r3, r1, r4
   83156:	ea40 0003 	orr.w	r0, r0, r3
   8315a:	4629      	mov	r1, r5
   8315c:	bd30      	pop	{r4, r5, pc}
   8315e:	fa21 f004 	lsr.w	r0, r1, r4
   83162:	4629      	mov	r1, r5
   83164:	bd30      	pop	{r4, r5, pc}
   83166:	f094 0f00 	teq	r4, #0
   8316a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8316e:	bf06      	itte	eq
   83170:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   83174:	3401      	addeq	r4, #1
   83176:	3d01      	subne	r5, #1
   83178:	e74e      	b.n	83018 <__adddf3+0x8c>
   8317a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8317e:	bf18      	it	ne
   83180:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   83184:	d029      	beq.n	831da <__adddf3+0x24e>
   83186:	ea94 0f05 	teq	r4, r5
   8318a:	bf08      	it	eq
   8318c:	ea90 0f02 	teqeq	r0, r2
   83190:	d005      	beq.n	8319e <__adddf3+0x212>
   83192:	ea54 0c00 	orrs.w	ip, r4, r0
   83196:	bf04      	itt	eq
   83198:	4619      	moveq	r1, r3
   8319a:	4610      	moveq	r0, r2
   8319c:	bd30      	pop	{r4, r5, pc}
   8319e:	ea91 0f03 	teq	r1, r3
   831a2:	bf1e      	ittt	ne
   831a4:	2100      	movne	r1, #0
   831a6:	2000      	movne	r0, #0
   831a8:	bd30      	popne	{r4, r5, pc}
   831aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   831ae:	d105      	bne.n	831bc <__adddf3+0x230>
   831b0:	0040      	lsls	r0, r0, #1
   831b2:	4149      	adcs	r1, r1
   831b4:	bf28      	it	cs
   831b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   831ba:	bd30      	pop	{r4, r5, pc}
   831bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   831c0:	bf3c      	itt	cc
   831c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   831c6:	bd30      	popcc	{r4, r5, pc}
   831c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   831cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   831d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   831d4:	f04f 0000 	mov.w	r0, #0
   831d8:	bd30      	pop	{r4, r5, pc}
   831da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   831de:	bf1a      	itte	ne
   831e0:	4619      	movne	r1, r3
   831e2:	4610      	movne	r0, r2
   831e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   831e8:	bf1c      	itt	ne
   831ea:	460b      	movne	r3, r1
   831ec:	4602      	movne	r2, r0
   831ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   831f2:	bf06      	itte	eq
   831f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   831f8:	ea91 0f03 	teqeq	r1, r3
   831fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   83200:	bd30      	pop	{r4, r5, pc}
   83202:	bf00      	nop

00083204 <__aeabi_ui2d>:
   83204:	f090 0f00 	teq	r0, #0
   83208:	bf04      	itt	eq
   8320a:	2100      	moveq	r1, #0
   8320c:	4770      	bxeq	lr
   8320e:	b530      	push	{r4, r5, lr}
   83210:	f44f 6480 	mov.w	r4, #1024	; 0x400
   83214:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83218:	f04f 0500 	mov.w	r5, #0
   8321c:	f04f 0100 	mov.w	r1, #0
   83220:	e750      	b.n	830c4 <__adddf3+0x138>
   83222:	bf00      	nop

00083224 <__aeabi_i2d>:
   83224:	f090 0f00 	teq	r0, #0
   83228:	bf04      	itt	eq
   8322a:	2100      	moveq	r1, #0
   8322c:	4770      	bxeq	lr
   8322e:	b530      	push	{r4, r5, lr}
   83230:	f44f 6480 	mov.w	r4, #1024	; 0x400
   83234:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83238:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8323c:	bf48      	it	mi
   8323e:	4240      	negmi	r0, r0
   83240:	f04f 0100 	mov.w	r1, #0
   83244:	e73e      	b.n	830c4 <__adddf3+0x138>
   83246:	bf00      	nop

00083248 <__aeabi_f2d>:
   83248:	0042      	lsls	r2, r0, #1
   8324a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8324e:	ea4f 0131 	mov.w	r1, r1, rrx
   83252:	ea4f 7002 	mov.w	r0, r2, lsl #28
   83256:	bf1f      	itttt	ne
   83258:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8325c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83260:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   83264:	4770      	bxne	lr
   83266:	f092 0f00 	teq	r2, #0
   8326a:	bf14      	ite	ne
   8326c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83270:	4770      	bxeq	lr
   83272:	b530      	push	{r4, r5, lr}
   83274:	f44f 7460 	mov.w	r4, #896	; 0x380
   83278:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8327c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83280:	e720      	b.n	830c4 <__adddf3+0x138>
   83282:	bf00      	nop

00083284 <__aeabi_ul2d>:
   83284:	ea50 0201 	orrs.w	r2, r0, r1
   83288:	bf08      	it	eq
   8328a:	4770      	bxeq	lr
   8328c:	b530      	push	{r4, r5, lr}
   8328e:	f04f 0500 	mov.w	r5, #0
   83292:	e00a      	b.n	832aa <__aeabi_l2d+0x16>

00083294 <__aeabi_l2d>:
   83294:	ea50 0201 	orrs.w	r2, r0, r1
   83298:	bf08      	it	eq
   8329a:	4770      	bxeq	lr
   8329c:	b530      	push	{r4, r5, lr}
   8329e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   832a2:	d502      	bpl.n	832aa <__aeabi_l2d+0x16>
   832a4:	4240      	negs	r0, r0
   832a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   832aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
   832ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
   832b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   832b6:	f43f aedc 	beq.w	83072 <__adddf3+0xe6>
   832ba:	f04f 0203 	mov.w	r2, #3
   832be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   832c2:	bf18      	it	ne
   832c4:	3203      	addne	r2, #3
   832c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   832ca:	bf18      	it	ne
   832cc:	3203      	addne	r2, #3
   832ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   832d2:	f1c2 0320 	rsb	r3, r2, #32
   832d6:	fa00 fc03 	lsl.w	ip, r0, r3
   832da:	fa20 f002 	lsr.w	r0, r0, r2
   832de:	fa01 fe03 	lsl.w	lr, r1, r3
   832e2:	ea40 000e 	orr.w	r0, r0, lr
   832e6:	fa21 f102 	lsr.w	r1, r1, r2
   832ea:	4414      	add	r4, r2
   832ec:	e6c1      	b.n	83072 <__adddf3+0xe6>
   832ee:	bf00      	nop

000832f0 <__aeabi_dmul>:
   832f0:	b570      	push	{r4, r5, r6, lr}
   832f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   832f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   832fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   832fe:	bf1d      	ittte	ne
   83300:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83304:	ea94 0f0c 	teqne	r4, ip
   83308:	ea95 0f0c 	teqne	r5, ip
   8330c:	f000 f8de 	bleq	834cc <__aeabi_dmul+0x1dc>
   83310:	442c      	add	r4, r5
   83312:	ea81 0603 	eor.w	r6, r1, r3
   83316:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8331a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8331e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   83322:	bf18      	it	ne
   83324:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   83328:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8332c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83330:	d038      	beq.n	833a4 <__aeabi_dmul+0xb4>
   83332:	fba0 ce02 	umull	ip, lr, r0, r2
   83336:	f04f 0500 	mov.w	r5, #0
   8333a:	fbe1 e502 	umlal	lr, r5, r1, r2
   8333e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   83342:	fbe0 e503 	umlal	lr, r5, r0, r3
   83346:	f04f 0600 	mov.w	r6, #0
   8334a:	fbe1 5603 	umlal	r5, r6, r1, r3
   8334e:	f09c 0f00 	teq	ip, #0
   83352:	bf18      	it	ne
   83354:	f04e 0e01 	orrne.w	lr, lr, #1
   83358:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8335c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   83360:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   83364:	d204      	bcs.n	83370 <__aeabi_dmul+0x80>
   83366:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8336a:	416d      	adcs	r5, r5
   8336c:	eb46 0606 	adc.w	r6, r6, r6
   83370:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   83374:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   83378:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8337c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   83380:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   83384:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83388:	bf88      	it	hi
   8338a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8338e:	d81e      	bhi.n	833ce <__aeabi_dmul+0xde>
   83390:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   83394:	bf08      	it	eq
   83396:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8339a:	f150 0000 	adcs.w	r0, r0, #0
   8339e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   833a2:	bd70      	pop	{r4, r5, r6, pc}
   833a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   833a8:	ea46 0101 	orr.w	r1, r6, r1
   833ac:	ea40 0002 	orr.w	r0, r0, r2
   833b0:	ea81 0103 	eor.w	r1, r1, r3
   833b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   833b8:	bfc2      	ittt	gt
   833ba:	ebd4 050c 	rsbsgt	r5, r4, ip
   833be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   833c2:	bd70      	popgt	{r4, r5, r6, pc}
   833c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   833c8:	f04f 0e00 	mov.w	lr, #0
   833cc:	3c01      	subs	r4, #1
   833ce:	f300 80ab 	bgt.w	83528 <__aeabi_dmul+0x238>
   833d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
   833d6:	bfde      	ittt	le
   833d8:	2000      	movle	r0, #0
   833da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   833de:	bd70      	pople	{r4, r5, r6, pc}
   833e0:	f1c4 0400 	rsb	r4, r4, #0
   833e4:	3c20      	subs	r4, #32
   833e6:	da35      	bge.n	83454 <__aeabi_dmul+0x164>
   833e8:	340c      	adds	r4, #12
   833ea:	dc1b      	bgt.n	83424 <__aeabi_dmul+0x134>
   833ec:	f104 0414 	add.w	r4, r4, #20
   833f0:	f1c4 0520 	rsb	r5, r4, #32
   833f4:	fa00 f305 	lsl.w	r3, r0, r5
   833f8:	fa20 f004 	lsr.w	r0, r0, r4
   833fc:	fa01 f205 	lsl.w	r2, r1, r5
   83400:	ea40 0002 	orr.w	r0, r0, r2
   83404:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   83408:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8340c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83410:	fa21 f604 	lsr.w	r6, r1, r4
   83414:	eb42 0106 	adc.w	r1, r2, r6
   83418:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8341c:	bf08      	it	eq
   8341e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83422:	bd70      	pop	{r4, r5, r6, pc}
   83424:	f1c4 040c 	rsb	r4, r4, #12
   83428:	f1c4 0520 	rsb	r5, r4, #32
   8342c:	fa00 f304 	lsl.w	r3, r0, r4
   83430:	fa20 f005 	lsr.w	r0, r0, r5
   83434:	fa01 f204 	lsl.w	r2, r1, r4
   83438:	ea40 0002 	orr.w	r0, r0, r2
   8343c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83440:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83444:	f141 0100 	adc.w	r1, r1, #0
   83448:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8344c:	bf08      	it	eq
   8344e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83452:	bd70      	pop	{r4, r5, r6, pc}
   83454:	f1c4 0520 	rsb	r5, r4, #32
   83458:	fa00 f205 	lsl.w	r2, r0, r5
   8345c:	ea4e 0e02 	orr.w	lr, lr, r2
   83460:	fa20 f304 	lsr.w	r3, r0, r4
   83464:	fa01 f205 	lsl.w	r2, r1, r5
   83468:	ea43 0302 	orr.w	r3, r3, r2
   8346c:	fa21 f004 	lsr.w	r0, r1, r4
   83470:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83474:	fa21 f204 	lsr.w	r2, r1, r4
   83478:	ea20 0002 	bic.w	r0, r0, r2
   8347c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   83480:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83484:	bf08      	it	eq
   83486:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8348a:	bd70      	pop	{r4, r5, r6, pc}
   8348c:	f094 0f00 	teq	r4, #0
   83490:	d10f      	bne.n	834b2 <__aeabi_dmul+0x1c2>
   83492:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   83496:	0040      	lsls	r0, r0, #1
   83498:	eb41 0101 	adc.w	r1, r1, r1
   8349c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   834a0:	bf08      	it	eq
   834a2:	3c01      	subeq	r4, #1
   834a4:	d0f7      	beq.n	83496 <__aeabi_dmul+0x1a6>
   834a6:	ea41 0106 	orr.w	r1, r1, r6
   834aa:	f095 0f00 	teq	r5, #0
   834ae:	bf18      	it	ne
   834b0:	4770      	bxne	lr
   834b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   834b6:	0052      	lsls	r2, r2, #1
   834b8:	eb43 0303 	adc.w	r3, r3, r3
   834bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   834c0:	bf08      	it	eq
   834c2:	3d01      	subeq	r5, #1
   834c4:	d0f7      	beq.n	834b6 <__aeabi_dmul+0x1c6>
   834c6:	ea43 0306 	orr.w	r3, r3, r6
   834ca:	4770      	bx	lr
   834cc:	ea94 0f0c 	teq	r4, ip
   834d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   834d4:	bf18      	it	ne
   834d6:	ea95 0f0c 	teqne	r5, ip
   834da:	d00c      	beq.n	834f6 <__aeabi_dmul+0x206>
   834dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   834e0:	bf18      	it	ne
   834e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   834e6:	d1d1      	bne.n	8348c <__aeabi_dmul+0x19c>
   834e8:	ea81 0103 	eor.w	r1, r1, r3
   834ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   834f0:	f04f 0000 	mov.w	r0, #0
   834f4:	bd70      	pop	{r4, r5, r6, pc}
   834f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   834fa:	bf06      	itte	eq
   834fc:	4610      	moveq	r0, r2
   834fe:	4619      	moveq	r1, r3
   83500:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83504:	d019      	beq.n	8353a <__aeabi_dmul+0x24a>
   83506:	ea94 0f0c 	teq	r4, ip
   8350a:	d102      	bne.n	83512 <__aeabi_dmul+0x222>
   8350c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   83510:	d113      	bne.n	8353a <__aeabi_dmul+0x24a>
   83512:	ea95 0f0c 	teq	r5, ip
   83516:	d105      	bne.n	83524 <__aeabi_dmul+0x234>
   83518:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8351c:	bf1c      	itt	ne
   8351e:	4610      	movne	r0, r2
   83520:	4619      	movne	r1, r3
   83522:	d10a      	bne.n	8353a <__aeabi_dmul+0x24a>
   83524:	ea81 0103 	eor.w	r1, r1, r3
   83528:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8352c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   83534:	f04f 0000 	mov.w	r0, #0
   83538:	bd70      	pop	{r4, r5, r6, pc}
   8353a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8353e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   83542:	bd70      	pop	{r4, r5, r6, pc}

00083544 <__aeabi_ddiv>:
   83544:	b570      	push	{r4, r5, r6, lr}
   83546:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8354a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8354e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83552:	bf1d      	ittte	ne
   83554:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83558:	ea94 0f0c 	teqne	r4, ip
   8355c:	ea95 0f0c 	teqne	r5, ip
   83560:	f000 f8a7 	bleq	836b2 <__aeabi_ddiv+0x16e>
   83564:	eba4 0405 	sub.w	r4, r4, r5
   83568:	ea81 0e03 	eor.w	lr, r1, r3
   8356c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83570:	ea4f 3101 	mov.w	r1, r1, lsl #12
   83574:	f000 8088 	beq.w	83688 <__aeabi_ddiv+0x144>
   83578:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8357c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   83580:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   83584:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   83588:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8358c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   83590:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   83594:	ea4f 2600 	mov.w	r6, r0, lsl #8
   83598:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8359c:	429d      	cmp	r5, r3
   8359e:	bf08      	it	eq
   835a0:	4296      	cmpeq	r6, r2
   835a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   835a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
   835aa:	d202      	bcs.n	835b2 <__aeabi_ddiv+0x6e>
   835ac:	085b      	lsrs	r3, r3, #1
   835ae:	ea4f 0232 	mov.w	r2, r2, rrx
   835b2:	1ab6      	subs	r6, r6, r2
   835b4:	eb65 0503 	sbc.w	r5, r5, r3
   835b8:	085b      	lsrs	r3, r3, #1
   835ba:	ea4f 0232 	mov.w	r2, r2, rrx
   835be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   835c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   835c6:	ebb6 0e02 	subs.w	lr, r6, r2
   835ca:	eb75 0e03 	sbcs.w	lr, r5, r3
   835ce:	bf22      	ittt	cs
   835d0:	1ab6      	subcs	r6, r6, r2
   835d2:	4675      	movcs	r5, lr
   835d4:	ea40 000c 	orrcs.w	r0, r0, ip
   835d8:	085b      	lsrs	r3, r3, #1
   835da:	ea4f 0232 	mov.w	r2, r2, rrx
   835de:	ebb6 0e02 	subs.w	lr, r6, r2
   835e2:	eb75 0e03 	sbcs.w	lr, r5, r3
   835e6:	bf22      	ittt	cs
   835e8:	1ab6      	subcs	r6, r6, r2
   835ea:	4675      	movcs	r5, lr
   835ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   835f0:	085b      	lsrs	r3, r3, #1
   835f2:	ea4f 0232 	mov.w	r2, r2, rrx
   835f6:	ebb6 0e02 	subs.w	lr, r6, r2
   835fa:	eb75 0e03 	sbcs.w	lr, r5, r3
   835fe:	bf22      	ittt	cs
   83600:	1ab6      	subcs	r6, r6, r2
   83602:	4675      	movcs	r5, lr
   83604:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83608:	085b      	lsrs	r3, r3, #1
   8360a:	ea4f 0232 	mov.w	r2, r2, rrx
   8360e:	ebb6 0e02 	subs.w	lr, r6, r2
   83612:	eb75 0e03 	sbcs.w	lr, r5, r3
   83616:	bf22      	ittt	cs
   83618:	1ab6      	subcs	r6, r6, r2
   8361a:	4675      	movcs	r5, lr
   8361c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83620:	ea55 0e06 	orrs.w	lr, r5, r6
   83624:	d018      	beq.n	83658 <__aeabi_ddiv+0x114>
   83626:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8362a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8362e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   83632:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   83636:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8363a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8363e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   83642:	d1c0      	bne.n	835c6 <__aeabi_ddiv+0x82>
   83644:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83648:	d10b      	bne.n	83662 <__aeabi_ddiv+0x11e>
   8364a:	ea41 0100 	orr.w	r1, r1, r0
   8364e:	f04f 0000 	mov.w	r0, #0
   83652:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   83656:	e7b6      	b.n	835c6 <__aeabi_ddiv+0x82>
   83658:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8365c:	bf04      	itt	eq
   8365e:	4301      	orreq	r1, r0
   83660:	2000      	moveq	r0, #0
   83662:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83666:	bf88      	it	hi
   83668:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8366c:	f63f aeaf 	bhi.w	833ce <__aeabi_dmul+0xde>
   83670:	ebb5 0c03 	subs.w	ip, r5, r3
   83674:	bf04      	itt	eq
   83676:	ebb6 0c02 	subseq.w	ip, r6, r2
   8367a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8367e:	f150 0000 	adcs.w	r0, r0, #0
   83682:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83686:	bd70      	pop	{r4, r5, r6, pc}
   83688:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8368c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   83690:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   83694:	bfc2      	ittt	gt
   83696:	ebd4 050c 	rsbsgt	r5, r4, ip
   8369a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8369e:	bd70      	popgt	{r4, r5, r6, pc}
   836a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   836a4:	f04f 0e00 	mov.w	lr, #0
   836a8:	3c01      	subs	r4, #1
   836aa:	e690      	b.n	833ce <__aeabi_dmul+0xde>
   836ac:	ea45 0e06 	orr.w	lr, r5, r6
   836b0:	e68d      	b.n	833ce <__aeabi_dmul+0xde>
   836b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   836b6:	ea94 0f0c 	teq	r4, ip
   836ba:	bf08      	it	eq
   836bc:	ea95 0f0c 	teqeq	r5, ip
   836c0:	f43f af3b 	beq.w	8353a <__aeabi_dmul+0x24a>
   836c4:	ea94 0f0c 	teq	r4, ip
   836c8:	d10a      	bne.n	836e0 <__aeabi_ddiv+0x19c>
   836ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   836ce:	f47f af34 	bne.w	8353a <__aeabi_dmul+0x24a>
   836d2:	ea95 0f0c 	teq	r5, ip
   836d6:	f47f af25 	bne.w	83524 <__aeabi_dmul+0x234>
   836da:	4610      	mov	r0, r2
   836dc:	4619      	mov	r1, r3
   836de:	e72c      	b.n	8353a <__aeabi_dmul+0x24a>
   836e0:	ea95 0f0c 	teq	r5, ip
   836e4:	d106      	bne.n	836f4 <__aeabi_ddiv+0x1b0>
   836e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   836ea:	f43f aefd 	beq.w	834e8 <__aeabi_dmul+0x1f8>
   836ee:	4610      	mov	r0, r2
   836f0:	4619      	mov	r1, r3
   836f2:	e722      	b.n	8353a <__aeabi_dmul+0x24a>
   836f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   836f8:	bf18      	it	ne
   836fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   836fe:	f47f aec5 	bne.w	8348c <__aeabi_dmul+0x19c>
   83702:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   83706:	f47f af0d 	bne.w	83524 <__aeabi_dmul+0x234>
   8370a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8370e:	f47f aeeb 	bne.w	834e8 <__aeabi_dmul+0x1f8>
   83712:	e712      	b.n	8353a <__aeabi_dmul+0x24a>

00083714 <__aeabi_d2uiz>:
   83714:	004a      	lsls	r2, r1, #1
   83716:	d211      	bcs.n	8373c <__aeabi_d2uiz+0x28>
   83718:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8371c:	d211      	bcs.n	83742 <__aeabi_d2uiz+0x2e>
   8371e:	d50d      	bpl.n	8373c <__aeabi_d2uiz+0x28>
   83720:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   83724:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83728:	d40e      	bmi.n	83748 <__aeabi_d2uiz+0x34>
   8372a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8372e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83732:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   83736:	fa23 f002 	lsr.w	r0, r3, r2
   8373a:	4770      	bx	lr
   8373c:	f04f 0000 	mov.w	r0, #0
   83740:	4770      	bx	lr
   83742:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   83746:	d102      	bne.n	8374e <__aeabi_d2uiz+0x3a>
   83748:	f04f 30ff 	mov.w	r0, #4294967295
   8374c:	4770      	bx	lr
   8374e:	f04f 0000 	mov.w	r0, #0
   83752:	4770      	bx	lr

00083754 <__aeabi_uldivmod>:
   83754:	b953      	cbnz	r3, 8376c <__aeabi_uldivmod+0x18>
   83756:	b94a      	cbnz	r2, 8376c <__aeabi_uldivmod+0x18>
   83758:	2900      	cmp	r1, #0
   8375a:	bf08      	it	eq
   8375c:	2800      	cmpeq	r0, #0
   8375e:	bf1c      	itt	ne
   83760:	f04f 31ff 	movne.w	r1, #4294967295
   83764:	f04f 30ff 	movne.w	r0, #4294967295
   83768:	f000 b97a 	b.w	83a60 <__aeabi_idiv0>
   8376c:	f1ad 0c08 	sub.w	ip, sp, #8
   83770:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   83774:	f000 f806 	bl	83784 <__udivmoddi4>
   83778:	f8dd e004 	ldr.w	lr, [sp, #4]
   8377c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   83780:	b004      	add	sp, #16
   83782:	4770      	bx	lr

00083784 <__udivmoddi4>:
   83784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83788:	468c      	mov	ip, r1
   8378a:	460e      	mov	r6, r1
   8378c:	4604      	mov	r4, r0
   8378e:	9d08      	ldr	r5, [sp, #32]
   83790:	2b00      	cmp	r3, #0
   83792:	d150      	bne.n	83836 <__udivmoddi4+0xb2>
   83794:	428a      	cmp	r2, r1
   83796:	4617      	mov	r7, r2
   83798:	d96c      	bls.n	83874 <__udivmoddi4+0xf0>
   8379a:	fab2 fe82 	clz	lr, r2
   8379e:	f1be 0f00 	cmp.w	lr, #0
   837a2:	d00b      	beq.n	837bc <__udivmoddi4+0x38>
   837a4:	f1ce 0c20 	rsb	ip, lr, #32
   837a8:	fa01 f60e 	lsl.w	r6, r1, lr
   837ac:	fa20 fc0c 	lsr.w	ip, r0, ip
   837b0:	fa02 f70e 	lsl.w	r7, r2, lr
   837b4:	ea4c 0c06 	orr.w	ip, ip, r6
   837b8:	fa00 f40e 	lsl.w	r4, r0, lr
   837bc:	0c3a      	lsrs	r2, r7, #16
   837be:	fbbc f9f2 	udiv	r9, ip, r2
   837c2:	b2bb      	uxth	r3, r7
   837c4:	fb02 cc19 	mls	ip, r2, r9, ip
   837c8:	fb09 fa03 	mul.w	sl, r9, r3
   837cc:	ea4f 4814 	mov.w	r8, r4, lsr #16
   837d0:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   837d4:	45b2      	cmp	sl, r6
   837d6:	d90a      	bls.n	837ee <__udivmoddi4+0x6a>
   837d8:	19f6      	adds	r6, r6, r7
   837da:	f109 31ff 	add.w	r1, r9, #4294967295
   837de:	f080 8125 	bcs.w	83a2c <__udivmoddi4+0x2a8>
   837e2:	45b2      	cmp	sl, r6
   837e4:	f240 8122 	bls.w	83a2c <__udivmoddi4+0x2a8>
   837e8:	f1a9 0902 	sub.w	r9, r9, #2
   837ec:	443e      	add	r6, r7
   837ee:	eba6 060a 	sub.w	r6, r6, sl
   837f2:	fbb6 f0f2 	udiv	r0, r6, r2
   837f6:	fb02 6610 	mls	r6, r2, r0, r6
   837fa:	fb00 f303 	mul.w	r3, r0, r3
   837fe:	b2a4      	uxth	r4, r4
   83800:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   83804:	42a3      	cmp	r3, r4
   83806:	d909      	bls.n	8381c <__udivmoddi4+0x98>
   83808:	19e4      	adds	r4, r4, r7
   8380a:	f100 32ff 	add.w	r2, r0, #4294967295
   8380e:	f080 810b 	bcs.w	83a28 <__udivmoddi4+0x2a4>
   83812:	42a3      	cmp	r3, r4
   83814:	f240 8108 	bls.w	83a28 <__udivmoddi4+0x2a4>
   83818:	3802      	subs	r0, #2
   8381a:	443c      	add	r4, r7
   8381c:	2100      	movs	r1, #0
   8381e:	1ae4      	subs	r4, r4, r3
   83820:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   83824:	2d00      	cmp	r5, #0
   83826:	d062      	beq.n	838ee <__udivmoddi4+0x16a>
   83828:	2300      	movs	r3, #0
   8382a:	fa24 f40e 	lsr.w	r4, r4, lr
   8382e:	602c      	str	r4, [r5, #0]
   83830:	606b      	str	r3, [r5, #4]
   83832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83836:	428b      	cmp	r3, r1
   83838:	d907      	bls.n	8384a <__udivmoddi4+0xc6>
   8383a:	2d00      	cmp	r5, #0
   8383c:	d055      	beq.n	838ea <__udivmoddi4+0x166>
   8383e:	2100      	movs	r1, #0
   83840:	e885 0041 	stmia.w	r5, {r0, r6}
   83844:	4608      	mov	r0, r1
   83846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8384a:	fab3 f183 	clz	r1, r3
   8384e:	2900      	cmp	r1, #0
   83850:	f040 808f 	bne.w	83972 <__udivmoddi4+0x1ee>
   83854:	42b3      	cmp	r3, r6
   83856:	d302      	bcc.n	8385e <__udivmoddi4+0xda>
   83858:	4282      	cmp	r2, r0
   8385a:	f200 80fc 	bhi.w	83a56 <__udivmoddi4+0x2d2>
   8385e:	1a84      	subs	r4, r0, r2
   83860:	eb66 0603 	sbc.w	r6, r6, r3
   83864:	2001      	movs	r0, #1
   83866:	46b4      	mov	ip, r6
   83868:	2d00      	cmp	r5, #0
   8386a:	d040      	beq.n	838ee <__udivmoddi4+0x16a>
   8386c:	e885 1010 	stmia.w	r5, {r4, ip}
   83870:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83874:	b912      	cbnz	r2, 8387c <__udivmoddi4+0xf8>
   83876:	2701      	movs	r7, #1
   83878:	fbb7 f7f2 	udiv	r7, r7, r2
   8387c:	fab7 fe87 	clz	lr, r7
   83880:	f1be 0f00 	cmp.w	lr, #0
   83884:	d135      	bne.n	838f2 <__udivmoddi4+0x16e>
   83886:	2101      	movs	r1, #1
   83888:	1bf6      	subs	r6, r6, r7
   8388a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8388e:	fa1f f887 	uxth.w	r8, r7
   83892:	fbb6 f2fc 	udiv	r2, r6, ip
   83896:	fb0c 6612 	mls	r6, ip, r2, r6
   8389a:	fb08 f002 	mul.w	r0, r8, r2
   8389e:	0c23      	lsrs	r3, r4, #16
   838a0:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   838a4:	42b0      	cmp	r0, r6
   838a6:	d907      	bls.n	838b8 <__udivmoddi4+0x134>
   838a8:	19f6      	adds	r6, r6, r7
   838aa:	f102 33ff 	add.w	r3, r2, #4294967295
   838ae:	d202      	bcs.n	838b6 <__udivmoddi4+0x132>
   838b0:	42b0      	cmp	r0, r6
   838b2:	f200 80d2 	bhi.w	83a5a <__udivmoddi4+0x2d6>
   838b6:	461a      	mov	r2, r3
   838b8:	1a36      	subs	r6, r6, r0
   838ba:	fbb6 f0fc 	udiv	r0, r6, ip
   838be:	fb0c 6610 	mls	r6, ip, r0, r6
   838c2:	fb08 f800 	mul.w	r8, r8, r0
   838c6:	b2a3      	uxth	r3, r4
   838c8:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   838cc:	45a0      	cmp	r8, r4
   838ce:	d907      	bls.n	838e0 <__udivmoddi4+0x15c>
   838d0:	19e4      	adds	r4, r4, r7
   838d2:	f100 33ff 	add.w	r3, r0, #4294967295
   838d6:	d202      	bcs.n	838de <__udivmoddi4+0x15a>
   838d8:	45a0      	cmp	r8, r4
   838da:	f200 80b9 	bhi.w	83a50 <__udivmoddi4+0x2cc>
   838de:	4618      	mov	r0, r3
   838e0:	eba4 0408 	sub.w	r4, r4, r8
   838e4:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   838e8:	e79c      	b.n	83824 <__udivmoddi4+0xa0>
   838ea:	4629      	mov	r1, r5
   838ec:	4628      	mov	r0, r5
   838ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   838f2:	fa07 f70e 	lsl.w	r7, r7, lr
   838f6:	f1ce 0320 	rsb	r3, lr, #32
   838fa:	fa26 f203 	lsr.w	r2, r6, r3
   838fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   83902:	fbb2 f1fc 	udiv	r1, r2, ip
   83906:	fa1f f887 	uxth.w	r8, r7
   8390a:	fb0c 2211 	mls	r2, ip, r1, r2
   8390e:	fa06 f60e 	lsl.w	r6, r6, lr
   83912:	fa20 f303 	lsr.w	r3, r0, r3
   83916:	fb01 f908 	mul.w	r9, r1, r8
   8391a:	4333      	orrs	r3, r6
   8391c:	0c1e      	lsrs	r6, r3, #16
   8391e:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   83922:	45b1      	cmp	r9, r6
   83924:	fa00 f40e 	lsl.w	r4, r0, lr
   83928:	d909      	bls.n	8393e <__udivmoddi4+0x1ba>
   8392a:	19f6      	adds	r6, r6, r7
   8392c:	f101 32ff 	add.w	r2, r1, #4294967295
   83930:	f080 808c 	bcs.w	83a4c <__udivmoddi4+0x2c8>
   83934:	45b1      	cmp	r9, r6
   83936:	f240 8089 	bls.w	83a4c <__udivmoddi4+0x2c8>
   8393a:	3902      	subs	r1, #2
   8393c:	443e      	add	r6, r7
   8393e:	eba6 0609 	sub.w	r6, r6, r9
   83942:	fbb6 f0fc 	udiv	r0, r6, ip
   83946:	fb0c 6210 	mls	r2, ip, r0, r6
   8394a:	fb00 f908 	mul.w	r9, r0, r8
   8394e:	b29e      	uxth	r6, r3
   83950:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   83954:	45b1      	cmp	r9, r6
   83956:	d907      	bls.n	83968 <__udivmoddi4+0x1e4>
   83958:	19f6      	adds	r6, r6, r7
   8395a:	f100 33ff 	add.w	r3, r0, #4294967295
   8395e:	d271      	bcs.n	83a44 <__udivmoddi4+0x2c0>
   83960:	45b1      	cmp	r9, r6
   83962:	d96f      	bls.n	83a44 <__udivmoddi4+0x2c0>
   83964:	3802      	subs	r0, #2
   83966:	443e      	add	r6, r7
   83968:	eba6 0609 	sub.w	r6, r6, r9
   8396c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   83970:	e78f      	b.n	83892 <__udivmoddi4+0x10e>
   83972:	f1c1 0720 	rsb	r7, r1, #32
   83976:	fa22 f807 	lsr.w	r8, r2, r7
   8397a:	408b      	lsls	r3, r1
   8397c:	ea48 0303 	orr.w	r3, r8, r3
   83980:	fa26 f407 	lsr.w	r4, r6, r7
   83984:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   83988:	fbb4 f9fe 	udiv	r9, r4, lr
   8398c:	fa1f fc83 	uxth.w	ip, r3
   83990:	fb0e 4419 	mls	r4, lr, r9, r4
   83994:	408e      	lsls	r6, r1
   83996:	fa20 f807 	lsr.w	r8, r0, r7
   8399a:	fb09 fa0c 	mul.w	sl, r9, ip
   8399e:	ea48 0806 	orr.w	r8, r8, r6
   839a2:	ea4f 4618 	mov.w	r6, r8, lsr #16
   839a6:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   839aa:	45a2      	cmp	sl, r4
   839ac:	fa02 f201 	lsl.w	r2, r2, r1
   839b0:	fa00 f601 	lsl.w	r6, r0, r1
   839b4:	d908      	bls.n	839c8 <__udivmoddi4+0x244>
   839b6:	18e4      	adds	r4, r4, r3
   839b8:	f109 30ff 	add.w	r0, r9, #4294967295
   839bc:	d244      	bcs.n	83a48 <__udivmoddi4+0x2c4>
   839be:	45a2      	cmp	sl, r4
   839c0:	d942      	bls.n	83a48 <__udivmoddi4+0x2c4>
   839c2:	f1a9 0902 	sub.w	r9, r9, #2
   839c6:	441c      	add	r4, r3
   839c8:	eba4 040a 	sub.w	r4, r4, sl
   839cc:	fbb4 f0fe 	udiv	r0, r4, lr
   839d0:	fb0e 4410 	mls	r4, lr, r0, r4
   839d4:	fb00 fc0c 	mul.w	ip, r0, ip
   839d8:	fa1f f888 	uxth.w	r8, r8
   839dc:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   839e0:	45a4      	cmp	ip, r4
   839e2:	d907      	bls.n	839f4 <__udivmoddi4+0x270>
   839e4:	18e4      	adds	r4, r4, r3
   839e6:	f100 3eff 	add.w	lr, r0, #4294967295
   839ea:	d229      	bcs.n	83a40 <__udivmoddi4+0x2bc>
   839ec:	45a4      	cmp	ip, r4
   839ee:	d927      	bls.n	83a40 <__udivmoddi4+0x2bc>
   839f0:	3802      	subs	r0, #2
   839f2:	441c      	add	r4, r3
   839f4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   839f8:	fba0 8902 	umull	r8, r9, r0, r2
   839fc:	eba4 0c0c 	sub.w	ip, r4, ip
   83a00:	45cc      	cmp	ip, r9
   83a02:	46c2      	mov	sl, r8
   83a04:	46ce      	mov	lr, r9
   83a06:	d315      	bcc.n	83a34 <__udivmoddi4+0x2b0>
   83a08:	d012      	beq.n	83a30 <__udivmoddi4+0x2ac>
   83a0a:	b155      	cbz	r5, 83a22 <__udivmoddi4+0x29e>
   83a0c:	ebb6 030a 	subs.w	r3, r6, sl
   83a10:	eb6c 060e 	sbc.w	r6, ip, lr
   83a14:	fa06 f707 	lsl.w	r7, r6, r7
   83a18:	40cb      	lsrs	r3, r1
   83a1a:	431f      	orrs	r7, r3
   83a1c:	40ce      	lsrs	r6, r1
   83a1e:	602f      	str	r7, [r5, #0]
   83a20:	606e      	str	r6, [r5, #4]
   83a22:	2100      	movs	r1, #0
   83a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83a28:	4610      	mov	r0, r2
   83a2a:	e6f7      	b.n	8381c <__udivmoddi4+0x98>
   83a2c:	4689      	mov	r9, r1
   83a2e:	e6de      	b.n	837ee <__udivmoddi4+0x6a>
   83a30:	4546      	cmp	r6, r8
   83a32:	d2ea      	bcs.n	83a0a <__udivmoddi4+0x286>
   83a34:	ebb8 0a02 	subs.w	sl, r8, r2
   83a38:	eb69 0e03 	sbc.w	lr, r9, r3
   83a3c:	3801      	subs	r0, #1
   83a3e:	e7e4      	b.n	83a0a <__udivmoddi4+0x286>
   83a40:	4670      	mov	r0, lr
   83a42:	e7d7      	b.n	839f4 <__udivmoddi4+0x270>
   83a44:	4618      	mov	r0, r3
   83a46:	e78f      	b.n	83968 <__udivmoddi4+0x1e4>
   83a48:	4681      	mov	r9, r0
   83a4a:	e7bd      	b.n	839c8 <__udivmoddi4+0x244>
   83a4c:	4611      	mov	r1, r2
   83a4e:	e776      	b.n	8393e <__udivmoddi4+0x1ba>
   83a50:	3802      	subs	r0, #2
   83a52:	443c      	add	r4, r7
   83a54:	e744      	b.n	838e0 <__udivmoddi4+0x15c>
   83a56:	4608      	mov	r0, r1
   83a58:	e706      	b.n	83868 <__udivmoddi4+0xe4>
   83a5a:	3a02      	subs	r2, #2
   83a5c:	443e      	add	r6, r7
   83a5e:	e72b      	b.n	838b8 <__udivmoddi4+0x134>

00083a60 <__aeabi_idiv0>:
   83a60:	4770      	bx	lr
   83a62:	bf00      	nop

00083a64 <__libc_init_array>:
   83a64:	b570      	push	{r4, r5, r6, lr}
   83a66:	4e0f      	ldr	r6, [pc, #60]	; (83aa4 <__libc_init_array+0x40>)
   83a68:	4d0f      	ldr	r5, [pc, #60]	; (83aa8 <__libc_init_array+0x44>)
   83a6a:	1b76      	subs	r6, r6, r5
   83a6c:	10b6      	asrs	r6, r6, #2
   83a6e:	bf18      	it	ne
   83a70:	2400      	movne	r4, #0
   83a72:	d005      	beq.n	83a80 <__libc_init_array+0x1c>
   83a74:	3401      	adds	r4, #1
   83a76:	f855 3b04 	ldr.w	r3, [r5], #4
   83a7a:	4798      	blx	r3
   83a7c:	42a6      	cmp	r6, r4
   83a7e:	d1f9      	bne.n	83a74 <__libc_init_array+0x10>
   83a80:	4e0a      	ldr	r6, [pc, #40]	; (83aac <__libc_init_array+0x48>)
   83a82:	4d0b      	ldr	r5, [pc, #44]	; (83ab0 <__libc_init_array+0x4c>)
   83a84:	f000 fd32 	bl	844ec <_init>
   83a88:	1b76      	subs	r6, r6, r5
   83a8a:	10b6      	asrs	r6, r6, #2
   83a8c:	bf18      	it	ne
   83a8e:	2400      	movne	r4, #0
   83a90:	d006      	beq.n	83aa0 <__libc_init_array+0x3c>
   83a92:	3401      	adds	r4, #1
   83a94:	f855 3b04 	ldr.w	r3, [r5], #4
   83a98:	4798      	blx	r3
   83a9a:	42a6      	cmp	r6, r4
   83a9c:	d1f9      	bne.n	83a92 <__libc_init_array+0x2e>
   83a9e:	bd70      	pop	{r4, r5, r6, pc}
   83aa0:	bd70      	pop	{r4, r5, r6, pc}
   83aa2:	bf00      	nop
   83aa4:	000844f8 	.word	0x000844f8
   83aa8:	000844f8 	.word	0x000844f8
   83aac:	00084500 	.word	0x00084500
   83ab0:	000844f8 	.word	0x000844f8

00083ab4 <malloc>:
   83ab4:	4b02      	ldr	r3, [pc, #8]	; (83ac0 <malloc+0xc>)
   83ab6:	4601      	mov	r1, r0
   83ab8:	6818      	ldr	r0, [r3, #0]
   83aba:	f000 b803 	b.w	83ac4 <_malloc_r>
   83abe:	bf00      	nop
   83ac0:	20070130 	.word	0x20070130

00083ac4 <_malloc_r>:
   83ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83ac8:	f101 060b 	add.w	r6, r1, #11
   83acc:	2e16      	cmp	r6, #22
   83ace:	b083      	sub	sp, #12
   83ad0:	4605      	mov	r5, r0
   83ad2:	f240 809e 	bls.w	83c12 <_malloc_r+0x14e>
   83ad6:	f036 0607 	bics.w	r6, r6, #7
   83ada:	f100 80bd 	bmi.w	83c58 <_malloc_r+0x194>
   83ade:	42b1      	cmp	r1, r6
   83ae0:	f200 80ba 	bhi.w	83c58 <_malloc_r+0x194>
   83ae4:	f000 fa90 	bl	84008 <__malloc_lock>
   83ae8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   83aec:	f0c0 8285 	bcc.w	83ffa <_malloc_r+0x536>
   83af0:	0a73      	lsrs	r3, r6, #9
   83af2:	f000 80b8 	beq.w	83c66 <_malloc_r+0x1a2>
   83af6:	2b04      	cmp	r3, #4
   83af8:	f200 816c 	bhi.w	83dd4 <_malloc_r+0x310>
   83afc:	09b3      	lsrs	r3, r6, #6
   83afe:	f103 0039 	add.w	r0, r3, #57	; 0x39
   83b02:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   83b06:	00c1      	lsls	r1, r0, #3
   83b08:	4fb8      	ldr	r7, [pc, #736]	; (83dec <_malloc_r+0x328>)
   83b0a:	4439      	add	r1, r7
   83b0c:	684c      	ldr	r4, [r1, #4]
   83b0e:	3908      	subs	r1, #8
   83b10:	42a1      	cmp	r1, r4
   83b12:	d106      	bne.n	83b22 <_malloc_r+0x5e>
   83b14:	e00c      	b.n	83b30 <_malloc_r+0x6c>
   83b16:	2a00      	cmp	r2, #0
   83b18:	f280 80ab 	bge.w	83c72 <_malloc_r+0x1ae>
   83b1c:	68e4      	ldr	r4, [r4, #12]
   83b1e:	42a1      	cmp	r1, r4
   83b20:	d006      	beq.n	83b30 <_malloc_r+0x6c>
   83b22:	6863      	ldr	r3, [r4, #4]
   83b24:	f023 0303 	bic.w	r3, r3, #3
   83b28:	1b9a      	subs	r2, r3, r6
   83b2a:	2a0f      	cmp	r2, #15
   83b2c:	ddf3      	ble.n	83b16 <_malloc_r+0x52>
   83b2e:	4670      	mov	r0, lr
   83b30:	693c      	ldr	r4, [r7, #16]
   83b32:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 83e00 <_malloc_r+0x33c>
   83b36:	4574      	cmp	r4, lr
   83b38:	f000 819e 	beq.w	83e78 <_malloc_r+0x3b4>
   83b3c:	6863      	ldr	r3, [r4, #4]
   83b3e:	f023 0303 	bic.w	r3, r3, #3
   83b42:	1b9a      	subs	r2, r3, r6
   83b44:	2a0f      	cmp	r2, #15
   83b46:	f300 8183 	bgt.w	83e50 <_malloc_r+0x38c>
   83b4a:	2a00      	cmp	r2, #0
   83b4c:	f8c7 e014 	str.w	lr, [r7, #20]
   83b50:	f8c7 e010 	str.w	lr, [r7, #16]
   83b54:	f280 8091 	bge.w	83c7a <_malloc_r+0x1b6>
   83b58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83b5c:	f080 8154 	bcs.w	83e08 <_malloc_r+0x344>
   83b60:	2201      	movs	r2, #1
   83b62:	08db      	lsrs	r3, r3, #3
   83b64:	6879      	ldr	r1, [r7, #4]
   83b66:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   83b6a:	4413      	add	r3, r2
   83b6c:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   83b70:	fa02 f20c 	lsl.w	r2, r2, ip
   83b74:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   83b78:	430a      	orrs	r2, r1
   83b7a:	f1ac 0108 	sub.w	r1, ip, #8
   83b7e:	60e1      	str	r1, [r4, #12]
   83b80:	f8c4 8008 	str.w	r8, [r4, #8]
   83b84:	607a      	str	r2, [r7, #4]
   83b86:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   83b8a:	f8c8 400c 	str.w	r4, [r8, #12]
   83b8e:	2401      	movs	r4, #1
   83b90:	1083      	asrs	r3, r0, #2
   83b92:	409c      	lsls	r4, r3
   83b94:	4294      	cmp	r4, r2
   83b96:	d87d      	bhi.n	83c94 <_malloc_r+0x1d0>
   83b98:	4214      	tst	r4, r2
   83b9a:	d106      	bne.n	83baa <_malloc_r+0xe6>
   83b9c:	f020 0003 	bic.w	r0, r0, #3
   83ba0:	0064      	lsls	r4, r4, #1
   83ba2:	4214      	tst	r4, r2
   83ba4:	f100 0004 	add.w	r0, r0, #4
   83ba8:	d0fa      	beq.n	83ba0 <_malloc_r+0xdc>
   83baa:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   83bae:	46cc      	mov	ip, r9
   83bb0:	4680      	mov	r8, r0
   83bb2:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83bb6:	459c      	cmp	ip, r3
   83bb8:	d107      	bne.n	83bca <_malloc_r+0x106>
   83bba:	e15f      	b.n	83e7c <_malloc_r+0x3b8>
   83bbc:	2a00      	cmp	r2, #0
   83bbe:	f280 816d 	bge.w	83e9c <_malloc_r+0x3d8>
   83bc2:	68db      	ldr	r3, [r3, #12]
   83bc4:	459c      	cmp	ip, r3
   83bc6:	f000 8159 	beq.w	83e7c <_malloc_r+0x3b8>
   83bca:	6859      	ldr	r1, [r3, #4]
   83bcc:	f021 0103 	bic.w	r1, r1, #3
   83bd0:	1b8a      	subs	r2, r1, r6
   83bd2:	2a0f      	cmp	r2, #15
   83bd4:	ddf2      	ble.n	83bbc <_malloc_r+0xf8>
   83bd6:	68dc      	ldr	r4, [r3, #12]
   83bd8:	f8d3 c008 	ldr.w	ip, [r3, #8]
   83bdc:	f046 0801 	orr.w	r8, r6, #1
   83be0:	4628      	mov	r0, r5
   83be2:	441e      	add	r6, r3
   83be4:	f042 0501 	orr.w	r5, r2, #1
   83be8:	f8c3 8004 	str.w	r8, [r3, #4]
   83bec:	f8cc 400c 	str.w	r4, [ip, #12]
   83bf0:	f8c4 c008 	str.w	ip, [r4, #8]
   83bf4:	617e      	str	r6, [r7, #20]
   83bf6:	613e      	str	r6, [r7, #16]
   83bf8:	f8c6 e00c 	str.w	lr, [r6, #12]
   83bfc:	f8c6 e008 	str.w	lr, [r6, #8]
   83c00:	6075      	str	r5, [r6, #4]
   83c02:	505a      	str	r2, [r3, r1]
   83c04:	9300      	str	r3, [sp, #0]
   83c06:	f000 fa01 	bl	8400c <__malloc_unlock>
   83c0a:	9b00      	ldr	r3, [sp, #0]
   83c0c:	f103 0408 	add.w	r4, r3, #8
   83c10:	e01e      	b.n	83c50 <_malloc_r+0x18c>
   83c12:	2910      	cmp	r1, #16
   83c14:	d820      	bhi.n	83c58 <_malloc_r+0x194>
   83c16:	f000 f9f7 	bl	84008 <__malloc_lock>
   83c1a:	2610      	movs	r6, #16
   83c1c:	2318      	movs	r3, #24
   83c1e:	2002      	movs	r0, #2
   83c20:	4f72      	ldr	r7, [pc, #456]	; (83dec <_malloc_r+0x328>)
   83c22:	443b      	add	r3, r7
   83c24:	685c      	ldr	r4, [r3, #4]
   83c26:	f1a3 0208 	sub.w	r2, r3, #8
   83c2a:	4294      	cmp	r4, r2
   83c2c:	f000 812f 	beq.w	83e8e <_malloc_r+0x3ca>
   83c30:	6863      	ldr	r3, [r4, #4]
   83c32:	68e1      	ldr	r1, [r4, #12]
   83c34:	f023 0303 	bic.w	r3, r3, #3
   83c38:	4423      	add	r3, r4
   83c3a:	685a      	ldr	r2, [r3, #4]
   83c3c:	68a6      	ldr	r6, [r4, #8]
   83c3e:	f042 0201 	orr.w	r2, r2, #1
   83c42:	60f1      	str	r1, [r6, #12]
   83c44:	4628      	mov	r0, r5
   83c46:	608e      	str	r6, [r1, #8]
   83c48:	605a      	str	r2, [r3, #4]
   83c4a:	f000 f9df 	bl	8400c <__malloc_unlock>
   83c4e:	3408      	adds	r4, #8
   83c50:	4620      	mov	r0, r4
   83c52:	b003      	add	sp, #12
   83c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c58:	2400      	movs	r4, #0
   83c5a:	230c      	movs	r3, #12
   83c5c:	4620      	mov	r0, r4
   83c5e:	602b      	str	r3, [r5, #0]
   83c60:	b003      	add	sp, #12
   83c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c66:	2040      	movs	r0, #64	; 0x40
   83c68:	f44f 7100 	mov.w	r1, #512	; 0x200
   83c6c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   83c70:	e74a      	b.n	83b08 <_malloc_r+0x44>
   83c72:	4423      	add	r3, r4
   83c74:	685a      	ldr	r2, [r3, #4]
   83c76:	68e1      	ldr	r1, [r4, #12]
   83c78:	e7e0      	b.n	83c3c <_malloc_r+0x178>
   83c7a:	4423      	add	r3, r4
   83c7c:	685a      	ldr	r2, [r3, #4]
   83c7e:	4628      	mov	r0, r5
   83c80:	f042 0201 	orr.w	r2, r2, #1
   83c84:	605a      	str	r2, [r3, #4]
   83c86:	3408      	adds	r4, #8
   83c88:	f000 f9c0 	bl	8400c <__malloc_unlock>
   83c8c:	4620      	mov	r0, r4
   83c8e:	b003      	add	sp, #12
   83c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c94:	68bc      	ldr	r4, [r7, #8]
   83c96:	6863      	ldr	r3, [r4, #4]
   83c98:	f023 0803 	bic.w	r8, r3, #3
   83c9c:	45b0      	cmp	r8, r6
   83c9e:	d304      	bcc.n	83caa <_malloc_r+0x1e6>
   83ca0:	eba8 0306 	sub.w	r3, r8, r6
   83ca4:	2b0f      	cmp	r3, #15
   83ca6:	f300 8085 	bgt.w	83db4 <_malloc_r+0x2f0>
   83caa:	f8df 9158 	ldr.w	r9, [pc, #344]	; 83e04 <_malloc_r+0x340>
   83cae:	4b50      	ldr	r3, [pc, #320]	; (83df0 <_malloc_r+0x32c>)
   83cb0:	f8d9 2000 	ldr.w	r2, [r9]
   83cb4:	681b      	ldr	r3, [r3, #0]
   83cb6:	3201      	adds	r2, #1
   83cb8:	4433      	add	r3, r6
   83cba:	eb04 0a08 	add.w	sl, r4, r8
   83cbe:	f000 8154 	beq.w	83f6a <_malloc_r+0x4a6>
   83cc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   83cc6:	330f      	adds	r3, #15
   83cc8:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   83ccc:	f02b 0b0f 	bic.w	fp, fp, #15
   83cd0:	4659      	mov	r1, fp
   83cd2:	4628      	mov	r0, r5
   83cd4:	f000 f99c 	bl	84010 <_sbrk_r>
   83cd8:	1c41      	adds	r1, r0, #1
   83cda:	4602      	mov	r2, r0
   83cdc:	f000 80fb 	beq.w	83ed6 <_malloc_r+0x412>
   83ce0:	4582      	cmp	sl, r0
   83ce2:	f200 80f6 	bhi.w	83ed2 <_malloc_r+0x40e>
   83ce6:	4b43      	ldr	r3, [pc, #268]	; (83df4 <_malloc_r+0x330>)
   83ce8:	6819      	ldr	r1, [r3, #0]
   83cea:	4459      	add	r1, fp
   83cec:	6019      	str	r1, [r3, #0]
   83cee:	f000 814c 	beq.w	83f8a <_malloc_r+0x4c6>
   83cf2:	f8d9 0000 	ldr.w	r0, [r9]
   83cf6:	3001      	adds	r0, #1
   83cf8:	bf1b      	ittet	ne
   83cfa:	eba2 0a0a 	subne.w	sl, r2, sl
   83cfe:	4451      	addne	r1, sl
   83d00:	f8c9 2000 	streq.w	r2, [r9]
   83d04:	6019      	strne	r1, [r3, #0]
   83d06:	f012 0107 	ands.w	r1, r2, #7
   83d0a:	f000 8114 	beq.w	83f36 <_malloc_r+0x472>
   83d0e:	f1c1 0008 	rsb	r0, r1, #8
   83d12:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   83d16:	4402      	add	r2, r0
   83d18:	3108      	adds	r1, #8
   83d1a:	eb02 090b 	add.w	r9, r2, fp
   83d1e:	f3c9 090b 	ubfx	r9, r9, #0, #12
   83d22:	eba1 0909 	sub.w	r9, r1, r9
   83d26:	4649      	mov	r1, r9
   83d28:	4628      	mov	r0, r5
   83d2a:	9301      	str	r3, [sp, #4]
   83d2c:	9200      	str	r2, [sp, #0]
   83d2e:	f000 f96f 	bl	84010 <_sbrk_r>
   83d32:	1c43      	adds	r3, r0, #1
   83d34:	e89d 000c 	ldmia.w	sp, {r2, r3}
   83d38:	f000 8142 	beq.w	83fc0 <_malloc_r+0x4fc>
   83d3c:	1a80      	subs	r0, r0, r2
   83d3e:	4448      	add	r0, r9
   83d40:	f040 0001 	orr.w	r0, r0, #1
   83d44:	6819      	ldr	r1, [r3, #0]
   83d46:	42bc      	cmp	r4, r7
   83d48:	4449      	add	r1, r9
   83d4a:	60ba      	str	r2, [r7, #8]
   83d4c:	6019      	str	r1, [r3, #0]
   83d4e:	6050      	str	r0, [r2, #4]
   83d50:	d017      	beq.n	83d82 <_malloc_r+0x2be>
   83d52:	f1b8 0f0f 	cmp.w	r8, #15
   83d56:	f240 80fa 	bls.w	83f4e <_malloc_r+0x48a>
   83d5a:	f04f 0c05 	mov.w	ip, #5
   83d5e:	6862      	ldr	r2, [r4, #4]
   83d60:	f1a8 000c 	sub.w	r0, r8, #12
   83d64:	f020 0007 	bic.w	r0, r0, #7
   83d68:	f002 0201 	and.w	r2, r2, #1
   83d6c:	eb04 0e00 	add.w	lr, r4, r0
   83d70:	4302      	orrs	r2, r0
   83d72:	280f      	cmp	r0, #15
   83d74:	6062      	str	r2, [r4, #4]
   83d76:	f8ce c004 	str.w	ip, [lr, #4]
   83d7a:	f8ce c008 	str.w	ip, [lr, #8]
   83d7e:	f200 8116 	bhi.w	83fae <_malloc_r+0x4ea>
   83d82:	4b1d      	ldr	r3, [pc, #116]	; (83df8 <_malloc_r+0x334>)
   83d84:	68bc      	ldr	r4, [r7, #8]
   83d86:	681a      	ldr	r2, [r3, #0]
   83d88:	4291      	cmp	r1, r2
   83d8a:	bf88      	it	hi
   83d8c:	6019      	strhi	r1, [r3, #0]
   83d8e:	4b1b      	ldr	r3, [pc, #108]	; (83dfc <_malloc_r+0x338>)
   83d90:	681a      	ldr	r2, [r3, #0]
   83d92:	4291      	cmp	r1, r2
   83d94:	6862      	ldr	r2, [r4, #4]
   83d96:	bf88      	it	hi
   83d98:	6019      	strhi	r1, [r3, #0]
   83d9a:	f022 0203 	bic.w	r2, r2, #3
   83d9e:	4296      	cmp	r6, r2
   83da0:	eba2 0306 	sub.w	r3, r2, r6
   83da4:	d801      	bhi.n	83daa <_malloc_r+0x2e6>
   83da6:	2b0f      	cmp	r3, #15
   83da8:	dc04      	bgt.n	83db4 <_malloc_r+0x2f0>
   83daa:	4628      	mov	r0, r5
   83dac:	f000 f92e 	bl	8400c <__malloc_unlock>
   83db0:	2400      	movs	r4, #0
   83db2:	e74d      	b.n	83c50 <_malloc_r+0x18c>
   83db4:	f046 0201 	orr.w	r2, r6, #1
   83db8:	f043 0301 	orr.w	r3, r3, #1
   83dbc:	4426      	add	r6, r4
   83dbe:	6062      	str	r2, [r4, #4]
   83dc0:	4628      	mov	r0, r5
   83dc2:	60be      	str	r6, [r7, #8]
   83dc4:	3408      	adds	r4, #8
   83dc6:	6073      	str	r3, [r6, #4]
   83dc8:	f000 f920 	bl	8400c <__malloc_unlock>
   83dcc:	4620      	mov	r0, r4
   83dce:	b003      	add	sp, #12
   83dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83dd4:	2b14      	cmp	r3, #20
   83dd6:	d970      	bls.n	83eba <_malloc_r+0x3f6>
   83dd8:	2b54      	cmp	r3, #84	; 0x54
   83dda:	f200 80a2 	bhi.w	83f22 <_malloc_r+0x45e>
   83dde:	0b33      	lsrs	r3, r6, #12
   83de0:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   83de4:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   83de8:	00c1      	lsls	r1, r0, #3
   83dea:	e68d      	b.n	83b08 <_malloc_r+0x44>
   83dec:	20070560 	.word	0x20070560
   83df0:	200709c0 	.word	0x200709c0
   83df4:	20070990 	.word	0x20070990
   83df8:	200709b8 	.word	0x200709b8
   83dfc:	200709bc 	.word	0x200709bc
   83e00:	20070568 	.word	0x20070568
   83e04:	20070968 	.word	0x20070968
   83e08:	0a5a      	lsrs	r2, r3, #9
   83e0a:	2a04      	cmp	r2, #4
   83e0c:	d95b      	bls.n	83ec6 <_malloc_r+0x402>
   83e0e:	2a14      	cmp	r2, #20
   83e10:	f200 80ae 	bhi.w	83f70 <_malloc_r+0x4ac>
   83e14:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   83e18:	00c9      	lsls	r1, r1, #3
   83e1a:	325b      	adds	r2, #91	; 0x5b
   83e1c:	eb07 0c01 	add.w	ip, r7, r1
   83e20:	5879      	ldr	r1, [r7, r1]
   83e22:	f1ac 0c08 	sub.w	ip, ip, #8
   83e26:	458c      	cmp	ip, r1
   83e28:	f000 8088 	beq.w	83f3c <_malloc_r+0x478>
   83e2c:	684a      	ldr	r2, [r1, #4]
   83e2e:	f022 0203 	bic.w	r2, r2, #3
   83e32:	4293      	cmp	r3, r2
   83e34:	d273      	bcs.n	83f1e <_malloc_r+0x45a>
   83e36:	6889      	ldr	r1, [r1, #8]
   83e38:	458c      	cmp	ip, r1
   83e3a:	d1f7      	bne.n	83e2c <_malloc_r+0x368>
   83e3c:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83e40:	687a      	ldr	r2, [r7, #4]
   83e42:	60e3      	str	r3, [r4, #12]
   83e44:	f8c4 c008 	str.w	ip, [r4, #8]
   83e48:	609c      	str	r4, [r3, #8]
   83e4a:	f8cc 400c 	str.w	r4, [ip, #12]
   83e4e:	e69e      	b.n	83b8e <_malloc_r+0xca>
   83e50:	f046 0c01 	orr.w	ip, r6, #1
   83e54:	f042 0101 	orr.w	r1, r2, #1
   83e58:	4426      	add	r6, r4
   83e5a:	f8c4 c004 	str.w	ip, [r4, #4]
   83e5e:	4628      	mov	r0, r5
   83e60:	617e      	str	r6, [r7, #20]
   83e62:	613e      	str	r6, [r7, #16]
   83e64:	f8c6 e00c 	str.w	lr, [r6, #12]
   83e68:	f8c6 e008 	str.w	lr, [r6, #8]
   83e6c:	6071      	str	r1, [r6, #4]
   83e6e:	50e2      	str	r2, [r4, r3]
   83e70:	f000 f8cc 	bl	8400c <__malloc_unlock>
   83e74:	3408      	adds	r4, #8
   83e76:	e6eb      	b.n	83c50 <_malloc_r+0x18c>
   83e78:	687a      	ldr	r2, [r7, #4]
   83e7a:	e688      	b.n	83b8e <_malloc_r+0xca>
   83e7c:	f108 0801 	add.w	r8, r8, #1
   83e80:	f018 0f03 	tst.w	r8, #3
   83e84:	f10c 0c08 	add.w	ip, ip, #8
   83e88:	f47f ae93 	bne.w	83bb2 <_malloc_r+0xee>
   83e8c:	e02d      	b.n	83eea <_malloc_r+0x426>
   83e8e:	68dc      	ldr	r4, [r3, #12]
   83e90:	42a3      	cmp	r3, r4
   83e92:	bf08      	it	eq
   83e94:	3002      	addeq	r0, #2
   83e96:	f43f ae4b 	beq.w	83b30 <_malloc_r+0x6c>
   83e9a:	e6c9      	b.n	83c30 <_malloc_r+0x16c>
   83e9c:	461c      	mov	r4, r3
   83e9e:	4419      	add	r1, r3
   83ea0:	684a      	ldr	r2, [r1, #4]
   83ea2:	68db      	ldr	r3, [r3, #12]
   83ea4:	f854 6f08 	ldr.w	r6, [r4, #8]!
   83ea8:	f042 0201 	orr.w	r2, r2, #1
   83eac:	604a      	str	r2, [r1, #4]
   83eae:	4628      	mov	r0, r5
   83eb0:	60f3      	str	r3, [r6, #12]
   83eb2:	609e      	str	r6, [r3, #8]
   83eb4:	f000 f8aa 	bl	8400c <__malloc_unlock>
   83eb8:	e6ca      	b.n	83c50 <_malloc_r+0x18c>
   83eba:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   83ebe:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   83ec2:	00c1      	lsls	r1, r0, #3
   83ec4:	e620      	b.n	83b08 <_malloc_r+0x44>
   83ec6:	099a      	lsrs	r2, r3, #6
   83ec8:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83ecc:	00c9      	lsls	r1, r1, #3
   83ece:	3238      	adds	r2, #56	; 0x38
   83ed0:	e7a4      	b.n	83e1c <_malloc_r+0x358>
   83ed2:	42bc      	cmp	r4, r7
   83ed4:	d054      	beq.n	83f80 <_malloc_r+0x4bc>
   83ed6:	68bc      	ldr	r4, [r7, #8]
   83ed8:	6862      	ldr	r2, [r4, #4]
   83eda:	f022 0203 	bic.w	r2, r2, #3
   83ede:	e75e      	b.n	83d9e <_malloc_r+0x2da>
   83ee0:	f859 3908 	ldr.w	r3, [r9], #-8
   83ee4:	4599      	cmp	r9, r3
   83ee6:	f040 8086 	bne.w	83ff6 <_malloc_r+0x532>
   83eea:	f010 0f03 	tst.w	r0, #3
   83eee:	f100 30ff 	add.w	r0, r0, #4294967295
   83ef2:	d1f5      	bne.n	83ee0 <_malloc_r+0x41c>
   83ef4:	687b      	ldr	r3, [r7, #4]
   83ef6:	ea23 0304 	bic.w	r3, r3, r4
   83efa:	607b      	str	r3, [r7, #4]
   83efc:	0064      	lsls	r4, r4, #1
   83efe:	429c      	cmp	r4, r3
   83f00:	f63f aec8 	bhi.w	83c94 <_malloc_r+0x1d0>
   83f04:	2c00      	cmp	r4, #0
   83f06:	f43f aec5 	beq.w	83c94 <_malloc_r+0x1d0>
   83f0a:	421c      	tst	r4, r3
   83f0c:	4640      	mov	r0, r8
   83f0e:	f47f ae4c 	bne.w	83baa <_malloc_r+0xe6>
   83f12:	0064      	lsls	r4, r4, #1
   83f14:	421c      	tst	r4, r3
   83f16:	f100 0004 	add.w	r0, r0, #4
   83f1a:	d0fa      	beq.n	83f12 <_malloc_r+0x44e>
   83f1c:	e645      	b.n	83baa <_malloc_r+0xe6>
   83f1e:	468c      	mov	ip, r1
   83f20:	e78c      	b.n	83e3c <_malloc_r+0x378>
   83f22:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83f26:	d815      	bhi.n	83f54 <_malloc_r+0x490>
   83f28:	0bf3      	lsrs	r3, r6, #15
   83f2a:	f103 0078 	add.w	r0, r3, #120	; 0x78
   83f2e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   83f32:	00c1      	lsls	r1, r0, #3
   83f34:	e5e8      	b.n	83b08 <_malloc_r+0x44>
   83f36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   83f3a:	e6ee      	b.n	83d1a <_malloc_r+0x256>
   83f3c:	2101      	movs	r1, #1
   83f3e:	687b      	ldr	r3, [r7, #4]
   83f40:	1092      	asrs	r2, r2, #2
   83f42:	fa01 f202 	lsl.w	r2, r1, r2
   83f46:	431a      	orrs	r2, r3
   83f48:	607a      	str	r2, [r7, #4]
   83f4a:	4663      	mov	r3, ip
   83f4c:	e779      	b.n	83e42 <_malloc_r+0x37e>
   83f4e:	2301      	movs	r3, #1
   83f50:	6053      	str	r3, [r2, #4]
   83f52:	e72a      	b.n	83daa <_malloc_r+0x2e6>
   83f54:	f240 5254 	movw	r2, #1364	; 0x554
   83f58:	4293      	cmp	r3, r2
   83f5a:	d822      	bhi.n	83fa2 <_malloc_r+0x4de>
   83f5c:	0cb3      	lsrs	r3, r6, #18
   83f5e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   83f62:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   83f66:	00c1      	lsls	r1, r0, #3
   83f68:	e5ce      	b.n	83b08 <_malloc_r+0x44>
   83f6a:	f103 0b10 	add.w	fp, r3, #16
   83f6e:	e6af      	b.n	83cd0 <_malloc_r+0x20c>
   83f70:	2a54      	cmp	r2, #84	; 0x54
   83f72:	d829      	bhi.n	83fc8 <_malloc_r+0x504>
   83f74:	0b1a      	lsrs	r2, r3, #12
   83f76:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   83f7a:	00c9      	lsls	r1, r1, #3
   83f7c:	326e      	adds	r2, #110	; 0x6e
   83f7e:	e74d      	b.n	83e1c <_malloc_r+0x358>
   83f80:	4b20      	ldr	r3, [pc, #128]	; (84004 <_malloc_r+0x540>)
   83f82:	6819      	ldr	r1, [r3, #0]
   83f84:	4459      	add	r1, fp
   83f86:	6019      	str	r1, [r3, #0]
   83f88:	e6b3      	b.n	83cf2 <_malloc_r+0x22e>
   83f8a:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83f8e:	2800      	cmp	r0, #0
   83f90:	f47f aeaf 	bne.w	83cf2 <_malloc_r+0x22e>
   83f94:	eb08 030b 	add.w	r3, r8, fp
   83f98:	68ba      	ldr	r2, [r7, #8]
   83f9a:	f043 0301 	orr.w	r3, r3, #1
   83f9e:	6053      	str	r3, [r2, #4]
   83fa0:	e6ef      	b.n	83d82 <_malloc_r+0x2be>
   83fa2:	207f      	movs	r0, #127	; 0x7f
   83fa4:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83fa8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   83fac:	e5ac      	b.n	83b08 <_malloc_r+0x44>
   83fae:	f104 0108 	add.w	r1, r4, #8
   83fb2:	4628      	mov	r0, r5
   83fb4:	9300      	str	r3, [sp, #0]
   83fb6:	f000 f8b7 	bl	84128 <_free_r>
   83fba:	9b00      	ldr	r3, [sp, #0]
   83fbc:	6819      	ldr	r1, [r3, #0]
   83fbe:	e6e0      	b.n	83d82 <_malloc_r+0x2be>
   83fc0:	2001      	movs	r0, #1
   83fc2:	f04f 0900 	mov.w	r9, #0
   83fc6:	e6bd      	b.n	83d44 <_malloc_r+0x280>
   83fc8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83fcc:	d805      	bhi.n	83fda <_malloc_r+0x516>
   83fce:	0bda      	lsrs	r2, r3, #15
   83fd0:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83fd4:	00c9      	lsls	r1, r1, #3
   83fd6:	3277      	adds	r2, #119	; 0x77
   83fd8:	e720      	b.n	83e1c <_malloc_r+0x358>
   83fda:	f240 5154 	movw	r1, #1364	; 0x554
   83fde:	428a      	cmp	r2, r1
   83fe0:	d805      	bhi.n	83fee <_malloc_r+0x52a>
   83fe2:	0c9a      	lsrs	r2, r3, #18
   83fe4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   83fe8:	00c9      	lsls	r1, r1, #3
   83fea:	327c      	adds	r2, #124	; 0x7c
   83fec:	e716      	b.n	83e1c <_malloc_r+0x358>
   83fee:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83ff2:	227e      	movs	r2, #126	; 0x7e
   83ff4:	e712      	b.n	83e1c <_malloc_r+0x358>
   83ff6:	687b      	ldr	r3, [r7, #4]
   83ff8:	e780      	b.n	83efc <_malloc_r+0x438>
   83ffa:	08f0      	lsrs	r0, r6, #3
   83ffc:	f106 0308 	add.w	r3, r6, #8
   84000:	e60e      	b.n	83c20 <_malloc_r+0x15c>
   84002:	bf00      	nop
   84004:	20070990 	.word	0x20070990

00084008 <__malloc_lock>:
   84008:	4770      	bx	lr
   8400a:	bf00      	nop

0008400c <__malloc_unlock>:
   8400c:	4770      	bx	lr
   8400e:	bf00      	nop

00084010 <_sbrk_r>:
   84010:	b538      	push	{r3, r4, r5, lr}
   84012:	2300      	movs	r3, #0
   84014:	4c06      	ldr	r4, [pc, #24]	; (84030 <_sbrk_r+0x20>)
   84016:	4605      	mov	r5, r0
   84018:	4608      	mov	r0, r1
   8401a:	6023      	str	r3, [r4, #0]
   8401c:	f7fc fdbe 	bl	80b9c <_sbrk>
   84020:	1c43      	adds	r3, r0, #1
   84022:	d000      	beq.n	84026 <_sbrk_r+0x16>
   84024:	bd38      	pop	{r3, r4, r5, pc}
   84026:	6823      	ldr	r3, [r4, #0]
   84028:	2b00      	cmp	r3, #0
   8402a:	d0fb      	beq.n	84024 <_sbrk_r+0x14>
   8402c:	602b      	str	r3, [r5, #0]
   8402e:	bd38      	pop	{r3, r4, r5, pc}
   84030:	2007244c 	.word	0x2007244c

00084034 <register_fini>:
   84034:	4b02      	ldr	r3, [pc, #8]	; (84040 <register_fini+0xc>)
   84036:	b113      	cbz	r3, 8403e <register_fini+0xa>
   84038:	4802      	ldr	r0, [pc, #8]	; (84044 <register_fini+0x10>)
   8403a:	f000 b805 	b.w	84048 <atexit>
   8403e:	4770      	bx	lr
   84040:	00000000 	.word	0x00000000
   84044:	00084055 	.word	0x00084055

00084048 <atexit>:
   84048:	2300      	movs	r3, #0
   8404a:	4601      	mov	r1, r0
   8404c:	461a      	mov	r2, r3
   8404e:	4618      	mov	r0, r3
   84050:	f000 b950 	b.w	842f4 <__register_exitproc>

00084054 <__libc_fini_array>:
   84054:	b538      	push	{r3, r4, r5, lr}
   84056:	4c0a      	ldr	r4, [pc, #40]	; (84080 <__libc_fini_array+0x2c>)
   84058:	4d0a      	ldr	r5, [pc, #40]	; (84084 <__libc_fini_array+0x30>)
   8405a:	1b64      	subs	r4, r4, r5
   8405c:	10a4      	asrs	r4, r4, #2
   8405e:	d00a      	beq.n	84076 <__libc_fini_array+0x22>
   84060:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   84064:	3b01      	subs	r3, #1
   84066:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   8406a:	3c01      	subs	r4, #1
   8406c:	f855 3904 	ldr.w	r3, [r5], #-4
   84070:	4798      	blx	r3
   84072:	2c00      	cmp	r4, #0
   84074:	d1f9      	bne.n	8406a <__libc_fini_array+0x16>
   84076:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8407a:	f000 ba41 	b.w	84500 <_fini>
   8407e:	bf00      	nop
   84080:	00084510 	.word	0x00084510
   84084:	0008450c 	.word	0x0008450c

00084088 <_malloc_trim_r>:
   84088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8408a:	460c      	mov	r4, r1
   8408c:	4f23      	ldr	r7, [pc, #140]	; (8411c <_malloc_trim_r+0x94>)
   8408e:	4606      	mov	r6, r0
   84090:	f7ff ffba 	bl	84008 <__malloc_lock>
   84094:	68bb      	ldr	r3, [r7, #8]
   84096:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   8409a:	685d      	ldr	r5, [r3, #4]
   8409c:	310f      	adds	r1, #15
   8409e:	f025 0503 	bic.w	r5, r5, #3
   840a2:	4429      	add	r1, r5
   840a4:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   840a8:	f021 010f 	bic.w	r1, r1, #15
   840ac:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   840b0:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   840b4:	db07      	blt.n	840c6 <_malloc_trim_r+0x3e>
   840b6:	2100      	movs	r1, #0
   840b8:	4630      	mov	r0, r6
   840ba:	f7ff ffa9 	bl	84010 <_sbrk_r>
   840be:	68bb      	ldr	r3, [r7, #8]
   840c0:	442b      	add	r3, r5
   840c2:	4298      	cmp	r0, r3
   840c4:	d004      	beq.n	840d0 <_malloc_trim_r+0x48>
   840c6:	4630      	mov	r0, r6
   840c8:	f7ff ffa0 	bl	8400c <__malloc_unlock>
   840cc:	2000      	movs	r0, #0
   840ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840d0:	4261      	negs	r1, r4
   840d2:	4630      	mov	r0, r6
   840d4:	f7ff ff9c 	bl	84010 <_sbrk_r>
   840d8:	3001      	adds	r0, #1
   840da:	d00d      	beq.n	840f8 <_malloc_trim_r+0x70>
   840dc:	4b10      	ldr	r3, [pc, #64]	; (84120 <_malloc_trim_r+0x98>)
   840de:	68ba      	ldr	r2, [r7, #8]
   840e0:	6819      	ldr	r1, [r3, #0]
   840e2:	1b2d      	subs	r5, r5, r4
   840e4:	f045 0501 	orr.w	r5, r5, #1
   840e8:	4630      	mov	r0, r6
   840ea:	1b09      	subs	r1, r1, r4
   840ec:	6055      	str	r5, [r2, #4]
   840ee:	6019      	str	r1, [r3, #0]
   840f0:	f7ff ff8c 	bl	8400c <__malloc_unlock>
   840f4:	2001      	movs	r0, #1
   840f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840f8:	2100      	movs	r1, #0
   840fa:	4630      	mov	r0, r6
   840fc:	f7ff ff88 	bl	84010 <_sbrk_r>
   84100:	68ba      	ldr	r2, [r7, #8]
   84102:	1a83      	subs	r3, r0, r2
   84104:	2b0f      	cmp	r3, #15
   84106:	ddde      	ble.n	840c6 <_malloc_trim_r+0x3e>
   84108:	4c06      	ldr	r4, [pc, #24]	; (84124 <_malloc_trim_r+0x9c>)
   8410a:	4905      	ldr	r1, [pc, #20]	; (84120 <_malloc_trim_r+0x98>)
   8410c:	6824      	ldr	r4, [r4, #0]
   8410e:	f043 0301 	orr.w	r3, r3, #1
   84112:	1b00      	subs	r0, r0, r4
   84114:	6053      	str	r3, [r2, #4]
   84116:	6008      	str	r0, [r1, #0]
   84118:	e7d5      	b.n	840c6 <_malloc_trim_r+0x3e>
   8411a:	bf00      	nop
   8411c:	20070560 	.word	0x20070560
   84120:	20070990 	.word	0x20070990
   84124:	20070968 	.word	0x20070968

00084128 <_free_r>:
   84128:	2900      	cmp	r1, #0
   8412a:	d044      	beq.n	841b6 <_free_r+0x8e>
   8412c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84130:	460d      	mov	r5, r1
   84132:	4680      	mov	r8, r0
   84134:	f7ff ff68 	bl	84008 <__malloc_lock>
   84138:	f855 7c04 	ldr.w	r7, [r5, #-4]
   8413c:	4969      	ldr	r1, [pc, #420]	; (842e4 <_free_r+0x1bc>)
   8413e:	f1a5 0408 	sub.w	r4, r5, #8
   84142:	f027 0301 	bic.w	r3, r7, #1
   84146:	18e2      	adds	r2, r4, r3
   84148:	688e      	ldr	r6, [r1, #8]
   8414a:	6850      	ldr	r0, [r2, #4]
   8414c:	42b2      	cmp	r2, r6
   8414e:	f020 0003 	bic.w	r0, r0, #3
   84152:	d05e      	beq.n	84212 <_free_r+0xea>
   84154:	07fe      	lsls	r6, r7, #31
   84156:	6050      	str	r0, [r2, #4]
   84158:	d40b      	bmi.n	84172 <_free_r+0x4a>
   8415a:	f855 7c08 	ldr.w	r7, [r5, #-8]
   8415e:	f101 0e08 	add.w	lr, r1, #8
   84162:	1be4      	subs	r4, r4, r7
   84164:	68a5      	ldr	r5, [r4, #8]
   84166:	443b      	add	r3, r7
   84168:	4575      	cmp	r5, lr
   8416a:	d06d      	beq.n	84248 <_free_r+0x120>
   8416c:	68e7      	ldr	r7, [r4, #12]
   8416e:	60ef      	str	r7, [r5, #12]
   84170:	60bd      	str	r5, [r7, #8]
   84172:	1815      	adds	r5, r2, r0
   84174:	686d      	ldr	r5, [r5, #4]
   84176:	07ed      	lsls	r5, r5, #31
   84178:	d53e      	bpl.n	841f8 <_free_r+0xd0>
   8417a:	f043 0201 	orr.w	r2, r3, #1
   8417e:	6062      	str	r2, [r4, #4]
   84180:	50e3      	str	r3, [r4, r3]
   84182:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   84186:	d217      	bcs.n	841b8 <_free_r+0x90>
   84188:	2201      	movs	r2, #1
   8418a:	08db      	lsrs	r3, r3, #3
   8418c:	1098      	asrs	r0, r3, #2
   8418e:	684d      	ldr	r5, [r1, #4]
   84190:	4413      	add	r3, r2
   84192:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   84196:	4082      	lsls	r2, r0
   84198:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   8419c:	432a      	orrs	r2, r5
   8419e:	3808      	subs	r0, #8
   841a0:	60e0      	str	r0, [r4, #12]
   841a2:	60a7      	str	r7, [r4, #8]
   841a4:	604a      	str	r2, [r1, #4]
   841a6:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   841aa:	60fc      	str	r4, [r7, #12]
   841ac:	4640      	mov	r0, r8
   841ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   841b2:	f7ff bf2b 	b.w	8400c <__malloc_unlock>
   841b6:	4770      	bx	lr
   841b8:	0a5a      	lsrs	r2, r3, #9
   841ba:	2a04      	cmp	r2, #4
   841bc:	d852      	bhi.n	84264 <_free_r+0x13c>
   841be:	099a      	lsrs	r2, r3, #6
   841c0:	f102 0739 	add.w	r7, r2, #57	; 0x39
   841c4:	00ff      	lsls	r7, r7, #3
   841c6:	f102 0538 	add.w	r5, r2, #56	; 0x38
   841ca:	19c8      	adds	r0, r1, r7
   841cc:	59ca      	ldr	r2, [r1, r7]
   841ce:	3808      	subs	r0, #8
   841d0:	4290      	cmp	r0, r2
   841d2:	d04f      	beq.n	84274 <_free_r+0x14c>
   841d4:	6851      	ldr	r1, [r2, #4]
   841d6:	f021 0103 	bic.w	r1, r1, #3
   841da:	428b      	cmp	r3, r1
   841dc:	d232      	bcs.n	84244 <_free_r+0x11c>
   841de:	6892      	ldr	r2, [r2, #8]
   841e0:	4290      	cmp	r0, r2
   841e2:	d1f7      	bne.n	841d4 <_free_r+0xac>
   841e4:	68c3      	ldr	r3, [r0, #12]
   841e6:	60a0      	str	r0, [r4, #8]
   841e8:	60e3      	str	r3, [r4, #12]
   841ea:	609c      	str	r4, [r3, #8]
   841ec:	60c4      	str	r4, [r0, #12]
   841ee:	4640      	mov	r0, r8
   841f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   841f4:	f7ff bf0a 	b.w	8400c <__malloc_unlock>
   841f8:	6895      	ldr	r5, [r2, #8]
   841fa:	4f3b      	ldr	r7, [pc, #236]	; (842e8 <_free_r+0x1c0>)
   841fc:	4403      	add	r3, r0
   841fe:	42bd      	cmp	r5, r7
   84200:	d040      	beq.n	84284 <_free_r+0x15c>
   84202:	68d0      	ldr	r0, [r2, #12]
   84204:	f043 0201 	orr.w	r2, r3, #1
   84208:	60e8      	str	r0, [r5, #12]
   8420a:	6085      	str	r5, [r0, #8]
   8420c:	6062      	str	r2, [r4, #4]
   8420e:	50e3      	str	r3, [r4, r3]
   84210:	e7b7      	b.n	84182 <_free_r+0x5a>
   84212:	07ff      	lsls	r7, r7, #31
   84214:	4403      	add	r3, r0
   84216:	d407      	bmi.n	84228 <_free_r+0x100>
   84218:	f855 5c08 	ldr.w	r5, [r5, #-8]
   8421c:	1b64      	subs	r4, r4, r5
   8421e:	68e2      	ldr	r2, [r4, #12]
   84220:	68a0      	ldr	r0, [r4, #8]
   84222:	442b      	add	r3, r5
   84224:	60c2      	str	r2, [r0, #12]
   84226:	6090      	str	r0, [r2, #8]
   84228:	4a30      	ldr	r2, [pc, #192]	; (842ec <_free_r+0x1c4>)
   8422a:	f043 0001 	orr.w	r0, r3, #1
   8422e:	6812      	ldr	r2, [r2, #0]
   84230:	6060      	str	r0, [r4, #4]
   84232:	4293      	cmp	r3, r2
   84234:	608c      	str	r4, [r1, #8]
   84236:	d3b9      	bcc.n	841ac <_free_r+0x84>
   84238:	4b2d      	ldr	r3, [pc, #180]	; (842f0 <_free_r+0x1c8>)
   8423a:	4640      	mov	r0, r8
   8423c:	6819      	ldr	r1, [r3, #0]
   8423e:	f7ff ff23 	bl	84088 <_malloc_trim_r>
   84242:	e7b3      	b.n	841ac <_free_r+0x84>
   84244:	4610      	mov	r0, r2
   84246:	e7cd      	b.n	841e4 <_free_r+0xbc>
   84248:	1811      	adds	r1, r2, r0
   8424a:	6849      	ldr	r1, [r1, #4]
   8424c:	07c9      	lsls	r1, r1, #31
   8424e:	d444      	bmi.n	842da <_free_r+0x1b2>
   84250:	6891      	ldr	r1, [r2, #8]
   84252:	4403      	add	r3, r0
   84254:	68d2      	ldr	r2, [r2, #12]
   84256:	f043 0001 	orr.w	r0, r3, #1
   8425a:	60ca      	str	r2, [r1, #12]
   8425c:	6091      	str	r1, [r2, #8]
   8425e:	6060      	str	r0, [r4, #4]
   84260:	50e3      	str	r3, [r4, r3]
   84262:	e7a3      	b.n	841ac <_free_r+0x84>
   84264:	2a14      	cmp	r2, #20
   84266:	d816      	bhi.n	84296 <_free_r+0x16e>
   84268:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   8426c:	00ff      	lsls	r7, r7, #3
   8426e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   84272:	e7aa      	b.n	841ca <_free_r+0xa2>
   84274:	2301      	movs	r3, #1
   84276:	10aa      	asrs	r2, r5, #2
   84278:	684d      	ldr	r5, [r1, #4]
   8427a:	4093      	lsls	r3, r2
   8427c:	432b      	orrs	r3, r5
   8427e:	604b      	str	r3, [r1, #4]
   84280:	4603      	mov	r3, r0
   84282:	e7b0      	b.n	841e6 <_free_r+0xbe>
   84284:	f043 0201 	orr.w	r2, r3, #1
   84288:	614c      	str	r4, [r1, #20]
   8428a:	610c      	str	r4, [r1, #16]
   8428c:	60e5      	str	r5, [r4, #12]
   8428e:	60a5      	str	r5, [r4, #8]
   84290:	6062      	str	r2, [r4, #4]
   84292:	50e3      	str	r3, [r4, r3]
   84294:	e78a      	b.n	841ac <_free_r+0x84>
   84296:	2a54      	cmp	r2, #84	; 0x54
   84298:	d806      	bhi.n	842a8 <_free_r+0x180>
   8429a:	0b1a      	lsrs	r2, r3, #12
   8429c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   842a0:	00ff      	lsls	r7, r7, #3
   842a2:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   842a6:	e790      	b.n	841ca <_free_r+0xa2>
   842a8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   842ac:	d806      	bhi.n	842bc <_free_r+0x194>
   842ae:	0bda      	lsrs	r2, r3, #15
   842b0:	f102 0778 	add.w	r7, r2, #120	; 0x78
   842b4:	00ff      	lsls	r7, r7, #3
   842b6:	f102 0577 	add.w	r5, r2, #119	; 0x77
   842ba:	e786      	b.n	841ca <_free_r+0xa2>
   842bc:	f240 5054 	movw	r0, #1364	; 0x554
   842c0:	4282      	cmp	r2, r0
   842c2:	d806      	bhi.n	842d2 <_free_r+0x1aa>
   842c4:	0c9a      	lsrs	r2, r3, #18
   842c6:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   842ca:	00ff      	lsls	r7, r7, #3
   842cc:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   842d0:	e77b      	b.n	841ca <_free_r+0xa2>
   842d2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   842d6:	257e      	movs	r5, #126	; 0x7e
   842d8:	e777      	b.n	841ca <_free_r+0xa2>
   842da:	f043 0101 	orr.w	r1, r3, #1
   842de:	6061      	str	r1, [r4, #4]
   842e0:	6013      	str	r3, [r2, #0]
   842e2:	e763      	b.n	841ac <_free_r+0x84>
   842e4:	20070560 	.word	0x20070560
   842e8:	20070568 	.word	0x20070568
   842ec:	2007096c 	.word	0x2007096c
   842f0:	200709c0 	.word	0x200709c0

000842f4 <__register_exitproc>:
   842f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   842f8:	4c27      	ldr	r4, [pc, #156]	; (84398 <__register_exitproc+0xa4>)
   842fa:	4607      	mov	r7, r0
   842fc:	6826      	ldr	r6, [r4, #0]
   842fe:	4688      	mov	r8, r1
   84300:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   84304:	4692      	mov	sl, r2
   84306:	4699      	mov	r9, r3
   84308:	2c00      	cmp	r4, #0
   8430a:	d03c      	beq.n	84386 <__register_exitproc+0x92>
   8430c:	6865      	ldr	r5, [r4, #4]
   8430e:	2d1f      	cmp	r5, #31
   84310:	dc1a      	bgt.n	84348 <__register_exitproc+0x54>
   84312:	f105 0e01 	add.w	lr, r5, #1
   84316:	b17f      	cbz	r7, 84338 <__register_exitproc+0x44>
   84318:	2001      	movs	r0, #1
   8431a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   8431e:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   84322:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
   84326:	fa00 f205 	lsl.w	r2, r0, r5
   8432a:	4311      	orrs	r1, r2
   8432c:	2f02      	cmp	r7, #2
   8432e:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
   84332:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   84336:	d020      	beq.n	8437a <__register_exitproc+0x86>
   84338:	3502      	adds	r5, #2
   8433a:	f8c4 e004 	str.w	lr, [r4, #4]
   8433e:	2000      	movs	r0, #0
   84340:	f844 8025 	str.w	r8, [r4, r5, lsl #2]
   84344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84348:	4b14      	ldr	r3, [pc, #80]	; (8439c <__register_exitproc+0xa8>)
   8434a:	b30b      	cbz	r3, 84390 <__register_exitproc+0x9c>
   8434c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   84350:	f7ff fbb0 	bl	83ab4 <malloc>
   84354:	4604      	mov	r4, r0
   84356:	b1d8      	cbz	r0, 84390 <__register_exitproc+0x9c>
   84358:	2000      	movs	r0, #0
   8435a:	f8d6 3148 	ldr.w	r3, [r6, #328]	; 0x148
   8435e:	f04f 0e01 	mov.w	lr, #1
   84362:	6060      	str	r0, [r4, #4]
   84364:	6023      	str	r3, [r4, #0]
   84366:	4605      	mov	r5, r0
   84368:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8436c:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   84370:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   84374:	2f00      	cmp	r7, #0
   84376:	d0df      	beq.n	84338 <__register_exitproc+0x44>
   84378:	e7ce      	b.n	84318 <__register_exitproc+0x24>
   8437a:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   8437e:	431a      	orrs	r2, r3
   84380:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   84384:	e7d8      	b.n	84338 <__register_exitproc+0x44>
   84386:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   8438a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8438e:	e7bd      	b.n	8430c <__register_exitproc+0x18>
   84390:	f04f 30ff 	mov.w	r0, #4294967295
   84394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84398:	000844e8 	.word	0x000844e8
   8439c:	00083ab5 	.word	0x00083ab5
   843a0:	46697754 	.word	0x46697754
   843a4:	746c7561 	.word	0x746c7561
   843a8:	0000203a 	.word	0x0000203a
   843ac:	52504545 	.word	0x52504545
   843b0:	46204d4f 	.word	0x46204d4f
   843b4:	746c7561 	.word	0x746c7561
   843b8:	00000000 	.word	0x00000000
   843bc:	00313030 	.word	0x00313030
   843c0:	68745552 	.word	0x68745552
   843c4:	7373656c 	.word	0x7373656c
   843c8:	2e315620 	.word	0x2e315620
   843cc:	6f462030 	.word	0x6f462030
   843d0:	6c756d72 	.word	0x6c756d72
   843d4:	74532061 	.word	0x74532061
   843d8:	6e656475 	.word	0x6e656475
   843dc:	30322074 	.word	0x30322074
   843e0:	00003731 	.word	0x00003731
   843e4:	65657073 	.word	0x65657073
   843e8:	6e697564 	.word	0x6e697564
   843ec:	0000006f 	.word	0x0000006f
   843f0:	2050414d 	.word	0x2050414d
   843f4:	68676948 	.word	0x68676948
   843f8:	0000203a 	.word	0x0000203a
   843fc:	2050414d 	.word	0x2050414d
   84400:	3a776f4c 	.word	0x3a776f4c
   84404:	00000020 	.word	0x00000020
   84408:	20535054 	.word	0x20535054
   8440c:	68676948 	.word	0x68676948
   84410:	0000203a 	.word	0x0000203a
   84414:	20535054 	.word	0x20535054
   84418:	3a776f4c 	.word	0x3a776f4c
   8441c:	00000020 	.word	0x00000020
   84420:	3a544c43 	.word	0x3a544c43
   84424:	00000020 	.word	0x00000020
   84428:	3a544149 	.word	0x3a544149
   8442c:	00000020 	.word	0x00000020
   84430:	3a524641 	.word	0x3a524641
   84434:	00000020 	.word	0x00000020
   84438:	3a50414d 	.word	0x3a50414d
   8443c:	00000020 	.word	0x00000020
   84440:	3a535054 	.word	0x3a535054
   84444:	00000020 	.word	0x00000020
   84448:	3a4d5052 	.word	0x3a4d5052
   8444c:	00000020 	.word	0x00000020
   84450:	46495754 	.word	0x46495754
   84454:	746c7561 	.word	0x746c7561
   84458:	0000203a 	.word	0x0000203a
   8445c:	6c657546 	.word	0x6c657546
   84460:	6e6f4320 	.word	0x6e6f4320
   84464:	203a7473 	.word	0x203a7473
   84468:	00000000 	.word	0x00000000
   8446c:	65746641 	.word	0x65746641
   84470:	61745372 	.word	0x61745372
   84474:	6e457472 	.word	0x6e457472
   84478:	68636972 	.word	0x68636972
   8447c:	3a746350 	.word	0x3a746350
   84480:	00000020 	.word	0x00000020
   84484:	65746641 	.word	0x65746641
   84488:	61745372 	.word	0x61745372
   8448c:	6e457472 	.word	0x6e457472
   84490:	68636972 	.word	0x68636972
   84494:	6c637943 	.word	0x6c637943
   84498:	203a7365 	.word	0x203a7365
   8449c:	00000000 	.word	0x00000000
   844a0:	6c6c696d 	.word	0x6c6c696d
   844a4:	203a7369 	.word	0x203a7369
   844a8:	00000000 	.word	0x00000000
   844ac:	4f525245 	.word	0x4f525245
   844b0:	61632052 	.word	0x61632052
   844b4:	7262696c 	.word	0x7262696c
   844b8:	6f697461 	.word	0x6f697461
   844bc:	6576206e 	.word	0x6576206e
   844c0:	726f7463 	.word	0x726f7463
   844c4:	00000000 	.word	0x00000000
   844c8:	07050604 	.word	0x07050604
   844cc:	00050c00 	.word	0x00050c00
   844d0:	74696e49 	.word	0x74696e49
   844d4:	67656220 	.word	0x67656220
   844d8:	00006e69 	.word	0x00006e69
   844dc:	74696e49 	.word	0x74696e49
   844e0:	6e6f6420 	.word	0x6e6f6420
   844e4:	00000065 	.word	0x00000065

000844e8 <_global_impure_ptr>:
   844e8:	20070138                                8.. 

000844ec <_init>:
   844ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   844ee:	bf00      	nop
   844f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   844f2:	bc08      	pop	{r3}
   844f4:	469e      	mov	lr, r3
   844f6:	4770      	bx	lr

000844f8 <__init_array_start>:
   844f8:	00084035 	.word	0x00084035

000844fc <__frame_dummy_init_array_entry>:
   844fc:	00080119                                ....

00084500 <_fini>:
   84500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84502:	bf00      	nop
   84504:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84506:	bc08      	pop	{r3}
   84508:	469e      	mov	lr, r3
   8450a:	4770      	bx	lr

0008450c <__fini_array_start>:
   8450c:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007012c 	.word	0x2007012c

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <SystemCoreClock>:
2007012c:	003d0900                                ..=.

20070130 <_impure_ptr>:
20070130:	20070138 00000000                       8.. ....

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <__malloc_av_>:
	...
20070568:	20070560 20070560 20070568 20070568     `.. `.. h.. h.. 
20070578:	20070570 20070570 20070578 20070578     p.. p.. x.. x.. 
20070588:	20070580 20070580 20070588 20070588     ... ... ... ... 
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 

20070968 <__malloc_sbrk_base>:
20070968:	ffffffff                                ....

2007096c <__malloc_trim_threshold>:
2007096c:	00020000                                ....
