#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar  7 12:57:51 2018
# Process ID: 2324
# Current directory: C:/Progetto_Reti_Logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7380 C:\Progetto_Reti_Logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Progetto_Reti_Logiche/project_reti_logiche/vivado.log
# Journal file: C:/Progetto_Reti_Logiche/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.xpr
update_compile_order -fileset sources_1
create_fileset -simset sim_delay_1
set_property SOURCE_SET sources_1 [get_filesets sim_delay_1]
add_files -fileset sim_delay_1 -norecurse C:/Progetto_Reti_Logiche/test_bench/testbench_delay.vhd
update_compile_order -fileset sim_delay_1
create_fileset -simset sim_delay_2
create_fileset -simset sim_delay_3
set_property SOURCE_SET sources_1 [get_filesets sim_delay_2]
add_files -fileset sim_delay_2 -norecurse C:/Progetto_Reti_Logiche/test_bench/testbench2_delay.vhd
update_compile_order -fileset sim_delay_1
set_property SOURCE_SET sources_1 [get_filesets sim_delay_3]
add_files -fileset sim_delay_3 -norecurse C:/Progetto_Reti_Logiche/test_bench/testbench3_delay.vhd
update_compile_order -fileset sim_delay_3
create_fileset -simset sim_delay_4
set_property SOURCE_SET sources_1 [get_filesets sim_delay_4]
add_files -fileset sim_delay_4 -norecurse C:/Progetto_Reti_Logiche/test_bench/testbench4_delay.vhd
update_compile_order -fileset sim_delay_3
launch_simulation -simset sim_delay_1
source project_tb.tcl
launch_simulation -simset sim_delay_1 -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_2
source project_tb.tcl
launch_simulation -simset sim_delay_2 -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_2 -mode post-implementation -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_3
source project_tb.tcl
launch_simulation -simset sim_delay_4
source project_tb.tcl
launch_simulation -simset sim_delay_3 -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_3 -mode post-implementation -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_4 -mode post-synthesis -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_4 -mode post-implementation -type functional
source project_tb.tcl
launch_simulation -simset sim_delay_1 -mode post-implementation -type functional
source project_tb.tcl
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
current_sim simulation_7
close_sim
current_sim simulation_6
launch_simulation -simset sim_delay_4
source project_tb.tcl
close_sim
launch_simulation -simset sim_delay_4
source project_tb.tcl
close_sim
launch_simulation -simset sim_delay_4
source project_tb.tcl
close_sim
launch_simulation -simset sim_delay_4
source project_tb.tcl
close_sim
launch_simulation -simset sim_delay_4
source project_tb.tcl
close_sim
launch_simulation -simset sim_delay_4
source project_tb.tcl
close_sim
launch_simulation -simset sim_delay_4
source project_tb.tcl
current_sim simulation_6
close_sim
current_sim simulation_5
launch_simulation -simset sim_delay_3
source project_tb.tcl
current_sim simulation_3
close_sim
current_sim simulation_2
launch_simulation -simset sim_delay_2
source project_tb.tcl
current_sim simulation_1
close_sim
launch_simulation -simset sim_delay_1
source project_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
current_sim simulation_19
close_sim
current_sim simulation_12
launch_simulation -simset sim_delay_4
source project_tb.tcl
current_sim simulation_20
close_sim
launch_simulation -simset sim_delay_3
source project_tb.tcl
current_sim simulation_21
close_sim
launch_simulation -simset sim_delay_2
source project_tb.tcl
current_sim simulation_22
close_sim
launch_simulation -simset sim_delay_1
source project_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
current_sim simulation_23
close_sim
launch_simulation -simset sim_delay_4
source project_tb.tcl
current_sim simulation_24
close_sim
launch_simulation -simset sim_delay_3
source project_tb.tcl
current_sim simulation_25
close_sim
launch_simulation -simset sim_delay_2
source project_tb.tcl
current_sim simulation_26
close_sim
launch_simulation -simset sim_delay_1
source project_tb.tcl
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
refresh_design
current_design synth_1
current_design impl_1
launch_simulation -simset sim_4 -mode post-implementation -type functional
source project_tb.tcl
current_sim simulation_12
close_sim
launch_simulation -simset sim_delay_1 -mode post-implementation -type functional
source project_tb.tcl
