# FPGA-Based Digital Clock â°

A 24-hour digital clock implemented in **Verilog HDL** on an FPGA board.  
The design demonstrates clock division, counters, debouncing, and 7-segment multiplexing.

## ğŸ”§ Features
- 24-hour clock (HH:MM) with seconds tracked internally
- Clock divider generates 1 Hz, 100 Hz, and 1 kHz signals
- Debounced push buttons for hour/minute adjustment
- Multiplexed 7-segment display driver
- Blinking colon/LED indicator for seconds

## ğŸ“‚ Repository Structure
- `src/` â€“ Verilog source files  
- `sim/` â€“ Testbenches for simulation  
- `constraints/` â€“ FPGA board pin mappings (XDC/QSF)  
- `docs/` â€“ Design documentation and block diagrams  
- `output/` â€“ Demo photos and simulation results  

## â–¶ï¸ Simulation
Run the testbench in ModelSim / Vivado Simulator to verify second â†’ minute â†’ hour rollover.

## ğŸ–¥ï¸ Hardware
- **FPGA Board**: (Basys-3 / Nexys-A7 / DE10-Lite)  
- **Tools**: Xilinx Vivado / Intel Quartus

## ğŸ“¸ Demo
![7-Segment Clock](output/board_running.jpg)

---

## Author
ğŸ‘¤ Your Name  
ğŸ“§ your.email@example.com  
ğŸ”— [LinkedIn](https://linkedin.com/in/yourprofile) | [GitHub](https://github.com/yourusername)
