Date: Sat, 4 Mar 2000 16:44:04 +0100
From: Jamie Lokier <>
Subject: Re: Help in DSM design
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2000/3/4/56

Larry McVoy wrote:
> : Pages are like huge cache lines. Don't gripe about cache lines, OK?
> : Good SMP code avoids cache line ping pong. Bad code doesn't bother.
> : (then again, if the "bad" code was cheap, maybe it isn't so bad)
> 
> So you like a world were your cache line misses take 10,000
> times longer than normal, do you?  You know what, you're right.
> If you have code that is so cache insensitive that it wouldn't
> notice the difference, DSM would work great.
Larry, you're deliberately ignoring the fact that a DSM "cache line
transfer" doesn't block the requesting CPU from executing another thread
while it waits.
SMP cache line requests don't have that property.
-- Jamie
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/