// Seed: 1170568746
module module_0 (
    output wand id_0,
    output wire id_1
);
  wire id_3;
  module_2(
      id_3, id_3, id_3
  );
  integer id_4 = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output tri0 id_2,
    input wire id_3,
    input wand id_4,
    input supply0 id_5,
    output supply1 id_6,
    input uwire id_7,
    input supply0 id_8
);
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1 >= 1;
  assign id_3 = id_1;
endmodule
