Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:38:25 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : mkSMAdapter4B
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.736ns (46.405%)  route 2.005ns (53.595%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X5Y154         net (fo=50, unset)           0.349     7.236    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X5Y154         LUT4 (Prop_lut4_I0_O)        0.043     7.279    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
    SLICE_X3Y156         net (fo=12, unset)           0.281     7.560    n_434_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y156         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X3Y156         FDRE (Setup_fdre_C_R)       -0.295     6.247    mesgLengthSoFar_reg[10]
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.736ns (46.405%)  route 2.005ns (53.595%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X5Y154         net (fo=50, unset)           0.349     7.236    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X5Y154         LUT4 (Prop_lut4_I0_O)        0.043     7.279    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
    SLICE_X3Y156         net (fo=12, unset)           0.281     7.560    n_434_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y156         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X3Y156         FDRE (Setup_fdre_C_R)       -0.295     6.247    mesgLengthSoFar_reg[11]
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.736ns (46.405%)  route 2.005ns (53.595%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X5Y154         net (fo=50, unset)           0.349     7.236    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X5Y154         LUT4 (Prop_lut4_I0_O)        0.043     7.279    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
    SLICE_X3Y156         net (fo=12, unset)           0.281     7.560    n_434_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y156         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X3Y156         FDRE (Setup_fdre_C_R)       -0.295     6.247    mesgLengthSoFar_reg[8]
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.312ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.736ns (46.405%)  route 2.005ns (53.595%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X5Y154         net (fo=50, unset)           0.349     7.236    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X5Y154         LUT4 (Prop_lut4_I0_O)        0.043     7.279    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
    SLICE_X3Y156         net (fo=12, unset)           0.281     7.560    n_434_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y156         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X3Y156         FDRE (Setup_fdre_C_R)       -0.295     6.247    mesgLengthSoFar_reg[9]
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                 -1.312    

Slack (VIOLATED) :        -1.299ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.736ns (46.554%)  route 1.993ns (53.446%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X5Y154         net (fo=50, unset)           0.349     7.236    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X5Y154         LUT4 (Prop_lut4_I0_O)        0.043     7.279    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
    SLICE_X3Y155         net (fo=12, unset)           0.269     7.548    n_434_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=851, unset)          1.116     6.369    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.579    
                         clock uncertainty           -0.035     6.543    
    SLICE_X3Y155         FDRE (Setup_fdre_C_R)       -0.295     6.248    mesgLengthSoFar_reg[4]
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                 -1.299    

Slack (VIOLATED) :        -1.299ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.736ns (46.554%)  route 1.993ns (53.446%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X5Y154         net (fo=50, unset)           0.349     7.236    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X5Y154         LUT4 (Prop_lut4_I0_O)        0.043     7.279    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
    SLICE_X3Y155         net (fo=12, unset)           0.269     7.548    n_434_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=851, unset)          1.116     6.369    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.579    
                         clock uncertainty           -0.035     6.543    
    SLICE_X3Y155         FDRE (Setup_fdre_C_R)       -0.295     6.248    mesgLengthSoFar_reg[5]
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                 -1.299    

Slack (VIOLATED) :        -1.299ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.736ns (46.554%)  route 1.993ns (53.446%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X5Y154         net (fo=50, unset)           0.349     7.236    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X5Y154         LUT4 (Prop_lut4_I0_O)        0.043     7.279    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
    SLICE_X3Y155         net (fo=12, unset)           0.269     7.548    n_434_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=851, unset)          1.116     6.369    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.579    
                         clock uncertainty           -0.035     6.543    
    SLICE_X3Y155         FDRE (Setup_fdre_C_R)       -0.295     6.248    mesgLengthSoFar_reg[6]
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                 -1.299    

Slack (VIOLATED) :        -1.299ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.736ns (46.554%)  route 1.993ns (53.446%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X5Y154         net (fo=50, unset)           0.349     7.236    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X5Y154         LUT4 (Prop_lut4_I0_O)        0.043     7.279    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_1/O
    SLICE_X3Y155         net (fo=12, unset)           0.269     7.548    n_434_size_fifoc
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y155         net (fo=851, unset)          1.116     6.369    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.579    
                         clock uncertainty           -0.035     6.543    
    SLICE_X3Y155         FDRE (Setup_fdre_C_R)       -0.295     6.248    mesgLengthSoFar_reg[7]
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                 -1.299    

Slack (VIOLATED) :        -1.283ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.779ns (46.656%)  route 2.034ns (53.344%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X9Y152         net (fo=59, unset)           0.450     6.763    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.043     6.806    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
    SLICE_X3Y152         net (fo=34, unset)           0.394     7.200    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.243    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y152         net (fo=23, unset)           0.085     7.328    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.371    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X4Y154         net (fo=22, unset)           0.261     7.632    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X4Y154         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X4Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.348    wmi_mFlagF_q_0_reg[11]
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 -1.283    

Slack (VIOLATED) :        -1.283ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.779ns (46.656%)  route 2.034ns (53.344%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X9Y152         net (fo=59, unset)           0.450     6.763    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.043     6.806    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
    SLICE_X3Y152         net (fo=34, unset)           0.394     7.200    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.243    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y152         net (fo=23, unset)           0.085     7.328    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.371    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X4Y154         net (fo=22, unset)           0.261     7.632    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X4Y154         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X4Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.348    wmi_mFlagF_q_0_reg[12]
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 -1.283    

Slack (VIOLATED) :        -1.283ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.779ns (46.656%)  route 2.034ns (53.344%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X9Y152         net (fo=59, unset)           0.450     6.763    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.043     6.806    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
    SLICE_X3Y152         net (fo=34, unset)           0.394     7.200    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.243    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y152         net (fo=23, unset)           0.085     7.328    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.371    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X4Y154         net (fo=22, unset)           0.261     7.632    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X4Y154         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X4Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.348    wmi_mFlagF_q_0_reg[13]
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 -1.283    

Slack (VIOLATED) :        -1.283ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.779ns (46.656%)  route 2.034ns (53.344%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X9Y152         net (fo=59, unset)           0.450     6.763    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.043     6.806    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
    SLICE_X3Y152         net (fo=34, unset)           0.394     7.200    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.243    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y152         net (fo=23, unset)           0.085     7.328    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.371    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X4Y154         net (fo=22, unset)           0.261     7.632    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X4Y154         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X4Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.348    wmi_mFlagF_q_0_reg[3]
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 -1.283    

Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.736ns (45.708%)  route 2.062ns (54.292%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X5Y155         net (fo=50, unset)           0.439     7.326    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X5Y155         LUT4 (Prop_lut4_I0_O)        0.043     7.369    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_2/O
    SLICE_X3Y154         net (fo=12, unset)           0.248     7.617    mesgLengthSoFar__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y154         net (fo=851, unset)          1.116     6.369    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.579    
                         clock uncertainty           -0.035     6.543    
    SLICE_X3Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.349    mesgLengthSoFar_reg[0]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.736ns (45.708%)  route 2.062ns (54.292%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X5Y155         net (fo=50, unset)           0.439     7.326    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X5Y155         LUT4 (Prop_lut4_I0_O)        0.043     7.369    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_2/O
    SLICE_X3Y154         net (fo=12, unset)           0.248     7.617    mesgLengthSoFar__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y154         net (fo=851, unset)          1.116     6.369    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.579    
                         clock uncertainty           -0.035     6.543    
    SLICE_X3Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.349    mesgLengthSoFar_reg[1]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.736ns (45.708%)  route 2.062ns (54.292%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X5Y155         net (fo=50, unset)           0.439     7.326    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X5Y155         LUT4 (Prop_lut4_I0_O)        0.043     7.369    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_2/O
    SLICE_X3Y154         net (fo=12, unset)           0.248     7.617    mesgLengthSoFar__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y154         net (fo=851, unset)          1.116     6.369    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.579    
                         clock uncertainty           -0.035     6.543    
    SLICE_X3Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.349    mesgLengthSoFar_reg[2]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            mesgLengthSoFar_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.736ns (45.708%)  route 2.062ns (54.292%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X5Y155         net (fo=50, unset)           0.439     7.326    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X5Y155         LUT4 (Prop_lut4_I0_O)        0.043     7.369    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/mesgLengthSoFar[0]_i_2/O
    SLICE_X3Y154         net (fo=12, unset)           0.248     7.617    mesgLengthSoFar__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X3Y154         net (fo=851, unset)          1.116     6.369    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.579    
                         clock uncertainty           -0.035     6.543    
    SLICE_X3Y154         FDRE (Setup_fdre_C_CE)      -0.194     6.349    mesgLengthSoFar_reg[3]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.266ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.779ns (46.853%)  route 2.018ns (53.147%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X9Y152         net (fo=59, unset)           0.450     6.763    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.043     6.806    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
    SLICE_X3Y152         net (fo=34, unset)           0.394     7.200    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.243    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y152         net (fo=23, unset)           0.085     7.328    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.371    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X1Y153         net (fo=22, unset)           0.245     7.616    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X1Y153         net (fo=851, unset)          1.116     6.369    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.579    
                         clock uncertainty           -0.035     6.543    
    SLICE_X1Y153         FDRE (Setup_fdre_C_CE)      -0.194     6.349    wmi_mFlagF_q_0_reg[1]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 -1.266    

Slack (VIOLATED) :        -1.266ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.779ns (46.853%)  route 2.018ns (53.147%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X9Y152         net (fo=59, unset)           0.450     6.763    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.043     6.806    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
    SLICE_X3Y152         net (fo=34, unset)           0.394     7.200    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.243    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y152         net (fo=23, unset)           0.085     7.328    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.371    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X1Y153         net (fo=22, unset)           0.245     7.616    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X1Y153         net (fo=851, unset)          1.116     6.369    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.579    
                         clock uncertainty           -0.035     6.543    
    SLICE_X1Y153         FDRE (Setup_fdre_C_CE)      -0.194     6.349    wmi_mFlagF_q_0_reg[23]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 -1.266    

Slack (VIOLATED) :        -1.266ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.779ns (46.853%)  route 2.018ns (53.147%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X9Y152         net (fo=59, unset)           0.450     6.763    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.043     6.806    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
    SLICE_X3Y152         net (fo=34, unset)           0.394     7.200    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.243    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y152         net (fo=23, unset)           0.085     7.328    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.371    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X0Y153         net (fo=22, unset)           0.245     7.616    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X0Y153         net (fo=851, unset)          1.116     6.369    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.579    
                         clock uncertainty           -0.035     6.543    
    SLICE_X0Y153         FDRE (Setup_fdre_C_CE)      -0.194     6.349    wmi_mFlagF_q_0_reg[4]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 -1.266    

Slack (VIOLATED) :        -1.266ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.779ns (46.853%)  route 2.018ns (53.147%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.369ns = ( 6.369 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X9Y152         net (fo=59, unset)           0.450     6.763    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.043     6.806    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
    SLICE_X3Y152         net (fo=34, unset)           0.394     7.200    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X3Y152         LUT6 (Prop_lut6_I1_O)        0.043     7.243    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_3/O
    SLICE_X3Y152         net (fo=23, unset)           0.085     7.328    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_q_0[31]_i_3
    SLICE_X3Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.371    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_0[31]_i_1/O
    SLICE_X1Y153         net (fo=22, unset)           0.245     7.616    wmi_mFlagF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X1Y153         net (fo=851, unset)          1.116     6.369    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.579    
                         clock uncertainty           -0.035     6.543    
    SLICE_X1Y153         FDRE (Setup_fdre_C_CE)      -0.194     6.349    wmi_mFlagF_q_0_reg[9]
  -------------------------------------------------------------------
                         required time                          6.349    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 -1.266    

Slack (VIOLATED) :        -1.247ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.747ns (47.357%)  route 1.942ns (52.643%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X7Y148         net (fo=59, unset)           0.545     6.858    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X7Y148         LUT4 (Prop_lut4_I0_O)        0.043     6.901    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_c_r[0]_i_2/O
    SLICE_X7Y149         net (fo=37, unset)           0.209     7.110    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_c_r[0]_i_2
    SLICE_X7Y149         LUT4 (Prop_lut4_I1_O)        0.054     7.164    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[31]_i_1/O
    SLICE_X5Y153         net (fo=30, unset)           0.344     7.508    wmi_reqF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X5Y153         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X5Y153         FDRE (Setup_fdre_C_CE)      -0.282     6.260    wmi_reqF_q_0_reg[16]
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                 -1.247    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_dhF_q_0_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.736ns (44.331%)  route 2.180ns (55.669%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 6.515 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X0Y150         net (fo=50, unset)           0.378     7.265    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X0Y150         LUT6 (Prop_lut6_I2_O)        0.043     7.308    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_dhF_q_0[37]_i_1/O
    SLICE_X0Y149         net (fo=35, unset)           0.427     7.735    wmi_dhF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X0Y149         net (fo=851, unset)          1.262     6.515    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.725    
                         clock uncertainty           -0.035     6.689    
    SLICE_X0Y149         FDSE (Setup_fdse_C_CE)      -0.194     6.495    wmi_dhF_q_0_reg[19]
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_dhF_q_0_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.736ns (44.331%)  route 2.180ns (55.669%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 6.515 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X0Y150         net (fo=50, unset)           0.378     7.265    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X0Y150         LUT6 (Prop_lut6_I2_O)        0.043     7.308    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_dhF_q_0[37]_i_1/O
    SLICE_X0Y149         net (fo=35, unset)           0.427     7.735    wmi_dhF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X0Y149         net (fo=851, unset)          1.262     6.515    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.725    
                         clock uncertainty           -0.035     6.689    
    SLICE_X0Y149         FDSE (Setup_fdse_C_CE)      -0.194     6.495    wmi_dhF_q_0_reg[25]
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_dhF_q_0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.736ns (44.331%)  route 2.180ns (55.669%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 6.515 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X3Y148         net (fo=59, unset)           0.531     6.844    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X3Y148         LUT3 (Prop_lut3_I0_O)        0.043     6.887    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5/O
    SLICE_X0Y150         net (fo=50, unset)           0.378     7.265    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_genblk5_0.fifo_36_bl_1.fifo_36_bl_1_i_5
    SLICE_X0Y150         LUT6 (Prop_lut6_I2_O)        0.043     7.308    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_dhF_q_0[37]_i_1/O
    SLICE_X0Y149         net (fo=35, unset)           0.427     7.735    wmi_dhF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X0Y149         net (fo=851, unset)          1.262     6.515    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.725    
                         clock uncertainty           -0.035     6.689    
    SLICE_X0Y149         FDRE (Setup_fdre_C_CE)      -0.194     6.495    wmi_dhF_q_0_reg[26]
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.747ns (47.486%)  route 1.932ns (52.514%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X7Y148         net (fo=59, unset)           0.545     6.858    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X7Y148         LUT4 (Prop_lut4_I0_O)        0.043     6.901    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_c_r[0]_i_2/O
    SLICE_X7Y149         net (fo=37, unset)           0.209     7.110    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_c_r[0]_i_2
    SLICE_X7Y149         LUT4 (Prop_lut4_I1_O)        0.054     7.164    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[31]_i_1/O
    SLICE_X7Y153         net (fo=30, unset)           0.334     7.498    wmi_reqF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X7Y153         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X7Y153         FDSE (Setup_fdse_C_CE)      -0.282     6.260    wmi_reqF_q_0_reg[13]
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                 -1.237    

Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.747ns (47.486%)  route 1.932ns (52.514%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X7Y148         net (fo=59, unset)           0.545     6.858    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X7Y148         LUT4 (Prop_lut4_I0_O)        0.043     6.901    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_c_r[0]_i_2/O
    SLICE_X7Y149         net (fo=37, unset)           0.209     7.110    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_c_r[0]_i_2
    SLICE_X7Y149         LUT4 (Prop_lut4_I1_O)        0.054     7.164    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[31]_i_1/O
    SLICE_X7Y153         net (fo=30, unset)           0.334     7.498    wmi_reqF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X7Y153         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X7Y153         FDSE (Setup_fdse_C_CE)      -0.282     6.260    wmi_reqF_q_0_reg[15]
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                 -1.237    

Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.747ns (47.486%)  route 1.932ns (52.514%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X7Y148         net (fo=59, unset)           0.545     6.858    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X7Y148         LUT4 (Prop_lut4_I0_O)        0.043     6.901    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_c_r[0]_i_2/O
    SLICE_X7Y149         net (fo=37, unset)           0.209     7.110    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_c_r[0]_i_2
    SLICE_X7Y149         LUT4 (Prop_lut4_I1_O)        0.054     7.164    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[31]_i_1/O
    SLICE_X7Y153         net (fo=30, unset)           0.334     7.498    wmi_reqF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X7Y153         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X7Y153         FDSE (Setup_fdse_C_CE)      -0.282     6.260    wmi_reqF_q_0_reg[19]
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                 -1.237    

Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.747ns (47.486%)  route 1.932ns (52.514%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 6.368 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X7Y148         net (fo=59, unset)           0.545     6.858    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X7Y148         LUT4 (Prop_lut4_I0_O)        0.043     6.901    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_c_r[0]_i_2/O
    SLICE_X7Y149         net (fo=37, unset)           0.209     7.110    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_c_r[0]_i_2
    SLICE_X7Y149         LUT4 (Prop_lut4_I1_O)        0.054     7.164    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[31]_i_1/O
    SLICE_X7Y153         net (fo=30, unset)           0.334     7.498    wmi_reqF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X7Y153         net (fo=851, unset)          1.115     6.368    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.578    
                         clock uncertainty           -0.035     6.542    
    SLICE_X7Y153         FDRE (Setup_fdre_C_CE)      -0.282     6.260    wmi_reqF_q_0_reg[8]
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                 -1.237    

Slack (VIOLATED) :        -1.237ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_mFlagF_q_1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.779ns (47.874%)  route 1.937ns (52.126%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 6.317 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X9Y152         net (fo=59, unset)           0.450     6.763    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X9Y152         LUT5 (Prop_lut5_I1_O)        0.043     6.806    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_c_r[1]_i_4/O
    SLICE_X9Y151         net (fo=34, unset)           0.213     7.019    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_mFlagF_c_r[1]_i_4
    SLICE_X9Y151         LUT5 (Prop_lut5_I0_O)        0.043     7.062    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[27]_i_2/O
    SLICE_X9Y152         net (fo=25, unset)           0.160     7.222    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[27]_i_2
    SLICE_X9Y152         LUT5 (Prop_lut5_I0_O)        0.043     7.265    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_mFlagF_q_1[31]_i_1/O
    SLICE_X9Y152         net (fo=22, unset)           0.270     7.535    wmi_mFlagF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X9Y152         net (fo=851, unset)          1.064     6.317    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.527    
                         clock uncertainty           -0.035     6.491    
    SLICE_X9Y152         FDRE (Setup_fdre_C_CE)      -0.194     6.297    wmi_mFlagF_q_1_reg[26]
  -------------------------------------------------------------------
                         required time                          6.297    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 -1.237    

Slack (VIOLATED) :        -1.231ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wmi_reqF_q_0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wciS0_Clk rise@3.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.747ns (47.902%)  route 1.900ns (52.098%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.317ns = ( 6.317 - 3.000 ) 
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    AF30                                              0.000     0.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.792     2.383    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X0Y29         net (fo=851, unset)          1.356     3.819    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[52])
                                                      1.564     5.383    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[52]
    SLICE_X10Y147        net (fo=8, unset)            0.620     6.003    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wsiS_reqFifo__D_OUT[52]
    SLICE_X10Y147        LUT4 (Prop_lut4_I0_O)        0.043     6.046    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_7/O
    SLICE_X10Y147        net (fo=1, unset)            0.224     6.270    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_7
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.043     6.313    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_1[28]_i_2/O
    SLICE_X7Y148         net (fo=59, unset)           0.545     6.858    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_q_1[28]_i_2
    SLICE_X7Y148         LUT4 (Prop_lut4_I0_O)        0.043     6.901    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_c_r[0]_i_2/O
    SLICE_X7Y149         net (fo=37, unset)           0.209     7.110    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/n_0_wmi_reqF_c_r[0]_i_2
    SLICE_X7Y149         LUT4 (Prop_lut4_I1_O)        0.054     7.164    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/wmi_reqF_q_0[31]_i_1/O
    SLICE_X8Y150         net (fo=30, unset)           0.302     7.466    wmi_reqF_q_0__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      3.000     3.000    
    AF30                                              0.000     3.000    wciS0_Clk
    AF30                 net (fo=0)                   0.000     3.000    wciS0_Clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     3.476    wciS0_Clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.705     5.181    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.253    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X8Y150         net (fo=851, unset)          1.064     6.317    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.209     6.527    
                         clock uncertainty           -0.035     6.491    
    SLICE_X8Y150         FDRE (Setup_fdre_C_CE)      -0.257     6.234    wmi_reqF_q_0_reg[10]
  -------------------------------------------------------------------
                         required time                          6.234    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 -1.231    




