# Reading C:/modeltech64_10.1a/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.1a Feb 22 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {test_test_sch_tb.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1a Compiler 2012.02 Feb 21 2012
# -- Compiling module bitRevRam
# 
# Top level modules:
# 	bitRevRam
# Model Technology ModelSim SE-64 vlog 10.1a Compiler 2012.02 Feb 21 2012
# -- Compiling module inputData_RRAM_test
# 
# Top level modules:
# 	inputData_RRAM_test
# Model Technology ModelSim SE-64 vlog 10.1a Compiler 2012.02 Feb 21 2012
# -- Compiling module bitRevOrderSM
# 
# Top level modules:
# 	bitRevOrderSM
# Model Technology ModelSim SE-64 vlog 10.1a Compiler 2012.02 Feb 21 2012
# -- Compiling module test
# 
# Top level modules:
# 	test
# Model Technology ModelSim SE-64 vlog 10.1a Compiler 2012.02 Feb 21 2012
# -- Compiling module test_test_sch_tb
# 
# Top level modules:
# 	test_test_sch_tb
# Model Technology ModelSim SE-64 vlog 10.1a Compiler 2012.02 Feb 21 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L secureip -lib work -voptargs=\"+acc\" -t 1ps work.test_test_sch_tb glbl 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "bitRevOrderSM(fast)".
# 
# Loading work.test_test_sch_tb(fast)
# Loading work.test(fast)
# Loading work.bitRevOrderSM(fast)
# Loading work.bitRevRam(fast)
# Loading work.inputData_RRAM_test(fast)
# Loading work.glbl(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
