` timescale 1ns/1ns

module Mux_2x1_tb();
	parameter DATA_WIDTH = 2, SEL_WIDTH = 1;
	reg clk,sel;
	reg [DATA_WIDTH-1:0] in;
	wire out;

	Mux_2x1 #(.DATA_WIDTH(DATA_WIDTH), .SEL_WIDTH(SEL_WIDTH)) mux(.clk(clk), .in(in), .sel(sel), .out(out));

	initial begin
		clk = 0;
		$monitor($time , "Select = %b, Input = %b, Result = %b ", sel, in, out);
		#5 sel = 1'b0; in = 2'b01;
		#5 sel = 1'b1;
		#5 $finish;
	end
	
	always #5 clk = ~clk;

endmodule
