{
    "design_name": "bsg_sbox",
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.sv",
        "basejump_stl/bsg_dataflow/bsg_sbox.sv",
        "basejump_stl/bsg_dataflow/bsg_scatter_gather.sv",
        "basejump_stl/bsg_dataflow/bsg_two_fifo.sv",
        "basejump_stl/bsg_mem/bsg_mem_1r1w.sv",
        "basejump_stl/bsg_mem/bsg_mem_1r1w_synth.sv"
    ],
    "run_config": [
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with small size at a clock period (in num of FO4) = 30",
            "design_size": "small",
            "name": "bsg_sbox_small_clk_30_FO4",
            "parameters": [
                "num_channels_p=4",
                "channel_width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "40",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with small size at a clock period (in num of FO4) = 40",
            "design_size": "small",
            "name": "bsg_sbox_small_clk_40_FO4",
            "parameters": [
                "num_channels_p=4",
                "channel_width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "50",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with small size at a clock period (in num of FO4) = 50",
            "design_size": "small",
            "name": "bsg_sbox_small_clk_50_FO4",
            "parameters": [
                "num_channels_p=4",
                "channel_width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "60",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with small size at a clock period (in num of FO4) = 60",
            "design_size": "small",
            "name": "bsg_sbox_small_clk_60_FO4",
            "parameters": [
                "num_channels_p=4",
                "channel_width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "70",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with small size at a clock period (in num of FO4) = 70",
            "design_size": "small",
            "name": "bsg_sbox_small_clk_70_FO4",
            "parameters": [
                "num_channels_p=4",
                "channel_width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "80",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with small size at a clock period (in num of FO4) = 80",
            "design_size": "small",
            "name": "bsg_sbox_small_clk_80_FO4",
            "parameters": [
                "num_channels_p=4",
                "channel_width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "90",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with small size at a clock period (in num of FO4) = 90",
            "design_size": "small",
            "name": "bsg_sbox_small_clk_90_FO4",
            "parameters": [
                "num_channels_p=4",
                "channel_width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "100",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with small size at a clock period (in num of FO4) = 100",
            "design_size": "small",
            "name": "bsg_sbox_small_clk_100_FO4",
            "parameters": [
                "num_channels_p=4",
                "channel_width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with large size at a clock period (in num of FO4) = 30",
            "design_size": "large",
            "name": "bsg_sbox_large_clk_30_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "40",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with large size at a clock period (in num of FO4) = 40",
            "design_size": "large",
            "name": "bsg_sbox_large_clk_40_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "50",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with large size at a clock period (in num of FO4) = 50",
            "design_size": "large",
            "name": "bsg_sbox_large_clk_50_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "60",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with large size at a clock period (in num of FO4) = 60",
            "design_size": "large",
            "name": "bsg_sbox_large_clk_60_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "70",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with large size at a clock period (in num of FO4) = 70",
            "design_size": "large",
            "name": "bsg_sbox_large_clk_70_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "80",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with large size at a clock period (in num of FO4) = 80",
            "design_size": "large",
            "name": "bsg_sbox_large_clk_80_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "90",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with large size at a clock period (in num of FO4) = 90",
            "design_size": "large",
            "name": "bsg_sbox_large_clk_90_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "100",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with large size at a clock period (in num of FO4) = 100",
            "design_size": "large",
            "name": "bsg_sbox_large_clk_100_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with very_large size at a clock period (in num of FO4) = 30",
            "design_size": "very_large",
            "name": "bsg_sbox_very_large_clk_30_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "40",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with very_large size at a clock period (in num of FO4) = 40",
            "design_size": "very_large",
            "name": "bsg_sbox_very_large_clk_40_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "50",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with very_large size at a clock period (in num of FO4) = 50",
            "design_size": "very_large",
            "name": "bsg_sbox_very_large_clk_50_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "60",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with very_large size at a clock period (in num of FO4) = 60",
            "design_size": "very_large",
            "name": "bsg_sbox_very_large_clk_60_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "70",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with very_large size at a clock period (in num of FO4) = 70",
            "design_size": "very_large",
            "name": "bsg_sbox_very_large_clk_70_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "80",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with very_large size at a clock period (in num of FO4) = 80",
            "design_size": "very_large",
            "name": "bsg_sbox_very_large_clk_80_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "90",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with very_large size at a clock period (in num of FO4) = 90",
            "design_size": "very_large",
            "name": "bsg_sbox_very_large_clk_90_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "100",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with very_large size at a clock period (in num of FO4) = 100",
            "design_size": "very_large",
            "name": "bsg_sbox_very_large_clk_100_FO4",
            "parameters": [
                "num_channels_p=11",
                "channel_width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with medium size at a clock period (in num of FO4) = 30",
            "design_size": "medium",
            "name": "bsg_sbox_medium_clk_30_FO4",
            "parameters": [
                "num_channels_p=8",
                "channel_width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "40",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with medium size at a clock period (in num of FO4) = 40",
            "design_size": "medium",
            "name": "bsg_sbox_medium_clk_40_FO4",
            "parameters": [
                "num_channels_p=8",
                "channel_width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "50",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with medium size at a clock period (in num of FO4) = 50",
            "design_size": "medium",
            "name": "bsg_sbox_medium_clk_50_FO4",
            "parameters": [
                "num_channels_p=8",
                "channel_width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "60",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with medium size at a clock period (in num of FO4) = 60",
            "design_size": "medium",
            "name": "bsg_sbox_medium_clk_60_FO4",
            "parameters": [
                "num_channels_p=8",
                "channel_width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "70",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with medium size at a clock period (in num of FO4) = 70",
            "design_size": "medium",
            "name": "bsg_sbox_medium_clk_70_FO4",
            "parameters": [
                "num_channels_p=8",
                "channel_width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "80",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with medium size at a clock period (in num of FO4) = 80",
            "design_size": "medium",
            "name": "bsg_sbox_medium_clk_80_FO4",
            "parameters": [
                "num_channels_p=8",
                "channel_width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "90",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with medium size at a clock period (in num of FO4) = 90",
            "design_size": "medium",
            "name": "bsg_sbox_medium_clk_90_FO4",
            "parameters": [
                "num_channels_p=8",
                "channel_width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "100",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "The switchbox concentrates working channel signals to reduce the complexity of downstream logic with medium size at a clock period (in num of FO4) = 100",
            "design_size": "medium",
            "name": "bsg_sbox_medium_clk_100_FO4",
            "parameters": [
                "num_channels_p=8",
                "channel_width_p=32"
            ]
        }
    ],
    "include_path": [
        "basejump_stl/bsg_misc/"
    ]
}