$date
	Tue Mar 27 14:55:51 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! behave_sum $end
$var wire 1 " behave_carry_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % carry_in $end
$scope module FA1 $end
$var wire 1 % Carry_In $end
$var wire 1 " Carry_Out $end
$var wire 1 # IN1 $end
$var wire 1 $ IN2 $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1!
1%
#2
1!
0%
1$
#3
0!
1"
1%
#4
1!
0"
0%
0$
1#
#5
0!
1"
1%
#6
0%
1$
#7
1!
1%
#8
