INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sources_1/ip/Selecter_0/sources_1/new/Selecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selecter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sources_1/ip/Selecter_0/sim/Selecter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selecter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sources_1/new/bjq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bjq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sim_1/new/bjq_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bjq_sim
