Lab 1 - Register File
====================

This contains the verilog code for a basic register file. The pdf serves as a better Readme with a diagram as well as notations of modules implemented in the code.
