Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 8d4fd95591f4436aa03e063dbe93eb52 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot countBCDLento_tb_behav xil_defaultlib.countBCDLento_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture countbcd_behavior_arq of entity xil_defaultlib.countBCD [countbcd_default]
Compiling architecture genena_arch of entity xil_defaultlib.genEna [genena_default]
Compiling architecture countbcdlento_arq of entity xil_defaultlib.countBCDLento [\countBCDLento(ciclos=4)\]
Compiling architecture countbcdlento_arq of entity xil_defaultlib.countbcdlento_tb
Built simulation snapshot countBCDLento_tb_behav
