design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/project_4,top,RUN_2025.06.01_19.31.16,flow failed,0h18m35s0ms,0h13m33s0ms,98100.68308987435,0.193707694425,34335.23908145602,-1,51.692800000000005,898.61,5324,0,0,0,0,0,0,0,8,8,0,0,392878,69124,-2.08,-3.45,0.0,0.0,-10.26,-52.61,-97.43,0.0,0.0,-294.54,149583230.0,0.0,46.08,48.98,39.3,38.05,31.33,3469,4797,54,1382,0,0,0,4471,1,0,14,36,319,79,15,2305,1074,1056,24,6622,2512,4318,6446,6651,26549,178615.056,0.00812,0.00461,5.45e-05,0.0103,0.00592,4.45e-08,0.0118,0.00703,8.15e-08,5.04,20.259999999999998,49.3583415597236,10,1,35,25,25,0.3,1,10,0.75,1,sky130_fd_sc_hd,AREA 0
