<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h' l='464' type='void llvm::InstructionSelector::MatcherState::MatcherState(unsigned int MaxRenderers)'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelector.cpp' l='31' ll='32' type='void llvm::InstructionSelector::MatcherState::MatcherState(unsigned int MaxRenderers)'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='29' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelectorC1ERKN4llvm20AArch64TargetMachineERKNS1_16AArch64SubtargetERKNS1_23AArch64RegisterBankInfoE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='29' u='c' c='_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='29' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelectorC1ERKN4llvm20ARMBaseTargetMachineERKNS1_12ARMSubtargetERKNS1_19ARMRegisterBankInfoE'/>
<use f='llvm/build/lib/Target/Mips/MipsGenGlobalISel.inc' l='29' u='c' c='_ZN12_GLOBAL__N_123MipsInstructionSelectorC1ERKN4llvm17MipsTargetMachineERKNS1_13MipsSubtargetERKNS1_20MipsRegisterBankInfoE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenGlobalISel.inc' l='29' u='c' c='_ZN12_GLOBAL__N_122PPCInstructionSelectorC1ERKN4llvm16PPCTargetMachineERKNS1_12PPCSubtargetERKNS1_19PPCRegisterBankInfoE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenGlobalISel.inc' l='29' u='c' c='_ZN12_GLOBAL__N_124RISCVInstructionSelectorC1ERKN4llvm18RISCVTargetMachineERKNS1_14RISCVSubtargetERKNS1_21RISCVRegisterBankInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='29' u='c' c='_ZN12_GLOBAL__N_122X86InstructionSelectorC1ERKN4llvm16X86TargetMachineERKNS1_12X86SubtargetERKNS1_19X86RegisterBankInfoE'/>
