# RISC-V_ALU_processor
This processsor utilized RISC architecture.

## ALU unit
![image](https://github.com/Sourabhsinghchouhan/Single_cycle_ALU/assets/145453605/5ad433bd-a6dc-4523-863e-202af229ee03)

## Types of instruction

### R-Type(Register) instructions:
![image](https://github.com/Sourabhsinghchouhan/Single_cycle_ALU/assets/145453605/633ead17-5e6f-40c8-89ce-4a599ff7c3cb)
### I-Type(Immediate) instruction:
![image](https://github.com/Sourabhsinghchouhan/Single_cycle_ALU/assets/145453605/dbd62333-0d29-49ba-9032-e37674e6fe08)
### S-Type(Store) instruction:
![image](https://github.com/Sourabhsinghchouhan/Single_cycle_ALU/assets/145453605/1644b80e-4aa5-4119-acc2-07af9b2214ba)
### B-Type(Branch) instruction:
![image](https://github.com/Sourabhsinghchouhan/Single_cycle_ALU/assets/145453605/5f8a1c50-57b0-464c-a39c-b9fba5ff28dd)



```
            dut.Instruction_Memory.mem[0] = 32'hFFC4A303;
            dut.Data_Memory.mem[20] = 15;
            dut.Register_File.Register[9] = 24;
```

![image](https://github.com/Sourabhsinghchouhan/Single_cycle_ALU/assets/145453605/f5de30a2-0ec1-448c-a6d3-1b325fd97b00)
