
#Circuit Summary:
#---------------
#number of inputs = 50
#number of outputs = 22
#number of gates = 2082
#number of wires = 2132
#atpg: cputime for reading in circuit ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c3540.ckt: 0.0s 0.0s

#FAULT COVERAGE RESULTS :
#number of test vectors = 161
#total number of gate faults (uncollapsed) = 7910
#total number of detected faults = 1840
#total gate fault coverage = 23.26%
#number of equivalent gate faults (collapsed) = 7866
#number of equivalent detected faults = 1812
#equivalent gate fault coverage = 23.04%

T'11011101100011010011011111101010111011100100001101 1'
T'11111011111111111111111111111111111111111111111111 1'
T'00000000000001010010001100100011111001010110111100 1'
T'00001000000001100111000011001010000011010100100010 1'
T'11011000000011011100101000010100101101010011110011 0'
T'01101000000010001101101000010111001010010001111101 1'
T'11010000100000000000001000000000000000000000000001 1'
T'11110100100001111111101101001110110010000101101011 1'
T'11110110101111111111100101111111111111111111111110 1'
T'11111010000011111111100001111111111111111111111111 0'
T'00111000000000000001110001011111110000010111101000 1'
T'11010000011110011001110101110111000110010011101001 1'
T'11011000000011111111110111111111111111111111111110 1'
T'11101111111111011100100101001111111100111010010101 0'
T'11111000010011111111100001111111111111111111111111 0'
T'11110110001010011010001011110011110110100110100100 1'
T'11111000001011111111100001111111111111111111111111 0'
T'11111000000011111101110001010001011001010001011110 1'
T'11110000110111010111010001000110001010110010001101 1'
T'11110101111100111110110001011110011011100100011000 1'
T'11110110001010010000100000111111110111010100100011 1'
T'11010111111110010001101001001011100100001110111110 1'
T'11111101011111100101111101111001010010100101011010 1'
T'11110011011011101011000111110110001100010101101110 1'
T'11110100110100110110110101100010110110010100111110 1'
T'11011010000000000000000000000000000000000000010000 1'
T'11100110011000001100011000011100100110010110110111 1'
T'11011111111111111111101111111111111111111111111110 1'
T'11111101110111111111100001111111111111111111110111 1'
T'11010000010000011000100001111010001001010010001011 1'
T'11110000000100000000000001000000000000000000001001 1'
T'11111100110011111111100001111111111111111111111110 1'
T'11110001000101000111000001100010000000101011001001 1'
T'11111100010011111111100001111111111111111111111110 1'
T'11111001101110101000010001111110011001111010101111 1'
T'11111111111011111111111111111111111111111111110111 1'
T'11011000000011111111100001111111111111111111111111 1'
T'11101111111110111000111000110010101101010111110010 1'
T'10110111111110111001011011010111110001111011001100 1'
T'11110111011111010010011011001001110101110001100100 1'
T'11111011111010011000100001101110010110100110111001 1'
T'11111111010101100010000001111111111111100001110001 1'
T'01101000000001001000100010001111111101000001000111 0'
T'11010111110111001101111010011111111100011111110101 0'
T'10010110111001100001011101011111111100010000100111 1'
T'11111011111111111111111111111111100111111111111111 1'
T'11110100000001101011000000111111111101110110100100 0'
T'11111010110111110111110111001011000001010000011110 1'
T'11110000110110000100110101111111110000000000001110 1'
T'10111000000011100001110000000110011010011111010100 1'
T'10011001011000111000010101111111111010000010101111 1'
T'11111000011111111011110001100001000101101001111001 1'
T'00010100010100010011001001001111101100001101000111 0'
T'01000110010010101100101100101111011111010000010001 0'
T'01110001000001110001100001101111111110101101101100 1'
T'11100000000111101011000100101101111101111001101100 1'
T'10100000000000000000000000001111111100000000000000 0'
T'00101010000001001000111010111011111110110001010011 1'
T'11000100111101101100001111010110100010111110001000 1'
T'11010000111110011010000001001110111111000000100001 1'
T'11011111101111101011100101111000010000001110011000 1'
T'00001000000010101111100000100111111110111001001101 1'
T'11111111111101111111111111111111111111111111111110 1'
T'11110100100110001011110000011000101110011110100110 1'
T'10000000001001011110100000001011000111010101001000 1'
T'11110100011101100011100111001100110100100110010111 1'
T'00000111000000000000000000000000000000000000000001 0'
T'11110001110111000100000001111011101000000001111101 1'
T'11110110111111101011101010011111111100110110111101 1'
T'11000101111111111001011111001111111100001111111100 1'
T'11110111000000011111000001100010000001111011101100 1'
T'10101000000011011100110000010000000001100100000011 1'
T'10111000000011011111110101000000100000000000011101 1'
T'10111000000011100010110111100011000000101111100110 1'
T'11110011010101110011000001101101000010100101011100 1'
T'01111000000010000010110101111100111000000110111110 1'
T'11011101011111001010000001111011111001011011000111 1'
T'01101001011111001000100010000011011101111010111010 1'
T'11011000000010100111100001110011011110010101010110 0'
T'01111100000001100101100000111010100001011000010000 1'
T'11110100101011011000110111100101011100010110001111 1'
T'11111000000010010011010110111010100110101011001001 0'
T'11110100110001100100100000100011111011011011110100 1'
T'10111000000010111011010101011111111101111000001001 1'

#FAULT COVERAGE RESULTS :
#number of test vectors = 84
#total number of gate faults (uncollapsed) = 7910
#total number of detected faults = 1840
#total gate fault coverage = 23.26%
#number of equivalent gate faults (collapsed) = 7866
#number of equivalent detected faults = 1812
#equivalent gate fault coverage = 23.04%

#atpg: cputime for test pattern generation ../sample_circuits/c3540.ckt: 76.9s 76.9s
