# verilog-module-template
A template for a Verilog module for use with Vivado workflows, with Verilator simulation
