{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764590161404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764590161404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 08:56:01 2025 " "Processing started: Mon Dec 01 08:56:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764590161404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764590161404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nRisc_Simula -c nRisc_Simula " "Command: quartus_map --read_settings_files=on --write_settings_files=off nRisc_Simula -c nRisc_Simula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764590161404 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764590161655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrisc_simula.v 1 1 " "Found 1 design units, including 1 entities, in source file nrisc_simula.v" { { "Info" "ISGN_ENTITY_NAME" "1 nRisc_Simula " "Found entity 1: nRisc_Simula" {  } { { "nRisc_Simula.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc_Simula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_Registradores " "Found entity 1: Banco_Registradores" {  } { { "Banco_Registradores.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Banco_Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria_Dados " "Found entity 1: Memoria_Dados" {  } { { "Memoria_Dados.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Memoria_Dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_instrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_instrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria_Instrucao " "Found entity 1: Memoria_Instrucao" {  } { { "Memoria_Instrucao.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Memoria_Instrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161703 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog6.v " "Can't analyze file -- file Verilog6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1764590161705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_cond.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_cond.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador_COND " "Found entity 1: Registrador_COND" {  } { { "Registrador_COND.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Registrador_COND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161709 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1764590161712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_sinal_3b8.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_sinal_3b8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_Sinal_3b8 " "Found entity 1: Extensor_Sinal_3b8" {  } { { "Extensor_Sinal_3b8.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Extensor_Sinal_3b8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_sinal_5b8.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor_sinal_5b8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor_Sinal_5b8 " "Found entity 1: Extensor_Sinal_5b8" {  } { { "Extensor_Sinal_5b8.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Extensor_Sinal_5b8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.v 1 1 " "Found 1 design units, including 1 entities, in source file porta_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 Porta_AND " "Found entity 1: Porta_AND" {  } { { "Porta_AND.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Porta_AND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrisc.v 1 1 " "Found 1 design units, including 1 entities, in source file nrisc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nRisc " "Found entity 1: nRisc" {  } { { "nRisc.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764590161722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nRisc " "Elaborating entity \"nRisc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764590161753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "nRisc.v" "PC" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador Somador:Somador " "Elaborating entity \"Somador\" for hierarchy \"Somador:Somador\"" {  } { { "nRisc.v" "Somador" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_Instrucao Memoria_Instrucao:Mem_Inst " "Elaborating entity \"Memoria_Instrucao\" for hierarchy \"Memoria_Instrucao:Mem_Inst\"" {  } { { "nRisc.v" "Mem_Inst" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161769 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memoria Memoria_Instrucao.v(7) " "Verilog HDL warning at Memoria_Instrucao.v(7): object memoria used but never assigned" {  } { { "Memoria_Instrucao.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Memoria_Instrucao.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1764590161769 "|nRisc|Memoria_Instrucao:InstrMem"}
{ "Warning" "WSGN_SEARCH_FILE" "unidade_controle.v 1 1 " "Using design file unidade_controle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_Controle " "Found entity 1: Unidade_Controle" {  } { { "unidade_controle.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161786 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764590161786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_Controle Unidade_Controle:UC " "Elaborating entity \"Unidade_Controle\" for hierarchy \"Unidade_Controle:UC\"" {  } { { "nRisc.v" "UC" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161787 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidade_controle.v(28) " "Verilog HDL Case Statement warning at unidade_controle.v(28): incomplete case statement has no default case item" {  } { { "unidade_controle.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/unidade_controle.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1764590161787 "|nRisc|Unidade_Controle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_Registradores Banco_Registradores:BancoReg " "Elaborating entity \"Banco_Registradores\" for hierarchy \"Banco_Registradores:BancoReg\"" {  } { { "nRisc.v" "BancoReg" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_Sinal_5b8 Extensor_Sinal_5b8:Ext5 " "Elaborating entity \"Extensor_Sinal_5b8\" for hierarchy \"Extensor_Sinal_5b8:Ext5\"" {  } { { "nRisc.v" "Ext5" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_Sinal_3b8 Extensor_Sinal_3b8:Ext3 " "Elaborating entity \"Extensor_Sinal_3b8\" for hierarchy \"Extensor_Sinal_3b8:Ext3\"" {  } { { "nRisc.v" "Ext3" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:Mux_ULASrc1 " "Elaborating entity \"MUX\" for hierarchy \"MUX:Mux_ULASrc1\"" {  } { { "nRisc.v" "Mux_ULASrc1" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161794 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula_controle.v 1 1 " "Using design file ula_controle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_Controle " "Found entity 1: ULA_Controle" {  } { { "ula_controle.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/ula_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764590161811 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764590161811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_Controle ULA_Controle:ULA_Controle " "Elaborating entity \"ULA_Controle\" for hierarchy \"ULA_Controle:ULA_Controle\"" {  } { { "nRisc.v" "ULA_Controle" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161812 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula_controle.v(12) " "Verilog HDL Case Statement warning at ula_controle.v(12): incomplete case statement has no default case item" {  } { { "ula_controle.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/ula_controle.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1764590161813 "|nRisc|ULA_Controle:ULA_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "nRisc.v" "ULA" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador_COND Registrador_COND:Reg_COND " "Elaborating entity \"Registrador_COND\" for hierarchy \"Registrador_COND:Reg_COND\"" {  } { { "nRisc.v" "Reg_COND" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Porta_AND Porta_AND:AND_Cond " "Elaborating entity \"Porta_AND\" for hierarchy \"Porta_AND:AND_Cond\"" {  } { { "nRisc.v" "AND_Cond" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria_Dados Memoria_Dados:Mem_Data " "Elaborating entity \"Memoria_Dados\" for hierarchy \"Memoria_Dados:Mem_Data\"" {  } { { "nRisc.v" "Mem_Data" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764590161819 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dado_saida Memoria_Dados.v(22) " "Verilog HDL Always Construct warning at Memoria_Dados.v(22): inferring latch(es) for variable \"dado_saida\", which holds its previous value in one or more paths through the always construct" {  } { { "Memoria_Dados.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Memoria_Dados.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1764590161819 "|nRisc|Memoria_Dados:DataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_saida\[0\] Memoria_Dados.v(24) " "Inferred latch for \"dado_saida\[0\]\" at Memoria_Dados.v(24)" {  } { { "Memoria_Dados.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Memoria_Dados.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764590161819 "|nRisc|Memoria_Dados:DataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_saida\[1\] Memoria_Dados.v(24) " "Inferred latch for \"dado_saida\[1\]\" at Memoria_Dados.v(24)" {  } { { "Memoria_Dados.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Memoria_Dados.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764590161820 "|nRisc|Memoria_Dados:DataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_saida\[2\] Memoria_Dados.v(24) " "Inferred latch for \"dado_saida\[2\]\" at Memoria_Dados.v(24)" {  } { { "Memoria_Dados.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Memoria_Dados.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764590161820 "|nRisc|Memoria_Dados:DataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_saida\[3\] Memoria_Dados.v(24) " "Inferred latch for \"dado_saida\[3\]\" at Memoria_Dados.v(24)" {  } { { "Memoria_Dados.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Memoria_Dados.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764590161820 "|nRisc|Memoria_Dados:DataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_saida\[4\] Memoria_Dados.v(24) " "Inferred latch for \"dado_saida\[4\]\" at Memoria_Dados.v(24)" {  } { { "Memoria_Dados.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Memoria_Dados.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764590161820 "|nRisc|Memoria_Dados:DataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_saida\[5\] Memoria_Dados.v(24) " "Inferred latch for \"dado_saida\[5\]\" at Memoria_Dados.v(24)" {  } { { "Memoria_Dados.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Memoria_Dados.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764590161820 "|nRisc|Memoria_Dados:DataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_saida\[6\] Memoria_Dados.v(24) " "Inferred latch for \"dado_saida\[6\]\" at Memoria_Dados.v(24)" {  } { { "Memoria_Dados.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Memoria_Dados.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764590161820 "|nRisc|Memoria_Dados:DataMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_saida\[7\] Memoria_Dados.v(24) " "Inferred latch for \"dado_saida\[7\]\" at Memoria_Dados.v(24)" {  } { { "Memoria_Dados.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/Memoria_Dados.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764590161820 "|nRisc|Memoria_Dados:DataMem"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764590162061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764590162061 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "nRisc.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764590162082 "|nRisc|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "nRisc.v" "" { Text "C:/Users/vitor/Documents/CEFET/Periodo_3/LAOC I/Aula 13/nRISC/Processador-nRISC/nRisc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764590162082 "|nRisc|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1764590162082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764590162083 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764590162083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764590162083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764590162096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 08:56:02 2025 " "Processing ended: Mon Dec 01 08:56:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764590162096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764590162096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764590162096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764590162096 ""}
