#! /home/anbellum/Utils/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/anbellum/Utils/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/anbellum/Utils/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/anbellum/Utils/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/anbellum/Utils/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/anbellum/Utils/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/anbellum/Utils/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x555581ad7500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5555819f9950 .scope module, "uart_tb" "uart_tb" 3 3;
 .timescale -9 -12;
S_0x555581a03eb0 .scope module, "uart_runner" "uart_runner" 3 7, 4 3 0, S_0x5555819f9950;
 .timescale -9 -12;
P_0x555581a17060 .param/real "ClockPeriod" 1 4 14, Cr<m5000000000000000gfc6>; value=20.0000
v0x555581aed6c0_0 .net *"_ivl_2", 0 0, L_0x555581afe3c0;  1 drivers
v0x555581aed7a0_0 .net *"_ivl_6", 0 0, L_0x555581afe490;  1 drivers
v0x555581aed860_0 .var "clk_i", 0 0;
v0x555581aed900_0 .var "rst_i", 0 0;
v0x555581aed9a0_0 .net "rx_data", 7 0, L_0x5555819f0a10;  1 drivers
v0x555581aeda90_0 .net "rx_valid", 0 0, v0x555581aeb950_0;  1 drivers
v0x555581aedb30_0 .var "rxd_i", 0 0;
v0x555581aedc20_0 .net "tx_ready", 0 0, L_0x555581afe0f0;  1 drivers
v0x555581aedcc0_0 .net "txd_o", 0 0, L_0x555581afe220;  1 drivers
E_0x555581a31750 .event negedge, L_0x555581afe490;
E_0x555581a1f5e0 .event posedge, L_0x555581afe3c0;
L_0x555581afe3c0 .reduce/nor v0x555581aeb950_0;
L_0x555581afe490 .reduce/nor v0x555581aeb950_0;
S_0x555581a04040 .scope autotask, "reset" "reset" 4 35, 4 35 0, S_0x555581a03eb0;
 .timescale -9 -12;
TD_uart_tb.uart_runner.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555581aed860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555581aed900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555581aedb30_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555581aed900_0, 0, 1;
    %end;
S_0x5555819fd120 .scope task, "send_uart_byte" "send_uart_byte" 4 45, 4 45 0, S_0x555581a03eb0;
 .timescale -9 -12;
v0x555581a31540_0 .var/i "i", 31 0;
v0x5555819fe670_0 .var "uart_byte", 7 0;
TD_uart_tb.uart_runner.send_uart_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555581aedb30_0, 0, 1;
    %delay 8680000, 0;
    %vpi_call/w 4 51 "$display", "Start bit sent: rxd_i=%b, txd_o=%b, rx_valid=%b, rx_data=%h", v0x555581aedb30_0, v0x555581aedcc0_0, v0x555581aeda90_0, v0x555581aed9a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555581a31540_0, 0, 32;
T_1.0 ; Top of for-loop
    %load/vec4 v0x555581a31540_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_1.1, 5;
    %load/vec4 v0x5555819fe670_0;
    %load/vec4 v0x555581a31540_0;
    %part/s 1;
    %store/vec4 v0x555581aedb30_0, 0, 1;
    %delay 8680000, 0;
    %vpi_call/w 4 58 "$display", "Sending bit %0d: rxd_i=%b, txd_o=%b, rx_valid=%b, rx_data=%h", v0x555581a31540_0, v0x555581aedb30_0, v0x555581aedcc0_0, v0x555581aeda90_0, v0x555581aed9a0_0 {0 0 0};
T_1.2 ; for-loop step statement
    %load/vec4 v0x555581a31540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555581a31540_0, 0, 32;
    %jmp T_1.0;
T_1.1 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555581aedb30_0, 0, 1;
    %delay 8680000, 0;
    %vpi_call/w 4 64 "$display", "Stop bit sent: rxd_i=%b, txd_o=%b, rx_valid=%b, rx_data=%h", v0x555581aedb30_0, v0x555581aedcc0_0, v0x555581aeda90_0, v0x555581aed9a0_0 {0 0 0};
    %end;
S_0x555581aeab90 .scope module, "uart_dut" "uart_mod" 4 25, 5 3 0, S_0x555581a03eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "rxd_i";
    .port_info 3 /OUTPUT 1 "rx_valid";
    .port_info 4 /OUTPUT 1 "tx_ready";
    .port_info 5 /OUTPUT 8 "rx_data";
    .port_info 6 /OUTPUT 1 "txd_o";
v0x555581aecf10_0 .net "clk_i", 0 0, v0x555581aed860_0;  1 drivers
v0x555581aecff0_0 .net "rst_i", 0 0, v0x555581aed900_0;  1 drivers
v0x555581aed100_0 .net "rx_data", 7 0, L_0x5555819f0a10;  alias, 1 drivers
v0x555581aed1f0_0 .net "rx_valid", 0 0, v0x555581aeb950_0;  alias, 1 drivers
v0x555581aed300_0 .net "rxd_i", 0 0, v0x555581aedb30_0;  1 drivers
v0x555581aed410_0 .net "tx_ready", 0 0, L_0x555581afe0f0;  alias, 1 drivers
v0x555581aed500_0 .net "txd_o", 0 0, L_0x555581afe220;  alias, 1 drivers
S_0x555581aead70 .scope module, "uart_rx_inst" "uart_rx" 5 15, 6 32 0, S_0x555581aeab90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "m_axis_tdata";
    .port_info 3 /OUTPUT 1 "m_axis_tvalid";
    .port_info 4 /INPUT 1 "m_axis_tready";
    .port_info 5 /INPUT 1 "rxd";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "overrun_error";
    .port_info 8 /OUTPUT 1 "frame_error";
    .port_info 9 /INPUT 16 "prescale";
P_0x555581aeaf50 .param/l "DATA_WIDTH" 0 6 34, +C4<00000000000000000000000000001000>;
L_0x5555819f0a10 .functor BUFZ 8, v0x555581aeb6f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555581aedea0 .functor BUFZ 1, v0x555581aeb200_0, C4<0>, C4<0>, C4<0>;
L_0x555581aedf10 .functor BUFZ 1, v0x555581aebad0_0, C4<0>, C4<0>, C4<0>;
L_0x555581aedfe0 .functor BUFZ 1, v0x555581aeb550_0, C4<0>, C4<0>, C4<0>;
v0x555581a0c3a0_0 .var "bit_cnt", 3 0;
v0x555581ad5cd0_0 .net "busy", 0 0, L_0x555581aedea0;  1 drivers
v0x555581aeb200_0 .var "busy_reg", 0 0;
v0x555581aeb2a0_0 .net "clk", 0 0, v0x555581aed860_0;  alias, 1 drivers
v0x555581aeb360_0 .var "data_reg", 7 0;
v0x555581aeb490_0 .net "frame_error", 0 0, L_0x555581aedfe0;  1 drivers
v0x555581aeb550_0 .var "frame_error_reg", 0 0;
v0x555581aeb610_0 .net "m_axis_tdata", 7 0, L_0x5555819f0a10;  alias, 1 drivers
v0x555581aeb6f0_0 .var "m_axis_tdata_reg", 7 0;
v0x555581aeb7d0_0 .net "m_axis_tready", 0 0, L_0x555581afe0f0;  alias, 1 drivers
v0x555581aeb890_0 .net "m_axis_tvalid", 0 0, v0x555581aeb950_0;  alias, 1 drivers
v0x555581aeb950_0 .var "m_axis_tvalid_reg", 0 0;
v0x555581aeba10_0 .net "overrun_error", 0 0, L_0x555581aedf10;  1 drivers
v0x555581aebad0_0 .var "overrun_error_reg", 0 0;
L_0x7fb7ab6c1018 .functor BUFT 1, C4<0000000000110110>, C4<0>, C4<0>, C4<0>;
v0x555581aebb90_0 .net "prescale", 15 0, L_0x7fb7ab6c1018;  1 drivers
v0x555581aebc70_0 .var "prescale_reg", 18 0;
v0x555581aebd50_0 .net "rst", 0 0, v0x555581aed900_0;  alias, 1 drivers
v0x555581aebe10_0 .net "rxd", 0 0, v0x555581aedb30_0;  alias, 1 drivers
v0x555581aebed0_0 .var "rxd_reg", 0 0;
E_0x555581ad87b0 .event posedge, v0x555581aeb2a0_0;
S_0x555581aec130 .scope module, "uart_tx_inst" "uart_tx" 5 30, 7 32 0, S_0x555581aeab90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "s_axis_tdata";
    .port_info 3 /INPUT 1 "s_axis_tvalid";
    .port_info 4 /OUTPUT 1 "s_axis_tready";
    .port_info 5 /OUTPUT 1 "txd";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /INPUT 16 "prescale";
P_0x555581aec2e0 .param/l "DATA_WIDTH" 0 7 34, +C4<00000000000000000000000000001000>;
L_0x555581afe0f0 .functor BUFZ 1, v0x555581aecb60_0, C4<0>, C4<0>, C4<0>;
L_0x555581afe220 .functor BUFZ 1, v0x555581aecd70_0, C4<0>, C4<0>, C4<0>;
L_0x555581afe2c0 .functor BUFZ 1, v0x555581aec570_0, C4<0>, C4<0>, C4<0>;
v0x555581aec3d0_0 .var "bit_cnt", 3 0;
v0x555581aec4b0_0 .net "busy", 0 0, L_0x555581afe2c0;  1 drivers
v0x555581aec570_0 .var "busy_reg", 0 0;
v0x555581aec610_0 .net "clk", 0 0, v0x555581aed860_0;  alias, 1 drivers
v0x555581aec6b0_0 .var "data_reg", 8 0;
L_0x7fb7ab6c1060 .functor BUFT 1, C4<0000000000110110>, C4<0>, C4<0>, C4<0>;
v0x555581aec7c0_0 .net "prescale", 15 0, L_0x7fb7ab6c1060;  1 drivers
v0x555581aec8a0_0 .var "prescale_reg", 18 0;
v0x555581aec980_0 .net "rst", 0 0, v0x555581aed900_0;  alias, 1 drivers
v0x555581aeca20_0 .net "s_axis_tdata", 7 0, L_0x5555819f0a10;  alias, 1 drivers
v0x555581aecac0_0 .net "s_axis_tready", 0 0, L_0x555581afe0f0;  alias, 1 drivers
v0x555581aecb60_0 .var "s_axis_tready_reg", 0 0;
v0x555581aecc00_0 .net "s_axis_tvalid", 0 0, v0x555581aeb950_0;  alias, 1 drivers
v0x555581aeccd0_0 .net "txd", 0 0, L_0x555581afe220;  alias, 1 drivers
v0x555581aecd70_0 .var "txd_reg", 0 0;
    .scope S_0x555581aead70;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555581aeb6f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555581aeb950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555581aebed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555581aeb200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555581aebad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555581aeb550_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555581aeb360_0, 0, 8;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x555581aebc70_0, 0, 19;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555581a0c3a0_0, 0, 4;
    %end;
    .thread T_2, $init;
    .scope S_0x555581aead70;
T_3 ;
    %wait E_0x555581ad87b0;
    %load/vec4 v0x555581aebd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555581aeb6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aeb950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555581aebed0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x555581aebc70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555581a0c3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aeb200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aebad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aeb550_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555581aebe10_0;
    %assign/vec4 v0x555581aebed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aebad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aeb550_0, 0;
    %load/vec4 v0x555581aeb890_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x555581aeb7d0_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aeb950_0, 0;
T_3.2 ;
    %load/vec4 v0x555581aebc70_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.5, 5;
    %load/vec4 v0x555581aebc70_0;
    %subi 1, 0, 19;
    %assign/vec4 v0x555581aebc70_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x555581a0c3a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.7, 5;
    %load/vec4 v0x555581a0c3a0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.9, 5;
    %load/vec4 v0x555581aebed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0x555581a0c3a0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555581a0c3a0_0, 0;
    %load/vec4 v0x555581aebb90_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0x555581aebc70_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555581a0c3a0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x555581aebc70_0, 0;
T_3.12 ;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x555581a0c3a0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.13, 5;
    %load/vec4 v0x555581a0c3a0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555581a0c3a0_0, 0;
    %load/vec4 v0x555581aebb90_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0x555581aebc70_0, 0;
    %load/vec4 v0x555581aebed0_0;
    %load/vec4 v0x555581aeb360_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555581aeb360_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x555581a0c3a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.15, 4;
    %load/vec4 v0x555581a0c3a0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555581a0c3a0_0, 0;
    %load/vec4 v0x555581aebed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0x555581aeb360_0;
    %assign/vec4 v0x555581aeb6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555581aeb950_0, 0;
    %load/vec4 v0x555581aeb950_0;
    %assign/vec4 v0x555581aebad0_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555581aeb550_0, 0;
T_3.18 ;
T_3.15 ;
T_3.14 ;
T_3.10 ;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aeb200_0, 0;
    %load/vec4 v0x555581aebed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %load/vec4 v0x555581aebb90_0;
    %pad/u 19;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 2, 0, 19;
    %assign/vec4 v0x555581aebc70_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555581a0c3a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555581aeb360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555581aeb200_0, 0;
T_3.19 ;
T_3.8 ;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555581aec130;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555581aecb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555581aecd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555581aec570_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555581aec6b0_0, 0, 9;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x555581aec8a0_0, 0, 19;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555581aec3d0_0, 0, 4;
    %end;
    .thread T_4, $init;
    .scope S_0x555581aec130;
T_5 ;
    %wait E_0x555581ad87b0;
    %load/vec4 v0x555581aec980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aecb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555581aecd70_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x555581aec8a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555581aec3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aec570_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555581aec8a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aecb60_0, 0;
    %load/vec4 v0x555581aec8a0_0;
    %subi 1, 0, 19;
    %assign/vec4 v0x555581aec8a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x555581aec3d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555581aecb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aec570_0, 0;
    %load/vec4 v0x555581aecc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x555581aecb60_0;
    %nor/r;
    %assign/vec4 v0x555581aecb60_0, 0;
    %load/vec4 v0x555581aec7c0_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0x555581aec8a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555581aec3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555581aeca20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555581aec6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555581aecd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555581aec570_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x555581aec3d0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.8, 5;
    %load/vec4 v0x555581aec3d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555581aec3d0_0, 0;
    %load/vec4 v0x555581aec7c0_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 1, 0, 19;
    %assign/vec4 v0x555581aec8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555581aec6b0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x555581aecd70_0, 0;
    %assign/vec4 v0x555581aec6b0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x555581aec3d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0x555581aec3d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x555581aec3d0_0, 0;
    %load/vec4 v0x555581aec7c0_0;
    %pad/u 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x555581aec8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555581aecd70_0, 0;
T_5.10 ;
T_5.9 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555581a03eb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555581aed860_0, 0, 1;
T_6.0 ;
    %delay 10000, 0;
    %load/vec4 v0x555581aed860_0;
    %nor/r;
    %store/vec4 v0x555581aed860_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x555581a03eb0;
T_7 ;
    %wait E_0x555581a1f5e0;
    %vpi_call/w 4 70 "$info", "LED On" {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x555581a03eb0;
T_8 ;
    %wait E_0x555581a31750;
    %vpi_call/w 4 73 "$info", "LED Off" {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x5555819f9950;
T_9 ;
    %vpi_call/w 3 10 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555819f9950 {0 0 0};
    %vpi_call/w 3 12 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555581aeab90 {0 0 0};
    %alloc S_0x555581a04040;
    %fork TD_uart_tb.uart_runner.reset, S_0x555581a04040;
    %join;
    %free S_0x555581a04040;
    %vpi_call/w 3 16 "$display", "Sending UART data..." {0 0 0};
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5555819fe670_0, 0, 8;
    %fork TD_uart_tb.uart_runner.send_uart_byte, S_0x5555819fd120;
    %join;
    %delay 100000000, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5555819fe670_0, 0, 8;
    %fork TD_uart_tb.uart_runner.send_uart_byte, S_0x5555819fd120;
    %join;
    %delay 100000000, 0;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x5555819fe670_0, 0, 8;
    %fork TD_uart_tb.uart_runner.send_uart_byte, S_0x5555819fd120;
    %join;
    %delay 100000000, 0;
    %vpi_call/w 3 26 "$display", "End simulation." {0 0 0};
    %vpi_call/w 3 27 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "dv/uart_tb.sv";
    "dv/uart_runner.sv";
    "rtl/uart_mod.sv";
    "third_party/alexforencich_uart/rtl/uart_rx.v";
    "third_party/alexforencich_uart/rtl/uart_tx.v";
