{
	"author": ["Irith Pomeranz", "Sudhakar M. Reddy"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2001",
	"dblpkey": "conf/dac/PomeranzR01",
	"doi": "10.1145/378239.378390",
	"ee": "http://doi.acm.org/10.1145/378239.378390",
	"pages": "156-161",
	"publisher": "ACM",
	"stemmed": ["an", "approach", "to", "test", "compact", "for", "scan", "circuit", "that", "enhanc", "at", "speed", "test"],
	"tag": ["approach", "testing"],
	"title": "An Approach to Test Compaction for Scan Circuits that Enhances At-Speed Testing",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2001
}