Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Mar 18 14:24:57 2021
| Host         : Chaim running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 35
+-----------+----------+------------------------+------------+
| Rule      | Severity | Description            | Violations |
+-----------+----------+------------------------+------------+
| DPOP-1    | Warning  | PREG Output pipelining | 34         |
| RTSTAT-10 | Warning  | No routable loads      | 1          |
+-----------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U0/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U1/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U2/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U3/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U4/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U5/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U6/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U7/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d4x4_k3x3_0/inst/cnn_2d_conv_d4x4_bkb_U8/cnn_2d_conv_d4x4_bkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U0/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U1/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U10/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U11/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U12/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U13/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U14/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U15/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U16/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U17/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U18/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U19/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U2/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U20/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U21/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U22/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U23/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U24/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U3/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U4/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U5/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U6/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U7/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U8/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg output design_1_i/cnn_2d_conv_d8x8_k5x5_0/inst/cnn_2d_conv_d8x8_fYi_U9/cnn_2d_conv_d8x8_fYi_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i (the first 15 of 33 listed).
Related violations: <none>


