

================================================================
== Vivado HLS Report for 'Accelerator_MAT_Multiply2_Loop_Col_proc'
================================================================
* Date:           Thu Oct 29 22:12:23 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   75|   75|   75|   75|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Col     |   73|   73|        46|          4|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      7|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     696|   1422|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    208|
|Register         |        -|      -|     544|    229|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    1240|   1866|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |                   Instance                   |                  Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Accelerator_fadd_32ns_32ns_32_5_full_dsp_U31  |Accelerator_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |Accelerator_fadd_32ns_32ns_32_5_full_dsp_U32  |Accelerator_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |Accelerator_fmul_32ns_32ns_32_4_max_dsp_U33   |Accelerator_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |Accelerator_fmul_32ns_32ns_32_4_max_dsp_U34   |Accelerator_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Total                                         |                                          |        0|     10|  696| 1422|
    +----------------------------------------------+------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_293_p2        |     +    |      0|  0|   4|           4|           1|
    |exitcond1_fu_287_p2  |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_bdd_145       |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|   7|           9|           7|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |A_cached_row_address0   |   3|          5|    3|         15|
    |A_cached_row_address1   |   3|          5|    3|         15|
    |ap_NS_fsm               |   1|          7|    1|          7|
    |ap_reg_ppiten_pp0_it11  |   1|          2|    1|          2|
    |grp_fu_260_p0           |  32|          5|   32|        160|
    |grp_fu_260_p1           |  32|          5|   32|        160|
    |grp_fu_265_p0           |  32|          5|   32|        160|
    |grp_fu_265_p1           |  32|          5|   32|        160|
    |grp_fu_269_p1           |  32|          5|   32|        160|
    |grp_fu_275_p1           |  32|          5|   32|        160|
    |j_phi_fu_251_p4         |   4|          2|    4|          8|
    |j_reg_247               |   4|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 208|         53|  208|       1015|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_cached_row_addr_1_reg_323  |   0|   0|    3|          3|
    |A_cached_row_addr_2_reg_328  |   0|   0|    3|          3|
    |A_cached_row_addr_3_reg_333  |   0|   0|    3|          3|
    |A_cached_row_addr_4_reg_338  |   0|   0|    3|          3|
    |A_cached_row_addr_5_reg_343  |   0|   0|    3|          3|
    |A_cached_row_addr_6_reg_348  |   0|   0|    3|          3|
    |A_cached_row_addr_7_reg_353  |   0|   0|    3|          3|
    |A_cached_row_addr_reg_318    |   0|   0|    3|          3|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9        |   1|   0|    1|          0|
    |exitcond1_reg_358            |   1|   0|    1|          0|
    |j_1_reg_362                  |   4|   0|    4|          0|
    |j_reg_247                    |   4|   0|    4|          0|
    |temp_2_1_reg_542             |  32|   0|   32|          0|
    |temp_2_2_reg_547             |  32|   0|   32|          0|
    |temp_2_3_reg_552             |  32|   0|   32|          0|
    |temp_2_4_reg_557             |  32|   0|   32|          0|
    |temp_2_5_reg_562             |  32|   0|   32|          0|
    |temp_2_6_reg_567             |  32|   0|   32|          0|
    |temp_2_7_reg_572             |  32|   0|   32|          0|
    |temp_2_reg_537               |  32|   0|   32|          0|
    |tmp_4_1_reg_482              |  32|   0|   32|          0|
    |tmp_4_2_reg_507              |  32|   0|   32|          0|
    |tmp_4_3_reg_512              |  32|   0|   32|          0|
    |tmp_4_4_reg_517              |  32|   0|   32|          0|
    |tmp_4_5_reg_522              |  32|   0|   32|          0|
    |tmp_4_6_reg_527              |  32|   0|   32|          0|
    |tmp_4_7_reg_532              |  32|   0|   32|          0|
    |tmp_4_reg_477                |  32|   0|   32|          0|
    |tmp_s_reg_367                |   4|   0|   64|         60|
    |exitcond1_reg_358            |   0|   1|    1|          0|
    |j_reg_247                    |   0|   4|    4|          0|
    |tmp_4_1_reg_482              |   0|  32|   32|          0|
    |tmp_4_2_reg_507              |   0|  32|   32|          0|
    |tmp_4_3_reg_512              |   0|  32|   32|          0|
    |tmp_4_4_reg_517              |   0|  32|   32|          0|
    |tmp_4_5_reg_522              |   0|  32|   32|          0|
    |tmp_4_6_reg_527              |   0|  32|   32|          0|
    |tmp_4_7_reg_532              |   0|  32|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 544| 229|  857|         84|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Col_proc | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Col_proc | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Col_proc | return value |
|ap_done                | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Col_proc | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Col_proc | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Col_proc | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2_Loop_Col_proc | return value |
|A_cached_row_address0  | out |    3|  ap_memory |               A_cached_row              |     array    |
|A_cached_row_ce0       | out |    1|  ap_memory |               A_cached_row              |     array    |
|A_cached_row_q0        |  in |   32|  ap_memory |               A_cached_row              |     array    |
|A_cached_row_address1  | out |    3|  ap_memory |               A_cached_row              |     array    |
|A_cached_row_ce1       | out |    1|  ap_memory |               A_cached_row              |     array    |
|A_cached_row_q1        |  in |   32|  ap_memory |               A_cached_row              |     array    |
|B_0_address0           | out |    3|  ap_memory |                   B_0                   |     array    |
|B_0_ce0                | out |    1|  ap_memory |                   B_0                   |     array    |
|B_0_q0                 |  in |   32|  ap_memory |                   B_0                   |     array    |
|B_1_address0           | out |    3|  ap_memory |                   B_1                   |     array    |
|B_1_ce0                | out |    1|  ap_memory |                   B_1                   |     array    |
|B_1_q0                 |  in |   32|  ap_memory |                   B_1                   |     array    |
|B_2_address0           | out |    3|  ap_memory |                   B_2                   |     array    |
|B_2_ce0                | out |    1|  ap_memory |                   B_2                   |     array    |
|B_2_q0                 |  in |   32|  ap_memory |                   B_2                   |     array    |
|B_3_address0           | out |    3|  ap_memory |                   B_3                   |     array    |
|B_3_ce0                | out |    1|  ap_memory |                   B_3                   |     array    |
|B_3_q0                 |  in |   32|  ap_memory |                   B_3                   |     array    |
|B_4_address0           | out |    3|  ap_memory |                   B_4                   |     array    |
|B_4_ce0                | out |    1|  ap_memory |                   B_4                   |     array    |
|B_4_q0                 |  in |   32|  ap_memory |                   B_4                   |     array    |
|B_5_address0           | out |    3|  ap_memory |                   B_5                   |     array    |
|B_5_ce0                | out |    1|  ap_memory |                   B_5                   |     array    |
|B_5_q0                 |  in |   32|  ap_memory |                   B_5                   |     array    |
|B_6_address0           | out |    3|  ap_memory |                   B_6                   |     array    |
|B_6_ce0                | out |    1|  ap_memory |                   B_6                   |     array    |
|B_6_q0                 |  in |   32|  ap_memory |                   B_6                   |     array    |
|B_7_address0           | out |    3|  ap_memory |                   B_7                   |     array    |
|B_7_ce0                | out |    1|  ap_memory |                   B_7                   |     array    |
|B_7_q0                 |  in |   32|  ap_memory |                   B_7                   |     array    |
|C_address0             | out |    6|  ap_memory |                    C                    |     array    |
|C_ce0                  | out |    1|  ap_memory |                    C                    |     array    |
|C_we0                  | out |    1|  ap_memory |                    C                    |     array    |
|C_d0                   | out |   32|  ap_memory |                    C                    |     array    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+

