#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Mar 20 14:21:51 2024
# Process ID: 9148
# Current directory: /home/jacob/Documents/Semester4/FPGA/Vivado/Lab4/Lab4.runs/synth_1
# Command line: vivado -log led_blink_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_blink_wrapper.tcl
# Log file: /home/jacob/Documents/Semester4/FPGA/Vivado/Lab4/Lab4.runs/synth_1/led_blink_wrapper.vds
# Journal file: /home/jacob/Documents/Semester4/FPGA/Vivado/Lab4/Lab4.runs/synth_1/vivado.jou
# Running On: Laptop, OS: Linux, CPU Frequency: 2495.290 MHz, CPU Physical cores: 8, Host memory: 16109 MB
#-----------------------------------------------------------
source led_blink_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.348 ; gain = 0.023 ; free physical = 6145 ; free virtual = 12052
Command: synth_design -top led_blink_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2035.625 ; gain = 404.715 ; free physical = 5147 ; free virtual = 11085
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'led_blink_wrapper' [/home/jacob/Documents/Semester4/FPGA/Vivado/Lab4/Lab4.gen/sources_1/bd/led_blink/hdl/led_blink_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'led_blink' [/home/jacob/Documents/Semester4/FPGA/Vivado/Lab4/Lab4.gen/sources_1/bd/led_blink/synth/led_blink.v:13]
INFO: [Synth 8-6155] done synthesizing module 'led_blink' (0#1) [/home/jacob/Documents/Semester4/FPGA/Vivado/Lab4/Lab4.gen/sources_1/bd/led_blink/synth/led_blink.v:13]
INFO: [Synth 8-6155] done synthesizing module 'led_blink_wrapper' (0#1) [/home/jacob/Documents/Semester4/FPGA/Vivado/Lab4/Lab4.gen/sources_1/bd/led_blink/hdl/led_blink_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.594 ; gain = 479.684 ; free physical = 5046 ; free virtual = 10986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2128.406 ; gain = 497.496 ; free physical = 5043 ; free virtual = 10984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2128.406 ; gain = 497.496 ; free physical = 5043 ; free virtual = 10984
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.406 ; gain = 0.000 ; free physical = 5043 ; free virtual = 10984
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacob/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/pynq-z2/A.0/PYNQ-Z2_v1.0.xdc]
Finished Parsing XDC File [/home/jacob/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/pynq-z2/A.0/PYNQ-Z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jacob/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/pynq-z2/A.0/PYNQ-Z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_blink_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_blink_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jacob/Documents/Semester4/FPGA/Vivado/Lab4/Lab4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jacob/Documents/Semester4/FPGA/Vivado/Lab4/Lab4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.344 ; gain = 0.000 ; free physical = 5018 ; free virtual = 10973
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.379 ; gain = 0.000 ; free physical = 5018 ; free virtual = 10973
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 5017 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 5017 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for led_blink_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 5017 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 5016 ; free virtual = 10972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 5010 ; free virtual = 10970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 4995 ; free virtual = 10962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 4995 ; free virtual = 10962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 4995 ; free virtual = 10962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 4990 ; free virtual = 10957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 4990 ; free virtual = 10957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 4990 ; free virtual = 10957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 4990 ; free virtual = 10957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 4990 ; free virtual = 10957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 4990 ; free virtual = 10957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     1|
|2     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 4990 ; free virtual = 10957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2201.379 ; gain = 497.496 ; free physical = 4990 ; free virtual = 10957
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.379 ; gain = 570.469 ; free physical = 4990 ; free virtual = 10957
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.379 ; gain = 0.000 ; free physical = 4988 ; free virtual = 10957
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.379 ; gain = 0.000 ; free physical = 5271 ; free virtual = 11242
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9733330
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2201.379 ; gain = 886.031 ; free physical = 5270 ; free virtual = 11241
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1804.419; main = 1479.178; forked = 378.709
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3159.465; main = 2169.332; forked = 990.133
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.379 ; gain = 0.000 ; free physical = 5269 ; free virtual = 11240
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/FPGA/Vivado/Lab4/Lab4.runs/synth_1/led_blink_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_blink_wrapper_utilization_synth.rpt -pb led_blink_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 14:22:23 2024...
