{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715486889832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715486889838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 12:08:09 2024 " "Processing started: Sun May 12 12:08:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715486889838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486889838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off waterled -c waterled " "Command: quartus_map --read_settings_files=on --write_settings_files=off waterled -c waterled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486889838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715486890395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715486890395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/demo2_waterled.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/demo2_waterled.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled " "Found entity 1: demo2_waterled" {  } { { "demo2_waterled/synthesis/demo2_waterled.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/demo2_waterled.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "demo2_waterled/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "demo2_waterled/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_irq_mapper " "Found entity 1: demo2_waterled_irq_mapper" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_irq_mapper.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0 " "Found entity 1: demo2_waterled_mm_interconnect_0" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_avalon_st_adapter " "Found entity 1: demo2_waterled_mm_interconnect_0_avalon_st_adapter" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_rsp_mux_001 " "Found entity 1: demo2_waterled_mm_interconnect_0_rsp_mux_001" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899415 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_rsp_mux " "Found entity 1: demo2_waterled_mm_interconnect_0_rsp_mux" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_rsp_demux_002 " "Found entity 1: demo2_waterled_mm_interconnect_0_rsp_demux_002" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_rsp_demux " "Found entity 1: demo2_waterled_mm_interconnect_0_rsp_demux" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_cmd_mux_002 " "Found entity 1: demo2_waterled_mm_interconnect_0_cmd_mux_002" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_cmd_mux " "Found entity 1: demo2_waterled_mm_interconnect_0_cmd_mux" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_cmd_demux_001 " "Found entity 1: demo2_waterled_mm_interconnect_0_cmd_demux_001" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_cmd_demux " "Found entity 1: demo2_waterled_mm_interconnect_0_cmd_demux" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899436 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "demo2_waterled/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "demo2_waterled/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo2_waterled_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486899443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo2_waterled_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486899443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_router_004_default_decode " "Found entity 1: demo2_waterled_mm_interconnect_0_router_004_default_decode" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899444 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo2_waterled_mm_interconnect_0_router_004 " "Found entity 2: demo2_waterled_mm_interconnect_0_router_004" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo2_waterled_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486899445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo2_waterled_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486899445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_router_002_default_decode " "Found entity 1: demo2_waterled_mm_interconnect_0_router_002_default_decode" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899446 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo2_waterled_mm_interconnect_0_router_002 " "Found entity 2: demo2_waterled_mm_interconnect_0_router_002" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo2_waterled_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486899447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo2_waterled_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486899447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_router_001_default_decode " "Found entity 1: demo2_waterled_mm_interconnect_0_router_001_default_decode" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899448 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo2_waterled_mm_interconnect_0_router_001 " "Found entity 2: demo2_waterled_mm_interconnect_0_router_001" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo2_waterled_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486899450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo2_waterled_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486899450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_router_default_decode " "Found entity 1: demo2_waterled_mm_interconnect_0_router_default_decode" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899451 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo2_waterled_mm_interconnect_0_router " "Found entity 2: demo2_waterled_mm_interconnect_0_router" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_sysid_qsys_0 " "Found entity 1: demo2_waterled_sysid_qsys_0" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_sysid_qsys_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_ram " "Found entity 1: demo2_waterled_ram" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_ram.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2 " "Found entity 1: demo2_waterled_nios2" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486899474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486899474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2_cpu_ic_data_module " "Found entity 1: demo2_waterled_nios2_cpu_ic_data_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo2_waterled_nios2_cpu_ic_tag_module " "Found entity 2: demo2_waterled_nios2_cpu_ic_tag_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "3 demo2_waterled_nios2_cpu_bht_module " "Found entity 3: demo2_waterled_nios2_cpu_bht_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "4 demo2_waterled_nios2_cpu_register_bank_a_module " "Found entity 4: demo2_waterled_nios2_cpu_register_bank_a_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "5 demo2_waterled_nios2_cpu_register_bank_b_module " "Found entity 5: demo2_waterled_nios2_cpu_register_bank_b_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "6 demo2_waterled_nios2_cpu_dc_tag_module " "Found entity 6: demo2_waterled_nios2_cpu_dc_tag_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "7 demo2_waterled_nios2_cpu_dc_data_module " "Found entity 7: demo2_waterled_nios2_cpu_dc_data_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "8 demo2_waterled_nios2_cpu_dc_victim_module " "Found entity 8: demo2_waterled_nios2_cpu_dc_victim_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "9 demo2_waterled_nios2_cpu_nios2_oci_debug " "Found entity 9: demo2_waterled_nios2_cpu_nios2_oci_debug" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "10 demo2_waterled_nios2_cpu_nios2_oci_break " "Found entity 10: demo2_waterled_nios2_cpu_nios2_oci_break" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "11 demo2_waterled_nios2_cpu_nios2_oci_xbrk " "Found entity 11: demo2_waterled_nios2_cpu_nios2_oci_xbrk" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "12 demo2_waterled_nios2_cpu_nios2_oci_dbrk " "Found entity 12: demo2_waterled_nios2_cpu_nios2_oci_dbrk" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "13 demo2_waterled_nios2_cpu_nios2_oci_itrace " "Found entity 13: demo2_waterled_nios2_cpu_nios2_oci_itrace" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "14 demo2_waterled_nios2_cpu_nios2_oci_td_mode " "Found entity 14: demo2_waterled_nios2_cpu_nios2_oci_td_mode" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "15 demo2_waterled_nios2_cpu_nios2_oci_dtrace " "Found entity 15: demo2_waterled_nios2_cpu_nios2_oci_dtrace" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "16 demo2_waterled_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: demo2_waterled_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "17 demo2_waterled_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: demo2_waterled_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "18 demo2_waterled_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: demo2_waterled_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "19 demo2_waterled_nios2_cpu_nios2_oci_fifo " "Found entity 19: demo2_waterled_nios2_cpu_nios2_oci_fifo" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "20 demo2_waterled_nios2_cpu_nios2_oci_pib " "Found entity 20: demo2_waterled_nios2_cpu_nios2_oci_pib" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "21 demo2_waterled_nios2_cpu_nios2_oci_im " "Found entity 21: demo2_waterled_nios2_cpu_nios2_oci_im" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "22 demo2_waterled_nios2_cpu_nios2_performance_monitors " "Found entity 22: demo2_waterled_nios2_cpu_nios2_performance_monitors" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "23 demo2_waterled_nios2_cpu_nios2_avalon_reg " "Found entity 23: demo2_waterled_nios2_cpu_nios2_avalon_reg" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "24 demo2_waterled_nios2_cpu_ociram_sp_ram_module " "Found entity 24: demo2_waterled_nios2_cpu_ociram_sp_ram_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "25 demo2_waterled_nios2_cpu_nios2_ocimem " "Found entity 25: demo2_waterled_nios2_cpu_nios2_ocimem" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "26 demo2_waterled_nios2_cpu_nios2_oci " "Found entity 26: demo2_waterled_nios2_cpu_nios2_oci" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""} { "Info" "ISGN_ENTITY_NAME" "27 demo2_waterled_nios2_cpu " "Found entity 27: demo2_waterled_nios2_cpu" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486900131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2_cpu_debug_slave_sysclk " "Found entity 1: demo2_waterled_nios2_cpu_debug_slave_sysclk" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_sysclk.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486900134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2_cpu_debug_slave_tck " "Found entity 1: demo2_waterled_nios2_cpu_debug_slave_tck" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_tck.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486900137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2_cpu_debug_slave_wrapper " "Found entity 1: demo2_waterled_nios2_cpu_debug_slave_wrapper" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_wrapper.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486900140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2_cpu_mult_cell " "Found entity 1: demo2_waterled_nios2_cpu_mult_cell" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_mult_cell.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486900143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2_cpu_test_bench " "Found entity 1: demo2_waterled_nios2_cpu_test_bench" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_test_bench.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486900146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_led.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_led " "Found entity 1: demo2_waterled_led" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_led.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486900148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_jtag_uart_0_sim_scfifo_w " "Found entity 1: demo2_waterled_jtag_uart_0_sim_scfifo_w" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900153 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo2_waterled_jtag_uart_0_scfifo_w " "Found entity 2: demo2_waterled_jtag_uart_0_scfifo_w" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900153 ""} { "Info" "ISGN_ENTITY_NAME" "3 demo2_waterled_jtag_uart_0_sim_scfifo_r " "Found entity 3: demo2_waterled_jtag_uart_0_sim_scfifo_r" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900153 ""} { "Info" "ISGN_ENTITY_NAME" "4 demo2_waterled_jtag_uart_0_scfifo_r " "Found entity 4: demo2_waterled_jtag_uart_0_scfifo_r" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900153 ""} { "Info" "ISGN_ENTITY_NAME" "5 demo2_waterled_jtag_uart_0 " "Found entity 5: demo2_waterled_jtag_uart_0" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486900153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "rtl/led_ctrl.v" "" { Text "E:/study/NIOII-demo2-waterLED/rtl/led_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486900157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486900157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_ctrl " "Elaborating entity \"led_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715486900236 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/led_ctrl.v" "" { Text "E:/study/NIOII-demo2-waterLED/rtl/led_ctrl.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715486900560 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715486900560 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Out\[6\]~reg0 Out\[6\]~reg0_emulated Out\[6\]~1 " "Register \"Out\[6\]~reg0\" is converted into an equivalent circuit using register \"Out\[6\]~reg0_emulated\" and latch \"Out\[6\]~1\"" {  } { { "rtl/led_ctrl.v" "" { Text "E:/study/NIOII-demo2-waterLED/rtl/led_ctrl.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715486900560 "|led_ctrl|Out[6]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1715486900560 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715486900641 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled 19 " "Ignored 19 assignments for entity \"demo2_waterled\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_irq_mapper 14 " "Ignored 14 assignments for entity \"demo2_waterled_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_jtag_uart_0 24 " "Ignored 24 assignments for entity \"demo2_waterled_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_led 22 " "Ignored 22 assignments for entity \"demo2_waterled_led\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"demo2_waterled_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"demo2_waterled_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"demo2_waterled_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"demo2_waterled_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"demo2_waterled_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"demo2_waterled_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"demo2_waterled_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"demo2_waterled_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"demo2_waterled_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_rsp_demux_002 17 " "Ignored 17 assignments for entity \"demo2_waterled_mm_interconnect_0_rsp_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_nios2 172 " "Ignored 172 assignments for entity \"demo2_waterled_nios2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900930 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_nios2_cpu 179 " "Ignored 179 assignments for entity \"demo2_waterled_nios2_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900930 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_ram 36 " "Ignored 36 assignments for entity \"demo2_waterled_ram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900930 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"demo2_waterled_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486900930 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/NIOII-demo2-waterLED/output_files/waterled.map.smsg " "Generated suppressed messages file E:/study/NIOII-demo2-waterLED/output_files/waterled.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486900953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715486902322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715486902322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715486902348 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715486902348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715486902348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715486902348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715486902361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 12:08:22 2024 " "Processing ended: Sun May 12 12:08:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715486902361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715486902361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715486902361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486902361 ""}
