Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Nov 25 19:52:34 2023
| Host         : OptiPlex7090 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.181        0.000                      0                  272        0.078        0.000                      0                  272        3.000        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.991}      11.982          83.456          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.181        0.000                      0                  272        0.078        0.000                      0                  272        5.491        0.000                       0                   116  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 2.673ns (32.005%)  route 5.679ns (67.995%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.472 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.631    -0.909    vga_out_inst/clk_out1
    SLICE_X69Y90         FDRE                                         r  vga_out_inst/curr_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.490 f  vga_out_inst/curr_y_reg[3]/Q
                         net (fo=34, routed)          1.011     0.521    vga_out_inst/curr_y_reg[9]_0[3]
    SLICE_X63Y87         LUT2 (Prop_lut2_I1_O)        0.299     0.820 r  vga_out_inst/ghost_3_sprite_idx[6]_i_15/O
                         net (fo=1, routed)           0.000     0.820    vga_out_inst/ghost_3_sprite_idx[6]_i_15_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.370 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.370    vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.641 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.172     2.813    drawcon_inst/ghost_3_sprite_idx_reg[0]_4[0]
    SLICE_X65Y90         LUT4 (Prop_lut4_I2_O)        0.401     3.214 f  drawcon_inst/r[3]_i_61/O
                         net (fo=2, routed)           1.083     4.297    drawcon_inst/r[3]_i_61_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I1_O)        0.332     4.629 f  drawcon_inst/r[3]_i_33/O
                         net (fo=2, routed)           0.475     5.104    drawcon_inst/r[3]_i_33_n_0
    SLICE_X64Y79         LUT3 (Prop_lut3_I0_O)        0.124     5.228 f  drawcon_inst/g[3]_i_5/O
                         net (fo=2, routed)           0.793     6.021    drawcon_inst/g[3]_i_5_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     6.145 r  drawcon_inst/g[3]_i_3/O
                         net (fo=1, routed)           0.668     6.813    drawcon_inst/g[3]_i_3_n_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I3_O)        0.153     6.966 r  drawcon_inst/g[3]_i_1/O
                         net (fo=1, routed)           0.478     7.443    drawcon_inst/g[3]_i_1_n_0
    SLICE_X63Y92         FDRE                                         r  drawcon_inst/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.510    10.472    drawcon_inst/clk_out1
    SLICE_X63Y92         FDRE                                         r  drawcon_inst/g_reg[3]/C
                         clock pessimism              0.559    11.032    
                         clock uncertainty           -0.154    10.878    
    SLICE_X63Y92         FDRE (Setup_fdre_C_D)       -0.254    10.624    drawcon_inst/g_reg[3]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.126ns  (logic 2.644ns (32.539%)  route 5.482ns (67.461%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.472 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.631    -0.909    vga_out_inst/clk_out1
    SLICE_X69Y90         FDRE                                         r  vga_out_inst/curr_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.490 f  vga_out_inst/curr_y_reg[3]/Q
                         net (fo=34, routed)          1.011     0.521    vga_out_inst/curr_y_reg[9]_0[3]
    SLICE_X63Y87         LUT2 (Prop_lut2_I1_O)        0.299     0.820 r  vga_out_inst/ghost_3_sprite_idx[6]_i_15/O
                         net (fo=1, routed)           0.000     0.820    vga_out_inst/ghost_3_sprite_idx[6]_i_15_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.370 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.370    vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.641 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.172     2.813    drawcon_inst/ghost_3_sprite_idx_reg[0]_4[0]
    SLICE_X65Y90         LUT4 (Prop_lut4_I2_O)        0.401     3.214 f  drawcon_inst/r[3]_i_61/O
                         net (fo=2, routed)           1.083     4.297    drawcon_inst/r[3]_i_61_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I1_O)        0.332     4.629 f  drawcon_inst/r[3]_i_33/O
                         net (fo=2, routed)           0.478     5.107    drawcon_inst/r[3]_i_33_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.231 f  drawcon_inst/r[3]_i_11/O
                         net (fo=3, routed)           0.955     6.186    drawcon_inst/r[3]_i_11_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.310 f  drawcon_inst/r[3]_i_5/O
                         net (fo=2, routed)           0.783     7.093    drawcon_inst/r[3]_i_5_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.217 r  drawcon_inst/r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.217    drawcon_inst/r[3]_i_1_n_0
    SLICE_X67Y89         FDRE                                         r  drawcon_inst/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.510    10.472    drawcon_inst/clk_out1
    SLICE_X67Y89         FDRE                                         r  drawcon_inst/r_reg[3]/C
                         clock pessimism              0.559    11.032    
                         clock uncertainty           -0.154    10.878    
    SLICE_X67Y89         FDRE (Setup_fdre_C_D)        0.029    10.907    drawcon_inst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 2.644ns (33.163%)  route 5.329ns (66.837%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.471 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.631    -0.909    vga_out_inst/clk_out1
    SLICE_X69Y90         FDRE                                         r  vga_out_inst/curr_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.490 f  vga_out_inst/curr_y_reg[3]/Q
                         net (fo=34, routed)          1.011     0.521    vga_out_inst/curr_y_reg[9]_0[3]
    SLICE_X63Y87         LUT2 (Prop_lut2_I1_O)        0.299     0.820 r  vga_out_inst/ghost_3_sprite_idx[6]_i_15/O
                         net (fo=1, routed)           0.000     0.820    vga_out_inst/ghost_3_sprite_idx[6]_i_15_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.370 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.370    vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.641 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.172     2.813    drawcon_inst/ghost_3_sprite_idx_reg[0]_4[0]
    SLICE_X65Y90         LUT4 (Prop_lut4_I2_O)        0.401     3.214 f  drawcon_inst/r[3]_i_61/O
                         net (fo=2, routed)           1.083     4.297    drawcon_inst/r[3]_i_61_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I1_O)        0.332     4.629 f  drawcon_inst/r[3]_i_33/O
                         net (fo=2, routed)           0.475     5.104    drawcon_inst/r[3]_i_33_n_0
    SLICE_X64Y79         LUT3 (Prop_lut3_I0_O)        0.124     5.228 f  drawcon_inst/g[3]_i_5/O
                         net (fo=2, routed)           1.152     6.379    drawcon_inst/g[3]_i_5_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     6.503 f  drawcon_inst/g[2]_i_2/O
                         net (fo=2, routed)           0.437     6.940    drawcon_inst/g[2]_i_2_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I1_O)        0.124     7.064 r  drawcon_inst/g[1]_i_1/O
                         net (fo=1, routed)           0.000     7.064    drawcon_inst/g[1]_i_1_n_0
    SLICE_X62Y89         FDRE                                         r  drawcon_inst/g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.509    10.471    drawcon_inst/clk_out1
    SLICE_X62Y89         FDRE                                         r  drawcon_inst/g_reg[1]/C
                         clock pessimism              0.559    11.031    
                         clock uncertainty           -0.154    10.877    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.081    10.958    drawcon_inst/g_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 2.637ns (33.105%)  route 5.329ns (66.895%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.471 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.631    -0.909    vga_out_inst/clk_out1
    SLICE_X69Y90         FDRE                                         r  vga_out_inst/curr_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.490 f  vga_out_inst/curr_y_reg[3]/Q
                         net (fo=34, routed)          1.011     0.521    vga_out_inst/curr_y_reg[9]_0[3]
    SLICE_X63Y87         LUT2 (Prop_lut2_I1_O)        0.299     0.820 r  vga_out_inst/ghost_3_sprite_idx[6]_i_15/O
                         net (fo=1, routed)           0.000     0.820    vga_out_inst/ghost_3_sprite_idx[6]_i_15_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.370 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.370    vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.641 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.172     2.813    drawcon_inst/ghost_3_sprite_idx_reg[0]_4[0]
    SLICE_X65Y90         LUT4 (Prop_lut4_I2_O)        0.401     3.214 f  drawcon_inst/r[3]_i_61/O
                         net (fo=2, routed)           1.083     4.297    drawcon_inst/r[3]_i_61_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I1_O)        0.332     4.629 f  drawcon_inst/r[3]_i_33/O
                         net (fo=2, routed)           0.475     5.104    drawcon_inst/r[3]_i_33_n_0
    SLICE_X64Y79         LUT3 (Prop_lut3_I0_O)        0.124     5.228 f  drawcon_inst/g[3]_i_5/O
                         net (fo=2, routed)           1.152     6.379    drawcon_inst/g[3]_i_5_n_0
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     6.503 f  drawcon_inst/g[2]_i_2/O
                         net (fo=2, routed)           0.437     6.940    drawcon_inst/g[2]_i_2_n_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I2_O)        0.117     7.057 r  drawcon_inst/g[2]_i_1/O
                         net (fo=1, routed)           0.000     7.057    drawcon_inst/g[2]_i_1_n_0
    SLICE_X62Y89         FDRE                                         r  drawcon_inst/g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.509    10.471    drawcon_inst/clk_out1
    SLICE_X62Y89         FDRE                                         r  drawcon_inst/g_reg[2]/C
                         clock pessimism              0.559    11.031    
                         clock uncertainty           -0.154    10.877    
    SLICE_X62Y89         FDRE (Setup_fdre_C_D)        0.118    10.995    drawcon_inst/g_reg[2]
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 2.644ns (33.717%)  route 5.198ns (66.283%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.472 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.631    -0.909    vga_out_inst/clk_out1
    SLICE_X69Y90         FDRE                                         r  vga_out_inst/curr_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.490 f  vga_out_inst/curr_y_reg[3]/Q
                         net (fo=34, routed)          1.011     0.521    vga_out_inst/curr_y_reg[9]_0[3]
    SLICE_X63Y87         LUT2 (Prop_lut2_I1_O)        0.299     0.820 r  vga_out_inst/ghost_3_sprite_idx[6]_i_15/O
                         net (fo=1, routed)           0.000     0.820    vga_out_inst/ghost_3_sprite_idx[6]_i_15_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.370 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.370    vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.641 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.172     2.813    drawcon_inst/ghost_3_sprite_idx_reg[0]_4[0]
    SLICE_X65Y90         LUT4 (Prop_lut4_I2_O)        0.401     3.214 f  drawcon_inst/r[3]_i_61/O
                         net (fo=2, routed)           1.083     4.297    drawcon_inst/r[3]_i_61_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I1_O)        0.332     4.629 f  drawcon_inst/r[3]_i_33/O
                         net (fo=2, routed)           0.478     5.107    drawcon_inst/r[3]_i_33_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.231 f  drawcon_inst/r[3]_i_11/O
                         net (fo=3, routed)           0.955     6.186    drawcon_inst/r[3]_i_11_n_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.310 f  drawcon_inst/r[3]_i_5/O
                         net (fo=2, routed)           0.499     6.809    drawcon_inst/r[3]_i_5_n_0
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.124     6.933 r  drawcon_inst/r[1]_i_1/O
                         net (fo=1, routed)           0.000     6.933    drawcon_inst/r[1]_i_1_n_0
    SLICE_X67Y89         FDRE                                         r  drawcon_inst/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.510    10.472    drawcon_inst/clk_out1
    SLICE_X67Y89         FDRE                                         r  drawcon_inst/r_reg[1]/C
                         clock pessimism              0.559    11.032    
                         clock uncertainty           -0.154    10.878    
    SLICE_X67Y89         FDRE (Setup_fdre_C_D)        0.031    10.909    drawcon_inst/r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.909    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 2.644ns (33.753%)  route 5.189ns (66.247%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.472 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.631    -0.909    vga_out_inst/clk_out1
    SLICE_X69Y90         FDRE                                         r  vga_out_inst/curr_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.490 f  vga_out_inst/curr_y_reg[3]/Q
                         net (fo=34, routed)          1.011     0.521    vga_out_inst/curr_y_reg[9]_0[3]
    SLICE_X63Y87         LUT2 (Prop_lut2_I1_O)        0.299     0.820 r  vga_out_inst/ghost_3_sprite_idx[6]_i_15/O
                         net (fo=1, routed)           0.000     0.820    vga_out_inst/ghost_3_sprite_idx[6]_i_15_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.370 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.370    vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.641 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.172     2.813    drawcon_inst/ghost_3_sprite_idx_reg[0]_4[0]
    SLICE_X65Y90         LUT4 (Prop_lut4_I2_O)        0.401     3.214 f  drawcon_inst/r[3]_i_61/O
                         net (fo=2, routed)           1.083     4.297    drawcon_inst/r[3]_i_61_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I1_O)        0.332     4.629 f  drawcon_inst/r[3]_i_33/O
                         net (fo=2, routed)           0.478     5.107    drawcon_inst/r[3]_i_33_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.231 f  drawcon_inst/r[3]_i_11/O
                         net (fo=3, routed)           0.962     6.192    drawcon_inst/r[3]_i_11_n_0
    SLICE_X64Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.316 r  drawcon_inst/b[2]_i_2/O
                         net (fo=1, routed)           0.484     6.801    drawcon_inst/b[2]_i_2_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.925 r  drawcon_inst/b[2]_i_1/O
                         net (fo=1, routed)           0.000     6.925    drawcon_inst/b[2]_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  drawcon_inst/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.510    10.472    drawcon_inst/clk_out1
    SLICE_X65Y90         FDRE                                         r  drawcon_inst/b_reg[2]/C
                         clock pessimism              0.559    11.032    
                         clock uncertainty           -0.154    10.878    
    SLICE_X65Y90         FDRE (Setup_fdre_C_D)        0.029    10.907    drawcon_inst/b_reg[2]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 2.644ns (33.897%)  route 5.156ns (66.103%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.472 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.631    -0.909    vga_out_inst/clk_out1
    SLICE_X69Y90         FDRE                                         r  vga_out_inst/curr_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.490 f  vga_out_inst/curr_y_reg[3]/Q
                         net (fo=34, routed)          1.011     0.521    vga_out_inst/curr_y_reg[9]_0[3]
    SLICE_X63Y87         LUT2 (Prop_lut2_I1_O)        0.299     0.820 r  vga_out_inst/ghost_3_sprite_idx[6]_i_15/O
                         net (fo=1, routed)           0.000     0.820    vga_out_inst/ghost_3_sprite_idx[6]_i_15_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.370 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.370    vga_out_inst/ghost_3_sprite_idx_reg[6]_i_8_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.641 r  vga_out_inst/ghost_3_sprite_idx_reg[6]_i_4/CO[0]
                         net (fo=3, routed)           1.172     2.813    drawcon_inst/ghost_3_sprite_idx_reg[0]_4[0]
    SLICE_X65Y90         LUT4 (Prop_lut4_I2_O)        0.401     3.214 f  drawcon_inst/r[3]_i_61/O
                         net (fo=2, routed)           1.083     4.297    drawcon_inst/r[3]_i_61_n_0
    SLICE_X66Y79         LUT6 (Prop_lut6_I1_O)        0.332     4.629 f  drawcon_inst/r[3]_i_33/O
                         net (fo=2, routed)           0.478     5.107    drawcon_inst/r[3]_i_33_n_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.231 f  drawcon_inst/r[3]_i_11/O
                         net (fo=3, routed)           1.008     6.239    drawcon_inst/r[3]_i_11_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.363 r  drawcon_inst/b[3]_i_2/O
                         net (fo=1, routed)           0.405     6.767    drawcon_inst/b[3]_i_2_n_0
    SLICE_X67Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.891 r  drawcon_inst/b[3]_i_1/O
                         net (fo=1, routed)           0.000     6.891    drawcon_inst/b[3]_i_1_n_0
    SLICE_X67Y90         FDRE                                         r  drawcon_inst/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.510    10.472    drawcon_inst/clk_out1
    SLICE_X67Y90         FDRE                                         r  drawcon_inst/b_reg[3]/C
                         clock pessimism              0.559    11.032    
                         clock uncertainty           -0.154    10.878    
    SLICE_X67Y90         FDRE (Setup_fdre_C_D)        0.029    10.907    drawcon_inst/b_reg[3]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_idx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 1.722ns (25.088%)  route 5.142ns (74.912%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.456 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.622    -0.918    vga_out_inst/clk_out1
    SLICE_X57Y87         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=39, routed)          1.678     1.217    vga_out_inst/Q[1]
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.341 r  vga_out_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.341    drawcon_inst/pacman_sprite_idx7_inferred__2/i__carry__0_1[0]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.873 r  drawcon_inst/pacman_sprite_idx7_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.873    drawcon_inst/pacman_sprite_idx7_inferred__2/i__carry_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.030 f  drawcon_inst/pacman_sprite_idx7_inferred__2/i__carry__0/CO[1]
                         net (fo=3, routed)           1.007     3.037    drawcon_inst/pacman_sprite_idx712_in
    SLICE_X67Y89         LUT4 (Prop_lut4_I1_O)        0.329     3.366 f  drawcon_inst/r[3]_i_4/O
                         net (fo=9, routed)           1.026     4.392    drawcon_inst/r[3]_i_4_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.124     4.516 r  drawcon_inst/ghost_2_sprite_idx[6]_i_1/O
                         net (fo=7, routed)           1.430     5.946    drawcon_inst/ghost_2_sprite_idx
    SLICE_X61Y76         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494    10.456    drawcon_inst/clk_out1
    SLICE_X61Y76         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[4]/C
                         clock pessimism              0.559    11.016    
                         clock uncertainty           -0.154    10.862    
    SLICE_X61Y76         FDRE (Setup_fdre_C_CE)      -0.205    10.657    drawcon_inst/ghost_2_sprite_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         10.657    
                         arrival time                          -5.946    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_idx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 1.722ns (25.088%)  route 5.142ns (74.912%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.456 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.622    -0.918    vga_out_inst/clk_out1
    SLICE_X57Y87         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=39, routed)          1.678     1.217    vga_out_inst/Q[1]
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.341 r  vga_out_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.341    drawcon_inst/pacman_sprite_idx7_inferred__2/i__carry__0_1[0]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.873 r  drawcon_inst/pacman_sprite_idx7_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.873    drawcon_inst/pacman_sprite_idx7_inferred__2/i__carry_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.030 f  drawcon_inst/pacman_sprite_idx7_inferred__2/i__carry__0/CO[1]
                         net (fo=3, routed)           1.007     3.037    drawcon_inst/pacman_sprite_idx712_in
    SLICE_X67Y89         LUT4 (Prop_lut4_I1_O)        0.329     3.366 f  drawcon_inst/r[3]_i_4/O
                         net (fo=9, routed)           1.026     4.392    drawcon_inst/r[3]_i_4_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.124     4.516 r  drawcon_inst/ghost_2_sprite_idx[6]_i_1/O
                         net (fo=7, routed)           1.430     5.946    drawcon_inst/ghost_2_sprite_idx
    SLICE_X61Y76         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494    10.456    drawcon_inst/clk_out1
    SLICE_X61Y76         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[5]/C
                         clock pessimism              0.559    11.016    
                         clock uncertainty           -0.154    10.862    
    SLICE_X61Y76         FDRE (Setup_fdre_C_CE)      -0.205    10.657    drawcon_inst/ghost_2_sprite_idx_reg[5]
  -------------------------------------------------------------------
                         required time                         10.657    
                         arrival time                          -5.946    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 vga_out_inst/curr_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_2_sprite_idx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 1.722ns (25.088%)  route 5.142ns (74.912%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.456 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.622    -0.918    vga_out_inst/clk_out1
    SLICE_X57Y87         FDRE                                         r  vga_out_inst/curr_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  vga_out_inst/curr_x_reg[1]/Q
                         net (fo=39, routed)          1.678     1.217    vga_out_inst/Q[1]
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.341 r  vga_out_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     1.341    drawcon_inst/pacman_sprite_idx7_inferred__2/i__carry__0_1[0]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.873 r  drawcon_inst/pacman_sprite_idx7_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.873    drawcon_inst/pacman_sprite_idx7_inferred__2/i__carry_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.030 f  drawcon_inst/pacman_sprite_idx7_inferred__2/i__carry__0/CO[1]
                         net (fo=3, routed)           1.007     3.037    drawcon_inst/pacman_sprite_idx712_in
    SLICE_X67Y89         LUT4 (Prop_lut4_I1_O)        0.329     3.366 f  drawcon_inst/r[3]_i_4/O
                         net (fo=9, routed)           1.026     4.392    drawcon_inst/r[3]_i_4_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.124     4.516 r  drawcon_inst/ghost_2_sprite_idx[6]_i_1/O
                         net (fo=7, routed)           1.430     5.946    drawcon_inst/ghost_2_sprite_idx
    SLICE_X61Y76         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494    10.456    drawcon_inst/clk_out1
    SLICE_X61Y76         FDRE                                         r  drawcon_inst/ghost_2_sprite_idx_reg[6]/C
                         clock pessimism              0.559    11.016    
                         clock uncertainty           -0.154    10.862    
    SLICE_X61Y76         FDRE (Setup_fdre_C_CE)      -0.205    10.657    drawcon_inst/ghost_2_sprite_idx_reg[6]
  -------------------------------------------------------------------
                         required time                         10.657    
                         arrival time                          -5.946    
  -------------------------------------------------------------------
                         slack                                  4.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_3_sprite_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.006%)  route 0.179ns (55.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.582    -0.582    drawcon_inst/clk_out1
    SLICE_X72Y75         FDRE                                         r  drawcon_inst/ghost_3_sprite_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  drawcon_inst/ghost_3_sprite_idx_reg[2]/Q
                         net (fo=2, routed)           0.179    -0.262    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y15         RAMB36E1                                     r  drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.897    -0.776    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.523    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.340    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_3_sprite_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.006%)  route 0.179ns (55.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.582    -0.582    drawcon_inst/clk_out1
    SLICE_X72Y75         FDRE                                         r  drawcon_inst/ghost_3_sprite_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  drawcon_inst/ghost_3_sprite_idx_reg[2]/Q
                         net (fo=2, routed)           0.179    -0.262    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y15         RAMB36E1                                     r  drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.894    -0.779    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.526    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.343    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_4_sprite_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.262%)  route 0.169ns (50.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.556    -0.608    drawcon_inst/clk_out1
    SLICE_X62Y76         FDRE                                         r  drawcon_inst/ghost_4_sprite_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  drawcon_inst/ghost_4_sprite_idx_reg[2]/Q
                         net (fo=2, routed)           0.169    -0.275    drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y15         RAMB36E1                                     r  drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.869    -0.804    drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.550    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.367    drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_3_sprite_idx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.119%)  route 0.229ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.581    drawcon_inst/clk_out1
    SLICE_X72Y76         FDRE                                         r  drawcon_inst/ghost_3_sprite_idx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  drawcon_inst/ghost_3_sprite_idx_reg[6]/Q
                         net (fo=2, routed)           0.229    -0.211    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y15         RAMB36E1                                     r  drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.897    -0.776    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.523    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.340    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_1_sprite_idx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.990%)  route 0.230ns (62.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.594    -0.570    drawcon_inst/clk_out1
    SLICE_X72Y90         FDRE                                         r  drawcon_inst/ghost_1_sprite_idx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  drawcon_inst/ghost_1_sprite_idx_reg[6]/Q
                         net (fo=2, routed)           0.230    -0.199    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y18         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.909    -0.764    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.511    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.328    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_1_sprite_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.594    -0.570    drawcon_inst/clk_out1
    SLICE_X73Y90         FDRE                                         r  drawcon_inst/ghost_1_sprite_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  drawcon_inst/ghost_1_sprite_idx_reg[0]/Q
                         net (fo=2, routed)           0.235    -0.195    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y18         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.909    -0.764    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.511    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.328    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_1_sprite_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.594    -0.570    drawcon_inst/clk_out1
    SLICE_X73Y90         FDRE                                         r  drawcon_inst/ghost_1_sprite_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  drawcon_inst/ghost_1_sprite_idx_reg[0]/Q
                         net (fo=2, routed)           0.235    -0.195    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y18         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.908    -0.765    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.512    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.329    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_3_sprite_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.350%)  route 0.237ns (62.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.582    -0.582    drawcon_inst/clk_out1
    SLICE_X72Y75         FDRE                                         r  drawcon_inst/ghost_3_sprite_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  drawcon_inst/ghost_3_sprite_idx_reg[1]/Q
                         net (fo=2, routed)           0.237    -0.205    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y15         RAMB36E1                                     r  drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.897    -0.776    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.523    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.340    drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_1_sprite_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.176%)  route 0.238ns (62.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.593    -0.571    drawcon_inst/clk_out1
    SLICE_X72Y89         FDRE                                         r  drawcon_inst/ghost_1_sprite_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  drawcon_inst/ghost_1_sprite_idx_reg[2]/Q
                         net (fo=2, routed)           0.238    -0.192    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y18         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.909    -0.764    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.511    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.328    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 drawcon_inst/ghost_1_sprite_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.176%)  route 0.238ns (62.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.593    -0.571    drawcon_inst/clk_out1
    SLICE_X72Y89         FDRE                                         r  drawcon_inst/ghost_1_sprite_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  drawcon_inst/ghost_1_sprite_idx_reg[2]/Q
                         net (fo=2, routed)           0.238    -0.192    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y18         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=114, routed)         0.908    -0.765    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.512    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.329    drawcon_inst/ghost_1_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.991 }
Period(ns):         11.982
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y38     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y38     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y14     drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y14     drawcon_inst/ghost_2_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X2Y15     drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X2Y15     drawcon_inst/ghost_3_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y15     drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y15     drawcon_inst/ghost_4_sprite_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y18     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB36_X1Y18     drawcon_inst/map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.982      201.378    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X67Y85     drawcon_inst/ghost_3_sprite_idx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X72Y75     drawcon_inst/ghost_3_sprite_idx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X72Y75     drawcon_inst/ghost_3_sprite_idx_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X72Y75     drawcon_inst/ghost_3_sprite_idx_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X72Y76     drawcon_inst/ghost_3_sprite_idx_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X72Y76     drawcon_inst/ghost_3_sprite_idx_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X72Y76     drawcon_inst/ghost_3_sprite_idx_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y89     drawcon_inst/bg_b_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y89     drawcon_inst/g_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y89     drawcon_inst/g_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y75     drawcon_inst/ghost_2_sprite_idx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X61Y75     drawcon_inst/ghost_2_sprite_idx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X61Y75     drawcon_inst/ghost_2_sprite_idx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X61Y75     drawcon_inst/ghost_2_sprite_idx_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X61Y76     drawcon_inst/ghost_2_sprite_idx_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X61Y76     drawcon_inst/ghost_2_sprite_idx_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X61Y76     drawcon_inst/ghost_2_sprite_idx_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X61Y76     drawcon_inst/ghost_2_sprite_idx_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X61Y76     drawcon_inst/ghost_2_sprite_idx_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X61Y76     drawcon_inst/ghost_2_sprite_idx_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



