
LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9f4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  0800abc8  0800abc8  0001abc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0bc  0800b0bc  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0bc  0800b0bc  0001b0bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0c4  0800b0c4  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0c4  0800b0c4  0001b0c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0c8  0800b0c8  0001b0c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800b0cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ae8  200001f8  0800b2c4  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ce0  0800b2c4  00020ce0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000180fb  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003468  00000000  00000000  00038323  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  0003b790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ec0  00000000  00000000  0003c798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026343  00000000  00000000  0003d658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015daa  00000000  00000000  0006399b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dcb25  00000000  00000000  00079745  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015626a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052a0  00000000  00000000  001562c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800abac 	.word	0x0800abac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001fc 	.word	0x200001fc
 800020c:	0800abac 	.word	0x0800abac

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <LiquidCrystal>:
uint8_t _numlines;
uint8_t _row_offsets[4];

void LiquidCrystal(GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			     uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08e      	sub	sp, #56	; 0x38
 8000f84:	af0a      	add	r7, sp, #40	; 0x28
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	4608      	mov	r0, r1
 8000f8a:	4611      	mov	r1, r2
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	4603      	mov	r3, r0
 8000f90:	817b      	strh	r3, [r7, #10]
 8000f92:	460b      	mov	r3, r1
 8000f94:	813b      	strh	r3, [r7, #8]
 8000f96:	4613      	mov	r3, r2
 8000f98:	80fb      	strh	r3, [r7, #6]
  if(_fourbit_mode)
 8000f9a:	4b1d      	ldr	r3, [pc, #116]	; (8001010 <LiquidCrystal+0x90>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d019      	beq.n	8000fd6 <LiquidCrystal+0x56>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8000fa2:	8939      	ldrh	r1, [r7, #8]
 8000fa4:	897a      	ldrh	r2, [r7, #10]
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	9308      	str	r3, [sp, #32]
 8000faa:	2300      	movs	r3, #0
 8000fac:	9307      	str	r3, [sp, #28]
 8000fae:	2300      	movs	r3, #0
 8000fb0:	9306      	str	r3, [sp, #24]
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	9305      	str	r3, [sp, #20]
 8000fb6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000fb8:	9304      	str	r3, [sp, #16]
 8000fba:	8c3b      	ldrh	r3, [r7, #32]
 8000fbc:	9303      	str	r3, [sp, #12]
 8000fbe:	8bbb      	ldrh	r3, [r7, #28]
 8000fc0:	9302      	str	r3, [sp, #8]
 8000fc2:	8b3b      	ldrh	r3, [r7, #24]
 8000fc4:	9301      	str	r3, [sp, #4]
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	68f9      	ldr	r1, [r7, #12]
 8000fce:	2001      	movs	r0, #1
 8000fd0:	f000 f820 	bl	8001014 <init>
  else
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
}
 8000fd4:	e018      	b.n	8001008 <LiquidCrystal+0x88>
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8000fd6:	8939      	ldrh	r1, [r7, #8]
 8000fd8:	897a      	ldrh	r2, [r7, #10]
 8000fda:	2300      	movs	r3, #0
 8000fdc:	9308      	str	r3, [sp, #32]
 8000fde:	2300      	movs	r3, #0
 8000fe0:	9307      	str	r3, [sp, #28]
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	9306      	str	r3, [sp, #24]
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	9305      	str	r3, [sp, #20]
 8000fea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000fec:	9304      	str	r3, [sp, #16]
 8000fee:	8c3b      	ldrh	r3, [r7, #32]
 8000ff0:	9303      	str	r3, [sp, #12]
 8000ff2:	8bbb      	ldrh	r3, [r7, #28]
 8000ff4:	9302      	str	r3, [sp, #8]
 8000ff6:	8b3b      	ldrh	r3, [r7, #24]
 8000ff8:	9301      	str	r3, [sp, #4]
 8000ffa:	88fb      	ldrh	r3, [r7, #6]
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	460b      	mov	r3, r1
 8001000:	68f9      	ldr	r1, [r7, #12]
 8001002:	2000      	movs	r0, #0
 8001004:	f000 f806 	bl	8001014 <init>
}
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20000000 	.word	0x20000000

08001014 <init>:

void init(uint8_t fourbitmode, GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			 uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3,
			 uint16_t d4, uint16_t d5, uint16_t d6, uint16_t d7)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	60b9      	str	r1, [r7, #8]
 800101c:	4611      	mov	r1, r2
 800101e:	461a      	mov	r2, r3
 8001020:	4603      	mov	r3, r0
 8001022:	73fb      	strb	r3, [r7, #15]
 8001024:	460b      	mov	r3, r1
 8001026:	81bb      	strh	r3, [r7, #12]
 8001028:	4613      	mov	r3, r2
 800102a:	80fb      	strh	r3, [r7, #6]
  _rs_pin = rs;
 800102c:	4a1a      	ldr	r2, [pc, #104]	; (8001098 <init+0x84>)
 800102e:	89bb      	ldrh	r3, [r7, #12]
 8001030:	8013      	strh	r3, [r2, #0]
  _rw_pin = rw;
 8001032:	4a1a      	ldr	r2, [pc, #104]	; (800109c <init+0x88>)
 8001034:	88fb      	ldrh	r3, [r7, #6]
 8001036:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8001038:	4a19      	ldr	r2, [pc, #100]	; (80010a0 <init+0x8c>)
 800103a:	8b3b      	ldrh	r3, [r7, #24]
 800103c:	8013      	strh	r3, [r2, #0]
  _port = gpioport;
 800103e:	4a19      	ldr	r2, [pc, #100]	; (80010a4 <init+0x90>)
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	6013      	str	r3, [r2, #0]

  _data_pins[0] = d0;
 8001044:	4a18      	ldr	r2, [pc, #96]	; (80010a8 <init+0x94>)
 8001046:	8bbb      	ldrh	r3, [r7, #28]
 8001048:	8013      	strh	r3, [r2, #0]
  _data_pins[1] = d1;
 800104a:	4a17      	ldr	r2, [pc, #92]	; (80010a8 <init+0x94>)
 800104c:	8c3b      	ldrh	r3, [r7, #32]
 800104e:	8053      	strh	r3, [r2, #2]
  _data_pins[2] = d2;
 8001050:	4a15      	ldr	r2, [pc, #84]	; (80010a8 <init+0x94>)
 8001052:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001054:	8093      	strh	r3, [r2, #4]
  _data_pins[3] = d3;
 8001056:	4a14      	ldr	r2, [pc, #80]	; (80010a8 <init+0x94>)
 8001058:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800105a:	80d3      	strh	r3, [r2, #6]
  _data_pins[4] = d4;
 800105c:	4a12      	ldr	r2, [pc, #72]	; (80010a8 <init+0x94>)
 800105e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001060:	8113      	strh	r3, [r2, #8]
  _data_pins[5] = d5;
 8001062:	4a11      	ldr	r2, [pc, #68]	; (80010a8 <init+0x94>)
 8001064:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001066:	8153      	strh	r3, [r2, #10]
  _data_pins[6] = d6;
 8001068:	4a0f      	ldr	r2, [pc, #60]	; (80010a8 <init+0x94>)
 800106a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800106c:	8193      	strh	r3, [r2, #12]
  _data_pins[7] = d7;
 800106e:	4a0e      	ldr	r2, [pc, #56]	; (80010a8 <init+0x94>)
 8001070:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001072:	81d3      	strh	r3, [r2, #14]

  if (fourbitmode)
 8001074:	7bfb      	ldrb	r3, [r7, #15]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d003      	beq.n	8001082 <init+0x6e>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 800107a:	4b0c      	ldr	r3, [pc, #48]	; (80010ac <init+0x98>)
 800107c:	2200      	movs	r2, #0
 800107e:	701a      	strb	r2, [r3, #0]
 8001080:	e002      	b.n	8001088 <init+0x74>
  else
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8001082:	4b0a      	ldr	r3, [pc, #40]	; (80010ac <init+0x98>)
 8001084:	2210      	movs	r2, #16
 8001086:	701a      	strb	r2, [r3, #0]

  begin(16, 2);
 8001088:	2102      	movs	r1, #2
 800108a:	2010      	movs	r0, #16
 800108c:	f000 f810 	bl	80010b0 <begin>
}
 8001090:	bf00      	nop
 8001092:	3710      	adds	r7, #16
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20000288 	.word	0x20000288
 800109c:	20000268 	.word	0x20000268
 80010a0:	20000286 	.word	0x20000286
 80010a4:	2000026c 	.word	0x2000026c
 80010a8:	20000274 	.word	0x20000274
 80010ac:	20000285 	.word	0x20000285

080010b0 <begin>:

void begin(uint8_t cols, uint8_t lines) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b088      	sub	sp, #32
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	460a      	mov	r2, r1
 80010ba:	71fb      	strb	r3, [r7, #7]
 80010bc:	4613      	mov	r3, r2
 80010be:	71bb      	strb	r3, [r7, #6]
  if (lines > 1) {
 80010c0:	79bb      	ldrb	r3, [r7, #6]
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d906      	bls.n	80010d4 <begin+0x24>
    _displayfunction |= LCD_2LINE;
 80010c6:	4b77      	ldr	r3, [pc, #476]	; (80012a4 <begin+0x1f4>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	f043 0308 	orr.w	r3, r3, #8
 80010ce:	b2da      	uxtb	r2, r3
 80010d0:	4b74      	ldr	r3, [pc, #464]	; (80012a4 <begin+0x1f4>)
 80010d2:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 80010d4:	4a74      	ldr	r2, [pc, #464]	; (80012a8 <begin+0x1f8>)
 80010d6:	79bb      	ldrb	r3, [r7, #6]
 80010d8:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);
 80010da:	79fa      	ldrb	r2, [r7, #7]
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	3340      	adds	r3, #64	; 0x40
 80010e0:	2140      	movs	r1, #64	; 0x40
 80010e2:	2000      	movs	r0, #0
 80010e4:	f000 f998 	bl	8001418 <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 80010e8:	4b70      	ldr	r3, [pc, #448]	; (80012ac <begin+0x1fc>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d009      	beq.n	8001104 <begin+0x54>
 80010f0:	79bb      	ldrb	r3, [r7, #6]
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d106      	bne.n	8001104 <begin+0x54>
    _displayfunction |= LCD_5x10DOTS;
 80010f6:	4b6b      	ldr	r3, [pc, #428]	; (80012a4 <begin+0x1f4>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	f043 0304 	orr.w	r3, r3, #4
 80010fe:	b2da      	uxtb	r2, r3
 8001100:	4b68      	ldr	r3, [pc, #416]	; (80012a4 <begin+0x1f4>)
 8001102:	701a      	strb	r2, [r3, #0]
  }

  //Initializing GPIO Pins
  enableClock();
 8001104:	f000 f8e4 	bl	80012d0 <enableClock>

  GPIO_InitTypeDef gpio_init;
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 8001108:	2302      	movs	r3, #2
 800110a:	61bb      	str	r3, [r7, #24]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 800110c:	2301      	movs	r3, #1
 800110e:	613b      	str	r3, [r7, #16]

  if(_fourbit_mode)
 8001110:	4b67      	ldr	r3, [pc, #412]	; (80012b0 <begin+0x200>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d01b      	beq.n	8001150 <begin+0xa0>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8001118:	4b66      	ldr	r3, [pc, #408]	; (80012b4 <begin+0x204>)
 800111a:	881a      	ldrh	r2, [r3, #0]
 800111c:	4b66      	ldr	r3, [pc, #408]	; (80012b8 <begin+0x208>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	4313      	orrs	r3, r2
 8001122:	b29a      	uxth	r2, r3
 8001124:	4b65      	ldr	r3, [pc, #404]	; (80012bc <begin+0x20c>)
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	4313      	orrs	r3, r2
 800112a:	b29a      	uxth	r2, r3
 800112c:	4b64      	ldr	r3, [pc, #400]	; (80012c0 <begin+0x210>)
 800112e:	881b      	ldrh	r3, [r3, #0]
 8001130:	4313      	orrs	r3, r2
 8001132:	b29a      	uxth	r2, r3
 8001134:	4b62      	ldr	r3, [pc, #392]	; (80012c0 <begin+0x210>)
 8001136:	885b      	ldrh	r3, [r3, #2]
 8001138:	4313      	orrs	r3, r2
 800113a:	b29a      	uxth	r2, r3
 800113c:	4b60      	ldr	r3, [pc, #384]	; (80012c0 <begin+0x210>)
 800113e:	889b      	ldrh	r3, [r3, #4]
 8001140:	4313      	orrs	r3, r2
 8001142:	b29a      	uxth	r2, r3
 8001144:	4b5e      	ldr	r3, [pc, #376]	; (80012c0 <begin+0x210>)
 8001146:	88db      	ldrh	r3, [r3, #6]
 8001148:	4313      	orrs	r3, r2
 800114a:	b29b      	uxth	r3, r3
 800114c:	60fb      	str	r3, [r7, #12]
 800114e:	e02a      	b.n	80011a6 <begin+0xf6>
  else
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8001150:	4b58      	ldr	r3, [pc, #352]	; (80012b4 <begin+0x204>)
 8001152:	881a      	ldrh	r2, [r3, #0]
 8001154:	4b58      	ldr	r3, [pc, #352]	; (80012b8 <begin+0x208>)
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	4313      	orrs	r3, r2
 800115a:	b29a      	uxth	r2, r3
 800115c:	4b57      	ldr	r3, [pc, #348]	; (80012bc <begin+0x20c>)
 800115e:	881b      	ldrh	r3, [r3, #0]
 8001160:	4313      	orrs	r3, r2
 8001162:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8001164:	4b56      	ldr	r3, [pc, #344]	; (80012c0 <begin+0x210>)
 8001166:	881b      	ldrh	r3, [r3, #0]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8001168:	4313      	orrs	r3, r2
 800116a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 800116c:	4b54      	ldr	r3, [pc, #336]	; (80012c0 <begin+0x210>)
 800116e:	885b      	ldrh	r3, [r3, #2]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8001170:	4313      	orrs	r3, r2
 8001172:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 8001174:	4b52      	ldr	r3, [pc, #328]	; (80012c0 <begin+0x210>)
 8001176:	889b      	ldrh	r3, [r3, #4]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8001178:	4313      	orrs	r3, r2
 800117a:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 800117c:	4b50      	ldr	r3, [pc, #320]	; (80012c0 <begin+0x210>)
 800117e:	88db      	ldrh	r3, [r3, #6]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 8001180:	4313      	orrs	r3, r2
 8001182:	b29a      	uxth	r2, r3
 8001184:	4b4e      	ldr	r3, [pc, #312]	; (80012c0 <begin+0x210>)
 8001186:	891b      	ldrh	r3, [r3, #8]
 8001188:	4313      	orrs	r3, r2
 800118a:	b29a      	uxth	r2, r3
 800118c:	4b4c      	ldr	r3, [pc, #304]	; (80012c0 <begin+0x210>)
 800118e:	895b      	ldrh	r3, [r3, #10]
 8001190:	4313      	orrs	r3, r2
 8001192:	b29a      	uxth	r2, r3
 8001194:	4b4a      	ldr	r3, [pc, #296]	; (80012c0 <begin+0x210>)
 8001196:	899b      	ldrh	r3, [r3, #12]
 8001198:	4313      	orrs	r3, r2
 800119a:	b29a      	uxth	r2, r3
 800119c:	4b48      	ldr	r3, [pc, #288]	; (80012c0 <begin+0x210>)
 800119e:	89db      	ldrh	r3, [r3, #14]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	b29b      	uxth	r3, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80011a4:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_Init(_port, &gpio_init);
 80011a6:	4b47      	ldr	r3, [pc, #284]	; (80012c4 <begin+0x214>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f107 020c 	add.w	r2, r7, #12
 80011ae:	4611      	mov	r1, r2
 80011b0:	4618      	mov	r0, r3
 80011b2:	f002 fd65 	bl	8003c80 <HAL_GPIO_Init>

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // so we'll wait 50 just to make sure
  HAL_Delay(50);
 80011b6:	2032      	movs	r0, #50	; 0x32
 80011b8:	f001 faf4 	bl	80027a4 <HAL_Delay>

  // Now we pull both RS and R/W low to begin commands
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 80011bc:	4b41      	ldr	r3, [pc, #260]	; (80012c4 <begin+0x214>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a3c      	ldr	r2, [pc, #240]	; (80012b4 <begin+0x204>)
 80011c2:	8811      	ldrh	r1, [r2, #0]
 80011c4:	2200      	movs	r2, #0
 80011c6:	4618      	mov	r0, r3
 80011c8:	f002 feee 	bl	8003fa8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 80011cc:	4b3d      	ldr	r3, [pc, #244]	; (80012c4 <begin+0x214>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a3a      	ldr	r2, [pc, #232]	; (80012bc <begin+0x20c>)
 80011d2:	8811      	ldrh	r1, [r2, #0]
 80011d4:	2200      	movs	r2, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f002 fee6 	bl	8003fa8 <HAL_GPIO_WritePin>

  if (_rw_pin != 255) {
 80011dc:	4b36      	ldr	r3, [pc, #216]	; (80012b8 <begin+0x208>)
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	2bff      	cmp	r3, #255	; 0xff
 80011e2:	d007      	beq.n	80011f4 <begin+0x144>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 80011e4:	4b37      	ldr	r3, [pc, #220]	; (80012c4 <begin+0x214>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a33      	ldr	r2, [pc, #204]	; (80012b8 <begin+0x208>)
 80011ea:	8811      	ldrh	r1, [r2, #0]
 80011ec:	2200      	movs	r2, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f002 feda 	bl	8003fa8 <HAL_GPIO_WritePin>
  }

  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 80011f4:	4b2b      	ldr	r3, [pc, #172]	; (80012a4 <begin+0x1f4>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	f003 0310 	and.w	r3, r3, #16
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d115      	bne.n	800122c <begin+0x17c>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 8001200:	2003      	movs	r0, #3
 8001202:	f000 fa2b 	bl	800165c <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8001206:	2005      	movs	r0, #5
 8001208:	f001 facc 	bl	80027a4 <HAL_Delay>

    // second try
    write4bits(0x03);
 800120c:	2003      	movs	r0, #3
 800120e:	f000 fa25 	bl	800165c <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8001212:	2005      	movs	r0, #5
 8001214:	f001 fac6 	bl	80027a4 <HAL_Delay>

    // third go!
    write4bits(0x03);
 8001218:	2003      	movs	r0, #3
 800121a:	f000 fa1f 	bl	800165c <write4bits>
    HAL_Delay(1);
 800121e:	2001      	movs	r0, #1
 8001220:	f001 fac0 	bl	80027a4 <HAL_Delay>

    // finally, set to 4-bit interface
    write4bits(0x02);
 8001224:	2002      	movs	r0, #2
 8001226:	f000 fa19 	bl	800165c <write4bits>
 800122a:	e01d      	b.n	8001268 <begin+0x1b8>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 800122c:	4b1d      	ldr	r3, [pc, #116]	; (80012a4 <begin+0x1f4>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	f043 0320 	orr.w	r3, r3, #32
 8001234:	b2db      	uxtb	r3, r3
 8001236:	4618      	mov	r0, r3
 8001238:	f000 f98b 	bl	8001552 <command>
    HAL_Delay(5);  // wait more than 4.1ms
 800123c:	2005      	movs	r0, #5
 800123e:	f001 fab1 	bl	80027a4 <HAL_Delay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8001242:	4b18      	ldr	r3, [pc, #96]	; (80012a4 <begin+0x1f4>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	f043 0320 	orr.w	r3, r3, #32
 800124a:	b2db      	uxtb	r3, r3
 800124c:	4618      	mov	r0, r3
 800124e:	f000 f980 	bl	8001552 <command>
    HAL_Delay(1);
 8001252:	2001      	movs	r0, #1
 8001254:	f001 faa6 	bl	80027a4 <HAL_Delay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 8001258:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <begin+0x1f4>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	f043 0320 	orr.w	r3, r3, #32
 8001260:	b2db      	uxtb	r3, r3
 8001262:	4618      	mov	r0, r3
 8001264:	f000 f975 	bl	8001552 <command>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);
 8001268:	4b0e      	ldr	r3, [pc, #56]	; (80012a4 <begin+0x1f4>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	f043 0320 	orr.w	r3, r3, #32
 8001270:	b2db      	uxtb	r3, r3
 8001272:	4618      	mov	r0, r3
 8001274:	f000 f96d 	bl	8001552 <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001278:	4b13      	ldr	r3, [pc, #76]	; (80012c8 <begin+0x218>)
 800127a:	2204      	movs	r2, #4
 800127c:	701a      	strb	r2, [r3, #0]
  display();
 800127e:	f000 f927 	bl	80014d0 <display>

  // clear it off
  clear();
 8001282:	f000 f8e9 	bl	8001458 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8001286:	4b11      	ldr	r3, [pc, #68]	; (80012cc <begin+0x21c>)
 8001288:	2202      	movs	r2, #2
 800128a:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 800128c:	4b0f      	ldr	r3, [pc, #60]	; (80012cc <begin+0x21c>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	f043 0304 	orr.w	r3, r3, #4
 8001294:	b2db      	uxtb	r3, r3
 8001296:	4618      	mov	r0, r3
 8001298:	f000 f95b 	bl	8001552 <command>

}
 800129c:	bf00      	nop
 800129e:	3720      	adds	r7, #32
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20000285 	.word	0x20000285
 80012a8:	20000271 	.word	0x20000271
 80012ac:	20000214 	.word	0x20000214
 80012b0:	20000000 	.word	0x20000000
 80012b4:	20000288 	.word	0x20000288
 80012b8:	20000268 	.word	0x20000268
 80012bc:	20000286 	.word	0x20000286
 80012c0:	20000274 	.word	0x20000274
 80012c4:	2000026c 	.word	0x2000026c
 80012c8:	20000270 	.word	0x20000270
 80012cc:	20000284 	.word	0x20000284

080012d0 <enableClock>:

// enables GPIO RCC Clock
void enableClock(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b089      	sub	sp, #36	; 0x24
 80012d4:	af00      	add	r7, sp, #0
  if(_port == GPIOA)
 80012d6:	4b48      	ldr	r3, [pc, #288]	; (80013f8 <enableClock+0x128>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a48      	ldr	r2, [pc, #288]	; (80013fc <enableClock+0x12c>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d10e      	bne.n	80012fe <enableClock+0x2e>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80012e0:	2300      	movs	r3, #0
 80012e2:	61fb      	str	r3, [r7, #28]
 80012e4:	4b46      	ldr	r3, [pc, #280]	; (8001400 <enableClock+0x130>)
 80012e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e8:	4a45      	ldr	r2, [pc, #276]	; (8001400 <enableClock+0x130>)
 80012ea:	f043 0301 	orr.w	r3, r3, #1
 80012ee:	6313      	str	r3, [r2, #48]	; 0x30
 80012f0:	4b43      	ldr	r3, [pc, #268]	; (8001400 <enableClock+0x130>)
 80012f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f4:	f003 0301 	and.w	r3, r3, #1
 80012f8:	61fb      	str	r3, [r7, #28]
 80012fa:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOE_CLK_ENABLE();
	else if(_port == GPIOF)
		__HAL_RCC_GPIOF_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 80012fc:	e076      	b.n	80013ec <enableClock+0x11c>
  else if(_port == GPIOB)
 80012fe:	4b3e      	ldr	r3, [pc, #248]	; (80013f8 <enableClock+0x128>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a40      	ldr	r2, [pc, #256]	; (8001404 <enableClock+0x134>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d10e      	bne.n	8001326 <enableClock+0x56>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001308:	2300      	movs	r3, #0
 800130a:	61bb      	str	r3, [r7, #24]
 800130c:	4b3c      	ldr	r3, [pc, #240]	; (8001400 <enableClock+0x130>)
 800130e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001310:	4a3b      	ldr	r2, [pc, #236]	; (8001400 <enableClock+0x130>)
 8001312:	f043 0302 	orr.w	r3, r3, #2
 8001316:	6313      	str	r3, [r2, #48]	; 0x30
 8001318:	4b39      	ldr	r3, [pc, #228]	; (8001400 <enableClock+0x130>)
 800131a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	61bb      	str	r3, [r7, #24]
 8001322:	69bb      	ldr	r3, [r7, #24]
}
 8001324:	e062      	b.n	80013ec <enableClock+0x11c>
  else if(_port == GPIOB)
 8001326:	4b34      	ldr	r3, [pc, #208]	; (80013f8 <enableClock+0x128>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a36      	ldr	r2, [pc, #216]	; (8001404 <enableClock+0x134>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d10e      	bne.n	800134e <enableClock+0x7e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]
 8001334:	4b32      	ldr	r3, [pc, #200]	; (8001400 <enableClock+0x130>)
 8001336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001338:	4a31      	ldr	r2, [pc, #196]	; (8001400 <enableClock+0x130>)
 800133a:	f043 0302 	orr.w	r3, r3, #2
 800133e:	6313      	str	r3, [r2, #48]	; 0x30
 8001340:	4b2f      	ldr	r3, [pc, #188]	; (8001400 <enableClock+0x130>)
 8001342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001344:	f003 0302 	and.w	r3, r3, #2
 8001348:	617b      	str	r3, [r7, #20]
 800134a:	697b      	ldr	r3, [r7, #20]
}
 800134c:	e04e      	b.n	80013ec <enableClock+0x11c>
	else if(_port == GPIOC)
 800134e:	4b2a      	ldr	r3, [pc, #168]	; (80013f8 <enableClock+0x128>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a2d      	ldr	r2, [pc, #180]	; (8001408 <enableClock+0x138>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d10e      	bne.n	8001376 <enableClock+0xa6>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8001358:	2300      	movs	r3, #0
 800135a:	613b      	str	r3, [r7, #16]
 800135c:	4b28      	ldr	r3, [pc, #160]	; (8001400 <enableClock+0x130>)
 800135e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001360:	4a27      	ldr	r2, [pc, #156]	; (8001400 <enableClock+0x130>)
 8001362:	f043 0304 	orr.w	r3, r3, #4
 8001366:	6313      	str	r3, [r2, #48]	; 0x30
 8001368:	4b25      	ldr	r3, [pc, #148]	; (8001400 <enableClock+0x130>)
 800136a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136c:	f003 0304 	and.w	r3, r3, #4
 8001370:	613b      	str	r3, [r7, #16]
 8001372:	693b      	ldr	r3, [r7, #16]
}
 8001374:	e03a      	b.n	80013ec <enableClock+0x11c>
	else if(_port == GPIOD)
 8001376:	4b20      	ldr	r3, [pc, #128]	; (80013f8 <enableClock+0x128>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a24      	ldr	r2, [pc, #144]	; (800140c <enableClock+0x13c>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d10e      	bne.n	800139e <enableClock+0xce>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 8001380:	2300      	movs	r3, #0
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	4b1e      	ldr	r3, [pc, #120]	; (8001400 <enableClock+0x130>)
 8001386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001388:	4a1d      	ldr	r2, [pc, #116]	; (8001400 <enableClock+0x130>)
 800138a:	f043 0308 	orr.w	r3, r3, #8
 800138e:	6313      	str	r3, [r2, #48]	; 0x30
 8001390:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <enableClock+0x130>)
 8001392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001394:	f003 0308 	and.w	r3, r3, #8
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	68fb      	ldr	r3, [r7, #12]
}
 800139c:	e026      	b.n	80013ec <enableClock+0x11c>
	else if(_port == GPIOE)
 800139e:	4b16      	ldr	r3, [pc, #88]	; (80013f8 <enableClock+0x128>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a1b      	ldr	r2, [pc, #108]	; (8001410 <enableClock+0x140>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d10e      	bne.n	80013c6 <enableClock+0xf6>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 80013a8:	2300      	movs	r3, #0
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	4b14      	ldr	r3, [pc, #80]	; (8001400 <enableClock+0x130>)
 80013ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b0:	4a13      	ldr	r2, [pc, #76]	; (8001400 <enableClock+0x130>)
 80013b2:	f043 0310 	orr.w	r3, r3, #16
 80013b6:	6313      	str	r3, [r2, #48]	; 0x30
 80013b8:	4b11      	ldr	r3, [pc, #68]	; (8001400 <enableClock+0x130>)
 80013ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013bc:	f003 0310 	and.w	r3, r3, #16
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	68bb      	ldr	r3, [r7, #8]
}
 80013c4:	e012      	b.n	80013ec <enableClock+0x11c>
	else if(_port == GPIOF)
 80013c6:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <enableClock+0x128>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a12      	ldr	r2, [pc, #72]	; (8001414 <enableClock+0x144>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d10d      	bne.n	80013ec <enableClock+0x11c>
		__HAL_RCC_GPIOF_CLK_ENABLE();
 80013d0:	2300      	movs	r3, #0
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <enableClock+0x130>)
 80013d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d8:	4a09      	ldr	r2, [pc, #36]	; (8001400 <enableClock+0x130>)
 80013da:	f043 0320 	orr.w	r3, r3, #32
 80013de:	6313      	str	r3, [r2, #48]	; 0x30
 80013e0:	4b07      	ldr	r3, [pc, #28]	; (8001400 <enableClock+0x130>)
 80013e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e4:	f003 0320 	and.w	r3, r3, #32
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	687b      	ldr	r3, [r7, #4]
}
 80013ec:	bf00      	nop
 80013ee:	3724      	adds	r7, #36	; 0x24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	2000026c 	.word	0x2000026c
 80013fc:	40020000 	.word	0x40020000
 8001400:	40023800 	.word	0x40023800
 8001404:	40020400 	.word	0x40020400
 8001408:	40020800 	.word	0x40020800
 800140c:	40020c00 	.word	0x40020c00
 8001410:	40021000 	.word	0x40021000
 8001414:	40021400 	.word	0x40021400

08001418 <setRowOffsets>:

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
 8001424:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	b2da      	uxtb	r2, r3
 800142a:	4b0a      	ldr	r3, [pc, #40]	; (8001454 <setRowOffsets+0x3c>)
 800142c:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	b2da      	uxtb	r2, r3
 8001432:	4b08      	ldr	r3, [pc, #32]	; (8001454 <setRowOffsets+0x3c>)
 8001434:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	b2da      	uxtb	r2, r3
 800143a:	4b06      	ldr	r3, [pc, #24]	; (8001454 <setRowOffsets+0x3c>)
 800143c:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	b2da      	uxtb	r2, r3
 8001442:	4b04      	ldr	r3, [pc, #16]	; (8001454 <setRowOffsets+0x3c>)
 8001444:	70da      	strb	r2, [r3, #3]
}
 8001446:	bf00      	nop
 8001448:	3714      	adds	r7, #20
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	20000264 	.word	0x20000264

08001458 <clear>:

/********** high level commands, for the user! */
void clear(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 800145c:	2001      	movs	r0, #1
 800145e:	f000 f878 	bl	8001552 <command>
  HAL_Delay(2);  // this command takes a long time!
 8001462:	2002      	movs	r0, #2
 8001464:	f001 f99e 	bl	80027a4 <HAL_Delay>
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}

0800146c <setCursor>:
  command(LCD_RETURNHOME);  // set cursor position to zero
  HAL_Delay(2);  // this command takes a long time!
}

void setCursor(uint8_t col, uint8_t row)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	460a      	mov	r2, r1
 8001476:	71fb      	strb	r3, [r7, #7]
 8001478:	4613      	mov	r3, r2
 800147a:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 800147c:	2304      	movs	r3, #4
 800147e:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 8001480:	79bb      	ldrb	r3, [r7, #6]
 8001482:	68fa      	ldr	r2, [r7, #12]
 8001484:	429a      	cmp	r2, r3
 8001486:	d803      	bhi.n	8001490 <setCursor+0x24>
    row = max_lines - 1;    // we count rows starting w/0
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	b2db      	uxtb	r3, r3
 800148c:	3b01      	subs	r3, #1
 800148e:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 8001490:	4b0d      	ldr	r3, [pc, #52]	; (80014c8 <setCursor+0x5c>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	79ba      	ldrb	r2, [r7, #6]
 8001496:	429a      	cmp	r2, r3
 8001498:	d303      	bcc.n	80014a2 <setCursor+0x36>
    row = _numlines - 1;    // we count rows starting w/0
 800149a:	4b0b      	ldr	r3, [pc, #44]	; (80014c8 <setCursor+0x5c>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	3b01      	subs	r3, #1
 80014a0:	71bb      	strb	r3, [r7, #6]
  }

  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 80014a2:	79bb      	ldrb	r3, [r7, #6]
 80014a4:	4a09      	ldr	r2, [pc, #36]	; (80014cc <setCursor+0x60>)
 80014a6:	5cd2      	ldrb	r2, [r2, r3]
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	4413      	add	r3, r2
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	b25b      	sxtb	r3, r3
 80014b0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014b4:	b25b      	sxtb	r3, r3
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	4618      	mov	r0, r3
 80014ba:	f000 f84a 	bl	8001552 <command>
}
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	20000271 	.word	0x20000271
 80014cc:	20000264 	.word	0x20000264

080014d0 <display>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 80014d4:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <display+0x28>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	f043 0304 	orr.w	r3, r3, #4
 80014dc:	b2da      	uxtb	r2, r3
 80014de:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <display+0x28>)
 80014e0:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 80014e2:	4b05      	ldr	r3, [pc, #20]	; (80014f8 <display+0x28>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	f043 0308 	orr.w	r3, r3, #8
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 f830 	bl	8001552 <command>
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000270 	.word	0x20000270

080014fc <print>:
  _displaymode &= ~LCD_ENTRYSHIFTINCREMENT;
  command(LCD_ENTRYMODESET | _displaymode);
}

// This will print character string to the LCD
size_t print(const char str[]) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b086      	sub	sp, #24
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  if (str == NULL) return 0;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d101      	bne.n	800150e <print+0x12>
 800150a:	2300      	movs	r3, #0
 800150c:	e01d      	b.n	800154a <print+0x4e>

  const uint8_t *buffer = (const uint8_t *)str;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	617b      	str	r3, [r7, #20]
  size_t size = strlen(str);
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f7fe fe7c 	bl	8000210 <strlen>
 8001518:	6138      	str	r0, [r7, #16]
  size_t n = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]

  while (size--) {
 800151e:	e00c      	b.n	800153a <print+0x3e>
    if (write(*buffer++)) n++;
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	1c5a      	adds	r2, r3, #1
 8001524:	617a      	str	r2, [r7, #20]
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	4618      	mov	r0, r3
 800152a:	f000 f820 	bl	800156e <write>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d008      	beq.n	8001546 <print+0x4a>
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	3301      	adds	r3, #1
 8001538:	60fb      	str	r3, [r7, #12]
  while (size--) {
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	1e5a      	subs	r2, r3, #1
 800153e:	613a      	str	r2, [r7, #16]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d1ed      	bne.n	8001520 <print+0x24>
 8001544:	e000      	b.n	8001548 <print+0x4c>
    else break;
 8001546:	bf00      	nop
  }
  return n;
 8001548:	68fb      	ldr	r3, [r7, #12]
}
 800154a:	4618      	mov	r0, r3
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <command>:
  }
}

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 8001552:	b580      	push	{r7, lr}
 8001554:	b082      	sub	sp, #8
 8001556:	af00      	add	r7, sp, #0
 8001558:	4603      	mov	r3, r0
 800155a:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_RESET);
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	2100      	movs	r1, #0
 8001560:	4618      	mov	r0, r3
 8001562:	f000 f813 	bl	800158c <send>
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <write>:

inline size_t write(uint8_t value) {
 800156e:	b580      	push	{r7, lr}
 8001570:	b082      	sub	sp, #8
 8001572:	af00      	add	r7, sp, #0
 8001574:	4603      	mov	r3, r0
 8001576:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_SET);
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	2101      	movs	r1, #1
 800157c:	4618      	mov	r0, r3
 800157e:	f000 f805 	bl	800158c <send>
  return 1; // assume sucess
 8001582:	2301      	movs	r3, #1
}
 8001584:	4618      	mov	r0, r3
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <send>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send(uint8_t value, GPIO_PinState mode) {
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	460a      	mov	r2, r1
 8001596:	71fb      	strb	r3, [r7, #7]
 8001598:	4613      	mov	r3, r2
 800159a:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 800159c:	4b16      	ldr	r3, [pc, #88]	; (80015f8 <send+0x6c>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a16      	ldr	r2, [pc, #88]	; (80015fc <send+0x70>)
 80015a2:	8811      	ldrh	r1, [r2, #0]
 80015a4:	79ba      	ldrb	r2, [r7, #6]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f002 fcfe 	bl	8003fa8 <HAL_GPIO_WritePin>

  // if there is a RW pin indicated, set it low to Write
  if (_rw_pin != 255) {
 80015ac:	4b14      	ldr	r3, [pc, #80]	; (8001600 <send+0x74>)
 80015ae:	881b      	ldrh	r3, [r3, #0]
 80015b0:	2bff      	cmp	r3, #255	; 0xff
 80015b2:	d007      	beq.n	80015c4 <send+0x38>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 80015b4:	4b10      	ldr	r3, [pc, #64]	; (80015f8 <send+0x6c>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a11      	ldr	r2, [pc, #68]	; (8001600 <send+0x74>)
 80015ba:	8811      	ldrh	r1, [r2, #0]
 80015bc:	2200      	movs	r2, #0
 80015be:	4618      	mov	r0, r3
 80015c0:	f002 fcf2 	bl	8003fa8 <HAL_GPIO_WritePin>
  }

  if (_displayfunction & LCD_8BITMODE) {
 80015c4:	4b0f      	ldr	r3, [pc, #60]	; (8001604 <send+0x78>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	f003 0310 	and.w	r3, r3, #16
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d004      	beq.n	80015da <send+0x4e>
    write8bits(value);
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f000 f86c 	bl	80016b0 <write8bits>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 80015d8:	e009      	b.n	80015ee <send+0x62>
    write4bits(value>>4);
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	091b      	lsrs	r3, r3, #4
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	4618      	mov	r0, r3
 80015e2:	f000 f83b 	bl	800165c <write4bits>
    write4bits(value);
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f000 f837 	bl	800165c <write4bits>
}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	2000026c 	.word	0x2000026c
 80015fc:	20000288 	.word	0x20000288
 8001600:	20000268 	.word	0x20000268
 8001604:	20000285 	.word	0x20000285

08001608 <pulseEnable>:

void pulseEnable(void) {
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 800160c:	4b11      	ldr	r3, [pc, #68]	; (8001654 <pulseEnable+0x4c>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a11      	ldr	r2, [pc, #68]	; (8001658 <pulseEnable+0x50>)
 8001612:	8811      	ldrh	r1, [r2, #0]
 8001614:	2200      	movs	r2, #0
 8001616:	4618      	mov	r0, r3
 8001618:	f002 fcc6 	bl	8003fa8 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800161c:	2001      	movs	r0, #1
 800161e:	f001 f8c1 	bl	80027a4 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 8001622:	4b0c      	ldr	r3, [pc, #48]	; (8001654 <pulseEnable+0x4c>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a0c      	ldr	r2, [pc, #48]	; (8001658 <pulseEnable+0x50>)
 8001628:	8811      	ldrh	r1, [r2, #0]
 800162a:	2201      	movs	r2, #1
 800162c:	4618      	mov	r0, r3
 800162e:	f002 fcbb 	bl	8003fa8 <HAL_GPIO_WritePin>
  HAL_Delay(1);    // enable pulse must be >450ns
 8001632:	2001      	movs	r0, #1
 8001634:	f001 f8b6 	bl	80027a4 <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 8001638:	4b06      	ldr	r3, [pc, #24]	; (8001654 <pulseEnable+0x4c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a06      	ldr	r2, [pc, #24]	; (8001658 <pulseEnable+0x50>)
 800163e:	8811      	ldrh	r1, [r2, #0]
 8001640:	2200      	movs	r2, #0
 8001642:	4618      	mov	r0, r3
 8001644:	f002 fcb0 	bl	8003fa8 <HAL_GPIO_WritePin>
  HAL_Delay(1);   // commands need > 37us to settle
 8001648:	2001      	movs	r0, #1
 800164a:	f001 f8ab 	bl	80027a4 <HAL_Delay>
}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	2000026c 	.word	0x2000026c
 8001658:	20000286 	.word	0x20000286

0800165c <write4bits>:

void write4bits(uint8_t value) {
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 4; i++) {
 8001666:	2300      	movs	r3, #0
 8001668:	60fb      	str	r3, [r7, #12]
 800166a:	e013      	b.n	8001694 <write4bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 800166c:	4b0e      	ldr	r3, [pc, #56]	; (80016a8 <write4bits+0x4c>)
 800166e:	6818      	ldr	r0, [r3, #0]
 8001670:	4a0e      	ldr	r2, [pc, #56]	; (80016ac <write4bits+0x50>)
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001678:	79fa      	ldrb	r2, [r7, #7]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	fa42 f303 	asr.w	r3, r2, r3
 8001680:	b2db      	uxtb	r3, r3
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	b2db      	uxtb	r3, r3
 8001688:	461a      	mov	r2, r3
 800168a:	f002 fc8d 	bl	8003fa8 <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	3301      	adds	r3, #1
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	2b03      	cmp	r3, #3
 8001698:	dde8      	ble.n	800166c <write4bits+0x10>
  }

  pulseEnable();
 800169a:	f7ff ffb5 	bl	8001608 <pulseEnable>
}
 800169e:	bf00      	nop
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	2000026c 	.word	0x2000026c
 80016ac:	20000274 	.word	0x20000274

080016b0 <write8bits>:

void write8bits(uint8_t value) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 80016ba:	2300      	movs	r3, #0
 80016bc:	60fb      	str	r3, [r7, #12]
 80016be:	e013      	b.n	80016e8 <write8bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80016c0:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <write8bits+0x4c>)
 80016c2:	6818      	ldr	r0, [r3, #0]
 80016c4:	4a0e      	ldr	r2, [pc, #56]	; (8001700 <write8bits+0x50>)
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80016cc:	79fa      	ldrb	r2, [r7, #7]
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	fa42 f303 	asr.w	r3, r2, r3
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	461a      	mov	r2, r3
 80016de:	f002 fc63 	bl	8003fa8 <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	3301      	adds	r3, #1
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2b07      	cmp	r3, #7
 80016ec:	dde8      	ble.n	80016c0 <write8bits+0x10>
  }

  pulseEnable();
 80016ee:	f7ff ff8b 	bl	8001608 <pulseEnable>
}
 80016f2:	bf00      	nop
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	2000026c 	.word	0x2000026c
 8001700:	20000274 	.word	0x20000274
 8001704:	00000000 	.word	0x00000000

08001708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b088      	sub	sp, #32
 800170c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800170e:	f000 ffd7 	bl	80026c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001712:	f000 f8f3 	bl	80018fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001716:	f000 fa5b 	bl	8001bd0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800171a:	f000 fa0f 	bl	8001b3c <MX_USART2_UART_Init>
  MX_FATFS_Init();
 800171e:	f004 f80f 	bl	8005740 <MX_FATFS_Init>
  MX_SPI1_Init();
 8001722:	f000 f9d5 	bl	8001ad0 <MX_SPI1_Init>
  MX_DAC_Init();
 8001726:	f000 f9a9 	bl	8001a7c <MX_DAC_Init>
  MX_DMA_Init();
 800172a:	f000 fa31 	bl	8001b90 <MX_DMA_Init>
  MX_ADC1_Init();
 800172e:	f000 f953 	bl	80019d8 <MX_ADC1_Init>
  SD_Read(rxbuffer, 0, 1);
  HAL_UART_Transmit(&huart2, rxbuffer, 512, 1000);
 */

  // mount file system (SD card)
  fres = f_mount(&fs, "", 1);
 8001732:	2201      	movs	r2, #1
 8001734:	4960      	ldr	r1, [pc, #384]	; (80018b8 <main+0x1b0>)
 8001736:	4861      	ldr	r0, [pc, #388]	; (80018bc <main+0x1b4>)
 8001738:	f005 fe5a 	bl	80073f0 <f_mount>
 800173c:	4603      	mov	r3, r0
 800173e:	461a      	mov	r2, r3
 8001740:	4b5f      	ldr	r3, [pc, #380]	; (80018c0 <main+0x1b8>)
 8001742:	701a      	strb	r2, [r3, #0]

  // create a file
  fres = f_open(&sdfile, "results.txt", FA_CREATE_ALWAYS | FA_WRITE);
 8001744:	220a      	movs	r2, #10
 8001746:	495f      	ldr	r1, [pc, #380]	; (80018c4 <main+0x1bc>)
 8001748:	485f      	ldr	r0, [pc, #380]	; (80018c8 <main+0x1c0>)
 800174a:	f005 fe97 	bl	800747c <f_open>
 800174e:	4603      	mov	r3, r0
 8001750:	461a      	mov	r2, r3
 8001752:	4b5b      	ldr	r3, [pc, #364]	; (80018c0 <main+0x1b8>)
 8001754:	701a      	strb	r2, [r3, #0]



  // initialize the library by associating any needed LCD interface pin
  	LiquidCrystal(GPIOB, GPIO_PIN_12, GPIO_PIN_2, GPIO_PIN_1, GPIO_PIN_15, GPIO_PIN_14, GPIO_PIN_13, GPIO_PIN_3);
 8001756:	2308      	movs	r3, #8
 8001758:	9303      	str	r3, [sp, #12]
 800175a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800175e:	9302      	str	r3, [sp, #8]
 8001760:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001764:	9301      	str	r3, [sp, #4]
 8001766:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	2302      	movs	r3, #2
 800176e:	2204      	movs	r2, #4
 8001770:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001774:	4855      	ldr	r0, [pc, #340]	; (80018cc <main+0x1c4>)
 8001776:	f7ff fc03 	bl	8000f80 <LiquidCrystal>

  	print("POWER ON");
 800177a:	4855      	ldr	r0, [pc, #340]	; (80018d0 <main+0x1c8>)
 800177c:	f7ff febe 	bl	80014fc <print>
  	HAL_Delay(5000);
 8001780:	f241 3088 	movw	r0, #5000	; 0x1388
 8001784:	f001 f80e 	bl	80027a4 <HAL_Delay>
  	clear();
 8001788:	f7ff fe66 	bl	8001458 <clear>

    HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 800178c:	2100      	movs	r1, #0
 800178e:	4851      	ldr	r0, [pc, #324]	; (80018d4 <main+0x1cc>)
 8001790:	f001 fe3f 	bl	8003412 <HAL_DAC_Start>
    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0); //was 0
 8001794:	2300      	movs	r3, #0
 8001796:	2200      	movs	r2, #0
 8001798:	2100      	movs	r1, #0
 800179a:	484e      	ldr	r0, [pc, #312]	; (80018d4 <main+0x1cc>)
 800179c:	f001 fe8b 	bl	80034b6 <HAL_DAC_SetValue>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&value_adc, 10);
 80017a0:	220a      	movs	r2, #10
 80017a2:	494d      	ldr	r1, [pc, #308]	; (80018d8 <main+0x1d0>)
 80017a4:	484d      	ldr	r0, [pc, #308]	; (80018dc <main+0x1d4>)
 80017a6:	f001 f937 	bl	8002a18 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	while (1)
  	{
  		adcVal = value_adc[0];
 80017aa:	4b4b      	ldr	r3, [pc, #300]	; (80018d8 <main+0x1d0>)
 80017ac:	881b      	ldrh	r3, [r3, #0]
 80017ae:	ee07 3a90 	vmov	s15, r3
 80017b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017b6:	4b4a      	ldr	r3, [pc, #296]	; (80018e0 <main+0x1d8>)
 80017b8:	edc3 7a00 	vstr	s15, [r3]
  		voltage = adcVal * 3.3 / 4095;
 80017bc:	4b48      	ldr	r3, [pc, #288]	; (80018e0 <main+0x1d8>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe fee1 	bl	8000588 <__aeabi_f2d>
 80017c6:	a336      	add	r3, pc, #216	; (adr r3, 80018a0 <main+0x198>)
 80017c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017cc:	f7fe ff34 	bl	8000638 <__aeabi_dmul>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4610      	mov	r0, r2
 80017d6:	4619      	mov	r1, r3
 80017d8:	a333      	add	r3, pc, #204	; (adr r3, 80018a8 <main+0x1a0>)
 80017da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017de:	f7ff f855 	bl	800088c <__aeabi_ddiv>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
 80017e6:	4610      	mov	r0, r2
 80017e8:	4619      	mov	r1, r3
 80017ea:	f7ff f9fd 	bl	8000be8 <__aeabi_d2f>
 80017ee:	4603      	mov	r3, r0
 80017f0:	4a3c      	ldr	r2, [pc, #240]	; (80018e4 <main+0x1dc>)
 80017f2:	6013      	str	r3, [r2, #0]
  		resistance = voltage / 0.00001;
 80017f4:	4b3b      	ldr	r3, [pc, #236]	; (80018e4 <main+0x1dc>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7fe fec5 	bl	8000588 <__aeabi_f2d>
 80017fe:	a32c      	add	r3, pc, #176	; (adr r3, 80018b0 <main+0x1a8>)
 8001800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001804:	f7ff f842 	bl	800088c <__aeabi_ddiv>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	4610      	mov	r0, r2
 800180e:	4619      	mov	r1, r3
 8001810:	f7ff f9ea 	bl	8000be8 <__aeabi_d2f>
 8001814:	4603      	mov	r3, r0
 8001816:	4a34      	ldr	r2, [pc, #208]	; (80018e8 <main+0x1e0>)
 8001818:	6013      	str	r3, [r2, #0]

  		// set the cursor to column 0, line 1
  		// (note: line 1 is the second row, since counting begins with 0):
  		setCursor(0, 0);
 800181a:	2100      	movs	r1, #0
 800181c:	2000      	movs	r0, #0
 800181e:	f7ff fe25 	bl	800146c <setCursor>
  		// print voltage
  		sprintf(str, "%0.3f V", voltage);
 8001822:	4b30      	ldr	r3, [pc, #192]	; (80018e4 <main+0x1dc>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe feae 	bl	8000588 <__aeabi_f2d>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	1d38      	adds	r0, r7, #4
 8001832:	492e      	ldr	r1, [pc, #184]	; (80018ec <main+0x1e4>)
 8001834:	f006 ff90 	bl	8008758 <siprintf>
  		print(str);
 8001838:	1d3b      	adds	r3, r7, #4
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fe5e 	bl	80014fc <print>
  		if(value_dac>4095)
  		{
  			value_dac=0;
  		}*/

  		value_dac++;
 8001840:	4b2b      	ldr	r3, [pc, #172]	; (80018f0 <main+0x1e8>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	3301      	adds	r3, #1
 8001846:	4a2a      	ldr	r2, [pc, #168]	; (80018f0 <main+0x1e8>)
 8001848:	6013      	str	r3, [r2, #0]
  		if(value_dac>4095)
 800184a:	4b29      	ldr	r3, [pc, #164]	; (80018f0 <main+0x1e8>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001852:	d302      	bcc.n	800185a <main+0x152>
  		{
  			value_dac=0;
 8001854:	4b26      	ldr	r3, [pc, #152]	; (80018f0 <main+0x1e8>)
 8001856:	2200      	movs	r2, #0
 8001858:	601a      	str	r2, [r3, #0]
  		}
  		if(DACout == 1)
 800185a:	4b26      	ldr	r3, [pc, #152]	; (80018f4 <main+0x1ec>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	b2db      	uxtb	r3, r3
 8001860:	2b01      	cmp	r3, #1
 8001862:	d107      	bne.n	8001874 <main+0x16c>
  		{
  			HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2482);
 8001864:	f640 13b2 	movw	r3, #2482	; 0x9b2
 8001868:	2200      	movs	r2, #0
 800186a:	2100      	movs	r1, #0
 800186c:	4819      	ldr	r0, [pc, #100]	; (80018d4 <main+0x1cc>)
 800186e:	f001 fe22 	bl	80034b6 <HAL_DAC_SetValue>
 8001872:	e005      	b.n	8001880 <main+0x178>
  		}
  		else
  		{
  			HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8001874:	2300      	movs	r3, #0
 8001876:	2200      	movs	r2, #0
 8001878:	2100      	movs	r1, #0
 800187a:	4816      	ldr	r0, [pc, #88]	; (80018d4 <main+0x1cc>)
 800187c:	f001 fe1b 	bl	80034b6 <HAL_DAC_SetValue>
  		}
//  		HAL_Delay(10);
  		HAL_ADC_Start(&hadc1);
 8001880:	4816      	ldr	r0, [pc, #88]	; (80018dc <main+0x1d4>)
 8001882:	f000 fff7 	bl	8002874 <HAL_ADC_Start>


  		fres = f_puts("Hello Elsje", &sdfile);
 8001886:	4910      	ldr	r1, [pc, #64]	; (80018c8 <main+0x1c0>)
 8001888:	481b      	ldr	r0, [pc, #108]	; (80018f8 <main+0x1f0>)
 800188a:	f006 fa49 	bl	8007d20 <f_puts>
 800188e:	4603      	mov	r3, r0
 8001890:	b2da      	uxtb	r2, r3
 8001892:	4b0b      	ldr	r3, [pc, #44]	; (80018c0 <main+0x1b8>)
 8001894:	701a      	strb	r2, [r3, #0]

  		f_close(&sdfile);
 8001896:	480c      	ldr	r0, [pc, #48]	; (80018c8 <main+0x1c0>)
 8001898:	f006 f9a1 	bl	8007bde <f_close>
  		adcVal = value_adc[0];
 800189c:	e785      	b.n	80017aa <main+0xa2>
 800189e:	bf00      	nop
 80018a0:	66666666 	.word	0x66666666
 80018a4:	400a6666 	.word	0x400a6666
 80018a8:	00000000 	.word	0x00000000
 80018ac:	40affe00 	.word	0x40affe00
 80018b0:	88e368f1 	.word	0x88e368f1
 80018b4:	3ee4f8b5 	.word	0x3ee4f8b5
 80018b8:	0800abc8 	.word	0x0800abc8
 80018bc:	2000028c 	.word	0x2000028c
 80018c0:	2000085c 	.word	0x2000085c
 80018c4:	0800abcc 	.word	0x0800abcc
 80018c8:	20000504 	.word	0x20000504
 80018cc:	40020400 	.word	0x40020400
 80018d0:	0800abd8 	.word	0x0800abd8
 80018d4:	20000734 	.word	0x20000734
 80018d8:	20000748 	.word	0x20000748
 80018dc:	200004bc 	.word	0x200004bc
 80018e0:	20000218 	.word	0x20000218
 80018e4:	2000021c 	.word	0x2000021c
 80018e8:	20000220 	.word	0x20000220
 80018ec:	0800abe4 	.word	0x0800abe4
 80018f0:	20000004 	.word	0x20000004
 80018f4:	200007bc 	.word	0x200007bc
 80018f8:	0800abec 	.word	0x0800abec

080018fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b094      	sub	sp, #80	; 0x50
 8001900:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001902:	f107 031c 	add.w	r3, r7, #28
 8001906:	2234      	movs	r2, #52	; 0x34
 8001908:	2100      	movs	r1, #0
 800190a:	4618      	mov	r0, r3
 800190c:	f006 fab2 	bl	8007e74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001910:	f107 0308 	add.w	r3, r7, #8
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001920:	2300      	movs	r3, #0
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	4b2a      	ldr	r3, [pc, #168]	; (80019d0 <SystemClock_Config+0xd4>)
 8001926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001928:	4a29      	ldr	r2, [pc, #164]	; (80019d0 <SystemClock_Config+0xd4>)
 800192a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800192e:	6413      	str	r3, [r2, #64]	; 0x40
 8001930:	4b27      	ldr	r3, [pc, #156]	; (80019d0 <SystemClock_Config+0xd4>)
 8001932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001938:	607b      	str	r3, [r7, #4]
 800193a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800193c:	2300      	movs	r3, #0
 800193e:	603b      	str	r3, [r7, #0]
 8001940:	4b24      	ldr	r3, [pc, #144]	; (80019d4 <SystemClock_Config+0xd8>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001948:	4a22      	ldr	r2, [pc, #136]	; (80019d4 <SystemClock_Config+0xd8>)
 800194a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800194e:	6013      	str	r3, [r2, #0]
 8001950:	4b20      	ldr	r3, [pc, #128]	; (80019d4 <SystemClock_Config+0xd8>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001958:	603b      	str	r3, [r7, #0]
 800195a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800195c:	2302      	movs	r3, #2
 800195e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001960:	2301      	movs	r3, #1
 8001962:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001964:	2310      	movs	r3, #16
 8001966:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001968:	2302      	movs	r3, #2
 800196a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800196c:	2300      	movs	r3, #0
 800196e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001970:	2310      	movs	r3, #16
 8001972:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001974:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001978:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800197a:	2304      	movs	r3, #4
 800197c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800197e:	2302      	movs	r3, #2
 8001980:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001982:	2302      	movs	r3, #2
 8001984:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001986:	f107 031c 	add.w	r3, r7, #28
 800198a:	4618      	mov	r0, r3
 800198c:	f002 fdf2 	bl	8004574 <HAL_RCC_OscConfig>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001996:	f000 f9c5 	bl	8001d24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800199a:	230f      	movs	r3, #15
 800199c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800199e:	2302      	movs	r3, #2
 80019a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019a2:	2300      	movs	r3, #0
 80019a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019ac:	2300      	movs	r3, #0
 80019ae:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019b0:	f107 0308 	add.w	r3, r7, #8
 80019b4:	2102      	movs	r1, #2
 80019b6:	4618      	mov	r0, r3
 80019b8:	f002 fb10 	bl	8003fdc <HAL_RCC_ClockConfig>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80019c2:	f000 f9af 	bl	8001d24 <Error_Handler>
  }
}
 80019c6:	bf00      	nop
 80019c8:	3750      	adds	r7, #80	; 0x50
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40023800 	.word	0x40023800
 80019d4:	40007000 	.word	0x40007000

080019d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019de:	463b      	mov	r3, r7
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019ea:	4b21      	ldr	r3, [pc, #132]	; (8001a70 <MX_ADC1_Init+0x98>)
 80019ec:	4a21      	ldr	r2, [pc, #132]	; (8001a74 <MX_ADC1_Init+0x9c>)
 80019ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80019f0:	4b1f      	ldr	r3, [pc, #124]	; (8001a70 <MX_ADC1_Init+0x98>)
 80019f2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80019f6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019f8:	4b1d      	ldr	r3, [pc, #116]	; (8001a70 <MX_ADC1_Init+0x98>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80019fe:	4b1c      	ldr	r3, [pc, #112]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a04:	4b1a      	ldr	r3, [pc, #104]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a0a:	4b19      	ldr	r3, [pc, #100]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a12:	4b17      	ldr	r3, [pc, #92]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a18:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a1a:	4a17      	ldr	r2, [pc, #92]	; (8001a78 <MX_ADC1_Init+0xa0>)
 8001a1c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a1e:	4b14      	ldr	r3, [pc, #80]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001a24:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a26:	2201      	movs	r2, #1
 8001a28:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a2a:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a32:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a34:	2201      	movs	r2, #1
 8001a36:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a38:	480d      	ldr	r0, [pc, #52]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a3a:	f000 fed7 	bl	80027ec <HAL_ADC_Init>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001a44:	f000 f96e 	bl	8001d24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001a50:	2304      	movs	r3, #4
 8001a52:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a54:	463b      	mov	r3, r7
 8001a56:	4619      	mov	r1, r3
 8001a58:	4805      	ldr	r0, [pc, #20]	; (8001a70 <MX_ADC1_Init+0x98>)
 8001a5a:	f001 f8f7 	bl	8002c4c <HAL_ADC_ConfigChannel>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001a64:	f000 f95e 	bl	8001d24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a68:	bf00      	nop
 8001a6a:	3710      	adds	r7, #16
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	200004bc 	.word	0x200004bc
 8001a74:	40012000 	.word	0x40012000
 8001a78:	0f000001 	.word	0x0f000001

08001a7c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001a82:	463b      	mov	r3, r7
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001a8a:	4b0f      	ldr	r3, [pc, #60]	; (8001ac8 <MX_DAC_Init+0x4c>)
 8001a8c:	4a0f      	ldr	r2, [pc, #60]	; (8001acc <MX_DAC_Init+0x50>)
 8001a8e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001a90:	480d      	ldr	r0, [pc, #52]	; (8001ac8 <MX_DAC_Init+0x4c>)
 8001a92:	f001 fc9c 	bl	80033ce <HAL_DAC_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001a9c:	f000 f942 	bl	8001d24 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001aa8:	463b      	mov	r3, r7
 8001aaa:	2200      	movs	r2, #0
 8001aac:	4619      	mov	r1, r3
 8001aae:	4806      	ldr	r0, [pc, #24]	; (8001ac8 <MX_DAC_Init+0x4c>)
 8001ab0:	f001 fd26 	bl	8003500 <HAL_DAC_ConfigChannel>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001aba:	f000 f933 	bl	8001d24 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000734 	.word	0x20000734
 8001acc:	40007400 	.word	0x40007400

08001ad0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ad4:	4b17      	ldr	r3, [pc, #92]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001ad6:	4a18      	ldr	r2, [pc, #96]	; (8001b38 <MX_SPI1_Init+0x68>)
 8001ad8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ada:	4b16      	ldr	r3, [pc, #88]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001adc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ae0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ae2:	4b14      	ldr	r3, [pc, #80]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ae8:	4b12      	ldr	r3, [pc, #72]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001aee:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001af4:	4b0f      	ldr	r3, [pc, #60]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001afa:	4b0e      	ldr	r3, [pc, #56]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001afc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b00:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b02:	4b0c      	ldr	r3, [pc, #48]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b08:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b0e:	4b09      	ldr	r3, [pc, #36]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b14:	4b07      	ldr	r3, [pc, #28]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b1a:	4b06      	ldr	r3, [pc, #24]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001b1c:	220a      	movs	r2, #10
 8001b1e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b20:	4804      	ldr	r0, [pc, #16]	; (8001b34 <MX_SPI1_Init+0x64>)
 8001b22:	f002 ffc5 	bl	8004ab0 <HAL_SPI_Init>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b2c:	f000 f8fa 	bl	8001d24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	200007c0 	.word	0x200007c0
 8001b38:	40013000 	.word	0x40013000

08001b3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b40:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b42:	4a12      	ldr	r2, [pc, #72]	; (8001b8c <MX_USART2_UART_Init+0x50>)
 8001b44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b46:	4b10      	ldr	r3, [pc, #64]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b54:	4b0c      	ldr	r3, [pc, #48]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b60:	4b09      	ldr	r3, [pc, #36]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b62:	220c      	movs	r2, #12
 8001b64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b66:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b6c:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b72:	4805      	ldr	r0, [pc, #20]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b74:	f003 fbce 	bl	8005314 <HAL_UART_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b7e:	f000 f8d1 	bl	8001d24 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20000818 	.word	0x20000818
 8001b8c:	40004400 	.word	0x40004400

08001b90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	; (8001bcc <MX_DMA_Init+0x3c>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9e:	4a0b      	ldr	r2, [pc, #44]	; (8001bcc <MX_DMA_Init+0x3c>)
 8001ba0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba6:	4b09      	ldr	r3, [pc, #36]	; (8001bcc <MX_DMA_Init+0x3c>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bae:	607b      	str	r3, [r7, #4]
 8001bb0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	2038      	movs	r0, #56	; 0x38
 8001bb8:	f001 fbd3 	bl	8003362 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001bbc:	2038      	movs	r0, #56	; 0x38
 8001bbe:	f001 fbec 	bl	800339a <HAL_NVIC_EnableIRQ>

}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40023800 	.word	0x40023800

08001bd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08a      	sub	sp, #40	; 0x28
 8001bd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd6:	f107 0314 	add.w	r3, r7, #20
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	605a      	str	r2, [r3, #4]
 8001be0:	609a      	str	r2, [r3, #8]
 8001be2:	60da      	str	r2, [r3, #12]
 8001be4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	4b3f      	ldr	r3, [pc, #252]	; (8001ce8 <MX_GPIO_Init+0x118>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	4a3e      	ldr	r2, [pc, #248]	; (8001ce8 <MX_GPIO_Init+0x118>)
 8001bf0:	f043 0304 	orr.w	r3, r3, #4
 8001bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf6:	4b3c      	ldr	r3, [pc, #240]	; (8001ce8 <MX_GPIO_Init+0x118>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	f003 0304 	and.w	r3, r3, #4
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	4b38      	ldr	r3, [pc, #224]	; (8001ce8 <MX_GPIO_Init+0x118>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	4a37      	ldr	r2, [pc, #220]	; (8001ce8 <MX_GPIO_Init+0x118>)
 8001c0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c10:	6313      	str	r3, [r2, #48]	; 0x30
 8001c12:	4b35      	ldr	r3, [pc, #212]	; (8001ce8 <MX_GPIO_Init+0x118>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	4b31      	ldr	r3, [pc, #196]	; (8001ce8 <MX_GPIO_Init+0x118>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	4a30      	ldr	r2, [pc, #192]	; (8001ce8 <MX_GPIO_Init+0x118>)
 8001c28:	f043 0301 	orr.w	r3, r3, #1
 8001c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2e:	4b2e      	ldr	r3, [pc, #184]	; (8001ce8 <MX_GPIO_Init+0x118>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	60bb      	str	r3, [r7, #8]
 8001c38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	607b      	str	r3, [r7, #4]
 8001c3e:	4b2a      	ldr	r3, [pc, #168]	; (8001ce8 <MX_GPIO_Init+0x118>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	4a29      	ldr	r2, [pc, #164]	; (8001ce8 <MX_GPIO_Init+0x118>)
 8001c44:	f043 0302 	orr.w	r3, r3, #2
 8001c48:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4a:	4b27      	ldr	r3, [pc, #156]	; (8001ce8 <MX_GPIO_Init+0x118>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	f003 0302 	and.w	r3, r3, #2
 8001c52:	607b      	str	r3, [r7, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 8001c56:	2200      	movs	r2, #0
 8001c58:	f24f 010e 	movw	r1, #61454	; 0xf00e
 8001c5c:	4823      	ldr	r0, [pc, #140]	; (8001cec <MX_GPIO_Init+0x11c>)
 8001c5e:	f002 f9a3 	bl	8003fa8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8001c62:	2200      	movs	r2, #0
 8001c64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c68:	4821      	ldr	r0, [pc, #132]	; (8001cf0 <MX_GPIO_Init+0x120>)
 8001c6a:	f002 f99d 	bl	8003fa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c74:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001c78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c7e:	f107 0314 	add.w	r3, r7, #20
 8001c82:	4619      	mov	r1, r3
 8001c84:	481a      	ldr	r0, [pc, #104]	; (8001cf0 <MX_GPIO_Init+0x120>)
 8001c86:	f001 fffb 	bl	8003c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c92:	2300      	movs	r3, #0
 8001c94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8001c96:	f107 0314 	add.w	r3, r7, #20
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4815      	ldr	r0, [pc, #84]	; (8001cf4 <MX_GPIO_Init+0x124>)
 8001c9e:	f001 ffef 	bl	8003c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB13
                           PB14 PB15 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 8001ca2:	f24f 030e 	movw	r3, #61454	; 0xf00e
 8001ca6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cac:	2300      	movs	r3, #0
 8001cae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb4:	f107 0314 	add.w	r3, r7, #20
 8001cb8:	4619      	mov	r1, r3
 8001cba:	480c      	ldr	r0, [pc, #48]	; (8001cec <MX_GPIO_Init+0x11c>)
 8001cbc:	f001 ffe0 	bl	8003c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001cc0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cd2:	f107 0314 	add.w	r3, r7, #20
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4805      	ldr	r0, [pc, #20]	; (8001cf0 <MX_GPIO_Init+0x120>)
 8001cda:	f001 ffd1 	bl	8003c80 <HAL_GPIO_Init>

}
 8001cde:	bf00      	nop
 8001ce0:	3728      	adds	r7, #40	; 0x28
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40020400 	.word	0x40020400
 8001cf0:	40020800 	.word	0x40020800
 8001cf4:	40020000 	.word	0x40020000

08001cf8 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc1)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
	__NOP();
 8001d00:	bf00      	nop
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr

08001d0e <HAL_ADC_ConvCpltCallback>:
//conversion complete callback in non-blocking mode
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	b083      	sub	sp, #12
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
	__NOP();
 8001d16:	bf00      	nop
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr

08001d24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d28:	b672      	cpsid	i
}
 8001d2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d2c:	e7fe      	b.n	8001d2c <Error_Handler+0x8>
	...

08001d30 <SD_ReceiveByte>:
#include "main.h"

extern SPI_HandleTypeDef hspi1;

uint8_t SD_ReceiveByte(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8001d36:	23ff      	movs	r3, #255	; 0xff
 8001d38:	71fb      	strb	r3, [r7, #7]

	HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, 100);
 8001d3a:	1dba      	adds	r2, r7, #6
 8001d3c:	1df9      	adds	r1, r7, #7
 8001d3e:	2364      	movs	r3, #100	; 0x64
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	2301      	movs	r3, #1
 8001d44:	4803      	ldr	r0, [pc, #12]	; (8001d54 <SD_ReceiveByte+0x24>)
 8001d46:	f003 f878 	bl	8004e3a <HAL_SPI_TransmitReceive>

	return data;
 8001d4a:	79bb      	ldrb	r3, [r7, #6]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	200007c0 	.word	0x200007c0

08001d58 <SD_SendCommand>:

uint8_t SD_SendCommand(uint8_t cmd, uint32_t arg)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	6039      	str	r1, [r7, #0]
 8001d62:	71fb      	strb	r3, [r7, #7]
	// wait for SD to become ready
	uint32_t ticksstart = HAL_GetTick();
 8001d64:	f000 fd12 	bl	800278c <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]
	uint8_t res = 0;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	73fb      	strb	r3, [r7, #15]
	do
	{
		res = SD_ReceiveByte();
 8001d6e:	f7ff ffdf 	bl	8001d30 <SD_ReceiveByte>
 8001d72:	4603      	mov	r3, r0
 8001d74:	73fb      	strb	r3, [r7, #15]
	} while (((HAL_GetTick() - ticksstart) >= 500) && (res != 0xff));
 8001d76:	f000 fd09 	bl	800278c <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d84:	d302      	bcc.n	8001d8c <SD_SendCommand+0x34>
 8001d86:	7bfb      	ldrb	r3, [r7, #15]
 8001d88:	2bff      	cmp	r3, #255	; 0xff
 8001d8a:	d1f0      	bne.n	8001d6e <SD_SendCommand+0x16>

	uint8_t cmdbuffer[6];
	cmdbuffer[0] = 0x40 | cmd;
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	723b      	strb	r3, [r7, #8]
	cmdbuffer[1] = (uint8_t)(arg >> 24);
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	0e1b      	lsrs	r3, r3, #24
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	727b      	strb	r3, [r7, #9]
	cmdbuffer[2] = (uint8_t)(arg >> 16);
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	0c1b      	lsrs	r3, r3, #16
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	72bb      	strb	r3, [r7, #10]
	cmdbuffer[3] = (uint8_t)(arg >> 8);
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	0a1b      	lsrs	r3, r3, #8
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	72fb      	strb	r3, [r7, #11]
	cmdbuffer[4] = (uint8_t)arg;
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	733b      	strb	r3, [r7, #12]

	// crc
	if(cmd == 0)
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d102      	bne.n	8001dc0 <SD_SendCommand+0x68>
		cmdbuffer[5] = 0x95;	// CRC for CMD0
 8001dba:	2395      	movs	r3, #149	; 0x95
 8001dbc:	737b      	strb	r3, [r7, #13]
 8001dbe:	e007      	b.n	8001dd0 <SD_SendCommand+0x78>
	else if (cmd == 8)
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	2b08      	cmp	r3, #8
 8001dc4:	d102      	bne.n	8001dcc <SD_SendCommand+0x74>
		cmdbuffer[5] = 0x87;	// CRC for CMD8 (with 32-bit argument = 0x1AA)
 8001dc6:	2387      	movs	r3, #135	; 0x87
 8001dc8:	737b      	strb	r3, [r7, #13]
 8001dca:	e001      	b.n	8001dd0 <SD_SendCommand+0x78>
	else
		cmdbuffer[5] = 1;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	737b      	strb	r3, [r7, #13]

	// transmit command
	HAL_SPI_Transmit(&hspi1, cmdbuffer, 6, 100);
 8001dd0:	f107 0108 	add.w	r1, r7, #8
 8001dd4:	2364      	movs	r3, #100	; 0x64
 8001dd6:	2206      	movs	r2, #6
 8001dd8:	480b      	ldr	r0, [pc, #44]	; (8001e08 <SD_SendCommand+0xb0>)
 8001dda:	f002 fef2 	bl	8004bc2 <HAL_SPI_Transmit>

	// read response code
	uint8_t n = 10;
 8001dde:	230a      	movs	r3, #10
 8001de0:	75fb      	strb	r3, [r7, #23]
	do
	{
		res = SD_ReceiveByte();
 8001de2:	f7ff ffa5 	bl	8001d30 <SD_ReceiveByte>
 8001de6:	4603      	mov	r3, r0
 8001de8:	73fb      	strb	r3, [r7, #15]
		n--;
 8001dea:	7dfb      	ldrb	r3, [r7, #23]
 8001dec:	3b01      	subs	r3, #1
 8001dee:	75fb      	strb	r3, [r7, #23]
	} while ((res & 0x80) && (n > 0));
 8001df0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	da02      	bge.n	8001dfe <SD_SendCommand+0xa6>
 8001df8:	7dfb      	ldrb	r3, [r7, #23]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1f1      	bne.n	8001de2 <SD_SendCommand+0x8a>

	return res;
 8001dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3718      	adds	r7, #24
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	200007c0 	.word	0x200007c0

08001e0c <Deselect>:

void Deselect()
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
	// set chipselect high
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);
 8001e10:	2201      	movs	r2, #1
 8001e12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e16:	4804      	ldr	r0, [pc, #16]	; (8001e28 <Deselect+0x1c>)
 8001e18:	f002 f8c6 	bl	8003fa8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001e1c:	2001      	movs	r0, #1
 8001e1e:	f000 fcc1 	bl	80027a4 <HAL_Delay>
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40020800 	.word	0x40020800

08001e2c <Select>:

void Select()
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
	// set chipselect low
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 8001e30:	2200      	movs	r2, #0
 8001e32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e36:	4804      	ldr	r0, [pc, #16]	; (8001e48 <Select+0x1c>)
 8001e38:	f002 f8b6 	bl	8003fa8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001e3c:	2001      	movs	r0, #1
 8001e3e:	f000 fcb1 	bl	80027a4 <HAL_Delay>
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40020800 	.word	0x40020800

08001e4c <SD_Init>:

uint8_t SD_Init()
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
	//initialise SD card and return success/error code
	Deselect();
 8001e52:	f7ff ffdb 	bl	8001e0c <Deselect>

	uint8_t dummy = 0xff;
 8001e56:	23ff      	movs	r3, #255	; 0xff
 8001e58:	72fb      	strb	r3, [r7, #11]
	for (int i = 0; i < 10; i++)
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	e009      	b.n	8001e74 <SD_Init+0x28>
	{
	  HAL_SPI_Transmit(&hspi1, &dummy, 1, 100);
 8001e60:	f107 010b 	add.w	r1, r7, #11
 8001e64:	2364      	movs	r3, #100	; 0x64
 8001e66:	2201      	movs	r2, #1
 8001e68:	482d      	ldr	r0, [pc, #180]	; (8001f20 <SD_Init+0xd4>)
 8001e6a:	f002 feaa 	bl	8004bc2 <HAL_SPI_Transmit>
	for (int i = 0; i < 10; i++)
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	3301      	adds	r3, #1
 8001e72:	617b      	str	r3, [r7, #20]
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	2b09      	cmp	r3, #9
 8001e78:	ddf2      	ble.n	8001e60 <SD_Init+0x14>
	}

	Select();
 8001e7a:	f7ff ffd7 	bl	8001e2c <Select>

	// send command 0
	if (SD_SendCommand(0, 0) != 1)
 8001e7e:	2100      	movs	r1, #0
 8001e80:	2000      	movs	r0, #0
 8001e82:	f7ff ff69 	bl	8001d58 <SD_SendCommand>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d001      	beq.n	8001e90 <SD_Init+0x44>
		return 0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	e042      	b.n	8001f16 <SD_Init+0xca>

	// send command 8
	if (SD_SendCommand(8, 0x1aa) != 1)
 8001e90:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001e94:	2008      	movs	r0, #8
 8001e96:	f7ff ff5f 	bl	8001d58 <SD_SendCommand>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d001      	beq.n	8001ea4 <SD_Init+0x58>
		return 0;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	e038      	b.n	8001f16 <SD_Init+0xca>

	// read R7 response, after CMD8
	uint8_t cmd8return[4];
	for (int i = 0; i < 4; i++)
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	613b      	str	r3, [r7, #16]
 8001ea8:	e00b      	b.n	8001ec2 <SD_Init+0x76>
		cmd8return[i] = SD_ReceiveByte();
 8001eaa:	f7ff ff41 	bl	8001d30 <SD_ReceiveByte>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	1d3a      	adds	r2, r7, #4
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	460a      	mov	r2, r1
 8001eba:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++)
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	613b      	str	r3, [r7, #16]
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	2b03      	cmp	r3, #3
 8001ec6:	ddf0      	ble.n	8001eaa <SD_Init+0x5e>

	if ((cmd8return[2] != 1) || (cmd8return[3] != 0xaa))
 8001ec8:	79bb      	ldrb	r3, [r7, #6]
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d102      	bne.n	8001ed4 <SD_Init+0x88>
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	2baa      	cmp	r3, #170	; 0xaa
 8001ed2:	d001      	beq.n	8001ed8 <SD_Init+0x8c>
		return 0;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	e01e      	b.n	8001f16 <SD_Init+0xca>

	uint32_t ticksstart = HAL_GetTick();
 8001ed8:	f000 fc58 	bl	800278c <HAL_GetTick>
 8001edc:	60f8      	str	r0, [r7, #12]
	do
	{
		if (SD_SendCommand(55, 0) <= 1)
 8001ede:	2100      	movs	r1, #0
 8001ee0:	2037      	movs	r0, #55	; 0x37
 8001ee2:	f7ff ff39 	bl	8001d58 <SD_SendCommand>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d807      	bhi.n	8001efc <SD_Init+0xb0>
		{
			if (SD_SendCommand(41, 1<< 30) == 0)
 8001eec:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001ef0:	2029      	movs	r0, #41	; 0x29
 8001ef2:	f7ff ff31 	bl	8001d58 <SD_SendCommand>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d008      	beq.n	8001f0e <SD_Init+0xc2>
			{
				//ok!
				break;
			}
		}
	} while ((HAL_GetTick() - ticksstart) < 1000);
 8001efc:	f000 fc46 	bl	800278c <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f0a:	d3e8      	bcc.n	8001ede <SD_Init+0x92>
 8001f0c:	e000      	b.n	8001f10 <SD_Init+0xc4>
				break;
 8001f0e:	bf00      	nop

	Deselect();
 8001f10:	f7ff ff7c 	bl	8001e0c <Deselect>

	return 1;
 8001f14:	2301      	movs	r3, #1
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3718      	adds	r7, #24
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	200007c0 	.word	0x200007c0

08001f24 <SD_RxDataBlock>:

uint8_t SD_RxDataBlock(uint8_t* buff)
{
 8001f24:	b590      	push	{r4, r7, lr}
 8001f26:	b087      	sub	sp, #28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
	uint8_t token;

	uint32_t ticksstart = HAL_GetTick();
 8001f2c:	f000 fc2e 	bl	800278c <HAL_GetTick>
 8001f30:	6138      	str	r0, [r7, #16]

	// loop until receive a response or timeout
	do
	{
		token = SD_ReceiveByte();
 8001f32:	f7ff fefd 	bl	8001d30 <SD_ReceiveByte>
 8001f36:	4603      	mov	r3, r0
 8001f38:	73fb      	strb	r3, [r7, #15]
	} while ((token == 0xFF) && ((HAL_GetTick() - ticksstart) < 200));
 8001f3a:	7bfb      	ldrb	r3, [r7, #15]
 8001f3c:	2bff      	cmp	r3, #255	; 0xff
 8001f3e:	d106      	bne.n	8001f4e <SD_RxDataBlock+0x2a>
 8001f40:	f000 fc24 	bl	800278c <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2bc7      	cmp	r3, #199	; 0xc7
 8001f4c:	d9f1      	bls.n	8001f32 <SD_RxDataBlock+0xe>

	// check for invalid response
	if(token != 0xFE)
 8001f4e:	7bfb      	ldrb	r3, [r7, #15]
 8001f50:	2bfe      	cmp	r3, #254	; 0xfe
 8001f52:	d001      	beq.n	8001f58 <SD_RxDataBlock+0x34>
		return 0;
 8001f54:	2300      	movs	r3, #0
 8001f56:	e015      	b.n	8001f84 <SD_RxDataBlock+0x60>

	// receive data
	for (int i = 0; i < 512; i++)
 8001f58:	2300      	movs	r3, #0
 8001f5a:	617b      	str	r3, [r7, #20]
 8001f5c:	e009      	b.n	8001f72 <SD_RxDataBlock+0x4e>
	{
		buff[i] = SD_ReceiveByte();
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	18d4      	adds	r4, r2, r3
 8001f64:	f7ff fee4 	bl	8001d30 <SD_ReceiveByte>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	7023      	strb	r3, [r4, #0]
	for (int i = 0; i < 512; i++)
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f78:	dbf1      	blt.n	8001f5e <SD_RxDataBlock+0x3a>
	}

	// read and discard CRC
	SD_ReceiveByte();
 8001f7a:	f7ff fed9 	bl	8001d30 <SD_ReceiveByte>
	SD_ReceiveByte();
 8001f7e:	f7ff fed7 	bl	8001d30 <SD_ReceiveByte>

	// return success
	return 1;
 8001f82:	2301      	movs	r3, #1

}
 8001f84:	4618      	mov	r0, r3
 8001f86:	371c      	adds	r7, #28
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd90      	pop	{r4, r7, pc}

08001f8c <SD_Read>:

uint8_t SD_Read(uint8_t* rxbuffer, uint32_t address, uint32_t numblocks)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
	//read from SD card at supplied address and place data into 'rxbuffer'
	//return success/error code
	uint32_t sector = address >> 9;
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	0a5b      	lsrs	r3, r3, #9
 8001f9c:	613b      	str	r3, [r7, #16]

	Select();
 8001f9e:	f7ff ff45 	bl	8001e2c <Select>

	if (numblocks == 1)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d10d      	bne.n	8001fc4 <SD_Read+0x38>
	{
		// read single block
		if (SD_SendCommand(17, sector) != 0)
 8001fa8:	6939      	ldr	r1, [r7, #16]
 8001faa:	2011      	movs	r0, #17
 8001fac:	f7ff fed4 	bl	8001d58 <SD_SendCommand>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <SD_Read+0x2e>
			return 0;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	e02a      	b.n	8002010 <SD_Read+0x84>

		SD_RxDataBlock(rxbuffer);
 8001fba:	68f8      	ldr	r0, [r7, #12]
 8001fbc:	f7ff ffb2 	bl	8001f24 <SD_RxDataBlock>

		return 1;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e025      	b.n	8002010 <SD_Read+0x84>
	}
	else
	{
		// read multiple blocks
		if (SD_SendCommand(18, sector) != 0)
 8001fc4:	6939      	ldr	r1, [r7, #16]
 8001fc6:	2012      	movs	r0, #18
 8001fc8:	f7ff fec6 	bl	8001d58 <SD_SendCommand>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <SD_Read+0x4a>
			return 0;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	e01c      	b.n	8002010 <SD_Read+0x84>

		for (int i = 0; i < numblocks; i++)
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	e00c      	b.n	8001ff6 <SD_Read+0x6a>
		{
			if (!SD_RxDataBlock(rxbuffer))
 8001fdc:	68f8      	ldr	r0, [r7, #12]
 8001fde:	f7ff ffa1 	bl	8001f24 <SD_RxDataBlock>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d00b      	beq.n	8002000 <SD_Read+0x74>
				break;

			rxbuffer += 512;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001fee:	60fb      	str	r3, [r7, #12]
		for (int i = 0; i < numblocks; i++)
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	617b      	str	r3, [r7, #20]
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d8ee      	bhi.n	8001fdc <SD_Read+0x50>
 8001ffe:	e000      	b.n	8002002 <SD_Read+0x76>
				break;
 8002000:	bf00      	nop
		}

		// stop receiving
		SD_SendCommand(12, 0);
 8002002:	2100      	movs	r1, #0
 8002004:	200c      	movs	r0, #12
 8002006:	f7ff fea7 	bl	8001d58 <SD_SendCommand>
	}

	Deselect();
 800200a:	f7ff feff 	bl	8001e0c <Deselect>

	return 1;
 800200e:	2301      	movs	r3, #1
}
 8002010:	4618      	mov	r0, r3
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <SD_TxDataBlock>:

uint8_t SD_TxDataBlock(uint8_t *buff, uint8_t token)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	70fb      	strb	r3, [r7, #3]
	uint8_t resp = 0;
 8002024:	2300      	movs	r3, #0
 8002026:	75fb      	strb	r3, [r7, #23]
	uint8_t crc[2] = {0, 0};
 8002028:	2300      	movs	r3, #0
 800202a:	81bb      	strh	r3, [r7, #12]

	// transmit token
	HAL_SPI_Transmit(&hspi1, &token, 1, 100);
 800202c:	1cf9      	adds	r1, r7, #3
 800202e:	2364      	movs	r3, #100	; 0x64
 8002030:	2201      	movs	r2, #1
 8002032:	481b      	ldr	r0, [pc, #108]	; (80020a0 <SD_TxDataBlock+0x88>)
 8002034:	f002 fdc5 	bl	8004bc2 <HAL_SPI_Transmit>

	// transmit data bytes
	HAL_SPI_Transmit(&hspi1, buff, 512, 100);
 8002038:	2364      	movs	r3, #100	; 0x64
 800203a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800203e:	6879      	ldr	r1, [r7, #4]
 8002040:	4817      	ldr	r0, [pc, #92]	; (80020a0 <SD_TxDataBlock+0x88>)
 8002042:	f002 fdbe 	bl	8004bc2 <HAL_SPI_Transmit>

	// transmit dummy crc
	HAL_SPI_Transmit(&hspi1, crc, 2, 100);
 8002046:	f107 010c 	add.w	r1, r7, #12
 800204a:	2364      	movs	r3, #100	; 0x64
 800204c:	2202      	movs	r2, #2
 800204e:	4814      	ldr	r0, [pc, #80]	; (80020a0 <SD_TxDataBlock+0x88>)
 8002050:	f002 fdb7 	bl	8004bc2 <HAL_SPI_Transmit>

	// wait for data response token
	for (int i = 0; i < 64; i++)
 8002054:	2300      	movs	r3, #0
 8002056:	613b      	str	r3, [r7, #16]
 8002058:	e00b      	b.n	8002072 <SD_TxDataBlock+0x5a>
	{
		resp = SD_ReceiveByte();
 800205a:	f7ff fe69 	bl	8001d30 <SD_ReceiveByte>
 800205e:	4603      	mov	r3, r0
 8002060:	75fb      	strb	r3, [r7, #23]

		if ((resp & 0x1F) == 0x05)
 8002062:	7dfb      	ldrb	r3, [r7, #23]
 8002064:	f003 031f 	and.w	r3, r3, #31
 8002068:	2b05      	cmp	r3, #5
 800206a:	d006      	beq.n	800207a <SD_TxDataBlock+0x62>
	for (int i = 0; i < 64; i++)
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	3301      	adds	r3, #1
 8002070:	613b      	str	r3, [r7, #16]
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	2b3f      	cmp	r3, #63	; 0x3f
 8002076:	ddf0      	ble.n	800205a <SD_TxDataBlock+0x42>
 8002078:	e000      	b.n	800207c <SD_TxDataBlock+0x64>
			break;
 800207a:	bf00      	nop
	}

	// now wait for programming to finish. TO DO: add a timeout here...
	while (SD_ReceiveByte() == 0);
 800207c:	bf00      	nop
 800207e:	f7ff fe57 	bl	8001d30 <SD_ReceiveByte>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d0fa      	beq.n	800207e <SD_TxDataBlock+0x66>

	// return success if data was accepted
	if ((resp & 0x1F) == 0x05)
 8002088:	7dfb      	ldrb	r3, [r7, #23]
 800208a:	f003 031f 	and.w	r3, r3, #31
 800208e:	2b05      	cmp	r3, #5
 8002090:	d101      	bne.n	8002096 <SD_TxDataBlock+0x7e>
		return 1;
 8002092:	2301      	movs	r3, #1
 8002094:	e000      	b.n	8002098 <SD_TxDataBlock+0x80>

	return 0;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3718      	adds	r7, #24
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	200007c0 	.word	0x200007c0

080020a4 <SD_Write>:

uint8_t SD_Write(uint8_t* txbuffer, uint32_t address, uint32_t numblocks)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b088      	sub	sp, #32
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
	//write data in 'txbuffer' to SD card at supplied address
	//return success/error code
	Select();
 80020b0:	f7ff febc 	bl	8001e2c <Select>

	uint32_t sector = address >> 9;
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	0a5b      	lsrs	r3, r3, #9
 80020b8:	61bb      	str	r3, [r7, #24]

	if (numblocks == 1)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d10b      	bne.n	80020d8 <SD_Write+0x34>
	{
		if (SD_SendCommand(24, sector) == 0)
 80020c0:	69b9      	ldr	r1, [r7, #24]
 80020c2:	2018      	movs	r0, #24
 80020c4:	f7ff fe48 	bl	8001d58 <SD_SendCommand>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d12b      	bne.n	8002126 <SD_Write+0x82>
		{
			SD_TxDataBlock(txbuffer, 0xFE);
 80020ce:	21fe      	movs	r1, #254	; 0xfe
 80020d0:	68f8      	ldr	r0, [r7, #12]
 80020d2:	f7ff ffa1 	bl	8002018 <SD_TxDataBlock>
 80020d6:	e026      	b.n	8002126 <SD_Write+0x82>
		}
	}
	else
	{
		if (SD_SendCommand(25, sector) == 0)
 80020d8:	69b9      	ldr	r1, [r7, #24]
 80020da:	2019      	movs	r0, #25
 80020dc:	f7ff fe3c 	bl	8001d58 <SD_SendCommand>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d11f      	bne.n	8002126 <SD_Write+0x82>
		{
			for (int i = 0; i < numblocks; i++)
 80020e6:	2300      	movs	r3, #0
 80020e8:	61fb      	str	r3, [r7, #28]
 80020ea:	e00d      	b.n	8002108 <SD_Write+0x64>
			{
				if (!SD_TxDataBlock(txbuffer, 0xFC))
 80020ec:	21fc      	movs	r1, #252	; 0xfc
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f7ff ff92 	bl	8002018 <SD_TxDataBlock>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00b      	beq.n	8002112 <SD_Write+0x6e>
					break;

				txbuffer += 512;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002100:	60fb      	str	r3, [r7, #12]
			for (int i = 0; i < numblocks; i++)
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	3301      	adds	r3, #1
 8002106:	61fb      	str	r3, [r7, #28]
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	429a      	cmp	r2, r3
 800210e:	d8ed      	bhi.n	80020ec <SD_Write+0x48>
 8002110:	e000      	b.n	8002114 <SD_Write+0x70>
					break;
 8002112:	bf00      	nop
			}

			uint8_t token = 0xFD;
 8002114:	23fd      	movs	r3, #253	; 0xfd
 8002116:	75fb      	strb	r3, [r7, #23]
			HAL_SPI_Transmit(&hspi1, &token, 1, 100);
 8002118:	f107 0117 	add.w	r1, r7, #23
 800211c:	2364      	movs	r3, #100	; 0x64
 800211e:	2201      	movs	r2, #1
 8002120:	4804      	ldr	r0, [pc, #16]	; (8002134 <SD_Write+0x90>)
 8002122:	f002 fd4e 	bl	8004bc2 <HAL_SPI_Transmit>
		}
	}

	Deselect();
 8002126:	f7ff fe71 	bl	8001e0c <Deselect>

	return 1;
 800212a:	2301      	movs	r3, #1
}
 800212c:	4618      	mov	r0, r3
 800212e:	3720      	adds	r7, #32
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	200007c0 	.word	0x200007c0

08002138 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	607b      	str	r3, [r7, #4]
 8002142:	4b10      	ldr	r3, [pc, #64]	; (8002184 <HAL_MspInit+0x4c>)
 8002144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002146:	4a0f      	ldr	r2, [pc, #60]	; (8002184 <HAL_MspInit+0x4c>)
 8002148:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800214c:	6453      	str	r3, [r2, #68]	; 0x44
 800214e:	4b0d      	ldr	r3, [pc, #52]	; (8002184 <HAL_MspInit+0x4c>)
 8002150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002156:	607b      	str	r3, [r7, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	603b      	str	r3, [r7, #0]
 800215e:	4b09      	ldr	r3, [pc, #36]	; (8002184 <HAL_MspInit+0x4c>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	4a08      	ldr	r2, [pc, #32]	; (8002184 <HAL_MspInit+0x4c>)
 8002164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002168:	6413      	str	r3, [r2, #64]	; 0x40
 800216a:	4b06      	ldr	r3, [pc, #24]	; (8002184 <HAL_MspInit+0x4c>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002172:	603b      	str	r3, [r7, #0]
 8002174:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002176:	2007      	movs	r0, #7
 8002178:	f001 f8e8 	bl	800334c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40023800 	.word	0x40023800

08002188 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08a      	sub	sp, #40	; 0x28
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002190:	f107 0314 	add.w	r3, r7, #20
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	605a      	str	r2, [r3, #4]
 800219a:	609a      	str	r2, [r3, #8]
 800219c:	60da      	str	r2, [r3, #12]
 800219e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a2f      	ldr	r2, [pc, #188]	; (8002264 <HAL_ADC_MspInit+0xdc>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d157      	bne.n	800225a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	613b      	str	r3, [r7, #16]
 80021ae:	4b2e      	ldr	r3, [pc, #184]	; (8002268 <HAL_ADC_MspInit+0xe0>)
 80021b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b2:	4a2d      	ldr	r2, [pc, #180]	; (8002268 <HAL_ADC_MspInit+0xe0>)
 80021b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021b8:	6453      	str	r3, [r2, #68]	; 0x44
 80021ba:	4b2b      	ldr	r3, [pc, #172]	; (8002268 <HAL_ADC_MspInit+0xe0>)
 80021bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c2:	613b      	str	r3, [r7, #16]
 80021c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	60fb      	str	r3, [r7, #12]
 80021ca:	4b27      	ldr	r3, [pc, #156]	; (8002268 <HAL_ADC_MspInit+0xe0>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	4a26      	ldr	r2, [pc, #152]	; (8002268 <HAL_ADC_MspInit+0xe0>)
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	6313      	str	r3, [r2, #48]	; 0x30
 80021d6:	4b24      	ldr	r3, [pc, #144]	; (8002268 <HAL_ADC_MspInit+0xe0>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	60fb      	str	r3, [r7, #12]
 80021e0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021e2:	2301      	movs	r3, #1
 80021e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021e6:	2303      	movs	r3, #3
 80021e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ee:	f107 0314 	add.w	r3, r7, #20
 80021f2:	4619      	mov	r1, r3
 80021f4:	481d      	ldr	r0, [pc, #116]	; (800226c <HAL_ADC_MspInit+0xe4>)
 80021f6:	f001 fd43 	bl	8003c80 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80021fa:	4b1d      	ldr	r3, [pc, #116]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 80021fc:	4a1d      	ldr	r2, [pc, #116]	; (8002274 <HAL_ADC_MspInit+0xec>)
 80021fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002200:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 8002202:	2200      	movs	r2, #0
 8002204:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002206:	4b1a      	ldr	r3, [pc, #104]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 8002208:	2200      	movs	r2, #0
 800220a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800220c:	4b18      	ldr	r3, [pc, #96]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 800220e:	2200      	movs	r2, #0
 8002210:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002212:	4b17      	ldr	r3, [pc, #92]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 8002214:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002218:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800221a:	4b15      	ldr	r3, [pc, #84]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 800221c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002220:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002222:	4b13      	ldr	r3, [pc, #76]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 8002224:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002228:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800222a:	4b11      	ldr	r3, [pc, #68]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 800222c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002230:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002232:	4b0f      	ldr	r3, [pc, #60]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 8002234:	2200      	movs	r2, #0
 8002236:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002238:	4b0d      	ldr	r3, [pc, #52]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 800223a:	2200      	movs	r2, #0
 800223c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800223e:	480c      	ldr	r0, [pc, #48]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 8002240:	f001 f9ae 	bl	80035a0 <HAL_DMA_Init>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800224a:	f7ff fd6b 	bl	8001d24 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a07      	ldr	r2, [pc, #28]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 8002252:	639a      	str	r2, [r3, #56]	; 0x38
 8002254:	4a06      	ldr	r2, [pc, #24]	; (8002270 <HAL_ADC_MspInit+0xe8>)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800225a:	bf00      	nop
 800225c:	3728      	adds	r7, #40	; 0x28
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40012000 	.word	0x40012000
 8002268:	40023800 	.word	0x40023800
 800226c:	40020000 	.word	0x40020000
 8002270:	2000075c 	.word	0x2000075c
 8002274:	40026410 	.word	0x40026410

08002278 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b08a      	sub	sp, #40	; 0x28
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002280:	f107 0314 	add.w	r3, r7, #20
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	605a      	str	r2, [r3, #4]
 800228a:	609a      	str	r2, [r3, #8]
 800228c:	60da      	str	r2, [r3, #12]
 800228e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a17      	ldr	r2, [pc, #92]	; (80022f4 <HAL_DAC_MspInit+0x7c>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d127      	bne.n	80022ea <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800229a:	2300      	movs	r3, #0
 800229c:	613b      	str	r3, [r7, #16]
 800229e:	4b16      	ldr	r3, [pc, #88]	; (80022f8 <HAL_DAC_MspInit+0x80>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a2:	4a15      	ldr	r2, [pc, #84]	; (80022f8 <HAL_DAC_MspInit+0x80>)
 80022a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80022a8:	6413      	str	r3, [r2, #64]	; 0x40
 80022aa:	4b13      	ldr	r3, [pc, #76]	; (80022f8 <HAL_DAC_MspInit+0x80>)
 80022ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022b2:	613b      	str	r3, [r7, #16]
 80022b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	4b0f      	ldr	r3, [pc, #60]	; (80022f8 <HAL_DAC_MspInit+0x80>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022be:	4a0e      	ldr	r2, [pc, #56]	; (80022f8 <HAL_DAC_MspInit+0x80>)
 80022c0:	f043 0301 	orr.w	r3, r3, #1
 80022c4:	6313      	str	r3, [r2, #48]	; 0x30
 80022c6:	4b0c      	ldr	r3, [pc, #48]	; (80022f8 <HAL_DAC_MspInit+0x80>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ca:	f003 0301 	and.w	r3, r3, #1
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80022d2:	2310      	movs	r3, #16
 80022d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022d6:	2303      	movs	r3, #3
 80022d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022da:	2300      	movs	r3, #0
 80022dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022de:	f107 0314 	add.w	r3, r7, #20
 80022e2:	4619      	mov	r1, r3
 80022e4:	4805      	ldr	r0, [pc, #20]	; (80022fc <HAL_DAC_MspInit+0x84>)
 80022e6:	f001 fccb 	bl	8003c80 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80022ea:	bf00      	nop
 80022ec:	3728      	adds	r7, #40	; 0x28
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40007400 	.word	0x40007400
 80022f8:	40023800 	.word	0x40023800
 80022fc:	40020000 	.word	0x40020000

08002300 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b08a      	sub	sp, #40	; 0x28
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002308:	f107 0314 	add.w	r3, r7, #20
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	605a      	str	r2, [r3, #4]
 8002312:	609a      	str	r2, [r3, #8]
 8002314:	60da      	str	r2, [r3, #12]
 8002316:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a19      	ldr	r2, [pc, #100]	; (8002384 <HAL_SPI_MspInit+0x84>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d12b      	bne.n	800237a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	613b      	str	r3, [r7, #16]
 8002326:	4b18      	ldr	r3, [pc, #96]	; (8002388 <HAL_SPI_MspInit+0x88>)
 8002328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800232a:	4a17      	ldr	r2, [pc, #92]	; (8002388 <HAL_SPI_MspInit+0x88>)
 800232c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002330:	6453      	str	r3, [r2, #68]	; 0x44
 8002332:	4b15      	ldr	r3, [pc, #84]	; (8002388 <HAL_SPI_MspInit+0x88>)
 8002334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002336:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800233a:	613b      	str	r3, [r7, #16]
 800233c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	4b11      	ldr	r3, [pc, #68]	; (8002388 <HAL_SPI_MspInit+0x88>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	4a10      	ldr	r2, [pc, #64]	; (8002388 <HAL_SPI_MspInit+0x88>)
 8002348:	f043 0301 	orr.w	r3, r3, #1
 800234c:	6313      	str	r3, [r2, #48]	; 0x30
 800234e:	4b0e      	ldr	r3, [pc, #56]	; (8002388 <HAL_SPI_MspInit+0x88>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	f003 0301 	and.w	r3, r3, #1
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800235a:	23e0      	movs	r3, #224	; 0xe0
 800235c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235e:	2302      	movs	r3, #2
 8002360:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002366:	2303      	movs	r3, #3
 8002368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800236a:	2305      	movs	r3, #5
 800236c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236e:	f107 0314 	add.w	r3, r7, #20
 8002372:	4619      	mov	r1, r3
 8002374:	4805      	ldr	r0, [pc, #20]	; (800238c <HAL_SPI_MspInit+0x8c>)
 8002376:	f001 fc83 	bl	8003c80 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800237a:	bf00      	nop
 800237c:	3728      	adds	r7, #40	; 0x28
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40013000 	.word	0x40013000
 8002388:	40023800 	.word	0x40023800
 800238c:	40020000 	.word	0x40020000

08002390 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b08a      	sub	sp, #40	; 0x28
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002398:	f107 0314 	add.w	r3, r7, #20
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	609a      	str	r2, [r3, #8]
 80023a4:	60da      	str	r2, [r3, #12]
 80023a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a19      	ldr	r2, [pc, #100]	; (8002414 <HAL_UART_MspInit+0x84>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d12b      	bne.n	800240a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	613b      	str	r3, [r7, #16]
 80023b6:	4b18      	ldr	r3, [pc, #96]	; (8002418 <HAL_UART_MspInit+0x88>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	4a17      	ldr	r2, [pc, #92]	; (8002418 <HAL_UART_MspInit+0x88>)
 80023bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023c0:	6413      	str	r3, [r2, #64]	; 0x40
 80023c2:	4b15      	ldr	r3, [pc, #84]	; (8002418 <HAL_UART_MspInit+0x88>)
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ca:	613b      	str	r3, [r7, #16]
 80023cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	4b11      	ldr	r3, [pc, #68]	; (8002418 <HAL_UART_MspInit+0x88>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	4a10      	ldr	r2, [pc, #64]	; (8002418 <HAL_UART_MspInit+0x88>)
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	6313      	str	r3, [r2, #48]	; 0x30
 80023de:	4b0e      	ldr	r3, [pc, #56]	; (8002418 <HAL_UART_MspInit+0x88>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80023ea:	230c      	movs	r3, #12
 80023ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ee:	2302      	movs	r3, #2
 80023f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f6:	2303      	movs	r3, #3
 80023f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023fa:	2307      	movs	r3, #7
 80023fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fe:	f107 0314 	add.w	r3, r7, #20
 8002402:	4619      	mov	r1, r3
 8002404:	4805      	ldr	r0, [pc, #20]	; (800241c <HAL_UART_MspInit+0x8c>)
 8002406:	f001 fc3b 	bl	8003c80 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800240a:	bf00      	nop
 800240c:	3728      	adds	r7, #40	; 0x28
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	40004400 	.word	0x40004400
 8002418:	40023800 	.word	0x40023800
 800241c:	40020000 	.word	0x40020000

08002420 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002424:	e7fe      	b.n	8002424 <NMI_Handler+0x4>

08002426 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002426:	b480      	push	{r7}
 8002428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800242a:	e7fe      	b.n	800242a <HardFault_Handler+0x4>

0800242c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002430:	e7fe      	b.n	8002430 <MemManage_Handler+0x4>

08002432 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002432:	b480      	push	{r7}
 8002434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002436:	e7fe      	b.n	8002436 <BusFault_Handler+0x4>

08002438 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800243c:	e7fe      	b.n	800243c <UsageFault_Handler+0x4>

0800243e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800243e:	b480      	push	{r7}
 8002440:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002442:	bf00      	nop
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002450:	bf00      	nop
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800245a:	b480      	push	{r7}
 800245c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	DACCounter++;
 800246c:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <SysTick_Handler+0x38>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	3301      	adds	r3, #1
 8002472:	4a0b      	ldr	r2, [pc, #44]	; (80024a0 <SysTick_Handler+0x38>)
 8002474:	6013      	str	r3, [r2, #0]
	if(DACCounter == 40)
 8002476:	4b0a      	ldr	r3, [pc, #40]	; (80024a0 <SysTick_Handler+0x38>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2b28      	cmp	r3, #40	; 0x28
 800247c:	d102      	bne.n	8002484 <SysTick_Handler+0x1c>
	{
		DACout = 1;
 800247e:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <SysTick_Handler+0x3c>)
 8002480:	2201      	movs	r2, #1
 8002482:	701a      	strb	r2, [r3, #0]
	}
	if(DACCounter == 80)
 8002484:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <SysTick_Handler+0x38>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2b50      	cmp	r3, #80	; 0x50
 800248a:	d105      	bne.n	8002498 <SysTick_Handler+0x30>
	{
		DACout = 0;
 800248c:	4b05      	ldr	r3, [pc, #20]	; (80024a4 <SysTick_Handler+0x3c>)
 800248e:	2200      	movs	r2, #0
 8002490:	701a      	strb	r2, [r3, #0]
		DACCounter = 0;
 8002492:	4b03      	ldr	r3, [pc, #12]	; (80024a0 <SysTick_Handler+0x38>)
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002498:	f000 f964 	bl	8002764 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800249c:	bf00      	nop
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	20000860 	.word	0x20000860
 80024a4:	200007bc 	.word	0x200007bc

080024a8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80024ac:	4802      	ldr	r0, [pc, #8]	; (80024b8 <DMA2_Stream0_IRQHandler+0x10>)
 80024ae:	f001 f97d 	bl	80037ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80024b2:	bf00      	nop
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	2000075c 	.word	0x2000075c

080024bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
	return 1;
 80024c0:	2301      	movs	r3, #1
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <_kill>:

int _kill(int pid, int sig)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80024d6:	f005 fca3 	bl	8007e20 <__errno>
 80024da:	4603      	mov	r3, r0
 80024dc:	2216      	movs	r2, #22
 80024de:	601a      	str	r2, [r3, #0]
	return -1;
 80024e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <_exit>:

void _exit (int status)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80024f4:	f04f 31ff 	mov.w	r1, #4294967295
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f7ff ffe7 	bl	80024cc <_kill>
	while (1) {}		/* Make sure we hang here */
 80024fe:	e7fe      	b.n	80024fe <_exit+0x12>

08002500 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800250c:	2300      	movs	r3, #0
 800250e:	617b      	str	r3, [r7, #20]
 8002510:	e00a      	b.n	8002528 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002512:	f3af 8000 	nop.w
 8002516:	4601      	mov	r1, r0
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	1c5a      	adds	r2, r3, #1
 800251c:	60ba      	str	r2, [r7, #8]
 800251e:	b2ca      	uxtb	r2, r1
 8002520:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	3301      	adds	r3, #1
 8002526:	617b      	str	r3, [r7, #20]
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	429a      	cmp	r2, r3
 800252e:	dbf0      	blt.n	8002512 <_read+0x12>
	}

return len;
 8002530:	687b      	ldr	r3, [r7, #4]
}
 8002532:	4618      	mov	r0, r3
 8002534:	3718      	adds	r7, #24
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b086      	sub	sp, #24
 800253e:	af00      	add	r7, sp, #0
 8002540:	60f8      	str	r0, [r7, #12]
 8002542:	60b9      	str	r1, [r7, #8]
 8002544:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002546:	2300      	movs	r3, #0
 8002548:	617b      	str	r3, [r7, #20]
 800254a:	e009      	b.n	8002560 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	1c5a      	adds	r2, r3, #1
 8002550:	60ba      	str	r2, [r7, #8]
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	3301      	adds	r3, #1
 800255e:	617b      	str	r3, [r7, #20]
 8002560:	697a      	ldr	r2, [r7, #20]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	429a      	cmp	r2, r3
 8002566:	dbf1      	blt.n	800254c <_write+0x12>
	}
	return len;
 8002568:	687b      	ldr	r3, [r7, #4]
}
 800256a:	4618      	mov	r0, r3
 800256c:	3718      	adds	r7, #24
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <_close>:

int _close(int file)
{
 8002572:	b480      	push	{r7}
 8002574:	b083      	sub	sp, #12
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
	return -1;
 800257a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800257e:	4618      	mov	r0, r3
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800259a:	605a      	str	r2, [r3, #4]
	return 0;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr

080025aa <_isatty>:

int _isatty(int file)
{
 80025aa:	b480      	push	{r7}
 80025ac:	b083      	sub	sp, #12
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
	return 1;
 80025b2:	2301      	movs	r3, #1
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
	return 0;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3714      	adds	r7, #20
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
	...

080025dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025e4:	4a14      	ldr	r2, [pc, #80]	; (8002638 <_sbrk+0x5c>)
 80025e6:	4b15      	ldr	r3, [pc, #84]	; (800263c <_sbrk+0x60>)
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025f0:	4b13      	ldr	r3, [pc, #76]	; (8002640 <_sbrk+0x64>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d102      	bne.n	80025fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025f8:	4b11      	ldr	r3, [pc, #68]	; (8002640 <_sbrk+0x64>)
 80025fa:	4a12      	ldr	r2, [pc, #72]	; (8002644 <_sbrk+0x68>)
 80025fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025fe:	4b10      	ldr	r3, [pc, #64]	; (8002640 <_sbrk+0x64>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4413      	add	r3, r2
 8002606:	693a      	ldr	r2, [r7, #16]
 8002608:	429a      	cmp	r2, r3
 800260a:	d207      	bcs.n	800261c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800260c:	f005 fc08 	bl	8007e20 <__errno>
 8002610:	4603      	mov	r3, r0
 8002612:	220c      	movs	r2, #12
 8002614:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002616:	f04f 33ff 	mov.w	r3, #4294967295
 800261a:	e009      	b.n	8002630 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800261c:	4b08      	ldr	r3, [pc, #32]	; (8002640 <_sbrk+0x64>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002622:	4b07      	ldr	r3, [pc, #28]	; (8002640 <_sbrk+0x64>)
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4413      	add	r3, r2
 800262a:	4a05      	ldr	r2, [pc, #20]	; (8002640 <_sbrk+0x64>)
 800262c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800262e:	68fb      	ldr	r3, [r7, #12]
}
 8002630:	4618      	mov	r0, r3
 8002632:	3718      	adds	r7, #24
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	20020000 	.word	0x20020000
 800263c:	00000400 	.word	0x00000400
 8002640:	20000224 	.word	0x20000224
 8002644:	20000ce0 	.word	0x20000ce0

08002648 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800264c:	4b06      	ldr	r3, [pc, #24]	; (8002668 <SystemInit+0x20>)
 800264e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002652:	4a05      	ldr	r2, [pc, #20]	; (8002668 <SystemInit+0x20>)
 8002654:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002658:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800266c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002670:	480d      	ldr	r0, [pc, #52]	; (80026a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002672:	490e      	ldr	r1, [pc, #56]	; (80026ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002674:	4a0e      	ldr	r2, [pc, #56]	; (80026b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002676:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002678:	e002      	b.n	8002680 <LoopCopyDataInit>

0800267a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800267a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800267c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800267e:	3304      	adds	r3, #4

08002680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002684:	d3f9      	bcc.n	800267a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002686:	4a0b      	ldr	r2, [pc, #44]	; (80026b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002688:	4c0b      	ldr	r4, [pc, #44]	; (80026b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800268a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800268c:	e001      	b.n	8002692 <LoopFillZerobss>

0800268e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800268e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002690:	3204      	adds	r2, #4

08002692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002694:	d3fb      	bcc.n	800268e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002696:	f7ff ffd7 	bl	8002648 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800269a:	f005 fbc7 	bl	8007e2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800269e:	f7ff f833 	bl	8001708 <main>
  bx  lr    
 80026a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026ac:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80026b0:	0800b0cc 	.word	0x0800b0cc
  ldr r2, =_sbss
 80026b4:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80026b8:	20000ce0 	.word	0x20000ce0

080026bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026bc:	e7fe      	b.n	80026bc <ADC_IRQHandler>
	...

080026c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026c4:	4b0e      	ldr	r3, [pc, #56]	; (8002700 <HAL_Init+0x40>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a0d      	ldr	r2, [pc, #52]	; (8002700 <HAL_Init+0x40>)
 80026ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026d0:	4b0b      	ldr	r3, [pc, #44]	; (8002700 <HAL_Init+0x40>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a0a      	ldr	r2, [pc, #40]	; (8002700 <HAL_Init+0x40>)
 80026d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026dc:	4b08      	ldr	r3, [pc, #32]	; (8002700 <HAL_Init+0x40>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a07      	ldr	r2, [pc, #28]	; (8002700 <HAL_Init+0x40>)
 80026e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026e8:	2003      	movs	r0, #3
 80026ea:	f000 fe2f 	bl	800334c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026ee:	2000      	movs	r0, #0
 80026f0:	f000 f808 	bl	8002704 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026f4:	f7ff fd20 	bl	8002138 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40023c00 	.word	0x40023c00

08002704 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800270c:	4b12      	ldr	r3, [pc, #72]	; (8002758 <HAL_InitTick+0x54>)
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	4b12      	ldr	r3, [pc, #72]	; (800275c <HAL_InitTick+0x58>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	4619      	mov	r1, r3
 8002716:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800271a:	fbb3 f3f1 	udiv	r3, r3, r1
 800271e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002722:	4618      	mov	r0, r3
 8002724:	f000 fe47 	bl	80033b6 <HAL_SYSTICK_Config>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e00e      	b.n	8002750 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b0f      	cmp	r3, #15
 8002736:	d80a      	bhi.n	800274e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002738:	2200      	movs	r2, #0
 800273a:	6879      	ldr	r1, [r7, #4]
 800273c:	f04f 30ff 	mov.w	r0, #4294967295
 8002740:	f000 fe0f 	bl	8003362 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002744:	4a06      	ldr	r2, [pc, #24]	; (8002760 <HAL_InitTick+0x5c>)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800274a:	2300      	movs	r3, #0
 800274c:	e000      	b.n	8002750 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
}
 8002750:	4618      	mov	r0, r3
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	20000008 	.word	0x20000008
 800275c:	20000010 	.word	0x20000010
 8002760:	2000000c 	.word	0x2000000c

08002764 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002768:	4b06      	ldr	r3, [pc, #24]	; (8002784 <HAL_IncTick+0x20>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	461a      	mov	r2, r3
 800276e:	4b06      	ldr	r3, [pc, #24]	; (8002788 <HAL_IncTick+0x24>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4413      	add	r3, r2
 8002774:	4a04      	ldr	r2, [pc, #16]	; (8002788 <HAL_IncTick+0x24>)
 8002776:	6013      	str	r3, [r2, #0]
}
 8002778:	bf00      	nop
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	20000010 	.word	0x20000010
 8002788:	20000864 	.word	0x20000864

0800278c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return uwTick;
 8002790:	4b03      	ldr	r3, [pc, #12]	; (80027a0 <HAL_GetTick+0x14>)
 8002792:	681b      	ldr	r3, [r3, #0]
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	20000864 	.word	0x20000864

080027a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027ac:	f7ff ffee 	bl	800278c <HAL_GetTick>
 80027b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027bc:	d005      	beq.n	80027ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027be:	4b0a      	ldr	r3, [pc, #40]	; (80027e8 <HAL_Delay+0x44>)
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	461a      	mov	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4413      	add	r3, r2
 80027c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027ca:	bf00      	nop
 80027cc:	f7ff ffde 	bl	800278c <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d8f7      	bhi.n	80027cc <HAL_Delay+0x28>
  {
  }
}
 80027dc:	bf00      	nop
 80027de:	bf00      	nop
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	20000010 	.word	0x20000010

080027ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027f4:	2300      	movs	r3, #0
 80027f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e033      	b.n	800286a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	2b00      	cmp	r3, #0
 8002808:	d109      	bne.n	800281e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7ff fcbc 	bl	8002188 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002822:	f003 0310 	and.w	r3, r3, #16
 8002826:	2b00      	cmp	r3, #0
 8002828:	d118      	bne.n	800285c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002832:	f023 0302 	bic.w	r3, r3, #2
 8002836:	f043 0202 	orr.w	r2, r3, #2
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 fb36 	bl	8002eb0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284e:	f023 0303 	bic.w	r3, r3, #3
 8002852:	f043 0201 	orr.w	r2, r3, #1
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	641a      	str	r2, [r3, #64]	; 0x40
 800285a:	e001      	b.n	8002860 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002868:	7bfb      	ldrb	r3, [r7, #15]
}
 800286a:	4618      	mov	r0, r3
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
	...

08002874 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800287c:	2300      	movs	r3, #0
 800287e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002886:	2b01      	cmp	r3, #1
 8002888:	d101      	bne.n	800288e <HAL_ADC_Start+0x1a>
 800288a:	2302      	movs	r3, #2
 800288c:	e0b2      	b.n	80029f4 <HAL_ADC_Start+0x180>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f003 0301 	and.w	r3, r3, #1
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d018      	beq.n	80028d6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f042 0201 	orr.w	r2, r2, #1
 80028b2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028b4:	4b52      	ldr	r3, [pc, #328]	; (8002a00 <HAL_ADC_Start+0x18c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a52      	ldr	r2, [pc, #328]	; (8002a04 <HAL_ADC_Start+0x190>)
 80028ba:	fba2 2303 	umull	r2, r3, r2, r3
 80028be:	0c9a      	lsrs	r2, r3, #18
 80028c0:	4613      	mov	r3, r2
 80028c2:	005b      	lsls	r3, r3, #1
 80028c4:	4413      	add	r3, r2
 80028c6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80028c8:	e002      	b.n	80028d0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	3b01      	subs	r3, #1
 80028ce:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1f9      	bne.n	80028ca <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d17a      	bne.n	80029da <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80028ec:	f023 0301 	bic.w	r3, r3, #1
 80028f0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002902:	2b00      	cmp	r3, #0
 8002904:	d007      	beq.n	8002916 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800290e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800291e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002922:	d106      	bne.n	8002932 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002928:	f023 0206 	bic.w	r2, r3, #6
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	645a      	str	r2, [r3, #68]	; 0x44
 8002930:	e002      	b.n	8002938 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002940:	4b31      	ldr	r3, [pc, #196]	; (8002a08 <HAL_ADC_Start+0x194>)
 8002942:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800294c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f003 031f 	and.w	r3, r3, #31
 8002956:	2b00      	cmp	r3, #0
 8002958:	d12a      	bne.n	80029b0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a2b      	ldr	r2, [pc, #172]	; (8002a0c <HAL_ADC_Start+0x198>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d015      	beq.n	8002990 <HAL_ADC_Start+0x11c>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a29      	ldr	r2, [pc, #164]	; (8002a10 <HAL_ADC_Start+0x19c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d105      	bne.n	800297a <HAL_ADC_Start+0x106>
 800296e:	4b26      	ldr	r3, [pc, #152]	; (8002a08 <HAL_ADC_Start+0x194>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f003 031f 	and.w	r3, r3, #31
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00a      	beq.n	8002990 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a25      	ldr	r2, [pc, #148]	; (8002a14 <HAL_ADC_Start+0x1a0>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d136      	bne.n	80029f2 <HAL_ADC_Start+0x17e>
 8002984:	4b20      	ldr	r3, [pc, #128]	; (8002a08 <HAL_ADC_Start+0x194>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 0310 	and.w	r3, r3, #16
 800298c:	2b00      	cmp	r3, #0
 800298e:	d130      	bne.n	80029f2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d129      	bne.n	80029f2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	689a      	ldr	r2, [r3, #8]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80029ac:	609a      	str	r2, [r3, #8]
 80029ae:	e020      	b.n	80029f2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a15      	ldr	r2, [pc, #84]	; (8002a0c <HAL_ADC_Start+0x198>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d11b      	bne.n	80029f2 <HAL_ADC_Start+0x17e>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d114      	bne.n	80029f2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	e00b      	b.n	80029f2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	f043 0210 	orr.w	r2, r3, #16
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ea:	f043 0201 	orr.w	r2, r3, #1
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	20000008 	.word	0x20000008
 8002a04:	431bde83 	.word	0x431bde83
 8002a08:	40012300 	.word	0x40012300
 8002a0c:	40012000 	.word	0x40012000
 8002a10:	40012100 	.word	0x40012100
 8002a14:	40012200 	.word	0x40012200

08002a18 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b086      	sub	sp, #24
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d101      	bne.n	8002a36 <HAL_ADC_Start_DMA+0x1e>
 8002a32:	2302      	movs	r3, #2
 8002a34:	e0e9      	b.n	8002c0a <HAL_ADC_Start_DMA+0x1f2>
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d018      	beq.n	8002a7e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689a      	ldr	r2, [r3, #8]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f042 0201 	orr.w	r2, r2, #1
 8002a5a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a5c:	4b6d      	ldr	r3, [pc, #436]	; (8002c14 <HAL_ADC_Start_DMA+0x1fc>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a6d      	ldr	r2, [pc, #436]	; (8002c18 <HAL_ADC_Start_DMA+0x200>)
 8002a62:	fba2 2303 	umull	r2, r3, r2, r3
 8002a66:	0c9a      	lsrs	r2, r3, #18
 8002a68:	4613      	mov	r3, r2
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	4413      	add	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002a70:	e002      	b.n	8002a78 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	3b01      	subs	r3, #1
 8002a76:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d1f9      	bne.n	8002a72 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a8c:	d107      	bne.n	8002a9e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a9c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	f040 80a1 	bne.w	8002bf0 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002ab6:	f023 0301 	bic.w	r3, r3, #1
 8002aba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d007      	beq.n	8002ae0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ad8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ae8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aec:	d106      	bne.n	8002afc <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af2:	f023 0206 	bic.w	r2, r3, #6
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	645a      	str	r2, [r3, #68]	; 0x44
 8002afa:	e002      	b.n	8002b02 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2200      	movs	r2, #0
 8002b00:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b0a:	4b44      	ldr	r3, [pc, #272]	; (8002c1c <HAL_ADC_Start_DMA+0x204>)
 8002b0c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b12:	4a43      	ldr	r2, [pc, #268]	; (8002c20 <HAL_ADC_Start_DMA+0x208>)
 8002b14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b1a:	4a42      	ldr	r2, [pc, #264]	; (8002c24 <HAL_ADC_Start_DMA+0x20c>)
 8002b1c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b22:	4a41      	ldr	r2, [pc, #260]	; (8002c28 <HAL_ADC_Start_DMA+0x210>)
 8002b24:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002b2e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	685a      	ldr	r2, [r3, #4]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002b3e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	689a      	ldr	r2, [r3, #8]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b4e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	334c      	adds	r3, #76	; 0x4c
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	68ba      	ldr	r2, [r7, #8]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f000 fdcc 	bl	80036fc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f003 031f 	and.w	r3, r3, #31
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d12a      	bne.n	8002bc6 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a2d      	ldr	r2, [pc, #180]	; (8002c2c <HAL_ADC_Start_DMA+0x214>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d015      	beq.n	8002ba6 <HAL_ADC_Start_DMA+0x18e>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a2c      	ldr	r2, [pc, #176]	; (8002c30 <HAL_ADC_Start_DMA+0x218>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d105      	bne.n	8002b90 <HAL_ADC_Start_DMA+0x178>
 8002b84:	4b25      	ldr	r3, [pc, #148]	; (8002c1c <HAL_ADC_Start_DMA+0x204>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f003 031f 	and.w	r3, r3, #31
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d00a      	beq.n	8002ba6 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a27      	ldr	r2, [pc, #156]	; (8002c34 <HAL_ADC_Start_DMA+0x21c>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d136      	bne.n	8002c08 <HAL_ADC_Start_DMA+0x1f0>
 8002b9a:	4b20      	ldr	r3, [pc, #128]	; (8002c1c <HAL_ADC_Start_DMA+0x204>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f003 0310 	and.w	r3, r3, #16
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d130      	bne.n	8002c08 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d129      	bne.n	8002c08 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689a      	ldr	r2, [r3, #8]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002bc2:	609a      	str	r2, [r3, #8]
 8002bc4:	e020      	b.n	8002c08 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a18      	ldr	r2, [pc, #96]	; (8002c2c <HAL_ADC_Start_DMA+0x214>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d11b      	bne.n	8002c08 <HAL_ADC_Start_DMA+0x1f0>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d114      	bne.n	8002c08 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002bec:	609a      	str	r2, [r3, #8]
 8002bee:	e00b      	b.n	8002c08 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf4:	f043 0210 	orr.w	r2, r3, #16
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c00:	f043 0201 	orr.w	r2, r3, #1
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3718      	adds	r7, #24
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	20000008 	.word	0x20000008
 8002c18:	431bde83 	.word	0x431bde83
 8002c1c:	40012300 	.word	0x40012300
 8002c20:	080030a9 	.word	0x080030a9
 8002c24:	08003163 	.word	0x08003163
 8002c28:	0800317f 	.word	0x0800317f
 8002c2c:	40012000 	.word	0x40012000
 8002c30:	40012100 	.word	0x40012100
 8002c34:	40012200 	.word	0x40012200

08002c38 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002c40:	bf00      	nop
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002c56:	2300      	movs	r3, #0
 8002c58:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d101      	bne.n	8002c68 <HAL_ADC_ConfigChannel+0x1c>
 8002c64:	2302      	movs	r3, #2
 8002c66:	e113      	b.n	8002e90 <HAL_ADC_ConfigChannel+0x244>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2b09      	cmp	r3, #9
 8002c76:	d925      	bls.n	8002cc4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68d9      	ldr	r1, [r3, #12]
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	461a      	mov	r2, r3
 8002c86:	4613      	mov	r3, r2
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	4413      	add	r3, r2
 8002c8c:	3b1e      	subs	r3, #30
 8002c8e:	2207      	movs	r2, #7
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	43da      	mvns	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	400a      	ands	r2, r1
 8002c9c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68d9      	ldr	r1, [r3, #12]
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	689a      	ldr	r2, [r3, #8]
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	4618      	mov	r0, r3
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	4403      	add	r3, r0
 8002cb6:	3b1e      	subs	r3, #30
 8002cb8:	409a      	lsls	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	60da      	str	r2, [r3, #12]
 8002cc2:	e022      	b.n	8002d0a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6919      	ldr	r1, [r3, #16]
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	4413      	add	r3, r2
 8002cd8:	2207      	movs	r2, #7
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43da      	mvns	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	400a      	ands	r2, r1
 8002ce6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6919      	ldr	r1, [r3, #16]
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	689a      	ldr	r2, [r3, #8]
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	005b      	lsls	r3, r3, #1
 8002cfe:	4403      	add	r3, r0
 8002d00:	409a      	lsls	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	430a      	orrs	r2, r1
 8002d08:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	2b06      	cmp	r3, #6
 8002d10:	d824      	bhi.n	8002d5c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685a      	ldr	r2, [r3, #4]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	4413      	add	r3, r2
 8002d22:	3b05      	subs	r3, #5
 8002d24:	221f      	movs	r2, #31
 8002d26:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2a:	43da      	mvns	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	400a      	ands	r2, r1
 8002d32:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	4618      	mov	r0, r3
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	685a      	ldr	r2, [r3, #4]
 8002d46:	4613      	mov	r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	4413      	add	r3, r2
 8002d4c:	3b05      	subs	r3, #5
 8002d4e:	fa00 f203 	lsl.w	r2, r0, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	635a      	str	r2, [r3, #52]	; 0x34
 8002d5a:	e04c      	b.n	8002df6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	2b0c      	cmp	r3, #12
 8002d62:	d824      	bhi.n	8002dae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685a      	ldr	r2, [r3, #4]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	4413      	add	r3, r2
 8002d74:	3b23      	subs	r3, #35	; 0x23
 8002d76:	221f      	movs	r2, #31
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	43da      	mvns	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	400a      	ands	r2, r1
 8002d84:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	4618      	mov	r0, r3
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	4413      	add	r3, r2
 8002d9e:	3b23      	subs	r3, #35	; 0x23
 8002da0:	fa00 f203 	lsl.w	r2, r0, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	430a      	orrs	r2, r1
 8002daa:	631a      	str	r2, [r3, #48]	; 0x30
 8002dac:	e023      	b.n	8002df6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	4613      	mov	r3, r2
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	3b41      	subs	r3, #65	; 0x41
 8002dc0:	221f      	movs	r2, #31
 8002dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc6:	43da      	mvns	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	400a      	ands	r2, r1
 8002dce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	4618      	mov	r0, r3
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	4613      	mov	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	4413      	add	r3, r2
 8002de8:	3b41      	subs	r3, #65	; 0x41
 8002dea:	fa00 f203 	lsl.w	r2, r0, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002df6:	4b29      	ldr	r3, [pc, #164]	; (8002e9c <HAL_ADC_ConfigChannel+0x250>)
 8002df8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a28      	ldr	r2, [pc, #160]	; (8002ea0 <HAL_ADC_ConfigChannel+0x254>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d10f      	bne.n	8002e24 <HAL_ADC_ConfigChannel+0x1d8>
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2b12      	cmp	r3, #18
 8002e0a:	d10b      	bne.n	8002e24 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a1d      	ldr	r2, [pc, #116]	; (8002ea0 <HAL_ADC_ConfigChannel+0x254>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d12b      	bne.n	8002e86 <HAL_ADC_ConfigChannel+0x23a>
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a1c      	ldr	r2, [pc, #112]	; (8002ea4 <HAL_ADC_ConfigChannel+0x258>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d003      	beq.n	8002e40 <HAL_ADC_ConfigChannel+0x1f4>
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2b11      	cmp	r3, #17
 8002e3e:	d122      	bne.n	8002e86 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a11      	ldr	r2, [pc, #68]	; (8002ea4 <HAL_ADC_ConfigChannel+0x258>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d111      	bne.n	8002e86 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e62:	4b11      	ldr	r3, [pc, #68]	; (8002ea8 <HAL_ADC_ConfigChannel+0x25c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a11      	ldr	r2, [pc, #68]	; (8002eac <HAL_ADC_ConfigChannel+0x260>)
 8002e68:	fba2 2303 	umull	r2, r3, r2, r3
 8002e6c:	0c9a      	lsrs	r2, r3, #18
 8002e6e:	4613      	mov	r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	4413      	add	r3, r2
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e78:	e002      	b.n	8002e80 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	3b01      	subs	r3, #1
 8002e7e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1f9      	bne.n	8002e7a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3714      	adds	r7, #20
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr
 8002e9c:	40012300 	.word	0x40012300
 8002ea0:	40012000 	.word	0x40012000
 8002ea4:	10000012 	.word	0x10000012
 8002ea8:	20000008 	.word	0x20000008
 8002eac:	431bde83 	.word	0x431bde83

08002eb0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002eb8:	4b79      	ldr	r3, [pc, #484]	; (80030a0 <ADC_Init+0x1f0>)
 8002eba:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	431a      	orrs	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ee4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	6859      	ldr	r1, [r3, #4]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	021a      	lsls	r2, r3, #8
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002f08:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	6859      	ldr	r1, [r3, #4]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	689a      	ldr	r2, [r3, #8]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6899      	ldr	r1, [r3, #8]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	68da      	ldr	r2, [r3, #12]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f42:	4a58      	ldr	r2, [pc, #352]	; (80030a4 <ADC_Init+0x1f4>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d022      	beq.n	8002f8e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689a      	ldr	r2, [r3, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f56:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6899      	ldr	r1, [r3, #8]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	689a      	ldr	r2, [r3, #8]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6899      	ldr	r1, [r3, #8]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	609a      	str	r2, [r3, #8]
 8002f8c:	e00f      	b.n	8002fae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f9c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689a      	ldr	r2, [r3, #8]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0202 	bic.w	r2, r2, #2
 8002fbc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6899      	ldr	r1, [r3, #8]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	7e1b      	ldrb	r3, [r3, #24]
 8002fc8:	005a      	lsls	r2, r3, #1
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d01b      	beq.n	8003014 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002ffa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6859      	ldr	r1, [r3, #4]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003006:	3b01      	subs	r3, #1
 8003008:	035a      	lsls	r2, r3, #13
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	605a      	str	r2, [r3, #4]
 8003012:	e007      	b.n	8003024 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	685a      	ldr	r2, [r3, #4]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003022:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003032:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	69db      	ldr	r3, [r3, #28]
 800303e:	3b01      	subs	r3, #1
 8003040:	051a      	lsls	r2, r3, #20
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003058:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6899      	ldr	r1, [r3, #8]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003066:	025a      	lsls	r2, r3, #9
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	430a      	orrs	r2, r1
 800306e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	689a      	ldr	r2, [r3, #8]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800307e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6899      	ldr	r1, [r3, #8]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	029a      	lsls	r2, r3, #10
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	430a      	orrs	r2, r1
 8003092:	609a      	str	r2, [r3, #8]
}
 8003094:	bf00      	nop
 8003096:	3714      	adds	r7, #20
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr
 80030a0:	40012300 	.word	0x40012300
 80030a4:	0f000001 	.word	0x0f000001

080030a8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d13c      	bne.n	800313c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d12b      	bne.n	8003134 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d127      	bne.n	8003134 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d006      	beq.n	8003100 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d119      	bne.n	8003134 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	685a      	ldr	r2, [r3, #4]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f022 0220 	bic.w	r2, r2, #32
 800310e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003114:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003120:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d105      	bne.n	8003134 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312c:	f043 0201 	orr.w	r2, r3, #1
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f7fe fdea 	bl	8001d0e <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800313a:	e00e      	b.n	800315a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003140:	f003 0310 	and.w	r3, r3, #16
 8003144:	2b00      	cmp	r3, #0
 8003146:	d003      	beq.n	8003150 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	f7ff fd75 	bl	8002c38 <HAL_ADC_ErrorCallback>
}
 800314e:	e004      	b.n	800315a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	4798      	blx	r3
}
 800315a:	bf00      	nop
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}

08003162 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b084      	sub	sp, #16
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800316e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003170:	68f8      	ldr	r0, [r7, #12]
 8003172:	f7fe fdc1 	bl	8001cf8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003176:	bf00      	nop
 8003178:	3710      	adds	r7, #16
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}

0800317e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b084      	sub	sp, #16
 8003182:	af00      	add	r7, sp, #0
 8003184:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800318a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2240      	movs	r2, #64	; 0x40
 8003190:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003196:	f043 0204 	orr.w	r2, r3, #4
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f7ff fd4a 	bl	8002c38 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031a4:	bf00      	nop
 80031a6:	3710      	adds	r7, #16
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f003 0307 	and.w	r3, r3, #7
 80031ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031bc:	4b0c      	ldr	r3, [pc, #48]	; (80031f0 <__NVIC_SetPriorityGrouping+0x44>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031c8:	4013      	ands	r3, r2
 80031ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031de:	4a04      	ldr	r2, [pc, #16]	; (80031f0 <__NVIC_SetPriorityGrouping+0x44>)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	60d3      	str	r3, [r2, #12]
}
 80031e4:	bf00      	nop
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	e000ed00 	.word	0xe000ed00

080031f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031f8:	4b04      	ldr	r3, [pc, #16]	; (800320c <__NVIC_GetPriorityGrouping+0x18>)
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	0a1b      	lsrs	r3, r3, #8
 80031fe:	f003 0307 	and.w	r3, r3, #7
}
 8003202:	4618      	mov	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	e000ed00 	.word	0xe000ed00

08003210 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	4603      	mov	r3, r0
 8003218:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800321a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321e:	2b00      	cmp	r3, #0
 8003220:	db0b      	blt.n	800323a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003222:	79fb      	ldrb	r3, [r7, #7]
 8003224:	f003 021f 	and.w	r2, r3, #31
 8003228:	4907      	ldr	r1, [pc, #28]	; (8003248 <__NVIC_EnableIRQ+0x38>)
 800322a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322e:	095b      	lsrs	r3, r3, #5
 8003230:	2001      	movs	r0, #1
 8003232:	fa00 f202 	lsl.w	r2, r0, r2
 8003236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800323a:	bf00      	nop
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	e000e100 	.word	0xe000e100

0800324c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	6039      	str	r1, [r7, #0]
 8003256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800325c:	2b00      	cmp	r3, #0
 800325e:	db0a      	blt.n	8003276 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	b2da      	uxtb	r2, r3
 8003264:	490c      	ldr	r1, [pc, #48]	; (8003298 <__NVIC_SetPriority+0x4c>)
 8003266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326a:	0112      	lsls	r2, r2, #4
 800326c:	b2d2      	uxtb	r2, r2
 800326e:	440b      	add	r3, r1
 8003270:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003274:	e00a      	b.n	800328c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	b2da      	uxtb	r2, r3
 800327a:	4908      	ldr	r1, [pc, #32]	; (800329c <__NVIC_SetPriority+0x50>)
 800327c:	79fb      	ldrb	r3, [r7, #7]
 800327e:	f003 030f 	and.w	r3, r3, #15
 8003282:	3b04      	subs	r3, #4
 8003284:	0112      	lsls	r2, r2, #4
 8003286:	b2d2      	uxtb	r2, r2
 8003288:	440b      	add	r3, r1
 800328a:	761a      	strb	r2, [r3, #24]
}
 800328c:	bf00      	nop
 800328e:	370c      	adds	r7, #12
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr
 8003298:	e000e100 	.word	0xe000e100
 800329c:	e000ed00 	.word	0xe000ed00

080032a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b089      	sub	sp, #36	; 0x24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f003 0307 	and.w	r3, r3, #7
 80032b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	f1c3 0307 	rsb	r3, r3, #7
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	bf28      	it	cs
 80032be:	2304      	movcs	r3, #4
 80032c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	3304      	adds	r3, #4
 80032c6:	2b06      	cmp	r3, #6
 80032c8:	d902      	bls.n	80032d0 <NVIC_EncodePriority+0x30>
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	3b03      	subs	r3, #3
 80032ce:	e000      	b.n	80032d2 <NVIC_EncodePriority+0x32>
 80032d0:	2300      	movs	r3, #0
 80032d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d4:	f04f 32ff 	mov.w	r2, #4294967295
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	fa02 f303 	lsl.w	r3, r2, r3
 80032de:	43da      	mvns	r2, r3
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	401a      	ands	r2, r3
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032e8:	f04f 31ff 	mov.w	r1, #4294967295
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	fa01 f303 	lsl.w	r3, r1, r3
 80032f2:	43d9      	mvns	r1, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f8:	4313      	orrs	r3, r2
         );
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3724      	adds	r7, #36	; 0x24
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
	...

08003308 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3b01      	subs	r3, #1
 8003314:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003318:	d301      	bcc.n	800331e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800331a:	2301      	movs	r3, #1
 800331c:	e00f      	b.n	800333e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800331e:	4a0a      	ldr	r2, [pc, #40]	; (8003348 <SysTick_Config+0x40>)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	3b01      	subs	r3, #1
 8003324:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003326:	210f      	movs	r1, #15
 8003328:	f04f 30ff 	mov.w	r0, #4294967295
 800332c:	f7ff ff8e 	bl	800324c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003330:	4b05      	ldr	r3, [pc, #20]	; (8003348 <SysTick_Config+0x40>)
 8003332:	2200      	movs	r2, #0
 8003334:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003336:	4b04      	ldr	r3, [pc, #16]	; (8003348 <SysTick_Config+0x40>)
 8003338:	2207      	movs	r2, #7
 800333a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3708      	adds	r7, #8
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	e000e010 	.word	0xe000e010

0800334c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f7ff ff29 	bl	80031ac <__NVIC_SetPriorityGrouping>
}
 800335a:	bf00      	nop
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003362:	b580      	push	{r7, lr}
 8003364:	b086      	sub	sp, #24
 8003366:	af00      	add	r7, sp, #0
 8003368:	4603      	mov	r3, r0
 800336a:	60b9      	str	r1, [r7, #8]
 800336c:	607a      	str	r2, [r7, #4]
 800336e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003370:	2300      	movs	r3, #0
 8003372:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003374:	f7ff ff3e 	bl	80031f4 <__NVIC_GetPriorityGrouping>
 8003378:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	68b9      	ldr	r1, [r7, #8]
 800337e:	6978      	ldr	r0, [r7, #20]
 8003380:	f7ff ff8e 	bl	80032a0 <NVIC_EncodePriority>
 8003384:	4602      	mov	r2, r0
 8003386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800338a:	4611      	mov	r1, r2
 800338c:	4618      	mov	r0, r3
 800338e:	f7ff ff5d 	bl	800324c <__NVIC_SetPriority>
}
 8003392:	bf00      	nop
 8003394:	3718      	adds	r7, #24
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b082      	sub	sp, #8
 800339e:	af00      	add	r7, sp, #0
 80033a0:	4603      	mov	r3, r0
 80033a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7ff ff31 	bl	8003210 <__NVIC_EnableIRQ>
}
 80033ae:	bf00      	nop
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b082      	sub	sp, #8
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f7ff ffa2 	bl	8003308 <SysTick_Config>
 80033c4:	4603      	mov	r3, r0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b082      	sub	sp, #8
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d101      	bne.n	80033e0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e014      	b.n	800340a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	791b      	ldrb	r3, [r3, #4]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d105      	bne.n	80033f6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f7fe ff41 	bl	8002278 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2202      	movs	r2, #2
 80033fa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2201      	movs	r2, #1
 8003406:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003412:	b480      	push	{r7}
 8003414:	b083      	sub	sp, #12
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
 800341a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	795b      	ldrb	r3, [r3, #5]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d101      	bne.n	8003428 <HAL_DAC_Start+0x16>
 8003424:	2302      	movs	r3, #2
 8003426:	e040      	b.n	80034aa <HAL_DAC_Start+0x98>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2202      	movs	r2, #2
 8003432:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6819      	ldr	r1, [r3, #0]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	f003 0310 	and.w	r3, r3, #16
 8003440:	2201      	movs	r2, #1
 8003442:	409a      	lsls	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	430a      	orrs	r2, r1
 800344a:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d10f      	bne.n	8003472 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 800345c:	2b3c      	cmp	r3, #60	; 0x3c
 800345e:	d11d      	bne.n	800349c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	685a      	ldr	r2, [r3, #4]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f042 0201 	orr.w	r2, r2, #1
 800346e:	605a      	str	r2, [r3, #4]
 8003470:	e014      	b.n	800349c <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	f003 0310 	and.w	r3, r3, #16
 8003482:	213c      	movs	r1, #60	; 0x3c
 8003484:	fa01 f303 	lsl.w	r3, r1, r3
 8003488:	429a      	cmp	r2, r3
 800348a:	d107      	bne.n	800349c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	685a      	ldr	r2, [r3, #4]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f042 0202 	orr.w	r2, r2, #2
 800349a:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	370c      	adds	r7, #12
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b087      	sub	sp, #28
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	60f8      	str	r0, [r7, #12]
 80034be:	60b9      	str	r1, [r7, #8]
 80034c0:	607a      	str	r2, [r7, #4]
 80034c2:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80034c4:	2300      	movs	r3, #0
 80034c6:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d105      	bne.n	80034e0 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80034d4:	697a      	ldr	r2, [r7, #20]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4413      	add	r3, r2
 80034da:	3308      	adds	r3, #8
 80034dc:	617b      	str	r3, [r7, #20]
 80034de:	e004      	b.n	80034ea <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80034e0:	697a      	ldr	r2, [r7, #20]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4413      	add	r3, r2
 80034e6:	3314      	adds	r3, #20
 80034e8:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	461a      	mov	r2, r3
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	371c      	adds	r7, #28
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003500:	b480      	push	{r7}
 8003502:	b087      	sub	sp, #28
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	795b      	ldrb	r3, [r3, #5]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d101      	bne.n	8003518 <HAL_DAC_ConfigChannel+0x18>
 8003514:	2302      	movs	r3, #2
 8003516:	e03c      	b.n	8003592 <HAL_DAC_ConfigChannel+0x92>
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2201      	movs	r2, #1
 800351c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2202      	movs	r2, #2
 8003522:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f003 0310 	and.w	r3, r3, #16
 8003532:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	43db      	mvns	r3, r3
 800353c:	697a      	ldr	r2, [r7, #20]
 800353e:	4013      	ands	r3, r2
 8003540:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	4313      	orrs	r3, r2
 800354c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f003 0310 	and.w	r3, r3, #16
 8003554:	693a      	ldr	r2, [r7, #16]
 8003556:	fa02 f303 	lsl.w	r3, r2, r3
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	4313      	orrs	r3, r2
 800355e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	697a      	ldr	r2, [r7, #20]
 8003566:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6819      	ldr	r1, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f003 0310 	and.w	r3, r3, #16
 8003574:	22c0      	movs	r2, #192	; 0xc0
 8003576:	fa02 f303 	lsl.w	r3, r2, r3
 800357a:	43da      	mvns	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	400a      	ands	r2, r1
 8003582:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2201      	movs	r2, #1
 8003588:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	371c      	adds	r7, #28
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
	...

080035a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035a8:	2300      	movs	r3, #0
 80035aa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80035ac:	f7ff f8ee 	bl	800278c <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d101      	bne.n	80035bc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e099      	b.n	80036f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2202      	movs	r2, #2
 80035c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 0201 	bic.w	r2, r2, #1
 80035da:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035dc:	e00f      	b.n	80035fe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035de:	f7ff f8d5 	bl	800278c <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	2b05      	cmp	r3, #5
 80035ea:	d908      	bls.n	80035fe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2220      	movs	r2, #32
 80035f0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2203      	movs	r2, #3
 80035f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e078      	b.n	80036f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b00      	cmp	r3, #0
 800360a:	d1e8      	bne.n	80035de <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	4b38      	ldr	r3, [pc, #224]	; (80036f8 <HAL_DMA_Init+0x158>)
 8003618:	4013      	ands	r3, r2
 800361a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800362a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003636:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	699b      	ldr	r3, [r3, #24]
 800363c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003642:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	4313      	orrs	r3, r2
 800364e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003654:	2b04      	cmp	r3, #4
 8003656:	d107      	bne.n	8003668 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003660:	4313      	orrs	r3, r2
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	4313      	orrs	r3, r2
 8003666:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	697a      	ldr	r2, [r7, #20]
 800366e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	f023 0307 	bic.w	r3, r3, #7
 800367e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	4313      	orrs	r3, r2
 8003688:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800368e:	2b04      	cmp	r3, #4
 8003690:	d117      	bne.n	80036c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	4313      	orrs	r3, r2
 800369a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00e      	beq.n	80036c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 fa6f 	bl	8003b88 <DMA_CheckFifoParam>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d008      	beq.n	80036c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2240      	movs	r2, #64	; 0x40
 80036b4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80036be:	2301      	movs	r3, #1
 80036c0:	e016      	b.n	80036f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	697a      	ldr	r2, [r7, #20]
 80036c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f000 fa26 	bl	8003b1c <DMA_CalcBaseAndBitshift>
 80036d0:	4603      	mov	r3, r0
 80036d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d8:	223f      	movs	r2, #63	; 0x3f
 80036da:	409a      	lsls	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3718      	adds	r7, #24
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	f010803f 	.word	0xf010803f

080036fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	607a      	str	r2, [r7, #4]
 8003708:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800370a:	2300      	movs	r3, #0
 800370c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003712:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800371a:	2b01      	cmp	r3, #1
 800371c:	d101      	bne.n	8003722 <HAL_DMA_Start_IT+0x26>
 800371e:	2302      	movs	r3, #2
 8003720:	e040      	b.n	80037a4 <HAL_DMA_Start_IT+0xa8>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b01      	cmp	r3, #1
 8003734:	d12f      	bne.n	8003796 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2202      	movs	r2, #2
 800373a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	68b9      	ldr	r1, [r7, #8]
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 f9b8 	bl	8003ac0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003754:	223f      	movs	r2, #63	; 0x3f
 8003756:	409a      	lsls	r2, r3
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f042 0216 	orr.w	r2, r2, #22
 800376a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003770:	2b00      	cmp	r3, #0
 8003772:	d007      	beq.n	8003784 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f042 0208 	orr.w	r2, r2, #8
 8003782:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f042 0201 	orr.w	r2, r2, #1
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	e005      	b.n	80037a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800379e:	2302      	movs	r3, #2
 80037a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80037a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3718      	adds	r7, #24
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80037b4:	2300      	movs	r3, #0
 80037b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037b8:	4b92      	ldr	r3, [pc, #584]	; (8003a04 <HAL_DMA_IRQHandler+0x258>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a92      	ldr	r2, [pc, #584]	; (8003a08 <HAL_DMA_IRQHandler+0x25c>)
 80037be:	fba2 2303 	umull	r2, r3, r2, r3
 80037c2:	0a9b      	lsrs	r3, r3, #10
 80037c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d6:	2208      	movs	r2, #8
 80037d8:	409a      	lsls	r2, r3
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	4013      	ands	r3, r2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d01a      	beq.n	8003818 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0304 	and.w	r3, r3, #4
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d013      	beq.n	8003818 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f022 0204 	bic.w	r2, r2, #4
 80037fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003804:	2208      	movs	r2, #8
 8003806:	409a      	lsls	r2, r3
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003810:	f043 0201 	orr.w	r2, r3, #1
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800381c:	2201      	movs	r2, #1
 800381e:	409a      	lsls	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	4013      	ands	r3, r2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d012      	beq.n	800384e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00b      	beq.n	800384e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800383a:	2201      	movs	r2, #1
 800383c:	409a      	lsls	r2, r3
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003846:	f043 0202 	orr.w	r2, r3, #2
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003852:	2204      	movs	r2, #4
 8003854:	409a      	lsls	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	4013      	ands	r3, r2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d012      	beq.n	8003884 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0302 	and.w	r3, r3, #2
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00b      	beq.n	8003884 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003870:	2204      	movs	r2, #4
 8003872:	409a      	lsls	r2, r3
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800387c:	f043 0204 	orr.w	r2, r3, #4
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003888:	2210      	movs	r2, #16
 800388a:	409a      	lsls	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	4013      	ands	r3, r2
 8003890:	2b00      	cmp	r3, #0
 8003892:	d043      	beq.n	800391c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 0308 	and.w	r3, r3, #8
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d03c      	beq.n	800391c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a6:	2210      	movs	r2, #16
 80038a8:	409a      	lsls	r2, r3
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d018      	beq.n	80038ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d108      	bne.n	80038dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d024      	beq.n	800391c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	4798      	blx	r3
 80038da:	e01f      	b.n	800391c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d01b      	beq.n	800391c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	4798      	blx	r3
 80038ec:	e016      	b.n	800391c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d107      	bne.n	800390c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0208 	bic.w	r2, r2, #8
 800390a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003920:	2220      	movs	r2, #32
 8003922:	409a      	lsls	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	4013      	ands	r3, r2
 8003928:	2b00      	cmp	r3, #0
 800392a:	f000 808e 	beq.w	8003a4a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0310 	and.w	r3, r3, #16
 8003938:	2b00      	cmp	r3, #0
 800393a:	f000 8086 	beq.w	8003a4a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003942:	2220      	movs	r2, #32
 8003944:	409a      	lsls	r2, r3
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b05      	cmp	r3, #5
 8003954:	d136      	bne.n	80039c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f022 0216 	bic.w	r2, r2, #22
 8003964:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	695a      	ldr	r2, [r3, #20]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003974:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397a:	2b00      	cmp	r3, #0
 800397c:	d103      	bne.n	8003986 <HAL_DMA_IRQHandler+0x1da>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003982:	2b00      	cmp	r3, #0
 8003984:	d007      	beq.n	8003996 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 0208 	bic.w	r2, r2, #8
 8003994:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800399a:	223f      	movs	r2, #63	; 0x3f
 800399c:	409a      	lsls	r2, r3
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2201      	movs	r2, #1
 80039a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d07d      	beq.n	8003ab6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	4798      	blx	r3
        }
        return;
 80039c2:	e078      	b.n	8003ab6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d01c      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d108      	bne.n	80039f2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d030      	beq.n	8003a4a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	4798      	blx	r3
 80039f0:	e02b      	b.n	8003a4a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d027      	beq.n	8003a4a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	4798      	blx	r3
 8003a02:	e022      	b.n	8003a4a <HAL_DMA_IRQHandler+0x29e>
 8003a04:	20000008 	.word	0x20000008
 8003a08:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10f      	bne.n	8003a3a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 0210 	bic.w	r2, r2, #16
 8003a28:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d003      	beq.n	8003a4a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d032      	beq.n	8003ab8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d022      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2205      	movs	r2, #5
 8003a62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f022 0201 	bic.w	r2, r2, #1
 8003a74:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	60bb      	str	r3, [r7, #8]
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d307      	bcc.n	8003a92 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1f2      	bne.n	8003a76 <HAL_DMA_IRQHandler+0x2ca>
 8003a90:	e000      	b.n	8003a94 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003a92:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d005      	beq.n	8003ab8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	4798      	blx	r3
 8003ab4:	e000      	b.n	8003ab8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003ab6:	bf00      	nop
    }
  }
}
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop

08003ac0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b085      	sub	sp, #20
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
 8003acc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003adc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	2b40      	cmp	r3, #64	; 0x40
 8003aec:	d108      	bne.n	8003b00 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68ba      	ldr	r2, [r7, #8]
 8003afc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003afe:	e007      	b.n	8003b10 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	68ba      	ldr	r2, [r7, #8]
 8003b06:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	60da      	str	r2, [r3, #12]
}
 8003b10:	bf00      	nop
 8003b12:	3714      	adds	r7, #20
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b085      	sub	sp, #20
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	3b10      	subs	r3, #16
 8003b2c:	4a14      	ldr	r2, [pc, #80]	; (8003b80 <DMA_CalcBaseAndBitshift+0x64>)
 8003b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b32:	091b      	lsrs	r3, r3, #4
 8003b34:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b36:	4a13      	ldr	r2, [pc, #76]	; (8003b84 <DMA_CalcBaseAndBitshift+0x68>)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	4413      	add	r3, r2
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	461a      	mov	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2b03      	cmp	r3, #3
 8003b48:	d909      	bls.n	8003b5e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b52:	f023 0303 	bic.w	r3, r3, #3
 8003b56:	1d1a      	adds	r2, r3, #4
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	659a      	str	r2, [r3, #88]	; 0x58
 8003b5c:	e007      	b.n	8003b6e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b66:	f023 0303 	bic.w	r3, r3, #3
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3714      	adds	r7, #20
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	aaaaaaab 	.word	0xaaaaaaab
 8003b84:	0800ac54 	.word	0x0800ac54

08003b88 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b90:	2300      	movs	r3, #0
 8003b92:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b98:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d11f      	bne.n	8003be2 <DMA_CheckFifoParam+0x5a>
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2b03      	cmp	r3, #3
 8003ba6:	d856      	bhi.n	8003c56 <DMA_CheckFifoParam+0xce>
 8003ba8:	a201      	add	r2, pc, #4	; (adr r2, 8003bb0 <DMA_CheckFifoParam+0x28>)
 8003baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bae:	bf00      	nop
 8003bb0:	08003bc1 	.word	0x08003bc1
 8003bb4:	08003bd3 	.word	0x08003bd3
 8003bb8:	08003bc1 	.word	0x08003bc1
 8003bbc:	08003c57 	.word	0x08003c57
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d046      	beq.n	8003c5a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bd0:	e043      	b.n	8003c5a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003bda:	d140      	bne.n	8003c5e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003be0:	e03d      	b.n	8003c5e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bea:	d121      	bne.n	8003c30 <DMA_CheckFifoParam+0xa8>
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	2b03      	cmp	r3, #3
 8003bf0:	d837      	bhi.n	8003c62 <DMA_CheckFifoParam+0xda>
 8003bf2:	a201      	add	r2, pc, #4	; (adr r2, 8003bf8 <DMA_CheckFifoParam+0x70>)
 8003bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf8:	08003c09 	.word	0x08003c09
 8003bfc:	08003c0f 	.word	0x08003c0f
 8003c00:	08003c09 	.word	0x08003c09
 8003c04:	08003c21 	.word	0x08003c21
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c0c:	e030      	b.n	8003c70 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d025      	beq.n	8003c66 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c1e:	e022      	b.n	8003c66 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c24:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003c28:	d11f      	bne.n	8003c6a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c2e:	e01c      	b.n	8003c6a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d903      	bls.n	8003c3e <DMA_CheckFifoParam+0xb6>
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	2b03      	cmp	r3, #3
 8003c3a:	d003      	beq.n	8003c44 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c3c:	e018      	b.n	8003c70 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	73fb      	strb	r3, [r7, #15]
      break;
 8003c42:	e015      	b.n	8003c70 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00e      	beq.n	8003c6e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	73fb      	strb	r3, [r7, #15]
      break;
 8003c54:	e00b      	b.n	8003c6e <DMA_CheckFifoParam+0xe6>
      break;
 8003c56:	bf00      	nop
 8003c58:	e00a      	b.n	8003c70 <DMA_CheckFifoParam+0xe8>
      break;
 8003c5a:	bf00      	nop
 8003c5c:	e008      	b.n	8003c70 <DMA_CheckFifoParam+0xe8>
      break;
 8003c5e:	bf00      	nop
 8003c60:	e006      	b.n	8003c70 <DMA_CheckFifoParam+0xe8>
      break;
 8003c62:	bf00      	nop
 8003c64:	e004      	b.n	8003c70 <DMA_CheckFifoParam+0xe8>
      break;
 8003c66:	bf00      	nop
 8003c68:	e002      	b.n	8003c70 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c6a:	bf00      	nop
 8003c6c:	e000      	b.n	8003c70 <DMA_CheckFifoParam+0xe8>
      break;
 8003c6e:	bf00      	nop
    }
  } 
  
  return status; 
 8003c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop

08003c80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b089      	sub	sp, #36	; 0x24
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c92:	2300      	movs	r3, #0
 8003c94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c96:	2300      	movs	r3, #0
 8003c98:	61fb      	str	r3, [r7, #28]
 8003c9a:	e165      	b.n	8003f68 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4013      	ands	r3, r2
 8003cae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	f040 8154 	bne.w	8003f62 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f003 0303 	and.w	r3, r3, #3
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d005      	beq.n	8003cd2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d130      	bne.n	8003d34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	005b      	lsls	r3, r3, #1
 8003cdc:	2203      	movs	r2, #3
 8003cde:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce2:	43db      	mvns	r3, r3
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	68da      	ldr	r2, [r3, #12]
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	005b      	lsls	r3, r3, #1
 8003cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d08:	2201      	movs	r2, #1
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d10:	43db      	mvns	r3, r3
 8003d12:	69ba      	ldr	r2, [r7, #24]
 8003d14:	4013      	ands	r3, r2
 8003d16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	091b      	lsrs	r3, r3, #4
 8003d1e:	f003 0201 	and.w	r2, r3, #1
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	fa02 f303 	lsl.w	r3, r2, r3
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f003 0303 	and.w	r3, r3, #3
 8003d3c:	2b03      	cmp	r3, #3
 8003d3e:	d017      	beq.n	8003d70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	2203      	movs	r2, #3
 8003d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d50:	43db      	mvns	r3, r3
 8003d52:	69ba      	ldr	r2, [r7, #24]
 8003d54:	4013      	ands	r3, r2
 8003d56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	005b      	lsls	r3, r3, #1
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	69ba      	ldr	r2, [r7, #24]
 8003d6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f003 0303 	and.w	r3, r3, #3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d123      	bne.n	8003dc4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	08da      	lsrs	r2, r3, #3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	3208      	adds	r2, #8
 8003d84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	f003 0307 	and.w	r3, r3, #7
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	220f      	movs	r2, #15
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	69ba      	ldr	r2, [r7, #24]
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	691a      	ldr	r2, [r3, #16]
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	f003 0307 	and.w	r3, r3, #7
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	08da      	lsrs	r2, r3, #3
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	3208      	adds	r2, #8
 8003dbe:	69b9      	ldr	r1, [r7, #24]
 8003dc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	2203      	movs	r2, #3
 8003dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd4:	43db      	mvns	r3, r3
 8003dd6:	69ba      	ldr	r2, [r7, #24]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f003 0203 	and.w	r2, r3, #3
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	005b      	lsls	r3, r3, #1
 8003de8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f000 80ae 	beq.w	8003f62 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e06:	2300      	movs	r3, #0
 8003e08:	60fb      	str	r3, [r7, #12]
 8003e0a:	4b5d      	ldr	r3, [pc, #372]	; (8003f80 <HAL_GPIO_Init+0x300>)
 8003e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e0e:	4a5c      	ldr	r2, [pc, #368]	; (8003f80 <HAL_GPIO_Init+0x300>)
 8003e10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e14:	6453      	str	r3, [r2, #68]	; 0x44
 8003e16:	4b5a      	ldr	r3, [pc, #360]	; (8003f80 <HAL_GPIO_Init+0x300>)
 8003e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e1e:	60fb      	str	r3, [r7, #12]
 8003e20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e22:	4a58      	ldr	r2, [pc, #352]	; (8003f84 <HAL_GPIO_Init+0x304>)
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	089b      	lsrs	r3, r3, #2
 8003e28:	3302      	adds	r3, #2
 8003e2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	f003 0303 	and.w	r3, r3, #3
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	220f      	movs	r2, #15
 8003e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3e:	43db      	mvns	r3, r3
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	4013      	ands	r3, r2
 8003e44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a4f      	ldr	r2, [pc, #316]	; (8003f88 <HAL_GPIO_Init+0x308>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d025      	beq.n	8003e9a <HAL_GPIO_Init+0x21a>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a4e      	ldr	r2, [pc, #312]	; (8003f8c <HAL_GPIO_Init+0x30c>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d01f      	beq.n	8003e96 <HAL_GPIO_Init+0x216>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a4d      	ldr	r2, [pc, #308]	; (8003f90 <HAL_GPIO_Init+0x310>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d019      	beq.n	8003e92 <HAL_GPIO_Init+0x212>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a4c      	ldr	r2, [pc, #304]	; (8003f94 <HAL_GPIO_Init+0x314>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d013      	beq.n	8003e8e <HAL_GPIO_Init+0x20e>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a4b      	ldr	r2, [pc, #300]	; (8003f98 <HAL_GPIO_Init+0x318>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d00d      	beq.n	8003e8a <HAL_GPIO_Init+0x20a>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4a4a      	ldr	r2, [pc, #296]	; (8003f9c <HAL_GPIO_Init+0x31c>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d007      	beq.n	8003e86 <HAL_GPIO_Init+0x206>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a49      	ldr	r2, [pc, #292]	; (8003fa0 <HAL_GPIO_Init+0x320>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d101      	bne.n	8003e82 <HAL_GPIO_Init+0x202>
 8003e7e:	2306      	movs	r3, #6
 8003e80:	e00c      	b.n	8003e9c <HAL_GPIO_Init+0x21c>
 8003e82:	2307      	movs	r3, #7
 8003e84:	e00a      	b.n	8003e9c <HAL_GPIO_Init+0x21c>
 8003e86:	2305      	movs	r3, #5
 8003e88:	e008      	b.n	8003e9c <HAL_GPIO_Init+0x21c>
 8003e8a:	2304      	movs	r3, #4
 8003e8c:	e006      	b.n	8003e9c <HAL_GPIO_Init+0x21c>
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e004      	b.n	8003e9c <HAL_GPIO_Init+0x21c>
 8003e92:	2302      	movs	r3, #2
 8003e94:	e002      	b.n	8003e9c <HAL_GPIO_Init+0x21c>
 8003e96:	2301      	movs	r3, #1
 8003e98:	e000      	b.n	8003e9c <HAL_GPIO_Init+0x21c>
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	69fa      	ldr	r2, [r7, #28]
 8003e9e:	f002 0203 	and.w	r2, r2, #3
 8003ea2:	0092      	lsls	r2, r2, #2
 8003ea4:	4093      	lsls	r3, r2
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003eac:	4935      	ldr	r1, [pc, #212]	; (8003f84 <HAL_GPIO_Init+0x304>)
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	089b      	lsrs	r3, r3, #2
 8003eb2:	3302      	adds	r3, #2
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003eba:	4b3a      	ldr	r3, [pc, #232]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	43db      	mvns	r3, r3
 8003ec4:	69ba      	ldr	r2, [r7, #24]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d003      	beq.n	8003ede <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003ed6:	69ba      	ldr	r2, [r7, #24]
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ede:	4a31      	ldr	r2, [pc, #196]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003ee4:	4b2f      	ldr	r3, [pc, #188]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	43db      	mvns	r3, r3
 8003eee:	69ba      	ldr	r2, [r7, #24]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d003      	beq.n	8003f08 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f08:	4a26      	ldr	r2, [pc, #152]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f0e:	4b25      	ldr	r3, [pc, #148]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	43db      	mvns	r3, r3
 8003f18:	69ba      	ldr	r2, [r7, #24]
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003f2a:	69ba      	ldr	r2, [r7, #24]
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f32:	4a1c      	ldr	r2, [pc, #112]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f38:	4b1a      	ldr	r3, [pc, #104]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	43db      	mvns	r3, r3
 8003f42:	69ba      	ldr	r2, [r7, #24]
 8003f44:	4013      	ands	r3, r2
 8003f46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f5c:	4a11      	ldr	r2, [pc, #68]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	3301      	adds	r3, #1
 8003f66:	61fb      	str	r3, [r7, #28]
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	2b0f      	cmp	r3, #15
 8003f6c:	f67f ae96 	bls.w	8003c9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f70:	bf00      	nop
 8003f72:	bf00      	nop
 8003f74:	3724      	adds	r7, #36	; 0x24
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	40023800 	.word	0x40023800
 8003f84:	40013800 	.word	0x40013800
 8003f88:	40020000 	.word	0x40020000
 8003f8c:	40020400 	.word	0x40020400
 8003f90:	40020800 	.word	0x40020800
 8003f94:	40020c00 	.word	0x40020c00
 8003f98:	40021000 	.word	0x40021000
 8003f9c:	40021400 	.word	0x40021400
 8003fa0:	40021800 	.word	0x40021800
 8003fa4:	40013c00 	.word	0x40013c00

08003fa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	807b      	strh	r3, [r7, #2]
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fb8:	787b      	ldrb	r3, [r7, #1]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d003      	beq.n	8003fc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fbe:	887a      	ldrh	r2, [r7, #2]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003fc4:	e003      	b.n	8003fce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003fc6:	887b      	ldrh	r3, [r7, #2]
 8003fc8:	041a      	lsls	r2, r3, #16
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	619a      	str	r2, [r3, #24]
}
 8003fce:	bf00      	nop
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
	...

08003fdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d101      	bne.n	8003ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e0cc      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ff0:	4b68      	ldr	r3, [pc, #416]	; (8004194 <HAL_RCC_ClockConfig+0x1b8>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 030f 	and.w	r3, r3, #15
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d90c      	bls.n	8004018 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ffe:	4b65      	ldr	r3, [pc, #404]	; (8004194 <HAL_RCC_ClockConfig+0x1b8>)
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	b2d2      	uxtb	r2, r2
 8004004:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004006:	4b63      	ldr	r3, [pc, #396]	; (8004194 <HAL_RCC_ClockConfig+0x1b8>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 030f 	and.w	r3, r3, #15
 800400e:	683a      	ldr	r2, [r7, #0]
 8004010:	429a      	cmp	r2, r3
 8004012:	d001      	beq.n	8004018 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e0b8      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b00      	cmp	r3, #0
 8004022:	d020      	beq.n	8004066 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b00      	cmp	r3, #0
 800402e:	d005      	beq.n	800403c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004030:	4b59      	ldr	r3, [pc, #356]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	4a58      	ldr	r2, [pc, #352]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 8004036:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800403a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0308 	and.w	r3, r3, #8
 8004044:	2b00      	cmp	r3, #0
 8004046:	d005      	beq.n	8004054 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004048:	4b53      	ldr	r3, [pc, #332]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	4a52      	ldr	r2, [pc, #328]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800404e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004052:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004054:	4b50      	ldr	r3, [pc, #320]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	494d      	ldr	r1, [pc, #308]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 8004062:	4313      	orrs	r3, r2
 8004064:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d044      	beq.n	80040fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	2b01      	cmp	r3, #1
 8004078:	d107      	bne.n	800408a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800407a:	4b47      	ldr	r3, [pc, #284]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d119      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e07f      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	2b02      	cmp	r3, #2
 8004090:	d003      	beq.n	800409a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004096:	2b03      	cmp	r3, #3
 8004098:	d107      	bne.n	80040aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409a:	4b3f      	ldr	r3, [pc, #252]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d109      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e06f      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040aa:	4b3b      	ldr	r3, [pc, #236]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e067      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040ba:	4b37      	ldr	r3, [pc, #220]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f023 0203 	bic.w	r2, r3, #3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	4934      	ldr	r1, [pc, #208]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040cc:	f7fe fb5e 	bl	800278c <HAL_GetTick>
 80040d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d2:	e00a      	b.n	80040ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040d4:	f7fe fb5a 	bl	800278c <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	f241 3288 	movw	r2, #5000	; 0x1388
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e04f      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	4b2b      	ldr	r3, [pc, #172]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	f003 020c 	and.w	r2, r3, #12
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d1eb      	bne.n	80040d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040fc:	4b25      	ldr	r3, [pc, #148]	; (8004194 <HAL_RCC_ClockConfig+0x1b8>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 030f 	and.w	r3, r3, #15
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	429a      	cmp	r2, r3
 8004108:	d20c      	bcs.n	8004124 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410a:	4b22      	ldr	r3, [pc, #136]	; (8004194 <HAL_RCC_ClockConfig+0x1b8>)
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	b2d2      	uxtb	r2, r2
 8004110:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004112:	4b20      	ldr	r3, [pc, #128]	; (8004194 <HAL_RCC_ClockConfig+0x1b8>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 030f 	and.w	r3, r3, #15
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	429a      	cmp	r2, r3
 800411e:	d001      	beq.n	8004124 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e032      	b.n	800418a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0304 	and.w	r3, r3, #4
 800412c:	2b00      	cmp	r3, #0
 800412e:	d008      	beq.n	8004142 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004130:	4b19      	ldr	r3, [pc, #100]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	4916      	ldr	r1, [pc, #88]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800413e:	4313      	orrs	r3, r2
 8004140:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0308 	and.w	r3, r3, #8
 800414a:	2b00      	cmp	r3, #0
 800414c:	d009      	beq.n	8004162 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800414e:	4b12      	ldr	r3, [pc, #72]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	691b      	ldr	r3, [r3, #16]
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	490e      	ldr	r1, [pc, #56]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800415e:	4313      	orrs	r3, r2
 8004160:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004162:	f000 f855 	bl	8004210 <HAL_RCC_GetSysClockFreq>
 8004166:	4602      	mov	r2, r0
 8004168:	4b0b      	ldr	r3, [pc, #44]	; (8004198 <HAL_RCC_ClockConfig+0x1bc>)
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	091b      	lsrs	r3, r3, #4
 800416e:	f003 030f 	and.w	r3, r3, #15
 8004172:	490a      	ldr	r1, [pc, #40]	; (800419c <HAL_RCC_ClockConfig+0x1c0>)
 8004174:	5ccb      	ldrb	r3, [r1, r3]
 8004176:	fa22 f303 	lsr.w	r3, r2, r3
 800417a:	4a09      	ldr	r2, [pc, #36]	; (80041a0 <HAL_RCC_ClockConfig+0x1c4>)
 800417c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800417e:	4b09      	ldr	r3, [pc, #36]	; (80041a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4618      	mov	r0, r3
 8004184:	f7fe fabe 	bl	8002704 <HAL_InitTick>

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	40023c00 	.word	0x40023c00
 8004198:	40023800 	.word	0x40023800
 800419c:	0800ac3c 	.word	0x0800ac3c
 80041a0:	20000008 	.word	0x20000008
 80041a4:	2000000c 	.word	0x2000000c

080041a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041ac:	4b03      	ldr	r3, [pc, #12]	; (80041bc <HAL_RCC_GetHCLKFreq+0x14>)
 80041ae:	681b      	ldr	r3, [r3, #0]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	20000008 	.word	0x20000008

080041c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80041c4:	f7ff fff0 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 80041c8:	4602      	mov	r2, r0
 80041ca:	4b05      	ldr	r3, [pc, #20]	; (80041e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	0a9b      	lsrs	r3, r3, #10
 80041d0:	f003 0307 	and.w	r3, r3, #7
 80041d4:	4903      	ldr	r1, [pc, #12]	; (80041e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041d6:	5ccb      	ldrb	r3, [r1, r3]
 80041d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041dc:	4618      	mov	r0, r3
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	40023800 	.word	0x40023800
 80041e4:	0800ac4c 	.word	0x0800ac4c

080041e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80041ec:	f7ff ffdc 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 80041f0:	4602      	mov	r2, r0
 80041f2:	4b05      	ldr	r3, [pc, #20]	; (8004208 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	0b5b      	lsrs	r3, r3, #13
 80041f8:	f003 0307 	and.w	r3, r3, #7
 80041fc:	4903      	ldr	r1, [pc, #12]	; (800420c <HAL_RCC_GetPCLK2Freq+0x24>)
 80041fe:	5ccb      	ldrb	r3, [r1, r3]
 8004200:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004204:	4618      	mov	r0, r3
 8004206:	bd80      	pop	{r7, pc}
 8004208:	40023800 	.word	0x40023800
 800420c:	0800ac4c 	.word	0x0800ac4c

08004210 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004210:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004214:	b088      	sub	sp, #32
 8004216:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004218:	2300      	movs	r3, #0
 800421a:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 800421c:	2300      	movs	r3, #0
 800421e:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8004220:	2300      	movs	r3, #0
 8004222:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8004224:	2300      	movs	r3, #0
 8004226:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8004228:	2300      	movs	r3, #0
 800422a:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800422c:	4bce      	ldr	r3, [pc, #824]	; (8004568 <HAL_RCC_GetSysClockFreq+0x358>)
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f003 030c 	and.w	r3, r3, #12
 8004234:	2b0c      	cmp	r3, #12
 8004236:	f200 818d 	bhi.w	8004554 <HAL_RCC_GetSysClockFreq+0x344>
 800423a:	a201      	add	r2, pc, #4	; (adr r2, 8004240 <HAL_RCC_GetSysClockFreq+0x30>)
 800423c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004240:	08004275 	.word	0x08004275
 8004244:	08004555 	.word	0x08004555
 8004248:	08004555 	.word	0x08004555
 800424c:	08004555 	.word	0x08004555
 8004250:	0800427b 	.word	0x0800427b
 8004254:	08004555 	.word	0x08004555
 8004258:	08004555 	.word	0x08004555
 800425c:	08004555 	.word	0x08004555
 8004260:	08004281 	.word	0x08004281
 8004264:	08004555 	.word	0x08004555
 8004268:	08004555 	.word	0x08004555
 800426c:	08004555 	.word	0x08004555
 8004270:	080043f5 	.word	0x080043f5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004274:	4bbd      	ldr	r3, [pc, #756]	; (800456c <HAL_RCC_GetSysClockFreq+0x35c>)
 8004276:	61bb      	str	r3, [r7, #24]
       break;
 8004278:	e16f      	b.n	800455a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800427a:	4bbd      	ldr	r3, [pc, #756]	; (8004570 <HAL_RCC_GetSysClockFreq+0x360>)
 800427c:	61bb      	str	r3, [r7, #24]
      break;
 800427e:	e16c      	b.n	800455a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004280:	4bb9      	ldr	r3, [pc, #740]	; (8004568 <HAL_RCC_GetSysClockFreq+0x358>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004288:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800428a:	4bb7      	ldr	r3, [pc, #732]	; (8004568 <HAL_RCC_GetSysClockFreq+0x358>)
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d053      	beq.n	800433e <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004296:	4bb4      	ldr	r3, [pc, #720]	; (8004568 <HAL_RCC_GetSysClockFreq+0x358>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	099b      	lsrs	r3, r3, #6
 800429c:	461a      	mov	r2, r3
 800429e:	f04f 0300 	mov.w	r3, #0
 80042a2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80042a6:	f04f 0100 	mov.w	r1, #0
 80042aa:	ea02 0400 	and.w	r4, r2, r0
 80042ae:	603c      	str	r4, [r7, #0]
 80042b0:	400b      	ands	r3, r1
 80042b2:	607b      	str	r3, [r7, #4]
 80042b4:	e9d7 4500 	ldrd	r4, r5, [r7]
 80042b8:	4620      	mov	r0, r4
 80042ba:	4629      	mov	r1, r5
 80042bc:	f04f 0200 	mov.w	r2, #0
 80042c0:	f04f 0300 	mov.w	r3, #0
 80042c4:	014b      	lsls	r3, r1, #5
 80042c6:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042ca:	0142      	lsls	r2, r0, #5
 80042cc:	4610      	mov	r0, r2
 80042ce:	4619      	mov	r1, r3
 80042d0:	4623      	mov	r3, r4
 80042d2:	1ac0      	subs	r0, r0, r3
 80042d4:	462b      	mov	r3, r5
 80042d6:	eb61 0103 	sbc.w	r1, r1, r3
 80042da:	f04f 0200 	mov.w	r2, #0
 80042de:	f04f 0300 	mov.w	r3, #0
 80042e2:	018b      	lsls	r3, r1, #6
 80042e4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80042e8:	0182      	lsls	r2, r0, #6
 80042ea:	1a12      	subs	r2, r2, r0
 80042ec:	eb63 0301 	sbc.w	r3, r3, r1
 80042f0:	f04f 0000 	mov.w	r0, #0
 80042f4:	f04f 0100 	mov.w	r1, #0
 80042f8:	00d9      	lsls	r1, r3, #3
 80042fa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042fe:	00d0      	lsls	r0, r2, #3
 8004300:	4602      	mov	r2, r0
 8004302:	460b      	mov	r3, r1
 8004304:	4621      	mov	r1, r4
 8004306:	1852      	adds	r2, r2, r1
 8004308:	4629      	mov	r1, r5
 800430a:	eb43 0101 	adc.w	r1, r3, r1
 800430e:	460b      	mov	r3, r1
 8004310:	f04f 0000 	mov.w	r0, #0
 8004314:	f04f 0100 	mov.w	r1, #0
 8004318:	0259      	lsls	r1, r3, #9
 800431a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800431e:	0250      	lsls	r0, r2, #9
 8004320:	4602      	mov	r2, r0
 8004322:	460b      	mov	r3, r1
 8004324:	4610      	mov	r0, r2
 8004326:	4619      	mov	r1, r3
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	461a      	mov	r2, r3
 800432c:	f04f 0300 	mov.w	r3, #0
 8004330:	f7fc fcaa 	bl	8000c88 <__aeabi_uldivmod>
 8004334:	4602      	mov	r2, r0
 8004336:	460b      	mov	r3, r1
 8004338:	4613      	mov	r3, r2
 800433a:	61fb      	str	r3, [r7, #28]
 800433c:	e04c      	b.n	80043d8 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800433e:	4b8a      	ldr	r3, [pc, #552]	; (8004568 <HAL_RCC_GetSysClockFreq+0x358>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	099b      	lsrs	r3, r3, #6
 8004344:	461a      	mov	r2, r3
 8004346:	f04f 0300 	mov.w	r3, #0
 800434a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800434e:	f04f 0100 	mov.w	r1, #0
 8004352:	ea02 0a00 	and.w	sl, r2, r0
 8004356:	ea03 0b01 	and.w	fp, r3, r1
 800435a:	4650      	mov	r0, sl
 800435c:	4659      	mov	r1, fp
 800435e:	f04f 0200 	mov.w	r2, #0
 8004362:	f04f 0300 	mov.w	r3, #0
 8004366:	014b      	lsls	r3, r1, #5
 8004368:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800436c:	0142      	lsls	r2, r0, #5
 800436e:	4610      	mov	r0, r2
 8004370:	4619      	mov	r1, r3
 8004372:	ebb0 000a 	subs.w	r0, r0, sl
 8004376:	eb61 010b 	sbc.w	r1, r1, fp
 800437a:	f04f 0200 	mov.w	r2, #0
 800437e:	f04f 0300 	mov.w	r3, #0
 8004382:	018b      	lsls	r3, r1, #6
 8004384:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004388:	0182      	lsls	r2, r0, #6
 800438a:	1a12      	subs	r2, r2, r0
 800438c:	eb63 0301 	sbc.w	r3, r3, r1
 8004390:	f04f 0000 	mov.w	r0, #0
 8004394:	f04f 0100 	mov.w	r1, #0
 8004398:	00d9      	lsls	r1, r3, #3
 800439a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800439e:	00d0      	lsls	r0, r2, #3
 80043a0:	4602      	mov	r2, r0
 80043a2:	460b      	mov	r3, r1
 80043a4:	eb12 020a 	adds.w	r2, r2, sl
 80043a8:	eb43 030b 	adc.w	r3, r3, fp
 80043ac:	f04f 0000 	mov.w	r0, #0
 80043b0:	f04f 0100 	mov.w	r1, #0
 80043b4:	0299      	lsls	r1, r3, #10
 80043b6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80043ba:	0290      	lsls	r0, r2, #10
 80043bc:	4602      	mov	r2, r0
 80043be:	460b      	mov	r3, r1
 80043c0:	4610      	mov	r0, r2
 80043c2:	4619      	mov	r1, r3
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	461a      	mov	r2, r3
 80043c8:	f04f 0300 	mov.w	r3, #0
 80043cc:	f7fc fc5c 	bl	8000c88 <__aeabi_uldivmod>
 80043d0:	4602      	mov	r2, r0
 80043d2:	460b      	mov	r3, r1
 80043d4:	4613      	mov	r3, r2
 80043d6:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80043d8:	4b63      	ldr	r3, [pc, #396]	; (8004568 <HAL_RCC_GetSysClockFreq+0x358>)
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	0c1b      	lsrs	r3, r3, #16
 80043de:	f003 0303 	and.w	r3, r3, #3
 80043e2:	3301      	adds	r3, #1
 80043e4:	005b      	lsls	r3, r3, #1
 80043e6:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 80043e8:	69fa      	ldr	r2, [r7, #28]
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f0:	61bb      	str	r3, [r7, #24]
      break;
 80043f2:	e0b2      	b.n	800455a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043f4:	4b5c      	ldr	r3, [pc, #368]	; (8004568 <HAL_RCC_GetSysClockFreq+0x358>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043fc:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043fe:	4b5a      	ldr	r3, [pc, #360]	; (8004568 <HAL_RCC_GetSysClockFreq+0x358>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d04d      	beq.n	80044a6 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800440a:	4b57      	ldr	r3, [pc, #348]	; (8004568 <HAL_RCC_GetSysClockFreq+0x358>)
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	099b      	lsrs	r3, r3, #6
 8004410:	461a      	mov	r2, r3
 8004412:	f04f 0300 	mov.w	r3, #0
 8004416:	f240 10ff 	movw	r0, #511	; 0x1ff
 800441a:	f04f 0100 	mov.w	r1, #0
 800441e:	ea02 0800 	and.w	r8, r2, r0
 8004422:	ea03 0901 	and.w	r9, r3, r1
 8004426:	4640      	mov	r0, r8
 8004428:	4649      	mov	r1, r9
 800442a:	f04f 0200 	mov.w	r2, #0
 800442e:	f04f 0300 	mov.w	r3, #0
 8004432:	014b      	lsls	r3, r1, #5
 8004434:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004438:	0142      	lsls	r2, r0, #5
 800443a:	4610      	mov	r0, r2
 800443c:	4619      	mov	r1, r3
 800443e:	ebb0 0008 	subs.w	r0, r0, r8
 8004442:	eb61 0109 	sbc.w	r1, r1, r9
 8004446:	f04f 0200 	mov.w	r2, #0
 800444a:	f04f 0300 	mov.w	r3, #0
 800444e:	018b      	lsls	r3, r1, #6
 8004450:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004454:	0182      	lsls	r2, r0, #6
 8004456:	1a12      	subs	r2, r2, r0
 8004458:	eb63 0301 	sbc.w	r3, r3, r1
 800445c:	f04f 0000 	mov.w	r0, #0
 8004460:	f04f 0100 	mov.w	r1, #0
 8004464:	00d9      	lsls	r1, r3, #3
 8004466:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800446a:	00d0      	lsls	r0, r2, #3
 800446c:	4602      	mov	r2, r0
 800446e:	460b      	mov	r3, r1
 8004470:	eb12 0208 	adds.w	r2, r2, r8
 8004474:	eb43 0309 	adc.w	r3, r3, r9
 8004478:	f04f 0000 	mov.w	r0, #0
 800447c:	f04f 0100 	mov.w	r1, #0
 8004480:	0259      	lsls	r1, r3, #9
 8004482:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004486:	0250      	lsls	r0, r2, #9
 8004488:	4602      	mov	r2, r0
 800448a:	460b      	mov	r3, r1
 800448c:	4610      	mov	r0, r2
 800448e:	4619      	mov	r1, r3
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	461a      	mov	r2, r3
 8004494:	f04f 0300 	mov.w	r3, #0
 8004498:	f7fc fbf6 	bl	8000c88 <__aeabi_uldivmod>
 800449c:	4602      	mov	r2, r0
 800449e:	460b      	mov	r3, r1
 80044a0:	4613      	mov	r3, r2
 80044a2:	61fb      	str	r3, [r7, #28]
 80044a4:	e04a      	b.n	800453c <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044a6:	4b30      	ldr	r3, [pc, #192]	; (8004568 <HAL_RCC_GetSysClockFreq+0x358>)
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	099b      	lsrs	r3, r3, #6
 80044ac:	461a      	mov	r2, r3
 80044ae:	f04f 0300 	mov.w	r3, #0
 80044b2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80044b6:	f04f 0100 	mov.w	r1, #0
 80044ba:	ea02 0400 	and.w	r4, r2, r0
 80044be:	ea03 0501 	and.w	r5, r3, r1
 80044c2:	4620      	mov	r0, r4
 80044c4:	4629      	mov	r1, r5
 80044c6:	f04f 0200 	mov.w	r2, #0
 80044ca:	f04f 0300 	mov.w	r3, #0
 80044ce:	014b      	lsls	r3, r1, #5
 80044d0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80044d4:	0142      	lsls	r2, r0, #5
 80044d6:	4610      	mov	r0, r2
 80044d8:	4619      	mov	r1, r3
 80044da:	1b00      	subs	r0, r0, r4
 80044dc:	eb61 0105 	sbc.w	r1, r1, r5
 80044e0:	f04f 0200 	mov.w	r2, #0
 80044e4:	f04f 0300 	mov.w	r3, #0
 80044e8:	018b      	lsls	r3, r1, #6
 80044ea:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80044ee:	0182      	lsls	r2, r0, #6
 80044f0:	1a12      	subs	r2, r2, r0
 80044f2:	eb63 0301 	sbc.w	r3, r3, r1
 80044f6:	f04f 0000 	mov.w	r0, #0
 80044fa:	f04f 0100 	mov.w	r1, #0
 80044fe:	00d9      	lsls	r1, r3, #3
 8004500:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004504:	00d0      	lsls	r0, r2, #3
 8004506:	4602      	mov	r2, r0
 8004508:	460b      	mov	r3, r1
 800450a:	1912      	adds	r2, r2, r4
 800450c:	eb45 0303 	adc.w	r3, r5, r3
 8004510:	f04f 0000 	mov.w	r0, #0
 8004514:	f04f 0100 	mov.w	r1, #0
 8004518:	0299      	lsls	r1, r3, #10
 800451a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800451e:	0290      	lsls	r0, r2, #10
 8004520:	4602      	mov	r2, r0
 8004522:	460b      	mov	r3, r1
 8004524:	4610      	mov	r0, r2
 8004526:	4619      	mov	r1, r3
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	461a      	mov	r2, r3
 800452c:	f04f 0300 	mov.w	r3, #0
 8004530:	f7fc fbaa 	bl	8000c88 <__aeabi_uldivmod>
 8004534:	4602      	mov	r2, r0
 8004536:	460b      	mov	r3, r1
 8004538:	4613      	mov	r3, r2
 800453a:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800453c:	4b0a      	ldr	r3, [pc, #40]	; (8004568 <HAL_RCC_GetSysClockFreq+0x358>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	0f1b      	lsrs	r3, r3, #28
 8004542:	f003 0307 	and.w	r3, r3, #7
 8004546:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8004548:	69fa      	ldr	r2, [r7, #28]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004550:	61bb      	str	r3, [r7, #24]
      break;
 8004552:	e002      	b.n	800455a <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004554:	4b05      	ldr	r3, [pc, #20]	; (800456c <HAL_RCC_GetSysClockFreq+0x35c>)
 8004556:	61bb      	str	r3, [r7, #24]
      break;
 8004558:	bf00      	nop
    }
  }
  return sysclockfreq;
 800455a:	69bb      	ldr	r3, [r7, #24]
}
 800455c:	4618      	mov	r0, r3
 800455e:	3720      	adds	r7, #32
 8004560:	46bd      	mov	sp, r7
 8004562:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004566:	bf00      	nop
 8004568:	40023800 	.word	0x40023800
 800456c:	00f42400 	.word	0x00f42400
 8004570:	007a1200 	.word	0x007a1200

08004574 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b086      	sub	sp, #24
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d101      	bne.n	8004586 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e28d      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	2b00      	cmp	r3, #0
 8004590:	f000 8083 	beq.w	800469a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004594:	4b94      	ldr	r3, [pc, #592]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	f003 030c 	and.w	r3, r3, #12
 800459c:	2b04      	cmp	r3, #4
 800459e:	d019      	beq.n	80045d4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80045a0:	4b91      	ldr	r3, [pc, #580]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80045a8:	2b08      	cmp	r3, #8
 80045aa:	d106      	bne.n	80045ba <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80045ac:	4b8e      	ldr	r3, [pc, #568]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045b8:	d00c      	beq.n	80045d4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045ba:	4b8b      	ldr	r3, [pc, #556]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80045c2:	2b0c      	cmp	r3, #12
 80045c4:	d112      	bne.n	80045ec <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045c6:	4b88      	ldr	r3, [pc, #544]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045d2:	d10b      	bne.n	80045ec <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045d4:	4b84      	ldr	r3, [pc, #528]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d05b      	beq.n	8004698 <HAL_RCC_OscConfig+0x124>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d157      	bne.n	8004698 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e25a      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045f4:	d106      	bne.n	8004604 <HAL_RCC_OscConfig+0x90>
 80045f6:	4b7c      	ldr	r3, [pc, #496]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a7b      	ldr	r2, [pc, #492]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80045fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	e01d      	b.n	8004640 <HAL_RCC_OscConfig+0xcc>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800460c:	d10c      	bne.n	8004628 <HAL_RCC_OscConfig+0xb4>
 800460e:	4b76      	ldr	r3, [pc, #472]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a75      	ldr	r2, [pc, #468]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 8004614:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004618:	6013      	str	r3, [r2, #0]
 800461a:	4b73      	ldr	r3, [pc, #460]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a72      	ldr	r2, [pc, #456]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 8004620:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004624:	6013      	str	r3, [r2, #0]
 8004626:	e00b      	b.n	8004640 <HAL_RCC_OscConfig+0xcc>
 8004628:	4b6f      	ldr	r3, [pc, #444]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a6e      	ldr	r2, [pc, #440]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 800462e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004632:	6013      	str	r3, [r2, #0]
 8004634:	4b6c      	ldr	r3, [pc, #432]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a6b      	ldr	r2, [pc, #428]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 800463a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800463e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d013      	beq.n	8004670 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004648:	f7fe f8a0 	bl	800278c <HAL_GetTick>
 800464c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800464e:	e008      	b.n	8004662 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004650:	f7fe f89c 	bl	800278c <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	2b64      	cmp	r3, #100	; 0x64
 800465c:	d901      	bls.n	8004662 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e21f      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004662:	4b61      	ldr	r3, [pc, #388]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d0f0      	beq.n	8004650 <HAL_RCC_OscConfig+0xdc>
 800466e:	e014      	b.n	800469a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004670:	f7fe f88c 	bl	800278c <HAL_GetTick>
 8004674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004676:	e008      	b.n	800468a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004678:	f7fe f888 	bl	800278c <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	2b64      	cmp	r3, #100	; 0x64
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e20b      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800468a:	4b57      	ldr	r3, [pc, #348]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1f0      	bne.n	8004678 <HAL_RCC_OscConfig+0x104>
 8004696:	e000      	b.n	800469a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004698:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0302 	and.w	r3, r3, #2
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d06f      	beq.n	8004786 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80046a6:	4b50      	ldr	r3, [pc, #320]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 030c 	and.w	r3, r3, #12
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d017      	beq.n	80046e2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80046b2:	4b4d      	ldr	r3, [pc, #308]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80046ba:	2b08      	cmp	r3, #8
 80046bc:	d105      	bne.n	80046ca <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80046be:	4b4a      	ldr	r3, [pc, #296]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00b      	beq.n	80046e2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046ca:	4b47      	ldr	r3, [pc, #284]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80046d2:	2b0c      	cmp	r3, #12
 80046d4:	d11c      	bne.n	8004710 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046d6:	4b44      	ldr	r3, [pc, #272]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d116      	bne.n	8004710 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046e2:	4b41      	ldr	r3, [pc, #260]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d005      	beq.n	80046fa <HAL_RCC_OscConfig+0x186>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d001      	beq.n	80046fa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e1d3      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046fa:	4b3b      	ldr	r3, [pc, #236]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	00db      	lsls	r3, r3, #3
 8004708:	4937      	ldr	r1, [pc, #220]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 800470a:	4313      	orrs	r3, r2
 800470c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800470e:	e03a      	b.n	8004786 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d020      	beq.n	800475a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004718:	4b34      	ldr	r3, [pc, #208]	; (80047ec <HAL_RCC_OscConfig+0x278>)
 800471a:	2201      	movs	r2, #1
 800471c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800471e:	f7fe f835 	bl	800278c <HAL_GetTick>
 8004722:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004724:	e008      	b.n	8004738 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004726:	f7fe f831 	bl	800278c <HAL_GetTick>
 800472a:	4602      	mov	r2, r0
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	2b02      	cmp	r3, #2
 8004732:	d901      	bls.n	8004738 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e1b4      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004738:	4b2b      	ldr	r3, [pc, #172]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d0f0      	beq.n	8004726 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004744:	4b28      	ldr	r3, [pc, #160]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	00db      	lsls	r3, r3, #3
 8004752:	4925      	ldr	r1, [pc, #148]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 8004754:	4313      	orrs	r3, r2
 8004756:	600b      	str	r3, [r1, #0]
 8004758:	e015      	b.n	8004786 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800475a:	4b24      	ldr	r3, [pc, #144]	; (80047ec <HAL_RCC_OscConfig+0x278>)
 800475c:	2200      	movs	r2, #0
 800475e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004760:	f7fe f814 	bl	800278c <HAL_GetTick>
 8004764:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004766:	e008      	b.n	800477a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004768:	f7fe f810 	bl	800278c <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b02      	cmp	r3, #2
 8004774:	d901      	bls.n	800477a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e193      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800477a:	4b1b      	ldr	r3, [pc, #108]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0302 	and.w	r3, r3, #2
 8004782:	2b00      	cmp	r3, #0
 8004784:	d1f0      	bne.n	8004768 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0308 	and.w	r3, r3, #8
 800478e:	2b00      	cmp	r3, #0
 8004790:	d036      	beq.n	8004800 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d016      	beq.n	80047c8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800479a:	4b15      	ldr	r3, [pc, #84]	; (80047f0 <HAL_RCC_OscConfig+0x27c>)
 800479c:	2201      	movs	r2, #1
 800479e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a0:	f7fd fff4 	bl	800278c <HAL_GetTick>
 80047a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047a6:	e008      	b.n	80047ba <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047a8:	f7fd fff0 	bl	800278c <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d901      	bls.n	80047ba <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e173      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ba:	4b0b      	ldr	r3, [pc, #44]	; (80047e8 <HAL_RCC_OscConfig+0x274>)
 80047bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d0f0      	beq.n	80047a8 <HAL_RCC_OscConfig+0x234>
 80047c6:	e01b      	b.n	8004800 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047c8:	4b09      	ldr	r3, [pc, #36]	; (80047f0 <HAL_RCC_OscConfig+0x27c>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ce:	f7fd ffdd 	bl	800278c <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047d4:	e00e      	b.n	80047f4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047d6:	f7fd ffd9 	bl	800278c <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d907      	bls.n	80047f4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e15c      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
 80047e8:	40023800 	.word	0x40023800
 80047ec:	42470000 	.word	0x42470000
 80047f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047f4:	4b8a      	ldr	r3, [pc, #552]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 80047f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047f8:	f003 0302 	and.w	r3, r3, #2
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1ea      	bne.n	80047d6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0304 	and.w	r3, r3, #4
 8004808:	2b00      	cmp	r3, #0
 800480a:	f000 8097 	beq.w	800493c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800480e:	2300      	movs	r3, #0
 8004810:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004812:	4b83      	ldr	r3, [pc, #524]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 8004814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d10f      	bne.n	800483e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800481e:	2300      	movs	r3, #0
 8004820:	60bb      	str	r3, [r7, #8]
 8004822:	4b7f      	ldr	r3, [pc, #508]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 8004824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004826:	4a7e      	ldr	r2, [pc, #504]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 8004828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800482c:	6413      	str	r3, [r2, #64]	; 0x40
 800482e:	4b7c      	ldr	r3, [pc, #496]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 8004830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004836:	60bb      	str	r3, [r7, #8]
 8004838:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800483a:	2301      	movs	r3, #1
 800483c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800483e:	4b79      	ldr	r3, [pc, #484]	; (8004a24 <HAL_RCC_OscConfig+0x4b0>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004846:	2b00      	cmp	r3, #0
 8004848:	d118      	bne.n	800487c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800484a:	4b76      	ldr	r3, [pc, #472]	; (8004a24 <HAL_RCC_OscConfig+0x4b0>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a75      	ldr	r2, [pc, #468]	; (8004a24 <HAL_RCC_OscConfig+0x4b0>)
 8004850:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004854:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004856:	f7fd ff99 	bl	800278c <HAL_GetTick>
 800485a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800485c:	e008      	b.n	8004870 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800485e:	f7fd ff95 	bl	800278c <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	2b02      	cmp	r3, #2
 800486a:	d901      	bls.n	8004870 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e118      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004870:	4b6c      	ldr	r3, [pc, #432]	; (8004a24 <HAL_RCC_OscConfig+0x4b0>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004878:	2b00      	cmp	r3, #0
 800487a:	d0f0      	beq.n	800485e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d106      	bne.n	8004892 <HAL_RCC_OscConfig+0x31e>
 8004884:	4b66      	ldr	r3, [pc, #408]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 8004886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004888:	4a65      	ldr	r2, [pc, #404]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 800488a:	f043 0301 	orr.w	r3, r3, #1
 800488e:	6713      	str	r3, [r2, #112]	; 0x70
 8004890:	e01c      	b.n	80048cc <HAL_RCC_OscConfig+0x358>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	2b05      	cmp	r3, #5
 8004898:	d10c      	bne.n	80048b4 <HAL_RCC_OscConfig+0x340>
 800489a:	4b61      	ldr	r3, [pc, #388]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 800489c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800489e:	4a60      	ldr	r2, [pc, #384]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 80048a0:	f043 0304 	orr.w	r3, r3, #4
 80048a4:	6713      	str	r3, [r2, #112]	; 0x70
 80048a6:	4b5e      	ldr	r3, [pc, #376]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 80048a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048aa:	4a5d      	ldr	r2, [pc, #372]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 80048ac:	f043 0301 	orr.w	r3, r3, #1
 80048b0:	6713      	str	r3, [r2, #112]	; 0x70
 80048b2:	e00b      	b.n	80048cc <HAL_RCC_OscConfig+0x358>
 80048b4:	4b5a      	ldr	r3, [pc, #360]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 80048b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b8:	4a59      	ldr	r2, [pc, #356]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 80048ba:	f023 0301 	bic.w	r3, r3, #1
 80048be:	6713      	str	r3, [r2, #112]	; 0x70
 80048c0:	4b57      	ldr	r3, [pc, #348]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 80048c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c4:	4a56      	ldr	r2, [pc, #344]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 80048c6:	f023 0304 	bic.w	r3, r3, #4
 80048ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d015      	beq.n	8004900 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048d4:	f7fd ff5a 	bl	800278c <HAL_GetTick>
 80048d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048da:	e00a      	b.n	80048f2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048dc:	f7fd ff56 	bl	800278c <HAL_GetTick>
 80048e0:	4602      	mov	r2, r0
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d901      	bls.n	80048f2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e0d7      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048f2:	4b4b      	ldr	r3, [pc, #300]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 80048f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048f6:	f003 0302 	and.w	r3, r3, #2
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d0ee      	beq.n	80048dc <HAL_RCC_OscConfig+0x368>
 80048fe:	e014      	b.n	800492a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004900:	f7fd ff44 	bl	800278c <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004906:	e00a      	b.n	800491e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004908:	f7fd ff40 	bl	800278c <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	f241 3288 	movw	r2, #5000	; 0x1388
 8004916:	4293      	cmp	r3, r2
 8004918:	d901      	bls.n	800491e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e0c1      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800491e:	4b40      	ldr	r3, [pc, #256]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 8004920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004922:	f003 0302 	and.w	r3, r3, #2
 8004926:	2b00      	cmp	r3, #0
 8004928:	d1ee      	bne.n	8004908 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800492a:	7dfb      	ldrb	r3, [r7, #23]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d105      	bne.n	800493c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004930:	4b3b      	ldr	r3, [pc, #236]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 8004932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004934:	4a3a      	ldr	r2, [pc, #232]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 8004936:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800493a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	699b      	ldr	r3, [r3, #24]
 8004940:	2b00      	cmp	r3, #0
 8004942:	f000 80ad 	beq.w	8004aa0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004946:	4b36      	ldr	r3, [pc, #216]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f003 030c 	and.w	r3, r3, #12
 800494e:	2b08      	cmp	r3, #8
 8004950:	d060      	beq.n	8004a14 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	2b02      	cmp	r3, #2
 8004958:	d145      	bne.n	80049e6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800495a:	4b33      	ldr	r3, [pc, #204]	; (8004a28 <HAL_RCC_OscConfig+0x4b4>)
 800495c:	2200      	movs	r2, #0
 800495e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004960:	f7fd ff14 	bl	800278c <HAL_GetTick>
 8004964:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004966:	e008      	b.n	800497a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004968:	f7fd ff10 	bl	800278c <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	2b02      	cmp	r3, #2
 8004974:	d901      	bls.n	800497a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004976:	2303      	movs	r3, #3
 8004978:	e093      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800497a:	4b29      	ldr	r3, [pc, #164]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d1f0      	bne.n	8004968 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	69da      	ldr	r2, [r3, #28]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	431a      	orrs	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004994:	019b      	lsls	r3, r3, #6
 8004996:	431a      	orrs	r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800499c:	085b      	lsrs	r3, r3, #1
 800499e:	3b01      	subs	r3, #1
 80049a0:	041b      	lsls	r3, r3, #16
 80049a2:	431a      	orrs	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a8:	061b      	lsls	r3, r3, #24
 80049aa:	431a      	orrs	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b0:	071b      	lsls	r3, r3, #28
 80049b2:	491b      	ldr	r1, [pc, #108]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049b8:	4b1b      	ldr	r3, [pc, #108]	; (8004a28 <HAL_RCC_OscConfig+0x4b4>)
 80049ba:	2201      	movs	r2, #1
 80049bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049be:	f7fd fee5 	bl	800278c <HAL_GetTick>
 80049c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049c4:	e008      	b.n	80049d8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049c6:	f7fd fee1 	bl	800278c <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d901      	bls.n	80049d8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e064      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049d8:	4b11      	ldr	r3, [pc, #68]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d0f0      	beq.n	80049c6 <HAL_RCC_OscConfig+0x452>
 80049e4:	e05c      	b.n	8004aa0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049e6:	4b10      	ldr	r3, [pc, #64]	; (8004a28 <HAL_RCC_OscConfig+0x4b4>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ec:	f7fd fece 	bl	800278c <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049f4:	f7fd feca 	bl	800278c <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e04d      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a06:	4b06      	ldr	r3, [pc, #24]	; (8004a20 <HAL_RCC_OscConfig+0x4ac>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1f0      	bne.n	80049f4 <HAL_RCC_OscConfig+0x480>
 8004a12:	e045      	b.n	8004aa0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d107      	bne.n	8004a2c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e040      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
 8004a20:	40023800 	.word	0x40023800
 8004a24:	40007000 	.word	0x40007000
 8004a28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a2c:	4b1f      	ldr	r3, [pc, #124]	; (8004aac <HAL_RCC_OscConfig+0x538>)
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d030      	beq.n	8004a9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d129      	bne.n	8004a9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d122      	bne.n	8004a9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d119      	bne.n	8004a9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a72:	085b      	lsrs	r3, r3, #1
 8004a74:	3b01      	subs	r3, #1
 8004a76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d10f      	bne.n	8004a9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d107      	bne.n	8004a9c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a96:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d001      	beq.n	8004aa0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e000      	b.n	8004aa2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3718      	adds	r7, #24
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	40023800 	.word	0x40023800

08004ab0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d101      	bne.n	8004ac2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e07b      	b.n	8004bba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d108      	bne.n	8004adc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ad2:	d009      	beq.n	8004ae8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	61da      	str	r2, [r3, #28]
 8004ada:	e005      	b.n	8004ae8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d106      	bne.n	8004b08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f7fd fbfc 	bl	8002300 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2202      	movs	r2, #2
 8004b0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004b30:	431a      	orrs	r2, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b3a:	431a      	orrs	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	f003 0302 	and.w	r3, r3, #2
 8004b44:	431a      	orrs	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	431a      	orrs	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	699b      	ldr	r3, [r3, #24]
 8004b54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b58:	431a      	orrs	r2, r3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	69db      	ldr	r3, [r3, #28]
 8004b5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b62:	431a      	orrs	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b6c:	ea42 0103 	orr.w	r1, r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b74:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	0c1b      	lsrs	r3, r3, #16
 8004b86:	f003 0104 	and.w	r1, r3, #4
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8e:	f003 0210 	and.w	r2, r3, #16
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	430a      	orrs	r2, r1
 8004b98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	69da      	ldr	r2, [r3, #28]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ba8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004bb8:	2300      	movs	r3, #0
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3708      	adds	r7, #8
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}

08004bc2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	b088      	sub	sp, #32
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	60f8      	str	r0, [r7, #12]
 8004bca:	60b9      	str	r1, [r7, #8]
 8004bcc:	603b      	str	r3, [r7, #0]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d101      	bne.n	8004be4 <HAL_SPI_Transmit+0x22>
 8004be0:	2302      	movs	r3, #2
 8004be2:	e126      	b.n	8004e32 <HAL_SPI_Transmit+0x270>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bec:	f7fd fdce 	bl	800278c <HAL_GetTick>
 8004bf0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004bf2:	88fb      	ldrh	r3, [r7, #6]
 8004bf4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d002      	beq.n	8004c08 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004c02:	2302      	movs	r3, #2
 8004c04:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004c06:	e10b      	b.n	8004e20 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d002      	beq.n	8004c14 <HAL_SPI_Transmit+0x52>
 8004c0e:	88fb      	ldrh	r3, [r7, #6]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d102      	bne.n	8004c1a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004c18:	e102      	b.n	8004e20 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2203      	movs	r2, #3
 8004c1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	68ba      	ldr	r2, [r7, #8]
 8004c2c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	88fa      	ldrh	r2, [r7, #6]
 8004c32:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	88fa      	ldrh	r2, [r7, #6]
 8004c38:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2200      	movs	r2, #0
 8004c44:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c60:	d10f      	bne.n	8004c82 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c80:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c8c:	2b40      	cmp	r3, #64	; 0x40
 8004c8e:	d007      	beq.n	8004ca0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ca8:	d14b      	bne.n	8004d42 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d002      	beq.n	8004cb8 <HAL_SPI_Transmit+0xf6>
 8004cb2:	8afb      	ldrh	r3, [r7, #22]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d13e      	bne.n	8004d36 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cbc:	881a      	ldrh	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc8:	1c9a      	adds	r2, r3, #2
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004cdc:	e02b      	b.n	8004d36 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	f003 0302 	and.w	r3, r3, #2
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d112      	bne.n	8004d12 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf0:	881a      	ldrh	r2, [r3, #0]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfc:	1c9a      	adds	r2, r3, #2
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	3b01      	subs	r3, #1
 8004d0a:	b29a      	uxth	r2, r3
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004d10:	e011      	b.n	8004d36 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d12:	f7fd fd3b 	bl	800278c <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	69bb      	ldr	r3, [r7, #24]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	683a      	ldr	r2, [r7, #0]
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d803      	bhi.n	8004d2a <HAL_SPI_Transmit+0x168>
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d28:	d102      	bne.n	8004d30 <HAL_SPI_Transmit+0x16e>
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d102      	bne.n	8004d36 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d34:	e074      	b.n	8004e20 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1ce      	bne.n	8004cde <HAL_SPI_Transmit+0x11c>
 8004d40:	e04c      	b.n	8004ddc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d002      	beq.n	8004d50 <HAL_SPI_Transmit+0x18e>
 8004d4a:	8afb      	ldrh	r3, [r7, #22]
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d140      	bne.n	8004dd2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	330c      	adds	r3, #12
 8004d5a:	7812      	ldrb	r2, [r2, #0]
 8004d5c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d62:	1c5a      	adds	r2, r3, #1
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	b29a      	uxth	r2, r3
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004d76:	e02c      	b.n	8004dd2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d113      	bne.n	8004dae <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	330c      	adds	r3, #12
 8004d90:	7812      	ldrb	r2, [r2, #0]
 8004d92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d98:	1c5a      	adds	r2, r3, #1
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	3b01      	subs	r3, #1
 8004da6:	b29a      	uxth	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	86da      	strh	r2, [r3, #54]	; 0x36
 8004dac:	e011      	b.n	8004dd2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dae:	f7fd fced 	bl	800278c <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	683a      	ldr	r2, [r7, #0]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d803      	bhi.n	8004dc6 <HAL_SPI_Transmit+0x204>
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc4:	d102      	bne.n	8004dcc <HAL_SPI_Transmit+0x20a>
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d102      	bne.n	8004dd2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004dd0:	e026      	b.n	8004e20 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1cd      	bne.n	8004d78 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ddc:	69ba      	ldr	r2, [r7, #24]
 8004dde:	6839      	ldr	r1, [r7, #0]
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f000 fa55 	bl	8005290 <SPI_EndRxTxTransaction>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d002      	beq.n	8004df2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2220      	movs	r2, #32
 8004df0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10a      	bne.n	8004e10 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	613b      	str	r3, [r7, #16]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	613b      	str	r3, [r7, #16]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	613b      	str	r3, [r7, #16]
 8004e0e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d002      	beq.n	8004e1e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	77fb      	strb	r3, [r7, #31]
 8004e1c:	e000      	b.n	8004e20 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004e1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004e30:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3720      	adds	r7, #32
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}

08004e3a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004e3a:	b580      	push	{r7, lr}
 8004e3c:	b08c      	sub	sp, #48	; 0x30
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	60f8      	str	r0, [r7, #12]
 8004e42:	60b9      	str	r1, [r7, #8]
 8004e44:	607a      	str	r2, [r7, #4]
 8004e46:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d101      	bne.n	8004e60 <HAL_SPI_TransmitReceive+0x26>
 8004e5c:	2302      	movs	r3, #2
 8004e5e:	e18a      	b.n	8005176 <HAL_SPI_TransmitReceive+0x33c>
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e68:	f7fd fc90 	bl	800278c <HAL_GetTick>
 8004e6c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004e7e:	887b      	ldrh	r3, [r7, #2]
 8004e80:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004e82:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d00f      	beq.n	8004eaa <HAL_SPI_TransmitReceive+0x70>
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e90:	d107      	bne.n	8004ea2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d103      	bne.n	8004ea2 <HAL_SPI_TransmitReceive+0x68>
 8004e9a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e9e:	2b04      	cmp	r3, #4
 8004ea0:	d003      	beq.n	8004eaa <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004ea2:	2302      	movs	r3, #2
 8004ea4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004ea8:	e15b      	b.n	8005162 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d005      	beq.n	8004ebc <HAL_SPI_TransmitReceive+0x82>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d002      	beq.n	8004ebc <HAL_SPI_TransmitReceive+0x82>
 8004eb6:	887b      	ldrh	r3, [r7, #2]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d103      	bne.n	8004ec4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004ec2:	e14e      	b.n	8005162 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	2b04      	cmp	r3, #4
 8004ece:	d003      	beq.n	8004ed8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2205      	movs	r2, #5
 8004ed4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	887a      	ldrh	r2, [r7, #2]
 8004ee8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	887a      	ldrh	r2, [r7, #2]
 8004eee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	68ba      	ldr	r2, [r7, #8]
 8004ef4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	887a      	ldrh	r2, [r7, #2]
 8004efa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	887a      	ldrh	r2, [r7, #2]
 8004f00:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2200      	movs	r2, #0
 8004f06:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f18:	2b40      	cmp	r3, #64	; 0x40
 8004f1a:	d007      	beq.n	8004f2c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f2a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f34:	d178      	bne.n	8005028 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d002      	beq.n	8004f44 <HAL_SPI_TransmitReceive+0x10a>
 8004f3e:	8b7b      	ldrh	r3, [r7, #26]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d166      	bne.n	8005012 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f48:	881a      	ldrh	r2, [r3, #0]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f54:	1c9a      	adds	r2, r3, #2
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	3b01      	subs	r3, #1
 8004f62:	b29a      	uxth	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f68:	e053      	b.n	8005012 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d11b      	bne.n	8004fb0 <HAL_SPI_TransmitReceive+0x176>
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d016      	beq.n	8004fb0 <HAL_SPI_TransmitReceive+0x176>
 8004f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d113      	bne.n	8004fb0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f8c:	881a      	ldrh	r2, [r3, #0]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f98:	1c9a      	adds	r2, r3, #2
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	3b01      	subs	r3, #1
 8004fa6:	b29a      	uxth	r2, r3
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004fac:	2300      	movs	r3, #0
 8004fae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d119      	bne.n	8004ff2 <HAL_SPI_TransmitReceive+0x1b8>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d014      	beq.n	8004ff2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68da      	ldr	r2, [r3, #12]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd2:	b292      	uxth	r2, r2
 8004fd4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fda:	1c9a      	adds	r2, r3, #2
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	b29a      	uxth	r2, r3
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004ff2:	f7fd fbcb 	bl	800278c <HAL_GetTick>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ffa:	1ad3      	subs	r3, r2, r3
 8004ffc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d807      	bhi.n	8005012 <HAL_SPI_TransmitReceive+0x1d8>
 8005002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005008:	d003      	beq.n	8005012 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005010:	e0a7      	b.n	8005162 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005016:	b29b      	uxth	r3, r3
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1a6      	bne.n	8004f6a <HAL_SPI_TransmitReceive+0x130>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005020:	b29b      	uxth	r3, r3
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1a1      	bne.n	8004f6a <HAL_SPI_TransmitReceive+0x130>
 8005026:	e07c      	b.n	8005122 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d002      	beq.n	8005036 <HAL_SPI_TransmitReceive+0x1fc>
 8005030:	8b7b      	ldrh	r3, [r7, #26]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d16b      	bne.n	800510e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	330c      	adds	r3, #12
 8005040:	7812      	ldrb	r2, [r2, #0]
 8005042:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005048:	1c5a      	adds	r2, r3, #1
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005052:	b29b      	uxth	r3, r3
 8005054:	3b01      	subs	r3, #1
 8005056:	b29a      	uxth	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800505c:	e057      	b.n	800510e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f003 0302 	and.w	r3, r3, #2
 8005068:	2b02      	cmp	r3, #2
 800506a:	d11c      	bne.n	80050a6 <HAL_SPI_TransmitReceive+0x26c>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005070:	b29b      	uxth	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d017      	beq.n	80050a6 <HAL_SPI_TransmitReceive+0x26c>
 8005076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005078:	2b01      	cmp	r3, #1
 800507a:	d114      	bne.n	80050a6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	330c      	adds	r3, #12
 8005086:	7812      	ldrb	r2, [r2, #0]
 8005088:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800508e:	1c5a      	adds	r2, r3, #1
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005098:	b29b      	uxth	r3, r3
 800509a:	3b01      	subs	r3, #1
 800509c:	b29a      	uxth	r2, r3
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f003 0301 	and.w	r3, r3, #1
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d119      	bne.n	80050e8 <HAL_SPI_TransmitReceive+0x2ae>
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d014      	beq.n	80050e8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68da      	ldr	r2, [r3, #12]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c8:	b2d2      	uxtb	r2, r2
 80050ca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d0:	1c5a      	adds	r2, r3, #1
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050da:	b29b      	uxth	r3, r3
 80050dc:	3b01      	subs	r3, #1
 80050de:	b29a      	uxth	r2, r3
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050e4:	2301      	movs	r3, #1
 80050e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80050e8:	f7fd fb50 	bl	800278c <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d803      	bhi.n	8005100 <HAL_SPI_TransmitReceive+0x2c6>
 80050f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050fe:	d102      	bne.n	8005106 <HAL_SPI_TransmitReceive+0x2cc>
 8005100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005102:	2b00      	cmp	r3, #0
 8005104:	d103      	bne.n	800510e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800510c:	e029      	b.n	8005162 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005112:	b29b      	uxth	r3, r3
 8005114:	2b00      	cmp	r3, #0
 8005116:	d1a2      	bne.n	800505e <HAL_SPI_TransmitReceive+0x224>
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800511c:	b29b      	uxth	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d19d      	bne.n	800505e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005124:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005126:	68f8      	ldr	r0, [r7, #12]
 8005128:	f000 f8b2 	bl	8005290 <SPI_EndRxTxTransaction>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d006      	beq.n	8005140 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2220      	movs	r2, #32
 800513c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800513e:	e010      	b.n	8005162 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d10b      	bne.n	8005160 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005148:	2300      	movs	r3, #0
 800514a:	617b      	str	r3, [r7, #20]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	617b      	str	r3, [r7, #20]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	617b      	str	r3, [r7, #20]
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	e000      	b.n	8005162 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005160:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005172:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005176:	4618      	mov	r0, r3
 8005178:	3730      	adds	r7, #48	; 0x30
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
	...

08005180 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b088      	sub	sp, #32
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	603b      	str	r3, [r7, #0]
 800518c:	4613      	mov	r3, r2
 800518e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005190:	f7fd fafc 	bl	800278c <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005198:	1a9b      	subs	r3, r3, r2
 800519a:	683a      	ldr	r2, [r7, #0]
 800519c:	4413      	add	r3, r2
 800519e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80051a0:	f7fd faf4 	bl	800278c <HAL_GetTick>
 80051a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051a6:	4b39      	ldr	r3, [pc, #228]	; (800528c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	015b      	lsls	r3, r3, #5
 80051ac:	0d1b      	lsrs	r3, r3, #20
 80051ae:	69fa      	ldr	r2, [r7, #28]
 80051b0:	fb02 f303 	mul.w	r3, r2, r3
 80051b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051b6:	e054      	b.n	8005262 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051be:	d050      	beq.n	8005262 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051c0:	f7fd fae4 	bl	800278c <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	69fa      	ldr	r2, [r7, #28]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d902      	bls.n	80051d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d13d      	bne.n	8005252 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80051e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051ee:	d111      	bne.n	8005214 <SPI_WaitFlagStateUntilTimeout+0x94>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051f8:	d004      	beq.n	8005204 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005202:	d107      	bne.n	8005214 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005212:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005218:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800521c:	d10f      	bne.n	800523e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800522c:	601a      	str	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800523c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2201      	movs	r2, #1
 8005242:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	e017      	b.n	8005282 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d101      	bne.n	800525c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005258:	2300      	movs	r3, #0
 800525a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	3b01      	subs	r3, #1
 8005260:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	689a      	ldr	r2, [r3, #8]
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	4013      	ands	r3, r2
 800526c:	68ba      	ldr	r2, [r7, #8]
 800526e:	429a      	cmp	r2, r3
 8005270:	bf0c      	ite	eq
 8005272:	2301      	moveq	r3, #1
 8005274:	2300      	movne	r3, #0
 8005276:	b2db      	uxtb	r3, r3
 8005278:	461a      	mov	r2, r3
 800527a:	79fb      	ldrb	r3, [r7, #7]
 800527c:	429a      	cmp	r2, r3
 800527e:	d19b      	bne.n	80051b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3720      	adds	r7, #32
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	20000008 	.word	0x20000008

08005290 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b088      	sub	sp, #32
 8005294:	af02      	add	r7, sp, #8
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	60b9      	str	r1, [r7, #8]
 800529a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800529c:	4b1b      	ldr	r3, [pc, #108]	; (800530c <SPI_EndRxTxTransaction+0x7c>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a1b      	ldr	r2, [pc, #108]	; (8005310 <SPI_EndRxTxTransaction+0x80>)
 80052a2:	fba2 2303 	umull	r2, r3, r2, r3
 80052a6:	0d5b      	lsrs	r3, r3, #21
 80052a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80052ac:	fb02 f303 	mul.w	r3, r2, r3
 80052b0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052ba:	d112      	bne.n	80052e2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	9300      	str	r3, [sp, #0]
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	2200      	movs	r2, #0
 80052c4:	2180      	movs	r1, #128	; 0x80
 80052c6:	68f8      	ldr	r0, [r7, #12]
 80052c8:	f7ff ff5a 	bl	8005180 <SPI_WaitFlagStateUntilTimeout>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d016      	beq.n	8005300 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052d6:	f043 0220 	orr.w	r2, r3, #32
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	e00f      	b.n	8005302 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	3b01      	subs	r3, #1
 80052ec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052f8:	2b80      	cmp	r3, #128	; 0x80
 80052fa:	d0f2      	beq.n	80052e2 <SPI_EndRxTxTransaction+0x52>
 80052fc:	e000      	b.n	8005300 <SPI_EndRxTxTransaction+0x70>
        break;
 80052fe:	bf00      	nop
  }

  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3718      	adds	r7, #24
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
 800530a:	bf00      	nop
 800530c:	20000008 	.word	0x20000008
 8005310:	165e9f81 	.word	0x165e9f81

08005314 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b082      	sub	sp, #8
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e03f      	b.n	80053a6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d106      	bne.n	8005340 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f7fd f828 	bl	8002390 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2224      	movs	r2, #36	; 0x24
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68da      	ldr	r2, [r3, #12]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005356:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f000 f829 	bl	80053b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	691a      	ldr	r2, [r3, #16]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800536c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	695a      	ldr	r2, [r3, #20]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800537c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68da      	ldr	r2, [r3, #12]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800538c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2220      	movs	r2, #32
 8005398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2220      	movs	r2, #32
 80053a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80053a4:	2300      	movs	r3, #0
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3708      	adds	r7, #8
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
	...

080053b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053b4:	b09f      	sub	sp, #124	; 0x7c
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	691b      	ldr	r3, [r3, #16]
 80053c0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80053c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053c6:	68d9      	ldr	r1, [r3, #12]
 80053c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	ea40 0301 	orr.w	r3, r0, r1
 80053d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80053d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053d4:	689a      	ldr	r2, [r3, #8]
 80053d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	431a      	orrs	r2, r3
 80053dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053de:	695b      	ldr	r3, [r3, #20]
 80053e0:	431a      	orrs	r2, r3
 80053e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053e4:	69db      	ldr	r3, [r3, #28]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80053ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80053f4:	f021 010c 	bic.w	r1, r1, #12
 80053f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80053fe:	430b      	orrs	r3, r1
 8005400:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005402:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	695b      	ldr	r3, [r3, #20]
 8005408:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800540c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800540e:	6999      	ldr	r1, [r3, #24]
 8005410:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	ea40 0301 	orr.w	r3, r0, r1
 8005418:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800541a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	4bc5      	ldr	r3, [pc, #788]	; (8005734 <UART_SetConfig+0x384>)
 8005420:	429a      	cmp	r2, r3
 8005422:	d004      	beq.n	800542e <UART_SetConfig+0x7e>
 8005424:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	4bc3      	ldr	r3, [pc, #780]	; (8005738 <UART_SetConfig+0x388>)
 800542a:	429a      	cmp	r2, r3
 800542c:	d103      	bne.n	8005436 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800542e:	f7fe fedb 	bl	80041e8 <HAL_RCC_GetPCLK2Freq>
 8005432:	6778      	str	r0, [r7, #116]	; 0x74
 8005434:	e002      	b.n	800543c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005436:	f7fe fec3 	bl	80041c0 <HAL_RCC_GetPCLK1Freq>
 800543a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800543c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800543e:	69db      	ldr	r3, [r3, #28]
 8005440:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005444:	f040 80b6 	bne.w	80055b4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005448:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800544a:	461c      	mov	r4, r3
 800544c:	f04f 0500 	mov.w	r5, #0
 8005450:	4622      	mov	r2, r4
 8005452:	462b      	mov	r3, r5
 8005454:	1891      	adds	r1, r2, r2
 8005456:	6439      	str	r1, [r7, #64]	; 0x40
 8005458:	415b      	adcs	r3, r3
 800545a:	647b      	str	r3, [r7, #68]	; 0x44
 800545c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005460:	1912      	adds	r2, r2, r4
 8005462:	eb45 0303 	adc.w	r3, r5, r3
 8005466:	f04f 0000 	mov.w	r0, #0
 800546a:	f04f 0100 	mov.w	r1, #0
 800546e:	00d9      	lsls	r1, r3, #3
 8005470:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005474:	00d0      	lsls	r0, r2, #3
 8005476:	4602      	mov	r2, r0
 8005478:	460b      	mov	r3, r1
 800547a:	1911      	adds	r1, r2, r4
 800547c:	6639      	str	r1, [r7, #96]	; 0x60
 800547e:	416b      	adcs	r3, r5
 8005480:	667b      	str	r3, [r7, #100]	; 0x64
 8005482:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	461a      	mov	r2, r3
 8005488:	f04f 0300 	mov.w	r3, #0
 800548c:	1891      	adds	r1, r2, r2
 800548e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005490:	415b      	adcs	r3, r3
 8005492:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005494:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005498:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800549c:	f7fb fbf4 	bl	8000c88 <__aeabi_uldivmod>
 80054a0:	4602      	mov	r2, r0
 80054a2:	460b      	mov	r3, r1
 80054a4:	4ba5      	ldr	r3, [pc, #660]	; (800573c <UART_SetConfig+0x38c>)
 80054a6:	fba3 2302 	umull	r2, r3, r3, r2
 80054aa:	095b      	lsrs	r3, r3, #5
 80054ac:	011e      	lsls	r6, r3, #4
 80054ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054b0:	461c      	mov	r4, r3
 80054b2:	f04f 0500 	mov.w	r5, #0
 80054b6:	4622      	mov	r2, r4
 80054b8:	462b      	mov	r3, r5
 80054ba:	1891      	adds	r1, r2, r2
 80054bc:	6339      	str	r1, [r7, #48]	; 0x30
 80054be:	415b      	adcs	r3, r3
 80054c0:	637b      	str	r3, [r7, #52]	; 0x34
 80054c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80054c6:	1912      	adds	r2, r2, r4
 80054c8:	eb45 0303 	adc.w	r3, r5, r3
 80054cc:	f04f 0000 	mov.w	r0, #0
 80054d0:	f04f 0100 	mov.w	r1, #0
 80054d4:	00d9      	lsls	r1, r3, #3
 80054d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80054da:	00d0      	lsls	r0, r2, #3
 80054dc:	4602      	mov	r2, r0
 80054de:	460b      	mov	r3, r1
 80054e0:	1911      	adds	r1, r2, r4
 80054e2:	65b9      	str	r1, [r7, #88]	; 0x58
 80054e4:	416b      	adcs	r3, r5
 80054e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	461a      	mov	r2, r3
 80054ee:	f04f 0300 	mov.w	r3, #0
 80054f2:	1891      	adds	r1, r2, r2
 80054f4:	62b9      	str	r1, [r7, #40]	; 0x28
 80054f6:	415b      	adcs	r3, r3
 80054f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80054fe:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005502:	f7fb fbc1 	bl	8000c88 <__aeabi_uldivmod>
 8005506:	4602      	mov	r2, r0
 8005508:	460b      	mov	r3, r1
 800550a:	4b8c      	ldr	r3, [pc, #560]	; (800573c <UART_SetConfig+0x38c>)
 800550c:	fba3 1302 	umull	r1, r3, r3, r2
 8005510:	095b      	lsrs	r3, r3, #5
 8005512:	2164      	movs	r1, #100	; 0x64
 8005514:	fb01 f303 	mul.w	r3, r1, r3
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	3332      	adds	r3, #50	; 0x32
 800551e:	4a87      	ldr	r2, [pc, #540]	; (800573c <UART_SetConfig+0x38c>)
 8005520:	fba2 2303 	umull	r2, r3, r2, r3
 8005524:	095b      	lsrs	r3, r3, #5
 8005526:	005b      	lsls	r3, r3, #1
 8005528:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800552c:	441e      	add	r6, r3
 800552e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005530:	4618      	mov	r0, r3
 8005532:	f04f 0100 	mov.w	r1, #0
 8005536:	4602      	mov	r2, r0
 8005538:	460b      	mov	r3, r1
 800553a:	1894      	adds	r4, r2, r2
 800553c:	623c      	str	r4, [r7, #32]
 800553e:	415b      	adcs	r3, r3
 8005540:	627b      	str	r3, [r7, #36]	; 0x24
 8005542:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005546:	1812      	adds	r2, r2, r0
 8005548:	eb41 0303 	adc.w	r3, r1, r3
 800554c:	f04f 0400 	mov.w	r4, #0
 8005550:	f04f 0500 	mov.w	r5, #0
 8005554:	00dd      	lsls	r5, r3, #3
 8005556:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800555a:	00d4      	lsls	r4, r2, #3
 800555c:	4622      	mov	r2, r4
 800555e:	462b      	mov	r3, r5
 8005560:	1814      	adds	r4, r2, r0
 8005562:	653c      	str	r4, [r7, #80]	; 0x50
 8005564:	414b      	adcs	r3, r1
 8005566:	657b      	str	r3, [r7, #84]	; 0x54
 8005568:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	461a      	mov	r2, r3
 800556e:	f04f 0300 	mov.w	r3, #0
 8005572:	1891      	adds	r1, r2, r2
 8005574:	61b9      	str	r1, [r7, #24]
 8005576:	415b      	adcs	r3, r3
 8005578:	61fb      	str	r3, [r7, #28]
 800557a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800557e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005582:	f7fb fb81 	bl	8000c88 <__aeabi_uldivmod>
 8005586:	4602      	mov	r2, r0
 8005588:	460b      	mov	r3, r1
 800558a:	4b6c      	ldr	r3, [pc, #432]	; (800573c <UART_SetConfig+0x38c>)
 800558c:	fba3 1302 	umull	r1, r3, r3, r2
 8005590:	095b      	lsrs	r3, r3, #5
 8005592:	2164      	movs	r1, #100	; 0x64
 8005594:	fb01 f303 	mul.w	r3, r1, r3
 8005598:	1ad3      	subs	r3, r2, r3
 800559a:	00db      	lsls	r3, r3, #3
 800559c:	3332      	adds	r3, #50	; 0x32
 800559e:	4a67      	ldr	r2, [pc, #412]	; (800573c <UART_SetConfig+0x38c>)
 80055a0:	fba2 2303 	umull	r2, r3, r2, r3
 80055a4:	095b      	lsrs	r3, r3, #5
 80055a6:	f003 0207 	and.w	r2, r3, #7
 80055aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4432      	add	r2, r6
 80055b0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80055b2:	e0b9      	b.n	8005728 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055b6:	461c      	mov	r4, r3
 80055b8:	f04f 0500 	mov.w	r5, #0
 80055bc:	4622      	mov	r2, r4
 80055be:	462b      	mov	r3, r5
 80055c0:	1891      	adds	r1, r2, r2
 80055c2:	6139      	str	r1, [r7, #16]
 80055c4:	415b      	adcs	r3, r3
 80055c6:	617b      	str	r3, [r7, #20]
 80055c8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80055cc:	1912      	adds	r2, r2, r4
 80055ce:	eb45 0303 	adc.w	r3, r5, r3
 80055d2:	f04f 0000 	mov.w	r0, #0
 80055d6:	f04f 0100 	mov.w	r1, #0
 80055da:	00d9      	lsls	r1, r3, #3
 80055dc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80055e0:	00d0      	lsls	r0, r2, #3
 80055e2:	4602      	mov	r2, r0
 80055e4:	460b      	mov	r3, r1
 80055e6:	eb12 0804 	adds.w	r8, r2, r4
 80055ea:	eb43 0905 	adc.w	r9, r3, r5
 80055ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	4618      	mov	r0, r3
 80055f4:	f04f 0100 	mov.w	r1, #0
 80055f8:	f04f 0200 	mov.w	r2, #0
 80055fc:	f04f 0300 	mov.w	r3, #0
 8005600:	008b      	lsls	r3, r1, #2
 8005602:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005606:	0082      	lsls	r2, r0, #2
 8005608:	4640      	mov	r0, r8
 800560a:	4649      	mov	r1, r9
 800560c:	f7fb fb3c 	bl	8000c88 <__aeabi_uldivmod>
 8005610:	4602      	mov	r2, r0
 8005612:	460b      	mov	r3, r1
 8005614:	4b49      	ldr	r3, [pc, #292]	; (800573c <UART_SetConfig+0x38c>)
 8005616:	fba3 2302 	umull	r2, r3, r3, r2
 800561a:	095b      	lsrs	r3, r3, #5
 800561c:	011e      	lsls	r6, r3, #4
 800561e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005620:	4618      	mov	r0, r3
 8005622:	f04f 0100 	mov.w	r1, #0
 8005626:	4602      	mov	r2, r0
 8005628:	460b      	mov	r3, r1
 800562a:	1894      	adds	r4, r2, r2
 800562c:	60bc      	str	r4, [r7, #8]
 800562e:	415b      	adcs	r3, r3
 8005630:	60fb      	str	r3, [r7, #12]
 8005632:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005636:	1812      	adds	r2, r2, r0
 8005638:	eb41 0303 	adc.w	r3, r1, r3
 800563c:	f04f 0400 	mov.w	r4, #0
 8005640:	f04f 0500 	mov.w	r5, #0
 8005644:	00dd      	lsls	r5, r3, #3
 8005646:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800564a:	00d4      	lsls	r4, r2, #3
 800564c:	4622      	mov	r2, r4
 800564e:	462b      	mov	r3, r5
 8005650:	1814      	adds	r4, r2, r0
 8005652:	64bc      	str	r4, [r7, #72]	; 0x48
 8005654:	414b      	adcs	r3, r1
 8005656:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005658:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	4618      	mov	r0, r3
 800565e:	f04f 0100 	mov.w	r1, #0
 8005662:	f04f 0200 	mov.w	r2, #0
 8005666:	f04f 0300 	mov.w	r3, #0
 800566a:	008b      	lsls	r3, r1, #2
 800566c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005670:	0082      	lsls	r2, r0, #2
 8005672:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005676:	f7fb fb07 	bl	8000c88 <__aeabi_uldivmod>
 800567a:	4602      	mov	r2, r0
 800567c:	460b      	mov	r3, r1
 800567e:	4b2f      	ldr	r3, [pc, #188]	; (800573c <UART_SetConfig+0x38c>)
 8005680:	fba3 1302 	umull	r1, r3, r3, r2
 8005684:	095b      	lsrs	r3, r3, #5
 8005686:	2164      	movs	r1, #100	; 0x64
 8005688:	fb01 f303 	mul.w	r3, r1, r3
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	011b      	lsls	r3, r3, #4
 8005690:	3332      	adds	r3, #50	; 0x32
 8005692:	4a2a      	ldr	r2, [pc, #168]	; (800573c <UART_SetConfig+0x38c>)
 8005694:	fba2 2303 	umull	r2, r3, r2, r3
 8005698:	095b      	lsrs	r3, r3, #5
 800569a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800569e:	441e      	add	r6, r3
 80056a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056a2:	4618      	mov	r0, r3
 80056a4:	f04f 0100 	mov.w	r1, #0
 80056a8:	4602      	mov	r2, r0
 80056aa:	460b      	mov	r3, r1
 80056ac:	1894      	adds	r4, r2, r2
 80056ae:	603c      	str	r4, [r7, #0]
 80056b0:	415b      	adcs	r3, r3
 80056b2:	607b      	str	r3, [r7, #4]
 80056b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056b8:	1812      	adds	r2, r2, r0
 80056ba:	eb41 0303 	adc.w	r3, r1, r3
 80056be:	f04f 0400 	mov.w	r4, #0
 80056c2:	f04f 0500 	mov.w	r5, #0
 80056c6:	00dd      	lsls	r5, r3, #3
 80056c8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80056cc:	00d4      	lsls	r4, r2, #3
 80056ce:	4622      	mov	r2, r4
 80056d0:	462b      	mov	r3, r5
 80056d2:	eb12 0a00 	adds.w	sl, r2, r0
 80056d6:	eb43 0b01 	adc.w	fp, r3, r1
 80056da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	4618      	mov	r0, r3
 80056e0:	f04f 0100 	mov.w	r1, #0
 80056e4:	f04f 0200 	mov.w	r2, #0
 80056e8:	f04f 0300 	mov.w	r3, #0
 80056ec:	008b      	lsls	r3, r1, #2
 80056ee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80056f2:	0082      	lsls	r2, r0, #2
 80056f4:	4650      	mov	r0, sl
 80056f6:	4659      	mov	r1, fp
 80056f8:	f7fb fac6 	bl	8000c88 <__aeabi_uldivmod>
 80056fc:	4602      	mov	r2, r0
 80056fe:	460b      	mov	r3, r1
 8005700:	4b0e      	ldr	r3, [pc, #56]	; (800573c <UART_SetConfig+0x38c>)
 8005702:	fba3 1302 	umull	r1, r3, r3, r2
 8005706:	095b      	lsrs	r3, r3, #5
 8005708:	2164      	movs	r1, #100	; 0x64
 800570a:	fb01 f303 	mul.w	r3, r1, r3
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	011b      	lsls	r3, r3, #4
 8005712:	3332      	adds	r3, #50	; 0x32
 8005714:	4a09      	ldr	r2, [pc, #36]	; (800573c <UART_SetConfig+0x38c>)
 8005716:	fba2 2303 	umull	r2, r3, r2, r3
 800571a:	095b      	lsrs	r3, r3, #5
 800571c:	f003 020f 	and.w	r2, r3, #15
 8005720:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4432      	add	r2, r6
 8005726:	609a      	str	r2, [r3, #8]
}
 8005728:	bf00      	nop
 800572a:	377c      	adds	r7, #124	; 0x7c
 800572c:	46bd      	mov	sp, r7
 800572e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005732:	bf00      	nop
 8005734:	40011000 	.word	0x40011000
 8005738:	40011400 	.word	0x40011400
 800573c:	51eb851f 	.word	0x51eb851f

08005740 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005744:	4904      	ldr	r1, [pc, #16]	; (8005758 <MX_FATFS_Init+0x18>)
 8005746:	4805      	ldr	r0, [pc, #20]	; (800575c <MX_FATFS_Init+0x1c>)
 8005748:	f002 fb5a 	bl	8007e00 <FATFS_LinkDriver>
 800574c:	4603      	mov	r3, r0
 800574e:	461a      	mov	r2, r3
 8005750:	4b03      	ldr	r3, [pc, #12]	; (8005760 <MX_FATFS_Init+0x20>)
 8005752:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005754:	bf00      	nop
 8005756:	bd80      	pop	{r7, pc}
 8005758:	20000868 	.word	0x20000868
 800575c:	20000014 	.word	0x20000014
 8005760:	2000086c 	.word	0x2000086c

08005764 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005764:	b480      	push	{r7}
 8005766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005768:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800576a:	4618      	mov	r0, r3
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	4603      	mov	r3, r0
 800577c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	if (SD_Init() == 1)
 800577e:	f7fc fb65 	bl	8001e4c <SD_Init>
 8005782:	4603      	mov	r3, r0
 8005784:	2b01      	cmp	r3, #1
 8005786:	d102      	bne.n	800578e <USER_initialize+0x1a>
		Stat = 0;
 8005788:	4b04      	ldr	r3, [pc, #16]	; (800579c <USER_initialize+0x28>)
 800578a:	2200      	movs	r2, #0
 800578c:	701a      	strb	r2, [r3, #0]
	else
		STA_NOINIT;
	return Stat;
 800578e:	4b03      	ldr	r3, [pc, #12]	; (800579c <USER_initialize+0x28>)
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8005794:	4618      	mov	r0, r3
 8005796:	3708      	adds	r7, #8
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}
 800579c:	20000011 	.word	0x20000011

080057a0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	4603      	mov	r3, r0
 80057a8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return Stat;
 80057aa:	4b04      	ldr	r3, [pc, #16]	; (80057bc <USER_status+0x1c>)
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	370c      	adds	r7, #12
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr
 80057bc:	20000011 	.word	0x20000011

080057c0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60b9      	str	r1, [r7, #8]
 80057c8:	607a      	str	r2, [r7, #4]
 80057ca:	603b      	str	r3, [r7, #0]
 80057cc:	4603      	mov	r3, r0
 80057ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	if (SD_Read(buff, sector*512, count) == 1)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	025b      	lsls	r3, r3, #9
 80057d4:	683a      	ldr	r2, [r7, #0]
 80057d6:	4619      	mov	r1, r3
 80057d8:	68b8      	ldr	r0, [r7, #8]
 80057da:	f7fc fbd7 	bl	8001f8c <SD_Read>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d101      	bne.n	80057e8 <USER_read+0x28>
		return RES_OK;
 80057e4:	2300      	movs	r3, #0
 80057e6:	e000      	b.n	80057ea <USER_read+0x2a>
	else
		return RES_ERROR;
 80057e8:	2301      	movs	r3, #1
  /* USER CODE END READ */
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3710      	adds	r7, #16
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}

080057f2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b084      	sub	sp, #16
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
 80057fc:	603b      	str	r3, [r7, #0]
 80057fe:	4603      	mov	r3, r0
 8005800:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
	/* USER CODE HERE */
	if (SD_Write(buff, sector*512, count) == 1)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	025b      	lsls	r3, r3, #9
 8005806:	683a      	ldr	r2, [r7, #0]
 8005808:	4619      	mov	r1, r3
 800580a:	68b8      	ldr	r0, [r7, #8]
 800580c:	f7fc fc4a 	bl	80020a4 <SD_Write>
 8005810:	4603      	mov	r3, r0
 8005812:	2b01      	cmp	r3, #1
 8005814:	d101      	bne.n	800581a <USER_write+0x28>
		return RES_OK;
 8005816:	2300      	movs	r3, #0
 8005818:	e000      	b.n	800581c <USER_write+0x2a>
	else
		return RES_ERROR;
 800581a:	2301      	movs	r3, #1
  /* USER CODE END WRITE */
}
 800581c:	4618      	mov	r0, r3
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b086      	sub	sp, #24
 8005828:	af00      	add	r7, sp, #0
 800582a:	4603      	mov	r3, r0
 800582c:	603a      	str	r2, [r7, #0]
 800582e:	71fb      	strb	r3, [r7, #7]
 8005830:	460b      	mov	r3, r1
 8005832:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	DRESULT res = RES_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	75fb      	strb	r3, [r7, #23]
	uint8_t* ptr = buff;
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	613b      	str	r3, [r7, #16]
	switch (cmd)
 800583c:	79bb      	ldrb	r3, [r7, #6]
 800583e:	2b0e      	cmp	r3, #14
 8005840:	f200 8090 	bhi.w	8005964 <USER_ioctl+0x140>
 8005844:	a201      	add	r2, pc, #4	; (adr r2, 800584c <USER_ioctl+0x28>)
 8005846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800584a:	bf00      	nop
 800584c:	08005889 	.word	0x08005889
 8005850:	0800588f 	.word	0x0800588f
 8005854:	0800589d 	.word	0x0800589d
 8005858:	080058ab 	.word	0x080058ab
 800585c:	080058b7 	.word	0x080058b7
 8005860:	080058bd 	.word	0x080058bd
 8005864:	080058c3 	.word	0x080058c3
 8005868:	080058c9 	.word	0x080058c9
 800586c:	080058cf 	.word	0x080058cf
 8005870:	08005965 	.word	0x08005965
 8005874:	08005965 	.word	0x08005965
 8005878:	080058d5 	.word	0x080058d5
 800587c:	080058f5 	.word	0x080058f5
 8005880:	08005915 	.word	0x08005915
 8005884:	0800594b 	.word	0x0800594b
	{
	/* Generic command (Used by FatFs) */
	case CTRL_SYNC : /* Complete pending write process (needed at _FS_READONLY == 0) */
		res =  RES_OK;
 8005888:	2300      	movs	r3, #0
 800588a:	75fb      	strb	r3, [r7, #23]
		break;
 800588c:	e06a      	b.n	8005964 <USER_ioctl+0x140>
	case GET_SECTOR_COUNT : /* Get media size (needed at _USE_MKFS == 1) */
		*(unsigned long*) buff = 8388608; // 2^32 / 512
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005894:	601a      	str	r2, [r3, #0]
		res =  RES_OK;
 8005896:	2300      	movs	r3, #0
 8005898:	75fb      	strb	r3, [r7, #23]
		break;
 800589a:	e063      	b.n	8005964 <USER_ioctl+0x140>
	case GET_SECTOR_SIZE : /* Get sector size (needed at _MAX_SS != _MIN_SS) */
		*(unsigned short*) buff = 512;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058a2:	801a      	strh	r2, [r3, #0]
		res =  RES_OK;
 80058a4:	2300      	movs	r3, #0
 80058a6:	75fb      	strb	r3, [r7, #23]
		break;
 80058a8:	e05c      	b.n	8005964 <USER_ioctl+0x140>
	case GET_BLOCK_SIZE : /* Get erase block size (needed at _USE_MKFS == 1) */
		*(unsigned short*) buff = 0;
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	2200      	movs	r2, #0
 80058ae:	801a      	strh	r2, [r3, #0]
		res =  RES_OK;
 80058b0:	2300      	movs	r3, #0
 80058b2:	75fb      	strb	r3, [r7, #23]
		break;
 80058b4:	e056      	b.n	8005964 <USER_ioctl+0x140>
	case CTRL_TRIM : /* Inform device that the data on the block of sectors is no longer used (needed at _USE_TRIM == 1) */
		res =  RES_OK;
 80058b6:	2300      	movs	r3, #0
 80058b8:	75fb      	strb	r3, [r7, #23]
		break;
 80058ba:	e053      	b.n	8005964 <USER_ioctl+0x140>

		/* Generic command (Not used by FatFs) */
	case CTRL_POWER : /* Get/Set power status */
		res =  RES_OK;
 80058bc:	2300      	movs	r3, #0
 80058be:	75fb      	strb	r3, [r7, #23]
		break;
 80058c0:	e050      	b.n	8005964 <USER_ioctl+0x140>
	case CTRL_LOCK : /* Lock/Unlock media removal */
		res =  RES_OK;
 80058c2:	2300      	movs	r3, #0
 80058c4:	75fb      	strb	r3, [r7, #23]
		break;
 80058c6:	e04d      	b.n	8005964 <USER_ioctl+0x140>
	case CTRL_EJECT : /* Eject media */
		res =  RES_OK;
 80058c8:	2300      	movs	r3, #0
 80058ca:	75fb      	strb	r3, [r7, #23]
		break;
 80058cc:	e04a      	b.n	8005964 <USER_ioctl+0x140>
	case CTRL_FORMAT : /* Create physical format on the media */
		res =  RES_OK;
 80058ce:	2300      	movs	r3, #0
 80058d0:	75fb      	strb	r3, [r7, #23]
		break;
 80058d2:	e047      	b.n	8005964 <USER_ioctl+0x140>
		/* MMC/SDC specific iotcl command */
	case MMC_GET_TYPE : /* Get card type */
		break;
	case MMC_GET_CSD : /* Get CSD */
		/* SEND_CSD */
		if (SD_SendCommand(9, 0) == 0 && SD_RxDataBlock((unsigned char*)buff)) res = RES_OK;
 80058d4:	2100      	movs	r1, #0
 80058d6:	2009      	movs	r0, #9
 80058d8:	f7fc fa3e 	bl	8001d58 <SD_SendCommand>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d13b      	bne.n	800595a <USER_ioctl+0x136>
 80058e2:	6838      	ldr	r0, [r7, #0]
 80058e4:	f7fc fb1e 	bl	8001f24 <SD_RxDataBlock>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d035      	beq.n	800595a <USER_ioctl+0x136>
 80058ee:	2300      	movs	r3, #0
 80058f0:	75fb      	strb	r3, [r7, #23]
		break;
 80058f2:	e032      	b.n	800595a <USER_ioctl+0x136>
	case MMC_GET_CID : /* Get CID */
		/* SEND_CID */
		if (SD_SendCommand(10, 0) == 0 && SD_RxDataBlock((unsigned char*)buff)) res = RES_OK;
 80058f4:	2100      	movs	r1, #0
 80058f6:	200a      	movs	r0, #10
 80058f8:	f7fc fa2e 	bl	8001d58 <SD_SendCommand>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d12d      	bne.n	800595e <USER_ioctl+0x13a>
 8005902:	6838      	ldr	r0, [r7, #0]
 8005904:	f7fc fb0e 	bl	8001f24 <SD_RxDataBlock>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d027      	beq.n	800595e <USER_ioctl+0x13a>
 800590e:	2300      	movs	r3, #0
 8005910:	75fb      	strb	r3, [r7, #23]
		break;
 8005912:	e024      	b.n	800595e <USER_ioctl+0x13a>
	case MMC_GET_OCR : /* Get OCR */
		/* READ_OCR */
		if (SD_SendCommand(58, 0) == 0)
 8005914:	2100      	movs	r1, #0
 8005916:	203a      	movs	r0, #58	; 0x3a
 8005918:	f7fc fa1e 	bl	8001d58 <SD_SendCommand>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d11f      	bne.n	8005962 <USER_ioctl+0x13e>
		{
			for (int n = 0; n < 4; n++)
 8005922:	2300      	movs	r3, #0
 8005924:	60fb      	str	r3, [r7, #12]
 8005926:	e00a      	b.n	800593e <USER_ioctl+0x11a>
			{
				*ptr++ = SD_ReceiveByte();
 8005928:	f7fc fa02 	bl	8001d30 <SD_ReceiveByte>
 800592c:	4601      	mov	r1, r0
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	1c5a      	adds	r2, r3, #1
 8005932:	613a      	str	r2, [r7, #16]
 8005934:	b2ca      	uxtb	r2, r1
 8005936:	701a      	strb	r2, [r3, #0]
			for (int n = 0; n < 4; n++)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	3301      	adds	r3, #1
 800593c:	60fb      	str	r3, [r7, #12]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2b03      	cmp	r3, #3
 8005942:	ddf1      	ble.n	8005928 <USER_ioctl+0x104>
			}
			res = RES_OK;
 8005944:	2300      	movs	r3, #0
 8005946:	75fb      	strb	r3, [r7, #23]
		}
		break;
 8005948:	e00b      	b.n	8005962 <USER_ioctl+0x13e>
	case MMC_GET_SDSTAT : /* Get SD status */
		*(unsigned char*)buff = Stat;
 800594a:	4b09      	ldr	r3, [pc, #36]	; (8005970 <USER_ioctl+0x14c>)
 800594c:	781b      	ldrb	r3, [r3, #0]
 800594e:	b2da      	uxtb	r2, r3
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	701a      	strb	r2, [r3, #0]
		res = RES_OK;
 8005954:	2300      	movs	r3, #0
 8005956:	75fb      	strb	r3, [r7, #23]
		break;
 8005958:	e004      	b.n	8005964 <USER_ioctl+0x140>
		break;
 800595a:	bf00      	nop
 800595c:	e002      	b.n	8005964 <USER_ioctl+0x140>
		break;
 800595e:	bf00      	nop
 8005960:	e000      	b.n	8005964 <USER_ioctl+0x140>
		break;
 8005962:	bf00      	nop

	}
	return res;
 8005964:	7dfb      	ldrb	r3, [r7, #23]
  /* USER CODE END IOCTL */
}
 8005966:	4618      	mov	r0, r3
 8005968:	3718      	adds	r7, #24
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	20000011 	.word	0x20000011

08005974 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	4603      	mov	r3, r0
 800597c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800597e:	79fb      	ldrb	r3, [r7, #7]
 8005980:	4a08      	ldr	r2, [pc, #32]	; (80059a4 <disk_status+0x30>)
 8005982:	009b      	lsls	r3, r3, #2
 8005984:	4413      	add	r3, r2
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	79fa      	ldrb	r2, [r7, #7]
 800598c:	4905      	ldr	r1, [pc, #20]	; (80059a4 <disk_status+0x30>)
 800598e:	440a      	add	r2, r1
 8005990:	7a12      	ldrb	r2, [r2, #8]
 8005992:	4610      	mov	r0, r2
 8005994:	4798      	blx	r3
 8005996:	4603      	mov	r3, r0
 8005998:	73fb      	strb	r3, [r7, #15]
  return stat;
 800599a:	7bfb      	ldrb	r3, [r7, #15]
}
 800599c:	4618      	mov	r0, r3
 800599e:	3710      	adds	r7, #16
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	20000250 	.word	0x20000250

080059a8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	4603      	mov	r3, r0
 80059b0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80059b2:	2300      	movs	r3, #0
 80059b4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80059b6:	79fb      	ldrb	r3, [r7, #7]
 80059b8:	4a0d      	ldr	r2, [pc, #52]	; (80059f0 <disk_initialize+0x48>)
 80059ba:	5cd3      	ldrb	r3, [r2, r3]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d111      	bne.n	80059e4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80059c0:	79fb      	ldrb	r3, [r7, #7]
 80059c2:	4a0b      	ldr	r2, [pc, #44]	; (80059f0 <disk_initialize+0x48>)
 80059c4:	2101      	movs	r1, #1
 80059c6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80059c8:	79fb      	ldrb	r3, [r7, #7]
 80059ca:	4a09      	ldr	r2, [pc, #36]	; (80059f0 <disk_initialize+0x48>)
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	4413      	add	r3, r2
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	79fa      	ldrb	r2, [r7, #7]
 80059d6:	4906      	ldr	r1, [pc, #24]	; (80059f0 <disk_initialize+0x48>)
 80059d8:	440a      	add	r2, r1
 80059da:	7a12      	ldrb	r2, [r2, #8]
 80059dc:	4610      	mov	r0, r2
 80059de:	4798      	blx	r3
 80059e0:	4603      	mov	r3, r0
 80059e2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80059e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3710      	adds	r7, #16
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	20000250 	.word	0x20000250

080059f4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80059f4:	b590      	push	{r4, r7, lr}
 80059f6:	b087      	sub	sp, #28
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60b9      	str	r1, [r7, #8]
 80059fc:	607a      	str	r2, [r7, #4]
 80059fe:	603b      	str	r3, [r7, #0]
 8005a00:	4603      	mov	r3, r0
 8005a02:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005a04:	7bfb      	ldrb	r3, [r7, #15]
 8005a06:	4a0a      	ldr	r2, [pc, #40]	; (8005a30 <disk_read+0x3c>)
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	4413      	add	r3, r2
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	689c      	ldr	r4, [r3, #8]
 8005a10:	7bfb      	ldrb	r3, [r7, #15]
 8005a12:	4a07      	ldr	r2, [pc, #28]	; (8005a30 <disk_read+0x3c>)
 8005a14:	4413      	add	r3, r2
 8005a16:	7a18      	ldrb	r0, [r3, #8]
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	687a      	ldr	r2, [r7, #4]
 8005a1c:	68b9      	ldr	r1, [r7, #8]
 8005a1e:	47a0      	blx	r4
 8005a20:	4603      	mov	r3, r0
 8005a22:	75fb      	strb	r3, [r7, #23]
  return res;
 8005a24:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	371c      	adds	r7, #28
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd90      	pop	{r4, r7, pc}
 8005a2e:	bf00      	nop
 8005a30:	20000250 	.word	0x20000250

08005a34 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005a34:	b590      	push	{r4, r7, lr}
 8005a36:	b087      	sub	sp, #28
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60b9      	str	r1, [r7, #8]
 8005a3c:	607a      	str	r2, [r7, #4]
 8005a3e:	603b      	str	r3, [r7, #0]
 8005a40:	4603      	mov	r3, r0
 8005a42:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005a44:	7bfb      	ldrb	r3, [r7, #15]
 8005a46:	4a0a      	ldr	r2, [pc, #40]	; (8005a70 <disk_write+0x3c>)
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	4413      	add	r3, r2
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	68dc      	ldr	r4, [r3, #12]
 8005a50:	7bfb      	ldrb	r3, [r7, #15]
 8005a52:	4a07      	ldr	r2, [pc, #28]	; (8005a70 <disk_write+0x3c>)
 8005a54:	4413      	add	r3, r2
 8005a56:	7a18      	ldrb	r0, [r3, #8]
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	68b9      	ldr	r1, [r7, #8]
 8005a5e:	47a0      	blx	r4
 8005a60:	4603      	mov	r3, r0
 8005a62:	75fb      	strb	r3, [r7, #23]
  return res;
 8005a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	371c      	adds	r7, #28
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd90      	pop	{r4, r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	20000250 	.word	0x20000250

08005a74 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	603a      	str	r2, [r7, #0]
 8005a7e:	71fb      	strb	r3, [r7, #7]
 8005a80:	460b      	mov	r3, r1
 8005a82:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005a84:	79fb      	ldrb	r3, [r7, #7]
 8005a86:	4a09      	ldr	r2, [pc, #36]	; (8005aac <disk_ioctl+0x38>)
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	4413      	add	r3, r2
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	691b      	ldr	r3, [r3, #16]
 8005a90:	79fa      	ldrb	r2, [r7, #7]
 8005a92:	4906      	ldr	r1, [pc, #24]	; (8005aac <disk_ioctl+0x38>)
 8005a94:	440a      	add	r2, r1
 8005a96:	7a10      	ldrb	r0, [r2, #8]
 8005a98:	79b9      	ldrb	r1, [r7, #6]
 8005a9a:	683a      	ldr	r2, [r7, #0]
 8005a9c:	4798      	blx	r3
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	73fb      	strb	r3, [r7, #15]
  return res;
 8005aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3710      	adds	r7, #16
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	20000250 	.word	0x20000250

08005ab0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	3301      	adds	r3, #1
 8005abc:	781b      	ldrb	r3, [r3, #0]
 8005abe:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005ac0:	89fb      	ldrh	r3, [r7, #14]
 8005ac2:	021b      	lsls	r3, r3, #8
 8005ac4:	b21a      	sxth	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	781b      	ldrb	r3, [r3, #0]
 8005aca:	b21b      	sxth	r3, r3
 8005acc:	4313      	orrs	r3, r2
 8005ace:	b21b      	sxth	r3, r3
 8005ad0:	81fb      	strh	r3, [r7, #14]
	return rv;
 8005ad2:	89fb      	ldrh	r3, [r7, #14]
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3714      	adds	r7, #20
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr

08005ae0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b085      	sub	sp, #20
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	3303      	adds	r3, #3
 8005aec:	781b      	ldrb	r3, [r3, #0]
 8005aee:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	021b      	lsls	r3, r3, #8
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	3202      	adds	r2, #2
 8005af8:	7812      	ldrb	r2, [r2, #0]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	021b      	lsls	r3, r3, #8
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	3201      	adds	r2, #1
 8005b06:	7812      	ldrb	r2, [r2, #0]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	021b      	lsls	r3, r3, #8
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	7812      	ldrb	r2, [r2, #0]
 8005b14:	4313      	orrs	r3, r2
 8005b16:	60fb      	str	r3, [r7, #12]
	return rv;
 8005b18:	68fb      	ldr	r3, [r7, #12]
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3714      	adds	r7, #20
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr

08005b26 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005b26:	b480      	push	{r7}
 8005b28:	b083      	sub	sp, #12
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
 8005b2e:	460b      	mov	r3, r1
 8005b30:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	1c5a      	adds	r2, r3, #1
 8005b36:	607a      	str	r2, [r7, #4]
 8005b38:	887a      	ldrh	r2, [r7, #2]
 8005b3a:	b2d2      	uxtb	r2, r2
 8005b3c:	701a      	strb	r2, [r3, #0]
 8005b3e:	887b      	ldrh	r3, [r7, #2]
 8005b40:	0a1b      	lsrs	r3, r3, #8
 8005b42:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	1c5a      	adds	r2, r3, #1
 8005b48:	607a      	str	r2, [r7, #4]
 8005b4a:	887a      	ldrh	r2, [r7, #2]
 8005b4c:	b2d2      	uxtb	r2, r2
 8005b4e:	701a      	strb	r2, [r3, #0]
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	1c5a      	adds	r2, r3, #1
 8005b6a:	607a      	str	r2, [r7, #4]
 8005b6c:	683a      	ldr	r2, [r7, #0]
 8005b6e:	b2d2      	uxtb	r2, r2
 8005b70:	701a      	strb	r2, [r3, #0]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	0a1b      	lsrs	r3, r3, #8
 8005b76:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	1c5a      	adds	r2, r3, #1
 8005b7c:	607a      	str	r2, [r7, #4]
 8005b7e:	683a      	ldr	r2, [r7, #0]
 8005b80:	b2d2      	uxtb	r2, r2
 8005b82:	701a      	strb	r2, [r3, #0]
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	0a1b      	lsrs	r3, r3, #8
 8005b88:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	1c5a      	adds	r2, r3, #1
 8005b8e:	607a      	str	r2, [r7, #4]
 8005b90:	683a      	ldr	r2, [r7, #0]
 8005b92:	b2d2      	uxtb	r2, r2
 8005b94:	701a      	strb	r2, [r3, #0]
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	0a1b      	lsrs	r3, r3, #8
 8005b9a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	1c5a      	adds	r2, r3, #1
 8005ba0:	607a      	str	r2, [r7, #4]
 8005ba2:	683a      	ldr	r2, [r7, #0]
 8005ba4:	b2d2      	uxtb	r2, r2
 8005ba6:	701a      	strb	r2, [r3, #0]
}
 8005ba8:	bf00      	nop
 8005baa:	370c      	adds	r7, #12
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005bb4:	b480      	push	{r7}
 8005bb6:	b087      	sub	sp, #28
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d00d      	beq.n	8005bea <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	1c53      	adds	r3, r2, #1
 8005bd2:	613b      	str	r3, [r7, #16]
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	1c59      	adds	r1, r3, #1
 8005bd8:	6179      	str	r1, [r7, #20]
 8005bda:	7812      	ldrb	r2, [r2, #0]
 8005bdc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	3b01      	subs	r3, #1
 8005be2:	607b      	str	r3, [r7, #4]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d1f1      	bne.n	8005bce <mem_cpy+0x1a>
	}
}
 8005bea:	bf00      	nop
 8005bec:	371c      	adds	r7, #28
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr

08005bf6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005bf6:	b480      	push	{r7}
 8005bf8:	b087      	sub	sp, #28
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	60f8      	str	r0, [r7, #12]
 8005bfe:	60b9      	str	r1, [r7, #8]
 8005c00:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	1c5a      	adds	r2, r3, #1
 8005c0a:	617a      	str	r2, [r7, #20]
 8005c0c:	68ba      	ldr	r2, [r7, #8]
 8005c0e:	b2d2      	uxtb	r2, r2
 8005c10:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	3b01      	subs	r3, #1
 8005c16:	607b      	str	r3, [r7, #4]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1f3      	bne.n	8005c06 <mem_set+0x10>
}
 8005c1e:	bf00      	nop
 8005c20:	bf00      	nop
 8005c22:	371c      	adds	r7, #28
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005c2c:	b480      	push	{r7}
 8005c2e:	b089      	sub	sp, #36	; 0x24
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	61fb      	str	r3, [r7, #28]
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005c40:	2300      	movs	r3, #0
 8005c42:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	1c5a      	adds	r2, r3, #1
 8005c48:	61fa      	str	r2, [r7, #28]
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	1c5a      	adds	r2, r3, #1
 8005c52:	61ba      	str	r2, [r7, #24]
 8005c54:	781b      	ldrb	r3, [r3, #0]
 8005c56:	1acb      	subs	r3, r1, r3
 8005c58:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	3b01      	subs	r3, #1
 8005c5e:	607b      	str	r3, [r7, #4]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d002      	beq.n	8005c6c <mem_cmp+0x40>
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d0eb      	beq.n	8005c44 <mem_cmp+0x18>

	return r;
 8005c6c:	697b      	ldr	r3, [r7, #20]
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3724      	adds	r7, #36	; 0x24
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr

08005c7a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005c7a:	b480      	push	{r7}
 8005c7c:	b083      	sub	sp, #12
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
 8005c82:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005c84:	e002      	b.n	8005c8c <chk_chr+0x12>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	3301      	adds	r3, #1
 8005c8a:	607b      	str	r3, [r7, #4]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	781b      	ldrb	r3, [r3, #0]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d005      	beq.n	8005ca0 <chk_chr+0x26>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	781b      	ldrb	r3, [r3, #0]
 8005c98:	461a      	mov	r2, r3
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d1f2      	bne.n	8005c86 <chk_chr+0xc>
	return *str;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	781b      	ldrb	r3, [r3, #0]
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	370c      	adds	r7, #12
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr

08005cb0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b085      	sub	sp, #20
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005cba:	2300      	movs	r3, #0
 8005cbc:	60bb      	str	r3, [r7, #8]
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	60fb      	str	r3, [r7, #12]
 8005cc2:	e029      	b.n	8005d18 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005cc4:	4a27      	ldr	r2, [pc, #156]	; (8005d64 <chk_lock+0xb4>)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	011b      	lsls	r3, r3, #4
 8005cca:	4413      	add	r3, r2
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d01d      	beq.n	8005d0e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005cd2:	4a24      	ldr	r2, [pc, #144]	; (8005d64 <chk_lock+0xb4>)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	011b      	lsls	r3, r3, #4
 8005cd8:	4413      	add	r3, r2
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d116      	bne.n	8005d12 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005ce4:	4a1f      	ldr	r2, [pc, #124]	; (8005d64 <chk_lock+0xb4>)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	011b      	lsls	r3, r3, #4
 8005cea:	4413      	add	r3, r2
 8005cec:	3304      	adds	r3, #4
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d10c      	bne.n	8005d12 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005cf8:	4a1a      	ldr	r2, [pc, #104]	; (8005d64 <chk_lock+0xb4>)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	011b      	lsls	r3, r3, #4
 8005cfe:	4413      	add	r3, r2
 8005d00:	3308      	adds	r3, #8
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d102      	bne.n	8005d12 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005d0c:	e007      	b.n	8005d1e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	3301      	adds	r3, #1
 8005d16:	60fb      	str	r3, [r7, #12]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d9d2      	bls.n	8005cc4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2b02      	cmp	r3, #2
 8005d22:	d109      	bne.n	8005d38 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d102      	bne.n	8005d30 <chk_lock+0x80>
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d101      	bne.n	8005d34 <chk_lock+0x84>
 8005d30:	2300      	movs	r3, #0
 8005d32:	e010      	b.n	8005d56 <chk_lock+0xa6>
 8005d34:	2312      	movs	r3, #18
 8005d36:	e00e      	b.n	8005d56 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d108      	bne.n	8005d50 <chk_lock+0xa0>
 8005d3e:	4a09      	ldr	r2, [pc, #36]	; (8005d64 <chk_lock+0xb4>)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	011b      	lsls	r3, r3, #4
 8005d44:	4413      	add	r3, r2
 8005d46:	330c      	adds	r3, #12
 8005d48:	881b      	ldrh	r3, [r3, #0]
 8005d4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d4e:	d101      	bne.n	8005d54 <chk_lock+0xa4>
 8005d50:	2310      	movs	r3, #16
 8005d52:	e000      	b.n	8005d56 <chk_lock+0xa6>
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3714      	adds	r7, #20
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr
 8005d62:	bf00      	nop
 8005d64:	20000230 	.word	0x20000230

08005d68 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	607b      	str	r3, [r7, #4]
 8005d72:	e002      	b.n	8005d7a <enq_lock+0x12>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	3301      	adds	r3, #1
 8005d78:	607b      	str	r3, [r7, #4]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d806      	bhi.n	8005d8e <enq_lock+0x26>
 8005d80:	4a09      	ldr	r2, [pc, #36]	; (8005da8 <enq_lock+0x40>)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	011b      	lsls	r3, r3, #4
 8005d86:	4413      	add	r3, r2
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1f2      	bne.n	8005d74 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	bf14      	ite	ne
 8005d94:	2301      	movne	r3, #1
 8005d96:	2300      	moveq	r3, #0
 8005d98:	b2db      	uxtb	r3, r3
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	370c      	adds	r7, #12
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	20000230 	.word	0x20000230

08005dac <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b085      	sub	sp, #20
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005db6:	2300      	movs	r3, #0
 8005db8:	60fb      	str	r3, [r7, #12]
 8005dba:	e01f      	b.n	8005dfc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005dbc:	4a41      	ldr	r2, [pc, #260]	; (8005ec4 <inc_lock+0x118>)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	011b      	lsls	r3, r3, #4
 8005dc2:	4413      	add	r3, r2
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d113      	bne.n	8005df6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8005dce:	4a3d      	ldr	r2, [pc, #244]	; (8005ec4 <inc_lock+0x118>)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	011b      	lsls	r3, r3, #4
 8005dd4:	4413      	add	r3, r2
 8005dd6:	3304      	adds	r3, #4
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d109      	bne.n	8005df6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8005de2:	4a38      	ldr	r2, [pc, #224]	; (8005ec4 <inc_lock+0x118>)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	011b      	lsls	r3, r3, #4
 8005de8:	4413      	add	r3, r2
 8005dea:	3308      	adds	r3, #8
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d006      	beq.n	8005e04 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	3301      	adds	r3, #1
 8005dfa:	60fb      	str	r3, [r7, #12]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d9dc      	bls.n	8005dbc <inc_lock+0x10>
 8005e02:	e000      	b.n	8005e06 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005e04:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2b02      	cmp	r3, #2
 8005e0a:	d132      	bne.n	8005e72 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	60fb      	str	r3, [r7, #12]
 8005e10:	e002      	b.n	8005e18 <inc_lock+0x6c>
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	3301      	adds	r3, #1
 8005e16:	60fb      	str	r3, [r7, #12]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d806      	bhi.n	8005e2c <inc_lock+0x80>
 8005e1e:	4a29      	ldr	r2, [pc, #164]	; (8005ec4 <inc_lock+0x118>)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	011b      	lsls	r3, r3, #4
 8005e24:	4413      	add	r3, r2
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d1f2      	bne.n	8005e12 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d101      	bne.n	8005e36 <inc_lock+0x8a>
 8005e32:	2300      	movs	r3, #0
 8005e34:	e040      	b.n	8005eb8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	4922      	ldr	r1, [pc, #136]	; (8005ec4 <inc_lock+0x118>)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	011b      	lsls	r3, r3, #4
 8005e40:	440b      	add	r3, r1
 8005e42:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	689a      	ldr	r2, [r3, #8]
 8005e48:	491e      	ldr	r1, [pc, #120]	; (8005ec4 <inc_lock+0x118>)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	011b      	lsls	r3, r3, #4
 8005e4e:	440b      	add	r3, r1
 8005e50:	3304      	adds	r3, #4
 8005e52:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	695a      	ldr	r2, [r3, #20]
 8005e58:	491a      	ldr	r1, [pc, #104]	; (8005ec4 <inc_lock+0x118>)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	011b      	lsls	r3, r3, #4
 8005e5e:	440b      	add	r3, r1
 8005e60:	3308      	adds	r3, #8
 8005e62:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005e64:	4a17      	ldr	r2, [pc, #92]	; (8005ec4 <inc_lock+0x118>)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	011b      	lsls	r3, r3, #4
 8005e6a:	4413      	add	r3, r2
 8005e6c:	330c      	adds	r3, #12
 8005e6e:	2200      	movs	r2, #0
 8005e70:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d009      	beq.n	8005e8c <inc_lock+0xe0>
 8005e78:	4a12      	ldr	r2, [pc, #72]	; (8005ec4 <inc_lock+0x118>)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	011b      	lsls	r3, r3, #4
 8005e7e:	4413      	add	r3, r2
 8005e80:	330c      	adds	r3, #12
 8005e82:	881b      	ldrh	r3, [r3, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d001      	beq.n	8005e8c <inc_lock+0xe0>
 8005e88:	2300      	movs	r3, #0
 8005e8a:	e015      	b.n	8005eb8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d108      	bne.n	8005ea4 <inc_lock+0xf8>
 8005e92:	4a0c      	ldr	r2, [pc, #48]	; (8005ec4 <inc_lock+0x118>)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	011b      	lsls	r3, r3, #4
 8005e98:	4413      	add	r3, r2
 8005e9a:	330c      	adds	r3, #12
 8005e9c:	881b      	ldrh	r3, [r3, #0]
 8005e9e:	3301      	adds	r3, #1
 8005ea0:	b29a      	uxth	r2, r3
 8005ea2:	e001      	b.n	8005ea8 <inc_lock+0xfc>
 8005ea4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005ea8:	4906      	ldr	r1, [pc, #24]	; (8005ec4 <inc_lock+0x118>)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	011b      	lsls	r3, r3, #4
 8005eae:	440b      	add	r3, r1
 8005eb0:	330c      	adds	r3, #12
 8005eb2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	3301      	adds	r3, #1
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3714      	adds	r7, #20
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr
 8005ec4:	20000230 	.word	0x20000230

08005ec8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b085      	sub	sp, #20
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	3b01      	subs	r3, #1
 8005ed4:	607b      	str	r3, [r7, #4]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d825      	bhi.n	8005f28 <dec_lock+0x60>
		n = Files[i].ctr;
 8005edc:	4a17      	ldr	r2, [pc, #92]	; (8005f3c <dec_lock+0x74>)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	011b      	lsls	r3, r3, #4
 8005ee2:	4413      	add	r3, r2
 8005ee4:	330c      	adds	r3, #12
 8005ee6:	881b      	ldrh	r3, [r3, #0]
 8005ee8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005eea:	89fb      	ldrh	r3, [r7, #14]
 8005eec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ef0:	d101      	bne.n	8005ef6 <dec_lock+0x2e>
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005ef6:	89fb      	ldrh	r3, [r7, #14]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d002      	beq.n	8005f02 <dec_lock+0x3a>
 8005efc:	89fb      	ldrh	r3, [r7, #14]
 8005efe:	3b01      	subs	r3, #1
 8005f00:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005f02:	4a0e      	ldr	r2, [pc, #56]	; (8005f3c <dec_lock+0x74>)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	011b      	lsls	r3, r3, #4
 8005f08:	4413      	add	r3, r2
 8005f0a:	330c      	adds	r3, #12
 8005f0c:	89fa      	ldrh	r2, [r7, #14]
 8005f0e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005f10:	89fb      	ldrh	r3, [r7, #14]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d105      	bne.n	8005f22 <dec_lock+0x5a>
 8005f16:	4a09      	ldr	r2, [pc, #36]	; (8005f3c <dec_lock+0x74>)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	011b      	lsls	r3, r3, #4
 8005f1c:	4413      	add	r3, r2
 8005f1e:	2200      	movs	r2, #0
 8005f20:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005f22:	2300      	movs	r3, #0
 8005f24:	737b      	strb	r3, [r7, #13]
 8005f26:	e001      	b.n	8005f2c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005f28:	2302      	movs	r3, #2
 8005f2a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005f2c:	7b7b      	ldrb	r3, [r7, #13]
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3714      	adds	r7, #20
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr
 8005f3a:	bf00      	nop
 8005f3c:	20000230 	.word	0x20000230

08005f40 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005f48:	2300      	movs	r3, #0
 8005f4a:	60fb      	str	r3, [r7, #12]
 8005f4c:	e010      	b.n	8005f70 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005f4e:	4a0d      	ldr	r2, [pc, #52]	; (8005f84 <clear_lock+0x44>)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	011b      	lsls	r3, r3, #4
 8005f54:	4413      	add	r3, r2
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d105      	bne.n	8005f6a <clear_lock+0x2a>
 8005f5e:	4a09      	ldr	r2, [pc, #36]	; (8005f84 <clear_lock+0x44>)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	011b      	lsls	r3, r3, #4
 8005f64:	4413      	add	r3, r2
 8005f66:	2200      	movs	r2, #0
 8005f68:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	3301      	adds	r3, #1
 8005f6e:	60fb      	str	r3, [r7, #12]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d9eb      	bls.n	8005f4e <clear_lock+0xe>
	}
}
 8005f76:	bf00      	nop
 8005f78:	bf00      	nop
 8005f7a:	3714      	adds	r7, #20
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr
 8005f84:	20000230 	.word	0x20000230

08005f88 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b086      	sub	sp, #24
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005f90:	2300      	movs	r3, #0
 8005f92:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	78db      	ldrb	r3, [r3, #3]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d034      	beq.n	8006006 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	7858      	ldrb	r0, [r3, #1]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005fac:	2301      	movs	r3, #1
 8005fae:	697a      	ldr	r2, [r7, #20]
 8005fb0:	f7ff fd40 	bl	8005a34 <disk_write>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d002      	beq.n	8005fc0 <sync_window+0x38>
			res = FR_DISK_ERR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	73fb      	strb	r3, [r7, #15]
 8005fbe:	e022      	b.n	8006006 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6a1b      	ldr	r3, [r3, #32]
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	1ad2      	subs	r2, r2, r3
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	699b      	ldr	r3, [r3, #24]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d217      	bcs.n	8006006 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	789b      	ldrb	r3, [r3, #2]
 8005fda:	613b      	str	r3, [r7, #16]
 8005fdc:	e010      	b.n	8006000 <sync_window+0x78>
					wsect += fs->fsize;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	4413      	add	r3, r2
 8005fe6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	7858      	ldrb	r0, [r3, #1]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	697a      	ldr	r2, [r7, #20]
 8005ff6:	f7ff fd1d 	bl	8005a34 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	3b01      	subs	r3, #1
 8005ffe:	613b      	str	r3, [r7, #16]
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	2b01      	cmp	r3, #1
 8006004:	d8eb      	bhi.n	8005fde <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006006:	7bfb      	ldrb	r3, [r7, #15]
}
 8006008:	4618      	mov	r0, r3
 800600a:	3718      	adds	r7, #24
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800601a:	2300      	movs	r3, #0
 800601c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006022:	683a      	ldr	r2, [r7, #0]
 8006024:	429a      	cmp	r2, r3
 8006026:	d01b      	beq.n	8006060 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f7ff ffad 	bl	8005f88 <sync_window>
 800602e:	4603      	mov	r3, r0
 8006030:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006032:	7bfb      	ldrb	r3, [r7, #15]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d113      	bne.n	8006060 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	7858      	ldrb	r0, [r3, #1]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006042:	2301      	movs	r3, #1
 8006044:	683a      	ldr	r2, [r7, #0]
 8006046:	f7ff fcd5 	bl	80059f4 <disk_read>
 800604a:	4603      	mov	r3, r0
 800604c:	2b00      	cmp	r3, #0
 800604e:	d004      	beq.n	800605a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006050:	f04f 33ff 	mov.w	r3, #4294967295
 8006054:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006056:	2301      	movs	r3, #1
 8006058:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	683a      	ldr	r2, [r7, #0]
 800605e:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8006060:	7bfb      	ldrb	r3, [r7, #15]
}
 8006062:	4618      	mov	r0, r3
 8006064:	3710      	adds	r7, #16
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
	...

0800606c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f7ff ff87 	bl	8005f88 <sync_window>
 800607a:	4603      	mov	r3, r0
 800607c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800607e:	7bfb      	ldrb	r3, [r7, #15]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d158      	bne.n	8006136 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	781b      	ldrb	r3, [r3, #0]
 8006088:	2b03      	cmp	r3, #3
 800608a:	d148      	bne.n	800611e <sync_fs+0xb2>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	791b      	ldrb	r3, [r3, #4]
 8006090:	2b01      	cmp	r3, #1
 8006092:	d144      	bne.n	800611e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	3330      	adds	r3, #48	; 0x30
 8006098:	f44f 7200 	mov.w	r2, #512	; 0x200
 800609c:	2100      	movs	r1, #0
 800609e:	4618      	mov	r0, r3
 80060a0:	f7ff fda9 	bl	8005bf6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	3330      	adds	r3, #48	; 0x30
 80060a8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80060ac:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80060b0:	4618      	mov	r0, r3
 80060b2:	f7ff fd38 	bl	8005b26 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	3330      	adds	r3, #48	; 0x30
 80060ba:	4921      	ldr	r1, [pc, #132]	; (8006140 <sync_fs+0xd4>)
 80060bc:	4618      	mov	r0, r3
 80060be:	f7ff fd4d 	bl	8005b5c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	3330      	adds	r3, #48	; 0x30
 80060c6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80060ca:	491e      	ldr	r1, [pc, #120]	; (8006144 <sync_fs+0xd8>)
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7ff fd45 	bl	8005b5c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	3330      	adds	r3, #48	; 0x30
 80060d6:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	691b      	ldr	r3, [r3, #16]
 80060de:	4619      	mov	r1, r3
 80060e0:	4610      	mov	r0, r2
 80060e2:	f7ff fd3b 	bl	8005b5c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	3330      	adds	r3, #48	; 0x30
 80060ea:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	4619      	mov	r1, r3
 80060f4:	4610      	mov	r0, r2
 80060f6:	f7ff fd31 	bl	8005b5c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	69db      	ldr	r3, [r3, #28]
 80060fe:	1c5a      	adds	r2, r3, #1
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	7858      	ldrb	r0, [r3, #1]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006112:	2301      	movs	r3, #1
 8006114:	f7ff fc8e 	bl	8005a34 <disk_write>
			fs->fsi_flag = 0;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	785b      	ldrb	r3, [r3, #1]
 8006122:	2200      	movs	r2, #0
 8006124:	2100      	movs	r1, #0
 8006126:	4618      	mov	r0, r3
 8006128:	f7ff fca4 	bl	8005a74 <disk_ioctl>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d001      	beq.n	8006136 <sync_fs+0xca>
 8006132:	2301      	movs	r3, #1
 8006134:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006136:	7bfb      	ldrb	r3, [r7, #15]
}
 8006138:	4618      	mov	r0, r3
 800613a:	3710      	adds	r7, #16
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}
 8006140:	41615252 	.word	0x41615252
 8006144:	61417272 	.word	0x61417272

08006148 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	3b02      	subs	r3, #2
 8006156:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	695b      	ldr	r3, [r3, #20]
 800615c:	3b02      	subs	r3, #2
 800615e:	683a      	ldr	r2, [r7, #0]
 8006160:	429a      	cmp	r2, r3
 8006162:	d301      	bcc.n	8006168 <clust2sect+0x20>
 8006164:	2300      	movs	r3, #0
 8006166:	e008      	b.n	800617a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	895b      	ldrh	r3, [r3, #10]
 800616c:	461a      	mov	r2, r3
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	fb03 f202 	mul.w	r2, r3, r2
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006178:	4413      	add	r3, r2
}
 800617a:	4618      	mov	r0, r3
 800617c:	370c      	adds	r7, #12
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr

08006186 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b086      	sub	sp, #24
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
 800618e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	2b01      	cmp	r3, #1
 800619a:	d904      	bls.n	80061a6 <get_fat+0x20>
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	695b      	ldr	r3, [r3, #20]
 80061a0:	683a      	ldr	r2, [r7, #0]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d302      	bcc.n	80061ac <get_fat+0x26>
		val = 1;	/* Internal error */
 80061a6:	2301      	movs	r3, #1
 80061a8:	617b      	str	r3, [r7, #20]
 80061aa:	e08f      	b.n	80062cc <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80061ac:	f04f 33ff 	mov.w	r3, #4294967295
 80061b0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	2b03      	cmp	r3, #3
 80061b8:	d062      	beq.n	8006280 <get_fat+0xfa>
 80061ba:	2b03      	cmp	r3, #3
 80061bc:	dc7c      	bgt.n	80062b8 <get_fat+0x132>
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d002      	beq.n	80061c8 <get_fat+0x42>
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d042      	beq.n	800624c <get_fat+0xc6>
 80061c6:	e077      	b.n	80062b8 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	60fb      	str	r3, [r7, #12]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	085b      	lsrs	r3, r3, #1
 80061d0:	68fa      	ldr	r2, [r7, #12]
 80061d2:	4413      	add	r3, r2
 80061d4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	6a1a      	ldr	r2, [r3, #32]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	0a5b      	lsrs	r3, r3, #9
 80061de:	4413      	add	r3, r2
 80061e0:	4619      	mov	r1, r3
 80061e2:	6938      	ldr	r0, [r7, #16]
 80061e4:	f7ff ff14 	bl	8006010 <move_window>
 80061e8:	4603      	mov	r3, r0
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d167      	bne.n	80062be <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	1c5a      	adds	r2, r3, #1
 80061f2:	60fa      	str	r2, [r7, #12]
 80061f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	4413      	add	r3, r2
 80061fc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006200:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	6a1a      	ldr	r2, [r3, #32]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	0a5b      	lsrs	r3, r3, #9
 800620a:	4413      	add	r3, r2
 800620c:	4619      	mov	r1, r3
 800620e:	6938      	ldr	r0, [r7, #16]
 8006210:	f7ff fefe 	bl	8006010 <move_window>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d153      	bne.n	80062c2 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006220:	693a      	ldr	r2, [r7, #16]
 8006222:	4413      	add	r3, r2
 8006224:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006228:	021b      	lsls	r3, r3, #8
 800622a:	461a      	mov	r2, r3
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	4313      	orrs	r3, r2
 8006230:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	f003 0301 	and.w	r3, r3, #1
 8006238:	2b00      	cmp	r3, #0
 800623a:	d002      	beq.n	8006242 <get_fat+0xbc>
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	091b      	lsrs	r3, r3, #4
 8006240:	e002      	b.n	8006248 <get_fat+0xc2>
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006248:	617b      	str	r3, [r7, #20]
			break;
 800624a:	e03f      	b.n	80062cc <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	6a1a      	ldr	r2, [r3, #32]
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	0a1b      	lsrs	r3, r3, #8
 8006254:	4413      	add	r3, r2
 8006256:	4619      	mov	r1, r3
 8006258:	6938      	ldr	r0, [r7, #16]
 800625a:	f7ff fed9 	bl	8006010 <move_window>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d130      	bne.n	80062c6 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	005b      	lsls	r3, r3, #1
 800626e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8006272:	4413      	add	r3, r2
 8006274:	4618      	mov	r0, r3
 8006276:	f7ff fc1b 	bl	8005ab0 <ld_word>
 800627a:	4603      	mov	r3, r0
 800627c:	617b      	str	r3, [r7, #20]
			break;
 800627e:	e025      	b.n	80062cc <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	6a1a      	ldr	r2, [r3, #32]
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	09db      	lsrs	r3, r3, #7
 8006288:	4413      	add	r3, r2
 800628a:	4619      	mov	r1, r3
 800628c:	6938      	ldr	r0, [r7, #16]
 800628e:	f7ff febf 	bl	8006010 <move_window>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d118      	bne.n	80062ca <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80062a6:	4413      	add	r3, r2
 80062a8:	4618      	mov	r0, r3
 80062aa:	f7ff fc19 	bl	8005ae0 <ld_dword>
 80062ae:	4603      	mov	r3, r0
 80062b0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80062b4:	617b      	str	r3, [r7, #20]
			break;
 80062b6:	e009      	b.n	80062cc <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80062b8:	2301      	movs	r3, #1
 80062ba:	617b      	str	r3, [r7, #20]
 80062bc:	e006      	b.n	80062cc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80062be:	bf00      	nop
 80062c0:	e004      	b.n	80062cc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80062c2:	bf00      	nop
 80062c4:	e002      	b.n	80062cc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80062c6:	bf00      	nop
 80062c8:	e000      	b.n	80062cc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80062ca:	bf00      	nop
		}
	}

	return val;
 80062cc:	697b      	ldr	r3, [r7, #20]
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3718      	adds	r7, #24
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}

080062d6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80062d6:	b590      	push	{r4, r7, lr}
 80062d8:	b089      	sub	sp, #36	; 0x24
 80062da:	af00      	add	r7, sp, #0
 80062dc:	60f8      	str	r0, [r7, #12]
 80062de:	60b9      	str	r1, [r7, #8]
 80062e0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80062e2:	2302      	movs	r3, #2
 80062e4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	f240 80d2 	bls.w	8006492 <put_fat+0x1bc>
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	695b      	ldr	r3, [r3, #20]
 80062f2:	68ba      	ldr	r2, [r7, #8]
 80062f4:	429a      	cmp	r2, r3
 80062f6:	f080 80cc 	bcs.w	8006492 <put_fat+0x1bc>
		switch (fs->fs_type) {
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	781b      	ldrb	r3, [r3, #0]
 80062fe:	2b03      	cmp	r3, #3
 8006300:	f000 8096 	beq.w	8006430 <put_fat+0x15a>
 8006304:	2b03      	cmp	r3, #3
 8006306:	f300 80cd 	bgt.w	80064a4 <put_fat+0x1ce>
 800630a:	2b01      	cmp	r3, #1
 800630c:	d002      	beq.n	8006314 <put_fat+0x3e>
 800630e:	2b02      	cmp	r3, #2
 8006310:	d06e      	beq.n	80063f0 <put_fat+0x11a>
 8006312:	e0c7      	b.n	80064a4 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	61bb      	str	r3, [r7, #24]
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	085b      	lsrs	r3, r3, #1
 800631c:	69ba      	ldr	r2, [r7, #24]
 800631e:	4413      	add	r3, r2
 8006320:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6a1a      	ldr	r2, [r3, #32]
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	0a5b      	lsrs	r3, r3, #9
 800632a:	4413      	add	r3, r2
 800632c:	4619      	mov	r1, r3
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	f7ff fe6e 	bl	8006010 <move_window>
 8006334:	4603      	mov	r3, r0
 8006336:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006338:	7ffb      	ldrb	r3, [r7, #31]
 800633a:	2b00      	cmp	r3, #0
 800633c:	f040 80ab 	bne.w	8006496 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	1c59      	adds	r1, r3, #1
 800634a:	61b9      	str	r1, [r7, #24]
 800634c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006350:	4413      	add	r3, r2
 8006352:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	f003 0301 	and.w	r3, r3, #1
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00d      	beq.n	800637a <put_fat+0xa4>
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	781b      	ldrb	r3, [r3, #0]
 8006362:	b25b      	sxtb	r3, r3
 8006364:	f003 030f 	and.w	r3, r3, #15
 8006368:	b25a      	sxtb	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	b2db      	uxtb	r3, r3
 800636e:	011b      	lsls	r3, r3, #4
 8006370:	b25b      	sxtb	r3, r3
 8006372:	4313      	orrs	r3, r2
 8006374:	b25b      	sxtb	r3, r3
 8006376:	b2db      	uxtb	r3, r3
 8006378:	e001      	b.n	800637e <put_fat+0xa8>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	b2db      	uxtb	r3, r3
 800637e:	697a      	ldr	r2, [r7, #20]
 8006380:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2201      	movs	r2, #1
 8006386:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6a1a      	ldr	r2, [r3, #32]
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	0a5b      	lsrs	r3, r3, #9
 8006390:	4413      	add	r3, r2
 8006392:	4619      	mov	r1, r3
 8006394:	68f8      	ldr	r0, [r7, #12]
 8006396:	f7ff fe3b 	bl	8006010 <move_window>
 800639a:	4603      	mov	r3, r0
 800639c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800639e:	7ffb      	ldrb	r3, [r7, #31]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d17a      	bne.n	800649a <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063b0:	4413      	add	r3, r2
 80063b2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	f003 0301 	and.w	r3, r3, #1
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d003      	beq.n	80063c6 <put_fat+0xf0>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	091b      	lsrs	r3, r3, #4
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	e00e      	b.n	80063e4 <put_fat+0x10e>
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	781b      	ldrb	r3, [r3, #0]
 80063ca:	b25b      	sxtb	r3, r3
 80063cc:	f023 030f 	bic.w	r3, r3, #15
 80063d0:	b25a      	sxtb	r2, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	0a1b      	lsrs	r3, r3, #8
 80063d6:	b25b      	sxtb	r3, r3
 80063d8:	f003 030f 	and.w	r3, r3, #15
 80063dc:	b25b      	sxtb	r3, r3
 80063de:	4313      	orrs	r3, r2
 80063e0:	b25b      	sxtb	r3, r3
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	697a      	ldr	r2, [r7, #20]
 80063e6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2201      	movs	r2, #1
 80063ec:	70da      	strb	r2, [r3, #3]
			break;
 80063ee:	e059      	b.n	80064a4 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6a1a      	ldr	r2, [r3, #32]
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	0a1b      	lsrs	r3, r3, #8
 80063f8:	4413      	add	r3, r2
 80063fa:	4619      	mov	r1, r3
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	f7ff fe07 	bl	8006010 <move_window>
 8006402:	4603      	mov	r3, r0
 8006404:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006406:	7ffb      	ldrb	r3, [r7, #31]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d148      	bne.n	800649e <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	005b      	lsls	r3, r3, #1
 8006416:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800641a:	4413      	add	r3, r2
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	b292      	uxth	r2, r2
 8006420:	4611      	mov	r1, r2
 8006422:	4618      	mov	r0, r3
 8006424:	f7ff fb7f 	bl	8005b26 <st_word>
			fs->wflag = 1;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2201      	movs	r2, #1
 800642c:	70da      	strb	r2, [r3, #3]
			break;
 800642e:	e039      	b.n	80064a4 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6a1a      	ldr	r2, [r3, #32]
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	09db      	lsrs	r3, r3, #7
 8006438:	4413      	add	r3, r2
 800643a:	4619      	mov	r1, r3
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f7ff fde7 	bl	8006010 <move_window>
 8006442:	4603      	mov	r3, r0
 8006444:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006446:	7ffb      	ldrb	r3, [r7, #31]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d12a      	bne.n	80064a2 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	009b      	lsls	r3, r3, #2
 800645c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006460:	4413      	add	r3, r2
 8006462:	4618      	mov	r0, r3
 8006464:	f7ff fb3c 	bl	8005ae0 <ld_dword>
 8006468:	4603      	mov	r3, r0
 800646a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800646e:	4323      	orrs	r3, r4
 8006470:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	009b      	lsls	r3, r3, #2
 800647c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006480:	4413      	add	r3, r2
 8006482:	6879      	ldr	r1, [r7, #4]
 8006484:	4618      	mov	r0, r3
 8006486:	f7ff fb69 	bl	8005b5c <st_dword>
			fs->wflag = 1;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2201      	movs	r2, #1
 800648e:	70da      	strb	r2, [r3, #3]
			break;
 8006490:	e008      	b.n	80064a4 <put_fat+0x1ce>
		}
	}
 8006492:	bf00      	nop
 8006494:	e006      	b.n	80064a4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006496:	bf00      	nop
 8006498:	e004      	b.n	80064a4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800649a:	bf00      	nop
 800649c:	e002      	b.n	80064a4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800649e:	bf00      	nop
 80064a0:	e000      	b.n	80064a4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80064a2:	bf00      	nop
	return res;
 80064a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3724      	adds	r7, #36	; 0x24
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd90      	pop	{r4, r7, pc}

080064ae <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80064ae:	b580      	push	{r7, lr}
 80064b0:	b088      	sub	sp, #32
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	60f8      	str	r0, [r7, #12]
 80064b6:	60b9      	str	r1, [r7, #8]
 80064b8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80064ba:	2300      	movs	r3, #0
 80064bc:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d904      	bls.n	80064d4 <remove_chain+0x26>
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	695b      	ldr	r3, [r3, #20]
 80064ce:	68ba      	ldr	r2, [r7, #8]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d301      	bcc.n	80064d8 <remove_chain+0x2a>
 80064d4:	2302      	movs	r3, #2
 80064d6:	e04b      	b.n	8006570 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00c      	beq.n	80064f8 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80064de:	f04f 32ff 	mov.w	r2, #4294967295
 80064e2:	6879      	ldr	r1, [r7, #4]
 80064e4:	69b8      	ldr	r0, [r7, #24]
 80064e6:	f7ff fef6 	bl	80062d6 <put_fat>
 80064ea:	4603      	mov	r3, r0
 80064ec:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80064ee:	7ffb      	ldrb	r3, [r7, #31]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d001      	beq.n	80064f8 <remove_chain+0x4a>
 80064f4:	7ffb      	ldrb	r3, [r7, #31]
 80064f6:	e03b      	b.n	8006570 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80064f8:	68b9      	ldr	r1, [r7, #8]
 80064fa:	68f8      	ldr	r0, [r7, #12]
 80064fc:	f7ff fe43 	bl	8006186 <get_fat>
 8006500:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d031      	beq.n	800656c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d101      	bne.n	8006512 <remove_chain+0x64>
 800650e:	2302      	movs	r3, #2
 8006510:	e02e      	b.n	8006570 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006518:	d101      	bne.n	800651e <remove_chain+0x70>
 800651a:	2301      	movs	r3, #1
 800651c:	e028      	b.n	8006570 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800651e:	2200      	movs	r2, #0
 8006520:	68b9      	ldr	r1, [r7, #8]
 8006522:	69b8      	ldr	r0, [r7, #24]
 8006524:	f7ff fed7 	bl	80062d6 <put_fat>
 8006528:	4603      	mov	r3, r0
 800652a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800652c:	7ffb      	ldrb	r3, [r7, #31]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d001      	beq.n	8006536 <remove_chain+0x88>
 8006532:	7ffb      	ldrb	r3, [r7, #31]
 8006534:	e01c      	b.n	8006570 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	691a      	ldr	r2, [r3, #16]
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	695b      	ldr	r3, [r3, #20]
 800653e:	3b02      	subs	r3, #2
 8006540:	429a      	cmp	r2, r3
 8006542:	d20b      	bcs.n	800655c <remove_chain+0xae>
			fs->free_clst++;
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	1c5a      	adds	r2, r3, #1
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	791b      	ldrb	r3, [r3, #4]
 8006552:	f043 0301 	orr.w	r3, r3, #1
 8006556:	b2da      	uxtb	r2, r3
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	695b      	ldr	r3, [r3, #20]
 8006564:	68ba      	ldr	r2, [r7, #8]
 8006566:	429a      	cmp	r2, r3
 8006568:	d3c6      	bcc.n	80064f8 <remove_chain+0x4a>
 800656a:	e000      	b.n	800656e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800656c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800656e:	2300      	movs	r3, #0
}
 8006570:	4618      	mov	r0, r3
 8006572:	3720      	adds	r7, #32
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}

08006578 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b088      	sub	sp, #32
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10d      	bne.n	80065aa <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	68db      	ldr	r3, [r3, #12]
 8006592:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006594:	69bb      	ldr	r3, [r7, #24]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d004      	beq.n	80065a4 <create_chain+0x2c>
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	695b      	ldr	r3, [r3, #20]
 800659e:	69ba      	ldr	r2, [r7, #24]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d31b      	bcc.n	80065dc <create_chain+0x64>
 80065a4:	2301      	movs	r3, #1
 80065a6:	61bb      	str	r3, [r7, #24]
 80065a8:	e018      	b.n	80065dc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80065aa:	6839      	ldr	r1, [r7, #0]
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f7ff fdea 	bl	8006186 <get_fat>
 80065b2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d801      	bhi.n	80065be <create_chain+0x46>
 80065ba:	2301      	movs	r3, #1
 80065bc:	e070      	b.n	80066a0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c4:	d101      	bne.n	80065ca <create_chain+0x52>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	e06a      	b.n	80066a0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	695b      	ldr	r3, [r3, #20]
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d201      	bcs.n	80065d8 <create_chain+0x60>
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	e063      	b.n	80066a0 <create_chain+0x128>
		scl = clst;
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80065e0:	69fb      	ldr	r3, [r7, #28]
 80065e2:	3301      	adds	r3, #1
 80065e4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	695b      	ldr	r3, [r3, #20]
 80065ea:	69fa      	ldr	r2, [r7, #28]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d307      	bcc.n	8006600 <create_chain+0x88>
				ncl = 2;
 80065f0:	2302      	movs	r3, #2
 80065f2:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80065f4:	69fa      	ldr	r2, [r7, #28]
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d901      	bls.n	8006600 <create_chain+0x88>
 80065fc:	2300      	movs	r3, #0
 80065fe:	e04f      	b.n	80066a0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006600:	69f9      	ldr	r1, [r7, #28]
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f7ff fdbf 	bl	8006186 <get_fat>
 8006608:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d00e      	beq.n	800662e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2b01      	cmp	r3, #1
 8006614:	d003      	beq.n	800661e <create_chain+0xa6>
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800661c:	d101      	bne.n	8006622 <create_chain+0xaa>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	e03e      	b.n	80066a0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8006622:	69fa      	ldr	r2, [r7, #28]
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	429a      	cmp	r2, r3
 8006628:	d1da      	bne.n	80065e0 <create_chain+0x68>
 800662a:	2300      	movs	r3, #0
 800662c:	e038      	b.n	80066a0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800662e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8006630:	f04f 32ff 	mov.w	r2, #4294967295
 8006634:	69f9      	ldr	r1, [r7, #28]
 8006636:	6938      	ldr	r0, [r7, #16]
 8006638:	f7ff fe4d 	bl	80062d6 <put_fat>
 800663c:	4603      	mov	r3, r0
 800663e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8006640:	7dfb      	ldrb	r3, [r7, #23]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d109      	bne.n	800665a <create_chain+0xe2>
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d006      	beq.n	800665a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800664c:	69fa      	ldr	r2, [r7, #28]
 800664e:	6839      	ldr	r1, [r7, #0]
 8006650:	6938      	ldr	r0, [r7, #16]
 8006652:	f7ff fe40 	bl	80062d6 <put_fat>
 8006656:	4603      	mov	r3, r0
 8006658:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800665a:	7dfb      	ldrb	r3, [r7, #23]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d116      	bne.n	800668e <create_chain+0x116>
		fs->last_clst = ncl;
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	69fa      	ldr	r2, [r7, #28]
 8006664:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	691a      	ldr	r2, [r3, #16]
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	3b02      	subs	r3, #2
 8006670:	429a      	cmp	r2, r3
 8006672:	d804      	bhi.n	800667e <create_chain+0x106>
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	1e5a      	subs	r2, r3, #1
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	791b      	ldrb	r3, [r3, #4]
 8006682:	f043 0301 	orr.w	r3, r3, #1
 8006686:	b2da      	uxtb	r2, r3
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	711a      	strb	r2, [r3, #4]
 800668c:	e007      	b.n	800669e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800668e:	7dfb      	ldrb	r3, [r7, #23]
 8006690:	2b01      	cmp	r3, #1
 8006692:	d102      	bne.n	800669a <create_chain+0x122>
 8006694:	f04f 33ff 	mov.w	r3, #4294967295
 8006698:	e000      	b.n	800669c <create_chain+0x124>
 800669a:	2301      	movs	r3, #1
 800669c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800669e:	69fb      	ldr	r3, [r7, #28]
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3720      	adds	r7, #32
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b087      	sub	sp, #28
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066bc:	3304      	adds	r3, #4
 80066be:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	0a5b      	lsrs	r3, r3, #9
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	8952      	ldrh	r2, [r2, #10]
 80066c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80066cc:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	1d1a      	adds	r2, r3, #4
 80066d2:	613a      	str	r2, [r7, #16]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <clmt_clust+0x3a>
 80066de:	2300      	movs	r3, #0
 80066e0:	e010      	b.n	8006704 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80066e2:	697a      	ldr	r2, [r7, #20]
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d307      	bcc.n	80066fa <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80066ea:	697a      	ldr	r2, [r7, #20]
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	1ad3      	subs	r3, r2, r3
 80066f0:	617b      	str	r3, [r7, #20]
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	3304      	adds	r3, #4
 80066f6:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80066f8:	e7e9      	b.n	80066ce <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80066fa:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	4413      	add	r3, r2
}
 8006704:	4618      	mov	r0, r3
 8006706:	371c      	adds	r7, #28
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr

08006710 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b086      	sub	sp, #24
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006726:	d204      	bcs.n	8006732 <dir_sdi+0x22>
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	f003 031f 	and.w	r3, r3, #31
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <dir_sdi+0x26>
		return FR_INT_ERR;
 8006732:	2302      	movs	r3, #2
 8006734:	e063      	b.n	80067fe <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	683a      	ldr	r2, [r7, #0]
 800673a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d106      	bne.n	8006756 <dir_sdi+0x46>
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	2b02      	cmp	r3, #2
 800674e:	d902      	bls.n	8006756 <dir_sdi+0x46>
		clst = fs->dirbase;
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006754:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d10c      	bne.n	8006776 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	095b      	lsrs	r3, r3, #5
 8006760:	693a      	ldr	r2, [r7, #16]
 8006762:	8912      	ldrh	r2, [r2, #8]
 8006764:	4293      	cmp	r3, r2
 8006766:	d301      	bcc.n	800676c <dir_sdi+0x5c>
 8006768:	2302      	movs	r3, #2
 800676a:	e048      	b.n	80067fe <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	61da      	str	r2, [r3, #28]
 8006774:	e029      	b.n	80067ca <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	895b      	ldrh	r3, [r3, #10]
 800677a:	025b      	lsls	r3, r3, #9
 800677c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800677e:	e019      	b.n	80067b4 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6979      	ldr	r1, [r7, #20]
 8006784:	4618      	mov	r0, r3
 8006786:	f7ff fcfe 	bl	8006186 <get_fat>
 800678a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006792:	d101      	bne.n	8006798 <dir_sdi+0x88>
 8006794:	2301      	movs	r3, #1
 8006796:	e032      	b.n	80067fe <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	2b01      	cmp	r3, #1
 800679c:	d904      	bls.n	80067a8 <dir_sdi+0x98>
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	697a      	ldr	r2, [r7, #20]
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d301      	bcc.n	80067ac <dir_sdi+0x9c>
 80067a8:	2302      	movs	r3, #2
 80067aa:	e028      	b.n	80067fe <dir_sdi+0xee>
			ofs -= csz;
 80067ac:	683a      	ldr	r2, [r7, #0]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80067b4:	683a      	ldr	r2, [r7, #0]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d2e1      	bcs.n	8006780 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80067bc:	6979      	ldr	r1, [r7, #20]
 80067be:	6938      	ldr	r0, [r7, #16]
 80067c0:	f7ff fcc2 	bl	8006148 <clust2sect>
 80067c4:	4602      	mov	r2, r0
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	697a      	ldr	r2, [r7, #20]
 80067ce:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	69db      	ldr	r3, [r3, #28]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d101      	bne.n	80067dc <dir_sdi+0xcc>
 80067d8:	2302      	movs	r3, #2
 80067da:	e010      	b.n	80067fe <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	69da      	ldr	r2, [r3, #28]
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	0a5b      	lsrs	r3, r3, #9
 80067e4:	441a      	add	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067f6:	441a      	add	r2, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3718      	adds	r7, #24
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}

08006806 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006806:	b580      	push	{r7, lr}
 8006808:	b086      	sub	sp, #24
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
 800680e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	695b      	ldr	r3, [r3, #20]
 800681a:	3320      	adds	r3, #32
 800681c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	69db      	ldr	r3, [r3, #28]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d003      	beq.n	800682e <dir_next+0x28>
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800682c:	d301      	bcc.n	8006832 <dir_next+0x2c>
 800682e:	2304      	movs	r3, #4
 8006830:	e0aa      	b.n	8006988 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006838:	2b00      	cmp	r3, #0
 800683a:	f040 8098 	bne.w	800696e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	69db      	ldr	r3, [r3, #28]
 8006842:	1c5a      	adds	r2, r3, #1
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	699b      	ldr	r3, [r3, #24]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d10b      	bne.n	8006868 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	095b      	lsrs	r3, r3, #5
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	8912      	ldrh	r2, [r2, #8]
 8006858:	4293      	cmp	r3, r2
 800685a:	f0c0 8088 	bcc.w	800696e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	61da      	str	r2, [r3, #28]
 8006864:	2304      	movs	r3, #4
 8006866:	e08f      	b.n	8006988 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	0a5b      	lsrs	r3, r3, #9
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	8952      	ldrh	r2, [r2, #10]
 8006870:	3a01      	subs	r2, #1
 8006872:	4013      	ands	r3, r2
 8006874:	2b00      	cmp	r3, #0
 8006876:	d17a      	bne.n	800696e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	699b      	ldr	r3, [r3, #24]
 800687e:	4619      	mov	r1, r3
 8006880:	4610      	mov	r0, r2
 8006882:	f7ff fc80 	bl	8006186 <get_fat>
 8006886:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	2b01      	cmp	r3, #1
 800688c:	d801      	bhi.n	8006892 <dir_next+0x8c>
 800688e:	2302      	movs	r3, #2
 8006890:	e07a      	b.n	8006988 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006898:	d101      	bne.n	800689e <dir_next+0x98>
 800689a:	2301      	movs	r3, #1
 800689c:	e074      	b.n	8006988 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	695b      	ldr	r3, [r3, #20]
 80068a2:	697a      	ldr	r2, [r7, #20]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d358      	bcc.n	800695a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d104      	bne.n	80068b8 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	61da      	str	r2, [r3, #28]
 80068b4:	2304      	movs	r3, #4
 80068b6:	e067      	b.n	8006988 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	699b      	ldr	r3, [r3, #24]
 80068be:	4619      	mov	r1, r3
 80068c0:	4610      	mov	r0, r2
 80068c2:	f7ff fe59 	bl	8006578 <create_chain>
 80068c6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d101      	bne.n	80068d2 <dir_next+0xcc>
 80068ce:	2307      	movs	r3, #7
 80068d0:	e05a      	b.n	8006988 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d101      	bne.n	80068dc <dir_next+0xd6>
 80068d8:	2302      	movs	r3, #2
 80068da:	e055      	b.n	8006988 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e2:	d101      	bne.n	80068e8 <dir_next+0xe2>
 80068e4:	2301      	movs	r3, #1
 80068e6:	e04f      	b.n	8006988 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80068e8:	68f8      	ldr	r0, [r7, #12]
 80068ea:	f7ff fb4d 	bl	8005f88 <sync_window>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d001      	beq.n	80068f8 <dir_next+0xf2>
 80068f4:	2301      	movs	r3, #1
 80068f6:	e047      	b.n	8006988 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	3330      	adds	r3, #48	; 0x30
 80068fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006900:	2100      	movs	r1, #0
 8006902:	4618      	mov	r0, r3
 8006904:	f7ff f977 	bl	8005bf6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006908:	2300      	movs	r3, #0
 800690a:	613b      	str	r3, [r7, #16]
 800690c:	6979      	ldr	r1, [r7, #20]
 800690e:	68f8      	ldr	r0, [r7, #12]
 8006910:	f7ff fc1a 	bl	8006148 <clust2sect>
 8006914:	4602      	mov	r2, r0
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	62da      	str	r2, [r3, #44]	; 0x2c
 800691a:	e012      	b.n	8006942 <dir_next+0x13c>
						fs->wflag = 1;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2201      	movs	r2, #1
 8006920:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006922:	68f8      	ldr	r0, [r7, #12]
 8006924:	f7ff fb30 	bl	8005f88 <sync_window>
 8006928:	4603      	mov	r3, r0
 800692a:	2b00      	cmp	r3, #0
 800692c:	d001      	beq.n	8006932 <dir_next+0x12c>
 800692e:	2301      	movs	r3, #1
 8006930:	e02a      	b.n	8006988 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	3301      	adds	r3, #1
 8006936:	613b      	str	r3, [r7, #16]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800693c:	1c5a      	adds	r2, r3, #1
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	62da      	str	r2, [r3, #44]	; 0x2c
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	895b      	ldrh	r3, [r3, #10]
 8006946:	461a      	mov	r2, r3
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	4293      	cmp	r3, r2
 800694c:	d3e6      	bcc.n	800691c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	1ad2      	subs	r2, r2, r3
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	697a      	ldr	r2, [r7, #20]
 800695e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006960:	6979      	ldr	r1, [r7, #20]
 8006962:	68f8      	ldr	r0, [r7, #12]
 8006964:	f7ff fbf0 	bl	8006148 <clust2sect>
 8006968:	4602      	mov	r2, r0
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	68ba      	ldr	r2, [r7, #8]
 8006972:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006980:	441a      	add	r2, r3
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006986:	2300      	movs	r3, #0
}
 8006988:	4618      	mov	r0, r3
 800698a:	3718      	adds	r7, #24
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}

08006990 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80069a0:	2100      	movs	r1, #0
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f7ff feb4 	bl	8006710 <dir_sdi>
 80069a8:	4603      	mov	r3, r0
 80069aa:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80069ac:	7dfb      	ldrb	r3, [r7, #23]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d12b      	bne.n	8006a0a <dir_alloc+0x7a>
		n = 0;
 80069b2:	2300      	movs	r3, #0
 80069b4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	69db      	ldr	r3, [r3, #28]
 80069ba:	4619      	mov	r1, r3
 80069bc:	68f8      	ldr	r0, [r7, #12]
 80069be:	f7ff fb27 	bl	8006010 <move_window>
 80069c2:	4603      	mov	r3, r0
 80069c4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80069c6:	7dfb      	ldrb	r3, [r7, #23]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d11d      	bne.n	8006a08 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6a1b      	ldr	r3, [r3, #32]
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	2be5      	cmp	r3, #229	; 0xe5
 80069d4:	d004      	beq.n	80069e0 <dir_alloc+0x50>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d107      	bne.n	80069f0 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	3301      	adds	r3, #1
 80069e4:	613b      	str	r3, [r7, #16]
 80069e6:	693a      	ldr	r2, [r7, #16]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d102      	bne.n	80069f4 <dir_alloc+0x64>
 80069ee:	e00c      	b.n	8006a0a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80069f0:	2300      	movs	r3, #0
 80069f2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80069f4:	2101      	movs	r1, #1
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f7ff ff05 	bl	8006806 <dir_next>
 80069fc:	4603      	mov	r3, r0
 80069fe:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8006a00:	7dfb      	ldrb	r3, [r7, #23]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d0d7      	beq.n	80069b6 <dir_alloc+0x26>
 8006a06:	e000      	b.n	8006a0a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006a08:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006a0a:	7dfb      	ldrb	r3, [r7, #23]
 8006a0c:	2b04      	cmp	r3, #4
 8006a0e:	d101      	bne.n	8006a14 <dir_alloc+0x84>
 8006a10:	2307      	movs	r3, #7
 8006a12:	75fb      	strb	r3, [r7, #23]
	return res;
 8006a14:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3718      	adds	r7, #24
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}

08006a1e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8006a1e:	b580      	push	{r7, lr}
 8006a20:	b084      	sub	sp, #16
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
 8006a26:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	331a      	adds	r3, #26
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f7ff f83f 	bl	8005ab0 <ld_word>
 8006a32:	4603      	mov	r3, r0
 8006a34:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	2b03      	cmp	r3, #3
 8006a3c:	d109      	bne.n	8006a52 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	3314      	adds	r3, #20
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7ff f834 	bl	8005ab0 <ld_word>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	041b      	lsls	r3, r3, #16
 8006a4c:	68fa      	ldr	r2, [r7, #12]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8006a52:	68fb      	ldr	r3, [r7, #12]
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	3710      	adds	r7, #16
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	331a      	adds	r3, #26
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	b292      	uxth	r2, r2
 8006a70:	4611      	mov	r1, r2
 8006a72:	4618      	mov	r0, r3
 8006a74:	f7ff f857 	bl	8005b26 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	781b      	ldrb	r3, [r3, #0]
 8006a7c:	2b03      	cmp	r3, #3
 8006a7e:	d109      	bne.n	8006a94 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	f103 0214 	add.w	r2, r3, #20
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	0c1b      	lsrs	r3, r3, #16
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	4610      	mov	r0, r2
 8006a90:	f7ff f849 	bl	8005b26 <st_word>
	}
}
 8006a94:	bf00      	nop
 8006a96:	3710      	adds	r7, #16
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006aaa:	2100      	movs	r1, #0
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f7ff fe2f 	bl	8006710 <dir_sdi>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006ab6:	7dfb      	ldrb	r3, [r7, #23]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d001      	beq.n	8006ac0 <dir_find+0x24>
 8006abc:	7dfb      	ldrb	r3, [r7, #23]
 8006abe:	e03e      	b.n	8006b3e <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	69db      	ldr	r3, [r3, #28]
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	6938      	ldr	r0, [r7, #16]
 8006ac8:	f7ff faa2 	bl	8006010 <move_window>
 8006acc:	4603      	mov	r3, r0
 8006ace:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006ad0:	7dfb      	ldrb	r3, [r7, #23]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d12f      	bne.n	8006b36 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6a1b      	ldr	r3, [r3, #32]
 8006ada:	781b      	ldrb	r3, [r3, #0]
 8006adc:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006ade:	7bfb      	ldrb	r3, [r7, #15]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d102      	bne.n	8006aea <dir_find+0x4e>
 8006ae4:	2304      	movs	r3, #4
 8006ae6:	75fb      	strb	r3, [r7, #23]
 8006ae8:	e028      	b.n	8006b3c <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	330b      	adds	r3, #11
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006af6:	b2da      	uxtb	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a1b      	ldr	r3, [r3, #32]
 8006b00:	330b      	adds	r3, #11
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	f003 0308 	and.w	r3, r3, #8
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d10a      	bne.n	8006b22 <dir_find+0x86>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6a18      	ldr	r0, [r3, #32]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	3324      	adds	r3, #36	; 0x24
 8006b14:	220b      	movs	r2, #11
 8006b16:	4619      	mov	r1, r3
 8006b18:	f7ff f888 	bl	8005c2c <mem_cmp>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d00b      	beq.n	8006b3a <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006b22:	2100      	movs	r1, #0
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f7ff fe6e 	bl	8006806 <dir_next>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006b2e:	7dfb      	ldrb	r3, [r7, #23]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d0c5      	beq.n	8006ac0 <dir_find+0x24>
 8006b34:	e002      	b.n	8006b3c <dir_find+0xa0>
		if (res != FR_OK) break;
 8006b36:	bf00      	nop
 8006b38:	e000      	b.n	8006b3c <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006b3a:	bf00      	nop

	return res;
 8006b3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3718      	adds	r7, #24
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}

08006b46 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b084      	sub	sp, #16
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8006b54:	2101      	movs	r1, #1
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f7ff ff1a 	bl	8006990 <dir_alloc>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006b60:	7bfb      	ldrb	r3, [r7, #15]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d11c      	bne.n	8006ba0 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	69db      	ldr	r3, [r3, #28]
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	68b8      	ldr	r0, [r7, #8]
 8006b6e:	f7ff fa4f 	bl	8006010 <move_window>
 8006b72:	4603      	mov	r3, r0
 8006b74:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006b76:	7bfb      	ldrb	r3, [r7, #15]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d111      	bne.n	8006ba0 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6a1b      	ldr	r3, [r3, #32]
 8006b80:	2220      	movs	r2, #32
 8006b82:	2100      	movs	r1, #0
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7ff f836 	bl	8005bf6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6a18      	ldr	r0, [r3, #32]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	3324      	adds	r3, #36	; 0x24
 8006b92:	220b      	movs	r2, #11
 8006b94:	4619      	mov	r1, r3
 8006b96:	f7ff f80d 	bl	8005bb4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3710      	adds	r7, #16
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}
	...

08006bac <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b088      	sub	sp, #32
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	60fb      	str	r3, [r7, #12]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	3324      	adds	r3, #36	; 0x24
 8006bc0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8006bc2:	220b      	movs	r2, #11
 8006bc4:	2120      	movs	r1, #32
 8006bc6:	68b8      	ldr	r0, [r7, #8]
 8006bc8:	f7ff f815 	bl	8005bf6 <mem_set>
	si = i = 0; ni = 8;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	613b      	str	r3, [r7, #16]
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	61fb      	str	r3, [r7, #28]
 8006bd4:	2308      	movs	r3, #8
 8006bd6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8006bd8:	69fb      	ldr	r3, [r7, #28]
 8006bda:	1c5a      	adds	r2, r3, #1
 8006bdc:	61fa      	str	r2, [r7, #28]
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	4413      	add	r3, r2
 8006be2:	781b      	ldrb	r3, [r3, #0]
 8006be4:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006be6:	7efb      	ldrb	r3, [r7, #27]
 8006be8:	2b20      	cmp	r3, #32
 8006bea:	d94e      	bls.n	8006c8a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8006bec:	7efb      	ldrb	r3, [r7, #27]
 8006bee:	2b2f      	cmp	r3, #47	; 0x2f
 8006bf0:	d006      	beq.n	8006c00 <create_name+0x54>
 8006bf2:	7efb      	ldrb	r3, [r7, #27]
 8006bf4:	2b5c      	cmp	r3, #92	; 0x5c
 8006bf6:	d110      	bne.n	8006c1a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006bf8:	e002      	b.n	8006c00 <create_name+0x54>
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	3301      	adds	r3, #1
 8006bfe:	61fb      	str	r3, [r7, #28]
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	69fb      	ldr	r3, [r7, #28]
 8006c04:	4413      	add	r3, r2
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	2b2f      	cmp	r3, #47	; 0x2f
 8006c0a:	d0f6      	beq.n	8006bfa <create_name+0x4e>
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	4413      	add	r3, r2
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	2b5c      	cmp	r3, #92	; 0x5c
 8006c16:	d0f0      	beq.n	8006bfa <create_name+0x4e>
			break;
 8006c18:	e038      	b.n	8006c8c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8006c1a:	7efb      	ldrb	r3, [r7, #27]
 8006c1c:	2b2e      	cmp	r3, #46	; 0x2e
 8006c1e:	d003      	beq.n	8006c28 <create_name+0x7c>
 8006c20:	693a      	ldr	r2, [r7, #16]
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d30c      	bcc.n	8006c42 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	2b0b      	cmp	r3, #11
 8006c2c:	d002      	beq.n	8006c34 <create_name+0x88>
 8006c2e:	7efb      	ldrb	r3, [r7, #27]
 8006c30:	2b2e      	cmp	r3, #46	; 0x2e
 8006c32:	d001      	beq.n	8006c38 <create_name+0x8c>
 8006c34:	2306      	movs	r3, #6
 8006c36:	e044      	b.n	8006cc2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8006c38:	2308      	movs	r3, #8
 8006c3a:	613b      	str	r3, [r7, #16]
 8006c3c:	230b      	movs	r3, #11
 8006c3e:	617b      	str	r3, [r7, #20]
			continue;
 8006c40:	e022      	b.n	8006c88 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8006c42:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	da04      	bge.n	8006c54 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8006c4a:	7efb      	ldrb	r3, [r7, #27]
 8006c4c:	3b80      	subs	r3, #128	; 0x80
 8006c4e:	4a1f      	ldr	r2, [pc, #124]	; (8006ccc <create_name+0x120>)
 8006c50:	5cd3      	ldrb	r3, [r2, r3]
 8006c52:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8006c54:	7efb      	ldrb	r3, [r7, #27]
 8006c56:	4619      	mov	r1, r3
 8006c58:	481d      	ldr	r0, [pc, #116]	; (8006cd0 <create_name+0x124>)
 8006c5a:	f7ff f80e 	bl	8005c7a <chk_chr>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d001      	beq.n	8006c68 <create_name+0xbc>
 8006c64:	2306      	movs	r3, #6
 8006c66:	e02c      	b.n	8006cc2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8006c68:	7efb      	ldrb	r3, [r7, #27]
 8006c6a:	2b60      	cmp	r3, #96	; 0x60
 8006c6c:	d905      	bls.n	8006c7a <create_name+0xce>
 8006c6e:	7efb      	ldrb	r3, [r7, #27]
 8006c70:	2b7a      	cmp	r3, #122	; 0x7a
 8006c72:	d802      	bhi.n	8006c7a <create_name+0xce>
 8006c74:	7efb      	ldrb	r3, [r7, #27]
 8006c76:	3b20      	subs	r3, #32
 8006c78:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	1c5a      	adds	r2, r3, #1
 8006c7e:	613a      	str	r2, [r7, #16]
 8006c80:	68ba      	ldr	r2, [r7, #8]
 8006c82:	4413      	add	r3, r2
 8006c84:	7efa      	ldrb	r2, [r7, #27]
 8006c86:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8006c88:	e7a6      	b.n	8006bd8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006c8a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8006c8c:	68fa      	ldr	r2, [r7, #12]
 8006c8e:	69fb      	ldr	r3, [r7, #28]
 8006c90:	441a      	add	r2, r3
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d101      	bne.n	8006ca0 <create_name+0xf4>
 8006c9c:	2306      	movs	r3, #6
 8006c9e:	e010      	b.n	8006cc2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	781b      	ldrb	r3, [r3, #0]
 8006ca4:	2be5      	cmp	r3, #229	; 0xe5
 8006ca6:	d102      	bne.n	8006cae <create_name+0x102>
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	2205      	movs	r2, #5
 8006cac:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006cae:	7efb      	ldrb	r3, [r7, #27]
 8006cb0:	2b20      	cmp	r3, #32
 8006cb2:	d801      	bhi.n	8006cb8 <create_name+0x10c>
 8006cb4:	2204      	movs	r2, #4
 8006cb6:	e000      	b.n	8006cba <create_name+0x10e>
 8006cb8:	2200      	movs	r2, #0
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	330b      	adds	r3, #11
 8006cbe:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8006cc0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3720      	adds	r7, #32
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	0800ac5c 	.word	0x0800ac5c
 8006cd0:	0800abf8 	.word	0x0800abf8

08006cd4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006ce8:	e002      	b.n	8006cf0 <follow_path+0x1c>
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	3301      	adds	r3, #1
 8006cee:	603b      	str	r3, [r7, #0]
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	2b2f      	cmp	r3, #47	; 0x2f
 8006cf6:	d0f8      	beq.n	8006cea <follow_path+0x16>
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	2b5c      	cmp	r3, #92	; 0x5c
 8006cfe:	d0f4      	beq.n	8006cea <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	2200      	movs	r2, #0
 8006d04:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	781b      	ldrb	r3, [r3, #0]
 8006d0a:	2b1f      	cmp	r3, #31
 8006d0c:	d80a      	bhi.n	8006d24 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2280      	movs	r2, #128	; 0x80
 8006d12:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8006d16:	2100      	movs	r1, #0
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f7ff fcf9 	bl	8006710 <dir_sdi>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	75fb      	strb	r3, [r7, #23]
 8006d22:	e043      	b.n	8006dac <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006d24:	463b      	mov	r3, r7
 8006d26:	4619      	mov	r1, r3
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f7ff ff3f 	bl	8006bac <create_name>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006d32:	7dfb      	ldrb	r3, [r7, #23]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d134      	bne.n	8006da2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f7ff feaf 	bl	8006a9c <dir_find>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006d48:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006d4a:	7dfb      	ldrb	r3, [r7, #23]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d00a      	beq.n	8006d66 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006d50:	7dfb      	ldrb	r3, [r7, #23]
 8006d52:	2b04      	cmp	r3, #4
 8006d54:	d127      	bne.n	8006da6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006d56:	7afb      	ldrb	r3, [r7, #11]
 8006d58:	f003 0304 	and.w	r3, r3, #4
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d122      	bne.n	8006da6 <follow_path+0xd2>
 8006d60:	2305      	movs	r3, #5
 8006d62:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006d64:	e01f      	b.n	8006da6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006d66:	7afb      	ldrb	r3, [r7, #11]
 8006d68:	f003 0304 	and.w	r3, r3, #4
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d11c      	bne.n	8006daa <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006d70:	693b      	ldr	r3, [r7, #16]
 8006d72:	799b      	ldrb	r3, [r3, #6]
 8006d74:	f003 0310 	and.w	r3, r3, #16
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d102      	bne.n	8006d82 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006d7c:	2305      	movs	r3, #5
 8006d7e:	75fb      	strb	r3, [r7, #23]
 8006d80:	e014      	b.n	8006dac <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	695b      	ldr	r3, [r3, #20]
 8006d8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d90:	4413      	add	r3, r2
 8006d92:	4619      	mov	r1, r3
 8006d94:	68f8      	ldr	r0, [r7, #12]
 8006d96:	f7ff fe42 	bl	8006a1e <ld_clust>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006da0:	e7c0      	b.n	8006d24 <follow_path+0x50>
			if (res != FR_OK) break;
 8006da2:	bf00      	nop
 8006da4:	e002      	b.n	8006dac <follow_path+0xd8>
				break;
 8006da6:	bf00      	nop
 8006da8:	e000      	b.n	8006dac <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006daa:	bf00      	nop
			}
		}
	}

	return res;
 8006dac:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3718      	adds	r7, #24
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006db6:	b480      	push	{r7}
 8006db8:	b087      	sub	sp, #28
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8006dc2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d031      	beq.n	8006e30 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	617b      	str	r3, [r7, #20]
 8006dd2:	e002      	b.n	8006dda <get_ldnumber+0x24>
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	617b      	str	r3, [r7, #20]
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	781b      	ldrb	r3, [r3, #0]
 8006dde:	2b20      	cmp	r3, #32
 8006de0:	d903      	bls.n	8006dea <get_ldnumber+0x34>
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	781b      	ldrb	r3, [r3, #0]
 8006de6:	2b3a      	cmp	r3, #58	; 0x3a
 8006de8:	d1f4      	bne.n	8006dd4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	2b3a      	cmp	r3, #58	; 0x3a
 8006df0:	d11c      	bne.n	8006e2c <get_ldnumber+0x76>
			tp = *path;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	1c5a      	adds	r2, r3, #1
 8006dfc:	60fa      	str	r2, [r7, #12]
 8006dfe:	781b      	ldrb	r3, [r3, #0]
 8006e00:	3b30      	subs	r3, #48	; 0x30
 8006e02:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	2b09      	cmp	r3, #9
 8006e08:	d80e      	bhi.n	8006e28 <get_ldnumber+0x72>
 8006e0a:	68fa      	ldr	r2, [r7, #12]
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d10a      	bne.n	8006e28 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d107      	bne.n	8006e28 <get_ldnumber+0x72>
					vol = (int)i;
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	3301      	adds	r3, #1
 8006e20:	617b      	str	r3, [r7, #20]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	697a      	ldr	r2, [r7, #20]
 8006e26:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	e002      	b.n	8006e32 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006e30:	693b      	ldr	r3, [r7, #16]
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	371c      	adds	r7, #28
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr
	...

08006e40 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b082      	sub	sp, #8
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	70da      	strb	r2, [r3, #3]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f04f 32ff 	mov.w	r2, #4294967295
 8006e56:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006e58:	6839      	ldr	r1, [r7, #0]
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f7ff f8d8 	bl	8006010 <move_window>
 8006e60:	4603      	mov	r3, r0
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d001      	beq.n	8006e6a <check_fs+0x2a>
 8006e66:	2304      	movs	r3, #4
 8006e68:	e038      	b.n	8006edc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	3330      	adds	r3, #48	; 0x30
 8006e6e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006e72:	4618      	mov	r0, r3
 8006e74:	f7fe fe1c 	bl	8005ab0 <ld_word>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d001      	beq.n	8006e88 <check_fs+0x48>
 8006e84:	2303      	movs	r3, #3
 8006e86:	e029      	b.n	8006edc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006e8e:	2be9      	cmp	r3, #233	; 0xe9
 8006e90:	d009      	beq.n	8006ea6 <check_fs+0x66>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006e98:	2beb      	cmp	r3, #235	; 0xeb
 8006e9a:	d11e      	bne.n	8006eda <check_fs+0x9a>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006ea2:	2b90      	cmp	r3, #144	; 0x90
 8006ea4:	d119      	bne.n	8006eda <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	3330      	adds	r3, #48	; 0x30
 8006eaa:	3336      	adds	r3, #54	; 0x36
 8006eac:	4618      	mov	r0, r3
 8006eae:	f7fe fe17 	bl	8005ae0 <ld_dword>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006eb8:	4a0a      	ldr	r2, [pc, #40]	; (8006ee4 <check_fs+0xa4>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d101      	bne.n	8006ec2 <check_fs+0x82>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	e00c      	b.n	8006edc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	3330      	adds	r3, #48	; 0x30
 8006ec6:	3352      	adds	r3, #82	; 0x52
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f7fe fe09 	bl	8005ae0 <ld_dword>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	4a05      	ldr	r2, [pc, #20]	; (8006ee8 <check_fs+0xa8>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d101      	bne.n	8006eda <check_fs+0x9a>
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	e000      	b.n	8006edc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006eda:	2302      	movs	r3, #2
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3708      	adds	r7, #8
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	00544146 	.word	0x00544146
 8006ee8:	33544146 	.word	0x33544146

08006eec <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b096      	sub	sp, #88	; 0x58
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	4613      	mov	r3, r2
 8006ef8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	2200      	movs	r2, #0
 8006efe:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006f00:	68f8      	ldr	r0, [r7, #12]
 8006f02:	f7ff ff58 	bl	8006db6 <get_ldnumber>
 8006f06:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006f08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	da01      	bge.n	8006f12 <find_volume+0x26>
 8006f0e:	230b      	movs	r3, #11
 8006f10:	e22e      	b.n	8007370 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006f12:	4aa8      	ldr	r2, [pc, #672]	; (80071b4 <find_volume+0x2c8>)
 8006f14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f1a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d101      	bne.n	8006f26 <find_volume+0x3a>
 8006f22:	230c      	movs	r3, #12
 8006f24:	e224      	b.n	8007370 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f2a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006f2c:	79fb      	ldrb	r3, [r7, #7]
 8006f2e:	f023 0301 	bic.w	r3, r3, #1
 8006f32:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d01a      	beq.n	8006f72 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f3e:	785b      	ldrb	r3, [r3, #1]
 8006f40:	4618      	mov	r0, r3
 8006f42:	f7fe fd17 	bl	8005974 <disk_status>
 8006f46:	4603      	mov	r3, r0
 8006f48:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006f4c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f50:	f003 0301 	and.w	r3, r3, #1
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d10c      	bne.n	8006f72 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006f58:	79fb      	ldrb	r3, [r7, #7]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d007      	beq.n	8006f6e <find_volume+0x82>
 8006f5e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f62:	f003 0304 	and.w	r3, r3, #4
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d001      	beq.n	8006f6e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006f6a:	230a      	movs	r3, #10
 8006f6c:	e200      	b.n	8007370 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8006f6e:	2300      	movs	r3, #0
 8006f70:	e1fe      	b.n	8007370 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f74:	2200      	movs	r2, #0
 8006f76:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006f78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f7a:	b2da      	uxtb	r2, r3
 8006f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f7e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f82:	785b      	ldrb	r3, [r3, #1]
 8006f84:	4618      	mov	r0, r3
 8006f86:	f7fe fd0f 	bl	80059a8 <disk_initialize>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006f90:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f94:	f003 0301 	and.w	r3, r3, #1
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d001      	beq.n	8006fa0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	e1e7      	b.n	8007370 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006fa0:	79fb      	ldrb	r3, [r7, #7]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d007      	beq.n	8006fb6 <find_volume+0xca>
 8006fa6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006faa:	f003 0304 	and.w	r3, r3, #4
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d001      	beq.n	8006fb6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8006fb2:	230a      	movs	r3, #10
 8006fb4:	e1dc      	b.n	8007370 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006fba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006fbc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006fbe:	f7ff ff3f 	bl	8006e40 <check_fs>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006fc8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006fcc:	2b02      	cmp	r3, #2
 8006fce:	d14b      	bne.n	8007068 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	643b      	str	r3, [r7, #64]	; 0x40
 8006fd4:	e01f      	b.n	8007016 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006fdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fde:	011b      	lsls	r3, r3, #4
 8006fe0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8006fe4:	4413      	add	r3, r2
 8006fe6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fea:	3304      	adds	r3, #4
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d006      	beq.n	8007000 <find_volume+0x114>
 8006ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff4:	3308      	adds	r3, #8
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f7fe fd72 	bl	8005ae0 <ld_dword>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	e000      	b.n	8007002 <find_volume+0x116>
 8007000:	2200      	movs	r2, #0
 8007002:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007004:	009b      	lsls	r3, r3, #2
 8007006:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800700a:	440b      	add	r3, r1
 800700c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007010:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007012:	3301      	adds	r3, #1
 8007014:	643b      	str	r3, [r7, #64]	; 0x40
 8007016:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007018:	2b03      	cmp	r3, #3
 800701a:	d9dc      	bls.n	8006fd6 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800701c:	2300      	movs	r3, #0
 800701e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007020:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007022:	2b00      	cmp	r3, #0
 8007024:	d002      	beq.n	800702c <find_volume+0x140>
 8007026:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007028:	3b01      	subs	r3, #1
 800702a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800702c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800702e:	009b      	lsls	r3, r3, #2
 8007030:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007034:	4413      	add	r3, r2
 8007036:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800703a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800703c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800703e:	2b00      	cmp	r3, #0
 8007040:	d005      	beq.n	800704e <find_volume+0x162>
 8007042:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007044:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007046:	f7ff fefb 	bl	8006e40 <check_fs>
 800704a:	4603      	mov	r3, r0
 800704c:	e000      	b.n	8007050 <find_volume+0x164>
 800704e:	2303      	movs	r3, #3
 8007050:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007054:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007058:	2b01      	cmp	r3, #1
 800705a:	d905      	bls.n	8007068 <find_volume+0x17c>
 800705c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800705e:	3301      	adds	r3, #1
 8007060:	643b      	str	r3, [r7, #64]	; 0x40
 8007062:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007064:	2b03      	cmp	r3, #3
 8007066:	d9e1      	bls.n	800702c <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007068:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800706c:	2b04      	cmp	r3, #4
 800706e:	d101      	bne.n	8007074 <find_volume+0x188>
 8007070:	2301      	movs	r3, #1
 8007072:	e17d      	b.n	8007370 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007074:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007078:	2b01      	cmp	r3, #1
 800707a:	d901      	bls.n	8007080 <find_volume+0x194>
 800707c:	230d      	movs	r3, #13
 800707e:	e177      	b.n	8007370 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007082:	3330      	adds	r3, #48	; 0x30
 8007084:	330b      	adds	r3, #11
 8007086:	4618      	mov	r0, r3
 8007088:	f7fe fd12 	bl	8005ab0 <ld_word>
 800708c:	4603      	mov	r3, r0
 800708e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007092:	d001      	beq.n	8007098 <find_volume+0x1ac>
 8007094:	230d      	movs	r3, #13
 8007096:	e16b      	b.n	8007370 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800709a:	3330      	adds	r3, #48	; 0x30
 800709c:	3316      	adds	r3, #22
 800709e:	4618      	mov	r0, r3
 80070a0:	f7fe fd06 	bl	8005ab0 <ld_word>
 80070a4:	4603      	mov	r3, r0
 80070a6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80070a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d106      	bne.n	80070bc <find_volume+0x1d0>
 80070ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b0:	3330      	adds	r3, #48	; 0x30
 80070b2:	3324      	adds	r3, #36	; 0x24
 80070b4:	4618      	mov	r0, r3
 80070b6:	f7fe fd13 	bl	8005ae0 <ld_dword>
 80070ba:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80070bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80070c0:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80070c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c4:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80070c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ca:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80070cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ce:	789b      	ldrb	r3, [r3, #2]
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d005      	beq.n	80070e0 <find_volume+0x1f4>
 80070d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070d6:	789b      	ldrb	r3, [r3, #2]
 80070d8:	2b02      	cmp	r3, #2
 80070da:	d001      	beq.n	80070e0 <find_volume+0x1f4>
 80070dc:	230d      	movs	r3, #13
 80070de:	e147      	b.n	8007370 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80070e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e2:	789b      	ldrb	r3, [r3, #2]
 80070e4:	461a      	mov	r2, r3
 80070e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070e8:	fb02 f303 	mul.w	r3, r2, r3
 80070ec:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80070ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070f4:	b29a      	uxth	r2, r3
 80070f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070f8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80070fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070fc:	895b      	ldrh	r3, [r3, #10]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d008      	beq.n	8007114 <find_volume+0x228>
 8007102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007104:	895b      	ldrh	r3, [r3, #10]
 8007106:	461a      	mov	r2, r3
 8007108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800710a:	895b      	ldrh	r3, [r3, #10]
 800710c:	3b01      	subs	r3, #1
 800710e:	4013      	ands	r3, r2
 8007110:	2b00      	cmp	r3, #0
 8007112:	d001      	beq.n	8007118 <find_volume+0x22c>
 8007114:	230d      	movs	r3, #13
 8007116:	e12b      	b.n	8007370 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800711a:	3330      	adds	r3, #48	; 0x30
 800711c:	3311      	adds	r3, #17
 800711e:	4618      	mov	r0, r3
 8007120:	f7fe fcc6 	bl	8005ab0 <ld_word>
 8007124:	4603      	mov	r3, r0
 8007126:	461a      	mov	r2, r3
 8007128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800712a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800712c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800712e:	891b      	ldrh	r3, [r3, #8]
 8007130:	f003 030f 	and.w	r3, r3, #15
 8007134:	b29b      	uxth	r3, r3
 8007136:	2b00      	cmp	r3, #0
 8007138:	d001      	beq.n	800713e <find_volume+0x252>
 800713a:	230d      	movs	r3, #13
 800713c:	e118      	b.n	8007370 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800713e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007140:	3330      	adds	r3, #48	; 0x30
 8007142:	3313      	adds	r3, #19
 8007144:	4618      	mov	r0, r3
 8007146:	f7fe fcb3 	bl	8005ab0 <ld_word>
 800714a:	4603      	mov	r3, r0
 800714c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800714e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007150:	2b00      	cmp	r3, #0
 8007152:	d106      	bne.n	8007162 <find_volume+0x276>
 8007154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007156:	3330      	adds	r3, #48	; 0x30
 8007158:	3320      	adds	r3, #32
 800715a:	4618      	mov	r0, r3
 800715c:	f7fe fcc0 	bl	8005ae0 <ld_dword>
 8007160:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007164:	3330      	adds	r3, #48	; 0x30
 8007166:	330e      	adds	r3, #14
 8007168:	4618      	mov	r0, r3
 800716a:	f7fe fca1 	bl	8005ab0 <ld_word>
 800716e:	4603      	mov	r3, r0
 8007170:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007172:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007174:	2b00      	cmp	r3, #0
 8007176:	d101      	bne.n	800717c <find_volume+0x290>
 8007178:	230d      	movs	r3, #13
 800717a:	e0f9      	b.n	8007370 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800717c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800717e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007180:	4413      	add	r3, r2
 8007182:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007184:	8912      	ldrh	r2, [r2, #8]
 8007186:	0912      	lsrs	r2, r2, #4
 8007188:	b292      	uxth	r2, r2
 800718a:	4413      	add	r3, r2
 800718c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800718e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007192:	429a      	cmp	r2, r3
 8007194:	d201      	bcs.n	800719a <find_volume+0x2ae>
 8007196:	230d      	movs	r3, #13
 8007198:	e0ea      	b.n	8007370 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800719a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800719c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071a2:	8952      	ldrh	r2, [r2, #10]
 80071a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80071a8:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80071aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d103      	bne.n	80071b8 <find_volume+0x2cc>
 80071b0:	230d      	movs	r3, #13
 80071b2:	e0dd      	b.n	8007370 <find_volume+0x484>
 80071b4:	20000228 	.word	0x20000228
		fmt = FS_FAT32;
 80071b8:	2303      	movs	r3, #3
 80071ba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80071be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d802      	bhi.n	80071ce <find_volume+0x2e2>
 80071c8:	2302      	movs	r3, #2
 80071ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80071ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d0:	f640 72f5 	movw	r2, #4085	; 0xff5
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d802      	bhi.n	80071de <find_volume+0x2f2>
 80071d8:	2301      	movs	r3, #1
 80071da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80071de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e0:	1c9a      	adds	r2, r3, #2
 80071e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071e4:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80071e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80071ea:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80071ec:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80071ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071f0:	441a      	add	r2, r3
 80071f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f4:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80071f6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80071f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071fa:	441a      	add	r2, r3
 80071fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071fe:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8007200:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007204:	2b03      	cmp	r3, #3
 8007206:	d11e      	bne.n	8007246 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800720a:	3330      	adds	r3, #48	; 0x30
 800720c:	332a      	adds	r3, #42	; 0x2a
 800720e:	4618      	mov	r0, r3
 8007210:	f7fe fc4e 	bl	8005ab0 <ld_word>
 8007214:	4603      	mov	r3, r0
 8007216:	2b00      	cmp	r3, #0
 8007218:	d001      	beq.n	800721e <find_volume+0x332>
 800721a:	230d      	movs	r3, #13
 800721c:	e0a8      	b.n	8007370 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800721e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007220:	891b      	ldrh	r3, [r3, #8]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d001      	beq.n	800722a <find_volume+0x33e>
 8007226:	230d      	movs	r3, #13
 8007228:	e0a2      	b.n	8007370 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800722a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800722c:	3330      	adds	r3, #48	; 0x30
 800722e:	332c      	adds	r3, #44	; 0x2c
 8007230:	4618      	mov	r0, r3
 8007232:	f7fe fc55 	bl	8005ae0 <ld_dword>
 8007236:	4602      	mov	r2, r0
 8007238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800723a:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800723c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800723e:	695b      	ldr	r3, [r3, #20]
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	647b      	str	r3, [r7, #68]	; 0x44
 8007244:	e01f      	b.n	8007286 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007248:	891b      	ldrh	r3, [r3, #8]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d101      	bne.n	8007252 <find_volume+0x366>
 800724e:	230d      	movs	r3, #13
 8007250:	e08e      	b.n	8007370 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007254:	6a1a      	ldr	r2, [r3, #32]
 8007256:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007258:	441a      	add	r2, r3
 800725a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800725c:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800725e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007262:	2b02      	cmp	r3, #2
 8007264:	d103      	bne.n	800726e <find_volume+0x382>
 8007266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007268:	695b      	ldr	r3, [r3, #20]
 800726a:	005b      	lsls	r3, r3, #1
 800726c:	e00a      	b.n	8007284 <find_volume+0x398>
 800726e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007270:	695a      	ldr	r2, [r3, #20]
 8007272:	4613      	mov	r3, r2
 8007274:	005b      	lsls	r3, r3, #1
 8007276:	4413      	add	r3, r2
 8007278:	085a      	lsrs	r2, r3, #1
 800727a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800727c:	695b      	ldr	r3, [r3, #20]
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007284:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007288:	699a      	ldr	r2, [r3, #24]
 800728a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800728c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007290:	0a5b      	lsrs	r3, r3, #9
 8007292:	429a      	cmp	r2, r3
 8007294:	d201      	bcs.n	800729a <find_volume+0x3ae>
 8007296:	230d      	movs	r3, #13
 8007298:	e06a      	b.n	8007370 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800729a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800729c:	f04f 32ff 	mov.w	r2, #4294967295
 80072a0:	611a      	str	r2, [r3, #16]
 80072a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072a4:	691a      	ldr	r2, [r3, #16]
 80072a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072a8:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80072aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ac:	2280      	movs	r2, #128	; 0x80
 80072ae:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80072b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80072b4:	2b03      	cmp	r3, #3
 80072b6:	d149      	bne.n	800734c <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80072b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ba:	3330      	adds	r3, #48	; 0x30
 80072bc:	3330      	adds	r3, #48	; 0x30
 80072be:	4618      	mov	r0, r3
 80072c0:	f7fe fbf6 	bl	8005ab0 <ld_word>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d140      	bne.n	800734c <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 80072ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072cc:	3301      	adds	r3, #1
 80072ce:	4619      	mov	r1, r3
 80072d0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80072d2:	f7fe fe9d 	bl	8006010 <move_window>
 80072d6:	4603      	mov	r3, r0
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d137      	bne.n	800734c <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 80072dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072de:	2200      	movs	r2, #0
 80072e0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80072e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e4:	3330      	adds	r3, #48	; 0x30
 80072e6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80072ea:	4618      	mov	r0, r3
 80072ec:	f7fe fbe0 	bl	8005ab0 <ld_word>
 80072f0:	4603      	mov	r3, r0
 80072f2:	461a      	mov	r2, r3
 80072f4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d127      	bne.n	800734c <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80072fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072fe:	3330      	adds	r3, #48	; 0x30
 8007300:	4618      	mov	r0, r3
 8007302:	f7fe fbed 	bl	8005ae0 <ld_dword>
 8007306:	4603      	mov	r3, r0
 8007308:	4a1b      	ldr	r2, [pc, #108]	; (8007378 <find_volume+0x48c>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d11e      	bne.n	800734c <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800730e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007310:	3330      	adds	r3, #48	; 0x30
 8007312:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007316:	4618      	mov	r0, r3
 8007318:	f7fe fbe2 	bl	8005ae0 <ld_dword>
 800731c:	4603      	mov	r3, r0
 800731e:	4a17      	ldr	r2, [pc, #92]	; (800737c <find_volume+0x490>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d113      	bne.n	800734c <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007326:	3330      	adds	r3, #48	; 0x30
 8007328:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800732c:	4618      	mov	r0, r3
 800732e:	f7fe fbd7 	bl	8005ae0 <ld_dword>
 8007332:	4602      	mov	r2, r0
 8007334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007336:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800733a:	3330      	adds	r3, #48	; 0x30
 800733c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8007340:	4618      	mov	r0, r3
 8007342:	f7fe fbcd 	bl	8005ae0 <ld_dword>
 8007346:	4602      	mov	r2, r0
 8007348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800734a:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800734c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800734e:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007352:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007354:	4b0a      	ldr	r3, [pc, #40]	; (8007380 <find_volume+0x494>)
 8007356:	881b      	ldrh	r3, [r3, #0]
 8007358:	3301      	adds	r3, #1
 800735a:	b29a      	uxth	r2, r3
 800735c:	4b08      	ldr	r3, [pc, #32]	; (8007380 <find_volume+0x494>)
 800735e:	801a      	strh	r2, [r3, #0]
 8007360:	4b07      	ldr	r3, [pc, #28]	; (8007380 <find_volume+0x494>)
 8007362:	881a      	ldrh	r2, [r3, #0]
 8007364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007366:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007368:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800736a:	f7fe fde9 	bl	8005f40 <clear_lock>
#endif
	return FR_OK;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	3758      	adds	r7, #88	; 0x58
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}
 8007378:	41615252 	.word	0x41615252
 800737c:	61417272 	.word	0x61417272
 8007380:	2000022c 	.word	0x2000022c

08007384 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800738e:	2309      	movs	r3, #9
 8007390:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d01c      	beq.n	80073d2 <validate+0x4e>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d018      	beq.n	80073d2 <validate+0x4e>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d013      	beq.n	80073d2 <validate+0x4e>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	889a      	ldrh	r2, [r3, #4]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	88db      	ldrh	r3, [r3, #6]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d10c      	bne.n	80073d2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	785b      	ldrb	r3, [r3, #1]
 80073be:	4618      	mov	r0, r3
 80073c0:	f7fe fad8 	bl	8005974 <disk_status>
 80073c4:	4603      	mov	r3, r0
 80073c6:	f003 0301 	and.w	r3, r3, #1
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d101      	bne.n	80073d2 <validate+0x4e>
			res = FR_OK;
 80073ce:	2300      	movs	r3, #0
 80073d0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80073d2:	7bfb      	ldrb	r3, [r7, #15]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d102      	bne.n	80073de <validate+0x5a>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	e000      	b.n	80073e0 <validate+0x5c>
 80073de:	2300      	movs	r3, #0
 80073e0:	683a      	ldr	r2, [r7, #0]
 80073e2:	6013      	str	r3, [r2, #0]
	return res;
 80073e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3710      	adds	r7, #16
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}
	...

080073f0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b088      	sub	sp, #32
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	4613      	mov	r3, r2
 80073fc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007402:	f107 0310 	add.w	r3, r7, #16
 8007406:	4618      	mov	r0, r3
 8007408:	f7ff fcd5 	bl	8006db6 <get_ldnumber>
 800740c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800740e:	69fb      	ldr	r3, [r7, #28]
 8007410:	2b00      	cmp	r3, #0
 8007412:	da01      	bge.n	8007418 <f_mount+0x28>
 8007414:	230b      	movs	r3, #11
 8007416:	e02b      	b.n	8007470 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007418:	4a17      	ldr	r2, [pc, #92]	; (8007478 <f_mount+0x88>)
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007420:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d005      	beq.n	8007434 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007428:	69b8      	ldr	r0, [r7, #24]
 800742a:	f7fe fd89 	bl	8005f40 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800742e:	69bb      	ldr	r3, [r7, #24]
 8007430:	2200      	movs	r2, #0
 8007432:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d002      	beq.n	8007440 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2200      	movs	r2, #0
 800743e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	490d      	ldr	r1, [pc, #52]	; (8007478 <f_mount+0x88>)
 8007444:	69fb      	ldr	r3, [r7, #28]
 8007446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d002      	beq.n	8007456 <f_mount+0x66>
 8007450:	79fb      	ldrb	r3, [r7, #7]
 8007452:	2b01      	cmp	r3, #1
 8007454:	d001      	beq.n	800745a <f_mount+0x6a>
 8007456:	2300      	movs	r3, #0
 8007458:	e00a      	b.n	8007470 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800745a:	f107 010c 	add.w	r1, r7, #12
 800745e:	f107 0308 	add.w	r3, r7, #8
 8007462:	2200      	movs	r2, #0
 8007464:	4618      	mov	r0, r3
 8007466:	f7ff fd41 	bl	8006eec <find_volume>
 800746a:	4603      	mov	r3, r0
 800746c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800746e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007470:	4618      	mov	r0, r3
 8007472:	3720      	adds	r7, #32
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}
 8007478:	20000228 	.word	0x20000228

0800747c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b098      	sub	sp, #96	; 0x60
 8007480:	af00      	add	r7, sp, #0
 8007482:	60f8      	str	r0, [r7, #12]
 8007484:	60b9      	str	r1, [r7, #8]
 8007486:	4613      	mov	r3, r2
 8007488:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d101      	bne.n	8007494 <f_open+0x18>
 8007490:	2309      	movs	r3, #9
 8007492:	e1ad      	b.n	80077f0 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007494:	79fb      	ldrb	r3, [r7, #7]
 8007496:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800749a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800749c:	79fa      	ldrb	r2, [r7, #7]
 800749e:	f107 0110 	add.w	r1, r7, #16
 80074a2:	f107 0308 	add.w	r3, r7, #8
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7ff fd20 	bl	8006eec <find_volume>
 80074ac:	4603      	mov	r3, r0
 80074ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80074b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	f040 8191 	bne.w	80077de <f_open+0x362>
		dj.obj.fs = fs;
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80074c0:	68ba      	ldr	r2, [r7, #8]
 80074c2:	f107 0314 	add.w	r3, r7, #20
 80074c6:	4611      	mov	r1, r2
 80074c8:	4618      	mov	r0, r3
 80074ca:	f7ff fc03 	bl	8006cd4 <follow_path>
 80074ce:	4603      	mov	r3, r0
 80074d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80074d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d11a      	bne.n	8007512 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80074dc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80074e0:	b25b      	sxtb	r3, r3
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	da03      	bge.n	80074ee <f_open+0x72>
				res = FR_INVALID_NAME;
 80074e6:	2306      	movs	r3, #6
 80074e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80074ec:	e011      	b.n	8007512 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80074ee:	79fb      	ldrb	r3, [r7, #7]
 80074f0:	f023 0301 	bic.w	r3, r3, #1
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	bf14      	ite	ne
 80074f8:	2301      	movne	r3, #1
 80074fa:	2300      	moveq	r3, #0
 80074fc:	b2db      	uxtb	r3, r3
 80074fe:	461a      	mov	r2, r3
 8007500:	f107 0314 	add.w	r3, r7, #20
 8007504:	4611      	mov	r1, r2
 8007506:	4618      	mov	r0, r3
 8007508:	f7fe fbd2 	bl	8005cb0 <chk_lock>
 800750c:	4603      	mov	r3, r0
 800750e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007512:	79fb      	ldrb	r3, [r7, #7]
 8007514:	f003 031c 	and.w	r3, r3, #28
 8007518:	2b00      	cmp	r3, #0
 800751a:	d07f      	beq.n	800761c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800751c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007520:	2b00      	cmp	r3, #0
 8007522:	d017      	beq.n	8007554 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007524:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007528:	2b04      	cmp	r3, #4
 800752a:	d10e      	bne.n	800754a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800752c:	f7fe fc1c 	bl	8005d68 <enq_lock>
 8007530:	4603      	mov	r3, r0
 8007532:	2b00      	cmp	r3, #0
 8007534:	d006      	beq.n	8007544 <f_open+0xc8>
 8007536:	f107 0314 	add.w	r3, r7, #20
 800753a:	4618      	mov	r0, r3
 800753c:	f7ff fb03 	bl	8006b46 <dir_register>
 8007540:	4603      	mov	r3, r0
 8007542:	e000      	b.n	8007546 <f_open+0xca>
 8007544:	2312      	movs	r3, #18
 8007546:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800754a:	79fb      	ldrb	r3, [r7, #7]
 800754c:	f043 0308 	orr.w	r3, r3, #8
 8007550:	71fb      	strb	r3, [r7, #7]
 8007552:	e010      	b.n	8007576 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007554:	7ebb      	ldrb	r3, [r7, #26]
 8007556:	f003 0311 	and.w	r3, r3, #17
 800755a:	2b00      	cmp	r3, #0
 800755c:	d003      	beq.n	8007566 <f_open+0xea>
					res = FR_DENIED;
 800755e:	2307      	movs	r3, #7
 8007560:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007564:	e007      	b.n	8007576 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007566:	79fb      	ldrb	r3, [r7, #7]
 8007568:	f003 0304 	and.w	r3, r3, #4
 800756c:	2b00      	cmp	r3, #0
 800756e:	d002      	beq.n	8007576 <f_open+0xfa>
 8007570:	2308      	movs	r3, #8
 8007572:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007576:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800757a:	2b00      	cmp	r3, #0
 800757c:	d168      	bne.n	8007650 <f_open+0x1d4>
 800757e:	79fb      	ldrb	r3, [r7, #7]
 8007580:	f003 0308 	and.w	r3, r3, #8
 8007584:	2b00      	cmp	r3, #0
 8007586:	d063      	beq.n	8007650 <f_open+0x1d4>
				dw = GET_FATTIME();
 8007588:	f7fe f8ec 	bl	8005764 <get_fattime>
 800758c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800758e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007590:	330e      	adds	r3, #14
 8007592:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007594:	4618      	mov	r0, r3
 8007596:	f7fe fae1 	bl	8005b5c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800759a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800759c:	3316      	adds	r3, #22
 800759e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80075a0:	4618      	mov	r0, r3
 80075a2:	f7fe fadb 	bl	8005b5c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80075a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075a8:	330b      	adds	r3, #11
 80075aa:	2220      	movs	r2, #32
 80075ac:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80075b2:	4611      	mov	r1, r2
 80075b4:	4618      	mov	r0, r3
 80075b6:	f7ff fa32 	bl	8006a1e <ld_clust>
 80075ba:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80075c0:	2200      	movs	r2, #0
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7ff fa4a 	bl	8006a5c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80075c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075ca:	331c      	adds	r3, #28
 80075cc:	2100      	movs	r1, #0
 80075ce:	4618      	mov	r0, r3
 80075d0:	f7fe fac4 	bl	8005b5c <st_dword>
					fs->wflag = 1;
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	2201      	movs	r2, #1
 80075d8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80075da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d037      	beq.n	8007650 <f_open+0x1d4>
						dw = fs->winsect;
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075e4:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80075e6:	f107 0314 	add.w	r3, r7, #20
 80075ea:	2200      	movs	r2, #0
 80075ec:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80075ee:	4618      	mov	r0, r3
 80075f0:	f7fe ff5d 	bl	80064ae <remove_chain>
 80075f4:	4603      	mov	r3, r0
 80075f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80075fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d126      	bne.n	8007650 <f_open+0x1d4>
							res = move_window(fs, dw);
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007606:	4618      	mov	r0, r3
 8007608:	f7fe fd02 	bl	8006010 <move_window>
 800760c:	4603      	mov	r3, r0
 800760e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007616:	3a01      	subs	r2, #1
 8007618:	60da      	str	r2, [r3, #12]
 800761a:	e019      	b.n	8007650 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800761c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007620:	2b00      	cmp	r3, #0
 8007622:	d115      	bne.n	8007650 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007624:	7ebb      	ldrb	r3, [r7, #26]
 8007626:	f003 0310 	and.w	r3, r3, #16
 800762a:	2b00      	cmp	r3, #0
 800762c:	d003      	beq.n	8007636 <f_open+0x1ba>
					res = FR_NO_FILE;
 800762e:	2304      	movs	r3, #4
 8007630:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007634:	e00c      	b.n	8007650 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007636:	79fb      	ldrb	r3, [r7, #7]
 8007638:	f003 0302 	and.w	r3, r3, #2
 800763c:	2b00      	cmp	r3, #0
 800763e:	d007      	beq.n	8007650 <f_open+0x1d4>
 8007640:	7ebb      	ldrb	r3, [r7, #26]
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	d002      	beq.n	8007650 <f_open+0x1d4>
						res = FR_DENIED;
 800764a:	2307      	movs	r3, #7
 800764c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8007650:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007654:	2b00      	cmp	r3, #0
 8007656:	d128      	bne.n	80076aa <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007658:	79fb      	ldrb	r3, [r7, #7]
 800765a:	f003 0308 	and.w	r3, r3, #8
 800765e:	2b00      	cmp	r3, #0
 8007660:	d003      	beq.n	800766a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8007662:	79fb      	ldrb	r3, [r7, #7]
 8007664:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007668:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8007672:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007678:	79fb      	ldrb	r3, [r7, #7]
 800767a:	f023 0301 	bic.w	r3, r3, #1
 800767e:	2b00      	cmp	r3, #0
 8007680:	bf14      	ite	ne
 8007682:	2301      	movne	r3, #1
 8007684:	2300      	moveq	r3, #0
 8007686:	b2db      	uxtb	r3, r3
 8007688:	461a      	mov	r2, r3
 800768a:	f107 0314 	add.w	r3, r7, #20
 800768e:	4611      	mov	r1, r2
 8007690:	4618      	mov	r0, r3
 8007692:	f7fe fb8b 	bl	8005dac <inc_lock>
 8007696:	4602      	mov	r2, r0
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	691b      	ldr	r3, [r3, #16]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d102      	bne.n	80076aa <f_open+0x22e>
 80076a4:	2302      	movs	r3, #2
 80076a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80076aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f040 8095 	bne.w	80077de <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80076b8:	4611      	mov	r1, r2
 80076ba:	4618      	mov	r0, r3
 80076bc:	f7ff f9af 	bl	8006a1e <ld_clust>
 80076c0:	4602      	mov	r2, r0
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80076c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076c8:	331c      	adds	r3, #28
 80076ca:	4618      	mov	r0, r3
 80076cc:	f7fe fa08 	bl	8005ae0 <ld_dword>
 80076d0:	4602      	mov	r2, r0
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2200      	movs	r2, #0
 80076da:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80076dc:	693a      	ldr	r2, [r7, #16]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	88da      	ldrh	r2, [r3, #6]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	79fa      	ldrb	r2, [r7, #7]
 80076ee:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2200      	movs	r2, #0
 80076f4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2200      	movs	r2, #0
 80076fa:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2200      	movs	r2, #0
 8007700:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	3330      	adds	r3, #48	; 0x30
 8007706:	f44f 7200 	mov.w	r2, #512	; 0x200
 800770a:	2100      	movs	r1, #0
 800770c:	4618      	mov	r0, r3
 800770e:	f7fe fa72 	bl	8005bf6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007712:	79fb      	ldrb	r3, [r7, #7]
 8007714:	f003 0320 	and.w	r3, r3, #32
 8007718:	2b00      	cmp	r3, #0
 800771a:	d060      	beq.n	80077de <f_open+0x362>
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d05c      	beq.n	80077de <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	68da      	ldr	r2, [r3, #12]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	895b      	ldrh	r3, [r3, #10]
 8007730:	025b      	lsls	r3, r3, #9
 8007732:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	689b      	ldr	r3, [r3, #8]
 8007738:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	657b      	str	r3, [r7, #84]	; 0x54
 8007740:	e016      	b.n	8007770 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007746:	4618      	mov	r0, r3
 8007748:	f7fe fd1d 	bl	8006186 <get_fat>
 800774c:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800774e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007750:	2b01      	cmp	r3, #1
 8007752:	d802      	bhi.n	800775a <f_open+0x2de>
 8007754:	2302      	movs	r3, #2
 8007756:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800775a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800775c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007760:	d102      	bne.n	8007768 <f_open+0x2ec>
 8007762:	2301      	movs	r3, #1
 8007764:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007768:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800776a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800776c:	1ad3      	subs	r3, r2, r3
 800776e:	657b      	str	r3, [r7, #84]	; 0x54
 8007770:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007774:	2b00      	cmp	r3, #0
 8007776:	d103      	bne.n	8007780 <f_open+0x304>
 8007778:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800777a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800777c:	429a      	cmp	r2, r3
 800777e:	d8e0      	bhi.n	8007742 <f_open+0x2c6>
				}
				fp->clust = clst;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007784:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007786:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800778a:	2b00      	cmp	r3, #0
 800778c:	d127      	bne.n	80077de <f_open+0x362>
 800778e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007790:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007794:	2b00      	cmp	r3, #0
 8007796:	d022      	beq.n	80077de <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800779c:	4618      	mov	r0, r3
 800779e:	f7fe fcd3 	bl	8006148 <clust2sect>
 80077a2:	6478      	str	r0, [r7, #68]	; 0x44
 80077a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d103      	bne.n	80077b2 <f_open+0x336>
						res = FR_INT_ERR;
 80077aa:	2302      	movs	r3, #2
 80077ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80077b0:	e015      	b.n	80077de <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80077b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077b4:	0a5a      	lsrs	r2, r3, #9
 80077b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077b8:	441a      	add	r2, r3
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	7858      	ldrb	r0, [r3, #1]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6a1a      	ldr	r2, [r3, #32]
 80077cc:	2301      	movs	r3, #1
 80077ce:	f7fe f911 	bl	80059f4 <disk_read>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d002      	beq.n	80077de <f_open+0x362>
 80077d8:	2301      	movs	r3, #1
 80077da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80077de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d002      	beq.n	80077ec <f_open+0x370>
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2200      	movs	r2, #0
 80077ea:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80077ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3760      	adds	r7, #96	; 0x60
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}

080077f8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b08c      	sub	sp, #48	; 0x30
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	60f8      	str	r0, [r7, #12]
 8007800:	60b9      	str	r1, [r7, #8]
 8007802:	607a      	str	r2, [r7, #4]
 8007804:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	2200      	movs	r2, #0
 800780e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f107 0210 	add.w	r2, r7, #16
 8007816:	4611      	mov	r1, r2
 8007818:	4618      	mov	r0, r3
 800781a:	f7ff fdb3 	bl	8007384 <validate>
 800781e:	4603      	mov	r3, r0
 8007820:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007824:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007828:	2b00      	cmp	r3, #0
 800782a:	d107      	bne.n	800783c <f_write+0x44>
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	7d5b      	ldrb	r3, [r3, #21]
 8007830:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007834:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007838:	2b00      	cmp	r3, #0
 800783a:	d002      	beq.n	8007842 <f_write+0x4a>
 800783c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007840:	e14b      	b.n	8007ada <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	7d1b      	ldrb	r3, [r3, #20]
 8007846:	f003 0302 	and.w	r3, r3, #2
 800784a:	2b00      	cmp	r3, #0
 800784c:	d101      	bne.n	8007852 <f_write+0x5a>
 800784e:	2307      	movs	r3, #7
 8007850:	e143      	b.n	8007ada <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	699a      	ldr	r2, [r3, #24]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	441a      	add	r2, r3
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	699b      	ldr	r3, [r3, #24]
 800785e:	429a      	cmp	r2, r3
 8007860:	f080 812d 	bcs.w	8007abe <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	699b      	ldr	r3, [r3, #24]
 8007868:	43db      	mvns	r3, r3
 800786a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800786c:	e127      	b.n	8007abe <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	699b      	ldr	r3, [r3, #24]
 8007872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007876:	2b00      	cmp	r3, #0
 8007878:	f040 80e3 	bne.w	8007a42 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	699b      	ldr	r3, [r3, #24]
 8007880:	0a5b      	lsrs	r3, r3, #9
 8007882:	693a      	ldr	r2, [r7, #16]
 8007884:	8952      	ldrh	r2, [r2, #10]
 8007886:	3a01      	subs	r2, #1
 8007888:	4013      	ands	r3, r2
 800788a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d143      	bne.n	800791a <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	699b      	ldr	r3, [r3, #24]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d10c      	bne.n	80078b4 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80078a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d11a      	bne.n	80078dc <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2100      	movs	r1, #0
 80078aa:	4618      	mov	r0, r3
 80078ac:	f7fe fe64 	bl	8006578 <create_chain>
 80078b0:	62b8      	str	r0, [r7, #40]	; 0x28
 80078b2:	e013      	b.n	80078dc <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d007      	beq.n	80078cc <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	699b      	ldr	r3, [r3, #24]
 80078c0:	4619      	mov	r1, r3
 80078c2:	68f8      	ldr	r0, [r7, #12]
 80078c4:	f7fe fef0 	bl	80066a8 <clmt_clust>
 80078c8:	62b8      	str	r0, [r7, #40]	; 0x28
 80078ca:	e007      	b.n	80078dc <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80078cc:	68fa      	ldr	r2, [r7, #12]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	69db      	ldr	r3, [r3, #28]
 80078d2:	4619      	mov	r1, r3
 80078d4:	4610      	mov	r0, r2
 80078d6:	f7fe fe4f 	bl	8006578 <create_chain>
 80078da:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80078dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078de:	2b00      	cmp	r3, #0
 80078e0:	f000 80f2 	beq.w	8007ac8 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80078e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d104      	bne.n	80078f4 <f_write+0xfc>
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2202      	movs	r2, #2
 80078ee:	755a      	strb	r2, [r3, #21]
 80078f0:	2302      	movs	r3, #2
 80078f2:	e0f2      	b.n	8007ada <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80078f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078fa:	d104      	bne.n	8007906 <f_write+0x10e>
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2201      	movs	r2, #1
 8007900:	755a      	strb	r2, [r3, #21]
 8007902:	2301      	movs	r3, #1
 8007904:	e0e9      	b.n	8007ada <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800790a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d102      	bne.n	800791a <f_write+0x122>
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007918:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	7d1b      	ldrb	r3, [r3, #20]
 800791e:	b25b      	sxtb	r3, r3
 8007920:	2b00      	cmp	r3, #0
 8007922:	da18      	bge.n	8007956 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	7858      	ldrb	r0, [r3, #1]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	6a1a      	ldr	r2, [r3, #32]
 8007932:	2301      	movs	r3, #1
 8007934:	f7fe f87e 	bl	8005a34 <disk_write>
 8007938:	4603      	mov	r3, r0
 800793a:	2b00      	cmp	r3, #0
 800793c:	d004      	beq.n	8007948 <f_write+0x150>
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2201      	movs	r2, #1
 8007942:	755a      	strb	r2, [r3, #21]
 8007944:	2301      	movs	r3, #1
 8007946:	e0c8      	b.n	8007ada <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	7d1b      	ldrb	r3, [r3, #20]
 800794c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007950:	b2da      	uxtb	r2, r3
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007956:	693a      	ldr	r2, [r7, #16]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	69db      	ldr	r3, [r3, #28]
 800795c:	4619      	mov	r1, r3
 800795e:	4610      	mov	r0, r2
 8007960:	f7fe fbf2 	bl	8006148 <clust2sect>
 8007964:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d104      	bne.n	8007976 <f_write+0x17e>
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2202      	movs	r2, #2
 8007970:	755a      	strb	r2, [r3, #21]
 8007972:	2302      	movs	r3, #2
 8007974:	e0b1      	b.n	8007ada <f_write+0x2e2>
			sect += csect;
 8007976:	697a      	ldr	r2, [r7, #20]
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	4413      	add	r3, r2
 800797c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	0a5b      	lsrs	r3, r3, #9
 8007982:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007984:	6a3b      	ldr	r3, [r7, #32]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d03c      	beq.n	8007a04 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800798a:	69ba      	ldr	r2, [r7, #24]
 800798c:	6a3b      	ldr	r3, [r7, #32]
 800798e:	4413      	add	r3, r2
 8007990:	693a      	ldr	r2, [r7, #16]
 8007992:	8952      	ldrh	r2, [r2, #10]
 8007994:	4293      	cmp	r3, r2
 8007996:	d905      	bls.n	80079a4 <f_write+0x1ac>
					cc = fs->csize - csect;
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	895b      	ldrh	r3, [r3, #10]
 800799c:	461a      	mov	r2, r3
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	1ad3      	subs	r3, r2, r3
 80079a2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	7858      	ldrb	r0, [r3, #1]
 80079a8:	6a3b      	ldr	r3, [r7, #32]
 80079aa:	697a      	ldr	r2, [r7, #20]
 80079ac:	69f9      	ldr	r1, [r7, #28]
 80079ae:	f7fe f841 	bl	8005a34 <disk_write>
 80079b2:	4603      	mov	r3, r0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d004      	beq.n	80079c2 <f_write+0x1ca>
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2201      	movs	r2, #1
 80079bc:	755a      	strb	r2, [r3, #21]
 80079be:	2301      	movs	r3, #1
 80079c0:	e08b      	b.n	8007ada <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	6a1a      	ldr	r2, [r3, #32]
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	1ad3      	subs	r3, r2, r3
 80079ca:	6a3a      	ldr	r2, [r7, #32]
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d915      	bls.n	80079fc <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	6a1a      	ldr	r2, [r3, #32]
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	025b      	lsls	r3, r3, #9
 80079e0:	69fa      	ldr	r2, [r7, #28]
 80079e2:	4413      	add	r3, r2
 80079e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079e8:	4619      	mov	r1, r3
 80079ea:	f7fe f8e3 	bl	8005bb4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	7d1b      	ldrb	r3, [r3, #20]
 80079f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80079f6:	b2da      	uxtb	r2, r3
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80079fc:	6a3b      	ldr	r3, [r7, #32]
 80079fe:	025b      	lsls	r3, r3, #9
 8007a00:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8007a02:	e03f      	b.n	8007a84 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	6a1b      	ldr	r3, [r3, #32]
 8007a08:	697a      	ldr	r2, [r7, #20]
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d016      	beq.n	8007a3c <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	699a      	ldr	r2, [r3, #24]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d210      	bcs.n	8007a3c <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	7858      	ldrb	r0, [r3, #1]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007a24:	2301      	movs	r3, #1
 8007a26:	697a      	ldr	r2, [r7, #20]
 8007a28:	f7fd ffe4 	bl	80059f4 <disk_read>
 8007a2c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d004      	beq.n	8007a3c <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2201      	movs	r2, #1
 8007a36:	755a      	strb	r2, [r3, #21]
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e04e      	b.n	8007ada <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	697a      	ldr	r2, [r7, #20]
 8007a40:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	699b      	ldr	r3, [r3, #24]
 8007a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a4a:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8007a4e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007a50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d901      	bls.n	8007a5c <f_write+0x264>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	699b      	ldr	r3, [r3, #24]
 8007a66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a6a:	4413      	add	r3, r2
 8007a6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a6e:	69f9      	ldr	r1, [r7, #28]
 8007a70:	4618      	mov	r0, r3
 8007a72:	f7fe f89f 	bl	8005bb4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	7d1b      	ldrb	r3, [r3, #20]
 8007a7a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007a7e:	b2da      	uxtb	r2, r3
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8007a84:	69fa      	ldr	r2, [r7, #28]
 8007a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a88:	4413      	add	r3, r2
 8007a8a:	61fb      	str	r3, [r7, #28]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	699a      	ldr	r2, [r3, #24]
 8007a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a92:	441a      	add	r2, r3
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	619a      	str	r2, [r3, #24]
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	68da      	ldr	r2, [r3, #12]
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	699b      	ldr	r3, [r3, #24]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	bf38      	it	cc
 8007aa4:	461a      	movcc	r2, r3
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	60da      	str	r2, [r3, #12]
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab0:	441a      	add	r2, r3
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	601a      	str	r2, [r3, #0]
 8007ab6:	687a      	ldr	r2, [r7, #4]
 8007ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aba:	1ad3      	subs	r3, r2, r3
 8007abc:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	f47f aed4 	bne.w	800786e <f_write+0x76>
 8007ac6:	e000      	b.n	8007aca <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007ac8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	7d1b      	ldrb	r3, [r3, #20]
 8007ace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ad2:	b2da      	uxtb	r2, r3
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8007ad8:	2300      	movs	r3, #0
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3730      	adds	r7, #48	; 0x30
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}

08007ae2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007ae2:	b580      	push	{r7, lr}
 8007ae4:	b086      	sub	sp, #24
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f107 0208 	add.w	r2, r7, #8
 8007af0:	4611      	mov	r1, r2
 8007af2:	4618      	mov	r0, r3
 8007af4:	f7ff fc46 	bl	8007384 <validate>
 8007af8:	4603      	mov	r3, r0
 8007afa:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007afc:	7dfb      	ldrb	r3, [r7, #23]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d168      	bne.n	8007bd4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	7d1b      	ldrb	r3, [r3, #20]
 8007b06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d062      	beq.n	8007bd4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	7d1b      	ldrb	r3, [r3, #20]
 8007b12:	b25b      	sxtb	r3, r3
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	da15      	bge.n	8007b44 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	7858      	ldrb	r0, [r3, #1]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6a1a      	ldr	r2, [r3, #32]
 8007b26:	2301      	movs	r3, #1
 8007b28:	f7fd ff84 	bl	8005a34 <disk_write>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d001      	beq.n	8007b36 <f_sync+0x54>
 8007b32:	2301      	movs	r3, #1
 8007b34:	e04f      	b.n	8007bd6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	7d1b      	ldrb	r3, [r3, #20]
 8007b3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b3e:	b2da      	uxtb	r2, r3
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007b44:	f7fd fe0e 	bl	8005764 <get_fattime>
 8007b48:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007b4a:	68ba      	ldr	r2, [r7, #8]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b50:	4619      	mov	r1, r3
 8007b52:	4610      	mov	r0, r2
 8007b54:	f7fe fa5c 	bl	8006010 <move_window>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007b5c:	7dfb      	ldrb	r3, [r7, #23]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d138      	bne.n	8007bd4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b66:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	330b      	adds	r3, #11
 8007b6c:	781a      	ldrb	r2, [r3, #0]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	330b      	adds	r3, #11
 8007b72:	f042 0220 	orr.w	r2, r2, #32
 8007b76:	b2d2      	uxtb	r2, r2
 8007b78:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6818      	ldr	r0, [r3, #0]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	461a      	mov	r2, r3
 8007b84:	68f9      	ldr	r1, [r7, #12]
 8007b86:	f7fe ff69 	bl	8006a5c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	f103 021c 	add.w	r2, r3, #28
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	68db      	ldr	r3, [r3, #12]
 8007b94:	4619      	mov	r1, r3
 8007b96:	4610      	mov	r0, r2
 8007b98:	f7fd ffe0 	bl	8005b5c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	3316      	adds	r3, #22
 8007ba0:	6939      	ldr	r1, [r7, #16]
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7fd ffda 	bl	8005b5c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	3312      	adds	r3, #18
 8007bac:	2100      	movs	r1, #0
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7fd ffb9 	bl	8005b26 <st_word>
					fs->wflag = 1;
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f7fe fa55 	bl	800606c <sync_fs>
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	7d1b      	ldrb	r3, [r3, #20]
 8007bca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bce:	b2da      	uxtb	r2, r3
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007bd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3718      	adds	r7, #24
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}

08007bde <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8007bde:	b580      	push	{r7, lr}
 8007be0:	b084      	sub	sp, #16
 8007be2:	af00      	add	r7, sp, #0
 8007be4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f7ff ff7b 	bl	8007ae2 <f_sync>
 8007bec:	4603      	mov	r3, r0
 8007bee:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007bf0:	7bfb      	ldrb	r3, [r7, #15]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d118      	bne.n	8007c28 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f107 0208 	add.w	r2, r7, #8
 8007bfc:	4611      	mov	r1, r2
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f7ff fbc0 	bl	8007384 <validate>
 8007c04:	4603      	mov	r3, r0
 8007c06:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007c08:	7bfb      	ldrb	r3, [r7, #15]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d10c      	bne.n	8007c28 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	691b      	ldr	r3, [r3, #16]
 8007c12:	4618      	mov	r0, r3
 8007c14:	f7fe f958 	bl	8005ec8 <dec_lock>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007c1c:	7bfb      	ldrb	r3, [r7, #15]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d102      	bne.n	8007c28 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	3710      	adds	r7, #16
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}

08007c32 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8007c32:	b580      	push	{r7, lr}
 8007c34:	b084      	sub	sp, #16
 8007c36:	af00      	add	r7, sp, #0
 8007c38:	6078      	str	r0, [r7, #4]
 8007c3a:	460b      	mov	r3, r1
 8007c3c:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8007c3e:	78fb      	ldrb	r3, [r7, #3]
 8007c40:	2b0a      	cmp	r3, #10
 8007c42:	d103      	bne.n	8007c4c <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8007c44:	210d      	movs	r1, #13
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f7ff fff3 	bl	8007c32 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	685b      	ldr	r3, [r3, #4]
 8007c50:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	db25      	blt.n	8007ca4 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	1c5a      	adds	r2, r3, #1
 8007c5c:	60fa      	str	r2, [r7, #12]
 8007c5e:	687a      	ldr	r2, [r7, #4]
 8007c60:	4413      	add	r3, r2
 8007c62:	78fa      	ldrb	r2, [r7, #3]
 8007c64:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2b3c      	cmp	r3, #60	; 0x3c
 8007c6a:	dd12      	ble.n	8007c92 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6818      	ldr	r0, [r3, #0]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f103 010c 	add.w	r1, r3, #12
 8007c76:	68fa      	ldr	r2, [r7, #12]
 8007c78:	f107 0308 	add.w	r3, r7, #8
 8007c7c:	f7ff fdbc 	bl	80077f8 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8007c80:	68ba      	ldr	r2, [r7, #8]
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d101      	bne.n	8007c8c <putc_bfd+0x5a>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	e001      	b.n	8007c90 <putc_bfd+0x5e>
 8007c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8007c90:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	68fa      	ldr	r2, [r7, #12]
 8007c96:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	1c5a      	adds	r2, r3, #1
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	609a      	str	r2, [r3, #8]
 8007ca2:	e000      	b.n	8007ca6 <putc_bfd+0x74>
	if (i < 0) return;
 8007ca4:	bf00      	nop
}
 8007ca6:	3710      	adds	r7, #16
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd80      	pop	{r7, pc}

08007cac <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b084      	sub	sp, #16
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	db16      	blt.n	8007cea <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6818      	ldr	r0, [r3, #0]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f103 010c 	add.w	r1, r3, #12
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	461a      	mov	r2, r3
 8007ccc:	f107 030c 	add.w	r3, r7, #12
 8007cd0:	f7ff fd92 	bl	80077f8 <f_write>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d107      	bne.n	8007cea <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	68fa      	ldr	r2, [r7, #12]
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d102      	bne.n	8007cea <putc_flush+0x3e>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	e001      	b.n	8007cee <putc_flush+0x42>
	return EOF;
 8007cea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	3710      	adds	r7, #16
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}

08007cf6 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8007cf6:	b480      	push	{r7}
 8007cf8:	b083      	sub	sp, #12
 8007cfa:	af00      	add	r7, sp, #0
 8007cfc:	6078      	str	r0, [r7, #4]
 8007cfe:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	683a      	ldr	r2, [r7, #0]
 8007d04:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	605a      	str	r2, [r3, #4]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	685a      	ldr	r2, [r3, #4]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	609a      	str	r2, [r3, #8]
}
 8007d14:	bf00      	nop
 8007d16:	370c      	adds	r7, #12
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b096      	sub	sp, #88	; 0x58
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 8007d2a:	f107 030c 	add.w	r3, r7, #12
 8007d2e:	6839      	ldr	r1, [r7, #0]
 8007d30:	4618      	mov	r0, r3
 8007d32:	f7ff ffe0 	bl	8007cf6 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 8007d36:	e009      	b.n	8007d4c <f_puts+0x2c>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	1c5a      	adds	r2, r3, #1
 8007d3c:	607a      	str	r2, [r7, #4]
 8007d3e:	781a      	ldrb	r2, [r3, #0]
 8007d40:	f107 030c 	add.w	r3, r7, #12
 8007d44:	4611      	mov	r1, r2
 8007d46:	4618      	mov	r0, r3
 8007d48:	f7ff ff73 	bl	8007c32 <putc_bfd>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d1f1      	bne.n	8007d38 <f_puts+0x18>
	return putc_flush(&pb);
 8007d54:	f107 030c 	add.w	r3, r7, #12
 8007d58:	4618      	mov	r0, r3
 8007d5a:	f7ff ffa7 	bl	8007cac <putc_flush>
 8007d5e:	4603      	mov	r3, r0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3758      	adds	r7, #88	; 0x58
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b087      	sub	sp, #28
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	4613      	mov	r3, r2
 8007d74:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007d76:	2301      	movs	r3, #1
 8007d78:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007d7e:	4b1f      	ldr	r3, [pc, #124]	; (8007dfc <FATFS_LinkDriverEx+0x94>)
 8007d80:	7a5b      	ldrb	r3, [r3, #9]
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d131      	bne.n	8007dec <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007d88:	4b1c      	ldr	r3, [pc, #112]	; (8007dfc <FATFS_LinkDriverEx+0x94>)
 8007d8a:	7a5b      	ldrb	r3, [r3, #9]
 8007d8c:	b2db      	uxtb	r3, r3
 8007d8e:	461a      	mov	r2, r3
 8007d90:	4b1a      	ldr	r3, [pc, #104]	; (8007dfc <FATFS_LinkDriverEx+0x94>)
 8007d92:	2100      	movs	r1, #0
 8007d94:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007d96:	4b19      	ldr	r3, [pc, #100]	; (8007dfc <FATFS_LinkDriverEx+0x94>)
 8007d98:	7a5b      	ldrb	r3, [r3, #9]
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	4a17      	ldr	r2, [pc, #92]	; (8007dfc <FATFS_LinkDriverEx+0x94>)
 8007d9e:	009b      	lsls	r3, r3, #2
 8007da0:	4413      	add	r3, r2
 8007da2:	68fa      	ldr	r2, [r7, #12]
 8007da4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007da6:	4b15      	ldr	r3, [pc, #84]	; (8007dfc <FATFS_LinkDriverEx+0x94>)
 8007da8:	7a5b      	ldrb	r3, [r3, #9]
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	461a      	mov	r2, r3
 8007dae:	4b13      	ldr	r3, [pc, #76]	; (8007dfc <FATFS_LinkDriverEx+0x94>)
 8007db0:	4413      	add	r3, r2
 8007db2:	79fa      	ldrb	r2, [r7, #7]
 8007db4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007db6:	4b11      	ldr	r3, [pc, #68]	; (8007dfc <FATFS_LinkDriverEx+0x94>)
 8007db8:	7a5b      	ldrb	r3, [r3, #9]
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	1c5a      	adds	r2, r3, #1
 8007dbe:	b2d1      	uxtb	r1, r2
 8007dc0:	4a0e      	ldr	r2, [pc, #56]	; (8007dfc <FATFS_LinkDriverEx+0x94>)
 8007dc2:	7251      	strb	r1, [r2, #9]
 8007dc4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007dc6:	7dbb      	ldrb	r3, [r7, #22]
 8007dc8:	3330      	adds	r3, #48	; 0x30
 8007dca:	b2da      	uxtb	r2, r3
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	223a      	movs	r2, #58	; 0x3a
 8007dd6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	3302      	adds	r3, #2
 8007ddc:	222f      	movs	r2, #47	; 0x2f
 8007dde:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	3303      	adds	r3, #3
 8007de4:	2200      	movs	r2, #0
 8007de6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007de8:	2300      	movs	r3, #0
 8007dea:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007dec:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	371c      	adds	r7, #28
 8007df2:	46bd      	mov	sp, r7
 8007df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df8:	4770      	bx	lr
 8007dfa:	bf00      	nop
 8007dfc:	20000250 	.word	0x20000250

08007e00 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b082      	sub	sp, #8
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	6839      	ldr	r1, [r7, #0]
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f7ff ffaa 	bl	8007d68 <FATFS_LinkDriverEx>
 8007e14:	4603      	mov	r3, r0
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3708      	adds	r7, #8
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
	...

08007e20 <__errno>:
 8007e20:	4b01      	ldr	r3, [pc, #4]	; (8007e28 <__errno+0x8>)
 8007e22:	6818      	ldr	r0, [r3, #0]
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	20000028 	.word	0x20000028

08007e2c <__libc_init_array>:
 8007e2c:	b570      	push	{r4, r5, r6, lr}
 8007e2e:	4d0d      	ldr	r5, [pc, #52]	; (8007e64 <__libc_init_array+0x38>)
 8007e30:	4c0d      	ldr	r4, [pc, #52]	; (8007e68 <__libc_init_array+0x3c>)
 8007e32:	1b64      	subs	r4, r4, r5
 8007e34:	10a4      	asrs	r4, r4, #2
 8007e36:	2600      	movs	r6, #0
 8007e38:	42a6      	cmp	r6, r4
 8007e3a:	d109      	bne.n	8007e50 <__libc_init_array+0x24>
 8007e3c:	4d0b      	ldr	r5, [pc, #44]	; (8007e6c <__libc_init_array+0x40>)
 8007e3e:	4c0c      	ldr	r4, [pc, #48]	; (8007e70 <__libc_init_array+0x44>)
 8007e40:	f002 feb4 	bl	800abac <_init>
 8007e44:	1b64      	subs	r4, r4, r5
 8007e46:	10a4      	asrs	r4, r4, #2
 8007e48:	2600      	movs	r6, #0
 8007e4a:	42a6      	cmp	r6, r4
 8007e4c:	d105      	bne.n	8007e5a <__libc_init_array+0x2e>
 8007e4e:	bd70      	pop	{r4, r5, r6, pc}
 8007e50:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e54:	4798      	blx	r3
 8007e56:	3601      	adds	r6, #1
 8007e58:	e7ee      	b.n	8007e38 <__libc_init_array+0xc>
 8007e5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e5e:	4798      	blx	r3
 8007e60:	3601      	adds	r6, #1
 8007e62:	e7f2      	b.n	8007e4a <__libc_init_array+0x1e>
 8007e64:	0800b0c4 	.word	0x0800b0c4
 8007e68:	0800b0c4 	.word	0x0800b0c4
 8007e6c:	0800b0c4 	.word	0x0800b0c4
 8007e70:	0800b0c8 	.word	0x0800b0c8

08007e74 <memset>:
 8007e74:	4402      	add	r2, r0
 8007e76:	4603      	mov	r3, r0
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d100      	bne.n	8007e7e <memset+0xa>
 8007e7c:	4770      	bx	lr
 8007e7e:	f803 1b01 	strb.w	r1, [r3], #1
 8007e82:	e7f9      	b.n	8007e78 <memset+0x4>

08007e84 <__cvt>:
 8007e84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e88:	ec55 4b10 	vmov	r4, r5, d0
 8007e8c:	2d00      	cmp	r5, #0
 8007e8e:	460e      	mov	r6, r1
 8007e90:	4619      	mov	r1, r3
 8007e92:	462b      	mov	r3, r5
 8007e94:	bfbb      	ittet	lt
 8007e96:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007e9a:	461d      	movlt	r5, r3
 8007e9c:	2300      	movge	r3, #0
 8007e9e:	232d      	movlt	r3, #45	; 0x2d
 8007ea0:	700b      	strb	r3, [r1, #0]
 8007ea2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ea4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007ea8:	4691      	mov	r9, r2
 8007eaa:	f023 0820 	bic.w	r8, r3, #32
 8007eae:	bfbc      	itt	lt
 8007eb0:	4622      	movlt	r2, r4
 8007eb2:	4614      	movlt	r4, r2
 8007eb4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007eb8:	d005      	beq.n	8007ec6 <__cvt+0x42>
 8007eba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007ebe:	d100      	bne.n	8007ec2 <__cvt+0x3e>
 8007ec0:	3601      	adds	r6, #1
 8007ec2:	2102      	movs	r1, #2
 8007ec4:	e000      	b.n	8007ec8 <__cvt+0x44>
 8007ec6:	2103      	movs	r1, #3
 8007ec8:	ab03      	add	r3, sp, #12
 8007eca:	9301      	str	r3, [sp, #4]
 8007ecc:	ab02      	add	r3, sp, #8
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	ec45 4b10 	vmov	d0, r4, r5
 8007ed4:	4653      	mov	r3, sl
 8007ed6:	4632      	mov	r2, r6
 8007ed8:	f000 fcea 	bl	80088b0 <_dtoa_r>
 8007edc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007ee0:	4607      	mov	r7, r0
 8007ee2:	d102      	bne.n	8007eea <__cvt+0x66>
 8007ee4:	f019 0f01 	tst.w	r9, #1
 8007ee8:	d022      	beq.n	8007f30 <__cvt+0xac>
 8007eea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007eee:	eb07 0906 	add.w	r9, r7, r6
 8007ef2:	d110      	bne.n	8007f16 <__cvt+0x92>
 8007ef4:	783b      	ldrb	r3, [r7, #0]
 8007ef6:	2b30      	cmp	r3, #48	; 0x30
 8007ef8:	d10a      	bne.n	8007f10 <__cvt+0x8c>
 8007efa:	2200      	movs	r2, #0
 8007efc:	2300      	movs	r3, #0
 8007efe:	4620      	mov	r0, r4
 8007f00:	4629      	mov	r1, r5
 8007f02:	f7f8 fe01 	bl	8000b08 <__aeabi_dcmpeq>
 8007f06:	b918      	cbnz	r0, 8007f10 <__cvt+0x8c>
 8007f08:	f1c6 0601 	rsb	r6, r6, #1
 8007f0c:	f8ca 6000 	str.w	r6, [sl]
 8007f10:	f8da 3000 	ldr.w	r3, [sl]
 8007f14:	4499      	add	r9, r3
 8007f16:	2200      	movs	r2, #0
 8007f18:	2300      	movs	r3, #0
 8007f1a:	4620      	mov	r0, r4
 8007f1c:	4629      	mov	r1, r5
 8007f1e:	f7f8 fdf3 	bl	8000b08 <__aeabi_dcmpeq>
 8007f22:	b108      	cbz	r0, 8007f28 <__cvt+0xa4>
 8007f24:	f8cd 900c 	str.w	r9, [sp, #12]
 8007f28:	2230      	movs	r2, #48	; 0x30
 8007f2a:	9b03      	ldr	r3, [sp, #12]
 8007f2c:	454b      	cmp	r3, r9
 8007f2e:	d307      	bcc.n	8007f40 <__cvt+0xbc>
 8007f30:	9b03      	ldr	r3, [sp, #12]
 8007f32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f34:	1bdb      	subs	r3, r3, r7
 8007f36:	4638      	mov	r0, r7
 8007f38:	6013      	str	r3, [r2, #0]
 8007f3a:	b004      	add	sp, #16
 8007f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f40:	1c59      	adds	r1, r3, #1
 8007f42:	9103      	str	r1, [sp, #12]
 8007f44:	701a      	strb	r2, [r3, #0]
 8007f46:	e7f0      	b.n	8007f2a <__cvt+0xa6>

08007f48 <__exponent>:
 8007f48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2900      	cmp	r1, #0
 8007f4e:	bfb8      	it	lt
 8007f50:	4249      	neglt	r1, r1
 8007f52:	f803 2b02 	strb.w	r2, [r3], #2
 8007f56:	bfb4      	ite	lt
 8007f58:	222d      	movlt	r2, #45	; 0x2d
 8007f5a:	222b      	movge	r2, #43	; 0x2b
 8007f5c:	2909      	cmp	r1, #9
 8007f5e:	7042      	strb	r2, [r0, #1]
 8007f60:	dd2a      	ble.n	8007fb8 <__exponent+0x70>
 8007f62:	f10d 0407 	add.w	r4, sp, #7
 8007f66:	46a4      	mov	ip, r4
 8007f68:	270a      	movs	r7, #10
 8007f6a:	46a6      	mov	lr, r4
 8007f6c:	460a      	mov	r2, r1
 8007f6e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007f72:	fb07 1516 	mls	r5, r7, r6, r1
 8007f76:	3530      	adds	r5, #48	; 0x30
 8007f78:	2a63      	cmp	r2, #99	; 0x63
 8007f7a:	f104 34ff 	add.w	r4, r4, #4294967295
 8007f7e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007f82:	4631      	mov	r1, r6
 8007f84:	dcf1      	bgt.n	8007f6a <__exponent+0x22>
 8007f86:	3130      	adds	r1, #48	; 0x30
 8007f88:	f1ae 0502 	sub.w	r5, lr, #2
 8007f8c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007f90:	1c44      	adds	r4, r0, #1
 8007f92:	4629      	mov	r1, r5
 8007f94:	4561      	cmp	r1, ip
 8007f96:	d30a      	bcc.n	8007fae <__exponent+0x66>
 8007f98:	f10d 0209 	add.w	r2, sp, #9
 8007f9c:	eba2 020e 	sub.w	r2, r2, lr
 8007fa0:	4565      	cmp	r5, ip
 8007fa2:	bf88      	it	hi
 8007fa4:	2200      	movhi	r2, #0
 8007fa6:	4413      	add	r3, r2
 8007fa8:	1a18      	subs	r0, r3, r0
 8007faa:	b003      	add	sp, #12
 8007fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007fb2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007fb6:	e7ed      	b.n	8007f94 <__exponent+0x4c>
 8007fb8:	2330      	movs	r3, #48	; 0x30
 8007fba:	3130      	adds	r1, #48	; 0x30
 8007fbc:	7083      	strb	r3, [r0, #2]
 8007fbe:	70c1      	strb	r1, [r0, #3]
 8007fc0:	1d03      	adds	r3, r0, #4
 8007fc2:	e7f1      	b.n	8007fa8 <__exponent+0x60>

08007fc4 <_printf_float>:
 8007fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fc8:	ed2d 8b02 	vpush	{d8}
 8007fcc:	b08d      	sub	sp, #52	; 0x34
 8007fce:	460c      	mov	r4, r1
 8007fd0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007fd4:	4616      	mov	r6, r2
 8007fd6:	461f      	mov	r7, r3
 8007fd8:	4605      	mov	r5, r0
 8007fda:	f001 fa55 	bl	8009488 <_localeconv_r>
 8007fde:	f8d0 a000 	ldr.w	sl, [r0]
 8007fe2:	4650      	mov	r0, sl
 8007fe4:	f7f8 f914 	bl	8000210 <strlen>
 8007fe8:	2300      	movs	r3, #0
 8007fea:	930a      	str	r3, [sp, #40]	; 0x28
 8007fec:	6823      	ldr	r3, [r4, #0]
 8007fee:	9305      	str	r3, [sp, #20]
 8007ff0:	f8d8 3000 	ldr.w	r3, [r8]
 8007ff4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007ff8:	3307      	adds	r3, #7
 8007ffa:	f023 0307 	bic.w	r3, r3, #7
 8007ffe:	f103 0208 	add.w	r2, r3, #8
 8008002:	f8c8 2000 	str.w	r2, [r8]
 8008006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800800e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008012:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008016:	9307      	str	r3, [sp, #28]
 8008018:	f8cd 8018 	str.w	r8, [sp, #24]
 800801c:	ee08 0a10 	vmov	s16, r0
 8008020:	4b9f      	ldr	r3, [pc, #636]	; (80082a0 <_printf_float+0x2dc>)
 8008022:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008026:	f04f 32ff 	mov.w	r2, #4294967295
 800802a:	f7f8 fd9f 	bl	8000b6c <__aeabi_dcmpun>
 800802e:	bb88      	cbnz	r0, 8008094 <_printf_float+0xd0>
 8008030:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008034:	4b9a      	ldr	r3, [pc, #616]	; (80082a0 <_printf_float+0x2dc>)
 8008036:	f04f 32ff 	mov.w	r2, #4294967295
 800803a:	f7f8 fd79 	bl	8000b30 <__aeabi_dcmple>
 800803e:	bb48      	cbnz	r0, 8008094 <_printf_float+0xd0>
 8008040:	2200      	movs	r2, #0
 8008042:	2300      	movs	r3, #0
 8008044:	4640      	mov	r0, r8
 8008046:	4649      	mov	r1, r9
 8008048:	f7f8 fd68 	bl	8000b1c <__aeabi_dcmplt>
 800804c:	b110      	cbz	r0, 8008054 <_printf_float+0x90>
 800804e:	232d      	movs	r3, #45	; 0x2d
 8008050:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008054:	4b93      	ldr	r3, [pc, #588]	; (80082a4 <_printf_float+0x2e0>)
 8008056:	4894      	ldr	r0, [pc, #592]	; (80082a8 <_printf_float+0x2e4>)
 8008058:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800805c:	bf94      	ite	ls
 800805e:	4698      	movls	r8, r3
 8008060:	4680      	movhi	r8, r0
 8008062:	2303      	movs	r3, #3
 8008064:	6123      	str	r3, [r4, #16]
 8008066:	9b05      	ldr	r3, [sp, #20]
 8008068:	f023 0204 	bic.w	r2, r3, #4
 800806c:	6022      	str	r2, [r4, #0]
 800806e:	f04f 0900 	mov.w	r9, #0
 8008072:	9700      	str	r7, [sp, #0]
 8008074:	4633      	mov	r3, r6
 8008076:	aa0b      	add	r2, sp, #44	; 0x2c
 8008078:	4621      	mov	r1, r4
 800807a:	4628      	mov	r0, r5
 800807c:	f000 f9d8 	bl	8008430 <_printf_common>
 8008080:	3001      	adds	r0, #1
 8008082:	f040 8090 	bne.w	80081a6 <_printf_float+0x1e2>
 8008086:	f04f 30ff 	mov.w	r0, #4294967295
 800808a:	b00d      	add	sp, #52	; 0x34
 800808c:	ecbd 8b02 	vpop	{d8}
 8008090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008094:	4642      	mov	r2, r8
 8008096:	464b      	mov	r3, r9
 8008098:	4640      	mov	r0, r8
 800809a:	4649      	mov	r1, r9
 800809c:	f7f8 fd66 	bl	8000b6c <__aeabi_dcmpun>
 80080a0:	b140      	cbz	r0, 80080b4 <_printf_float+0xf0>
 80080a2:	464b      	mov	r3, r9
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	bfbc      	itt	lt
 80080a8:	232d      	movlt	r3, #45	; 0x2d
 80080aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80080ae:	487f      	ldr	r0, [pc, #508]	; (80082ac <_printf_float+0x2e8>)
 80080b0:	4b7f      	ldr	r3, [pc, #508]	; (80082b0 <_printf_float+0x2ec>)
 80080b2:	e7d1      	b.n	8008058 <_printf_float+0x94>
 80080b4:	6863      	ldr	r3, [r4, #4]
 80080b6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80080ba:	9206      	str	r2, [sp, #24]
 80080bc:	1c5a      	adds	r2, r3, #1
 80080be:	d13f      	bne.n	8008140 <_printf_float+0x17c>
 80080c0:	2306      	movs	r3, #6
 80080c2:	6063      	str	r3, [r4, #4]
 80080c4:	9b05      	ldr	r3, [sp, #20]
 80080c6:	6861      	ldr	r1, [r4, #4]
 80080c8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80080cc:	2300      	movs	r3, #0
 80080ce:	9303      	str	r3, [sp, #12]
 80080d0:	ab0a      	add	r3, sp, #40	; 0x28
 80080d2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80080d6:	ab09      	add	r3, sp, #36	; 0x24
 80080d8:	ec49 8b10 	vmov	d0, r8, r9
 80080dc:	9300      	str	r3, [sp, #0]
 80080de:	6022      	str	r2, [r4, #0]
 80080e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80080e4:	4628      	mov	r0, r5
 80080e6:	f7ff fecd 	bl	8007e84 <__cvt>
 80080ea:	9b06      	ldr	r3, [sp, #24]
 80080ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80080ee:	2b47      	cmp	r3, #71	; 0x47
 80080f0:	4680      	mov	r8, r0
 80080f2:	d108      	bne.n	8008106 <_printf_float+0x142>
 80080f4:	1cc8      	adds	r0, r1, #3
 80080f6:	db02      	blt.n	80080fe <_printf_float+0x13a>
 80080f8:	6863      	ldr	r3, [r4, #4]
 80080fa:	4299      	cmp	r1, r3
 80080fc:	dd41      	ble.n	8008182 <_printf_float+0x1be>
 80080fe:	f1ab 0b02 	sub.w	fp, fp, #2
 8008102:	fa5f fb8b 	uxtb.w	fp, fp
 8008106:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800810a:	d820      	bhi.n	800814e <_printf_float+0x18a>
 800810c:	3901      	subs	r1, #1
 800810e:	465a      	mov	r2, fp
 8008110:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008114:	9109      	str	r1, [sp, #36]	; 0x24
 8008116:	f7ff ff17 	bl	8007f48 <__exponent>
 800811a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800811c:	1813      	adds	r3, r2, r0
 800811e:	2a01      	cmp	r2, #1
 8008120:	4681      	mov	r9, r0
 8008122:	6123      	str	r3, [r4, #16]
 8008124:	dc02      	bgt.n	800812c <_printf_float+0x168>
 8008126:	6822      	ldr	r2, [r4, #0]
 8008128:	07d2      	lsls	r2, r2, #31
 800812a:	d501      	bpl.n	8008130 <_printf_float+0x16c>
 800812c:	3301      	adds	r3, #1
 800812e:	6123      	str	r3, [r4, #16]
 8008130:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008134:	2b00      	cmp	r3, #0
 8008136:	d09c      	beq.n	8008072 <_printf_float+0xae>
 8008138:	232d      	movs	r3, #45	; 0x2d
 800813a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800813e:	e798      	b.n	8008072 <_printf_float+0xae>
 8008140:	9a06      	ldr	r2, [sp, #24]
 8008142:	2a47      	cmp	r2, #71	; 0x47
 8008144:	d1be      	bne.n	80080c4 <_printf_float+0x100>
 8008146:	2b00      	cmp	r3, #0
 8008148:	d1bc      	bne.n	80080c4 <_printf_float+0x100>
 800814a:	2301      	movs	r3, #1
 800814c:	e7b9      	b.n	80080c2 <_printf_float+0xfe>
 800814e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008152:	d118      	bne.n	8008186 <_printf_float+0x1c2>
 8008154:	2900      	cmp	r1, #0
 8008156:	6863      	ldr	r3, [r4, #4]
 8008158:	dd0b      	ble.n	8008172 <_printf_float+0x1ae>
 800815a:	6121      	str	r1, [r4, #16]
 800815c:	b913      	cbnz	r3, 8008164 <_printf_float+0x1a0>
 800815e:	6822      	ldr	r2, [r4, #0]
 8008160:	07d0      	lsls	r0, r2, #31
 8008162:	d502      	bpl.n	800816a <_printf_float+0x1a6>
 8008164:	3301      	adds	r3, #1
 8008166:	440b      	add	r3, r1
 8008168:	6123      	str	r3, [r4, #16]
 800816a:	65a1      	str	r1, [r4, #88]	; 0x58
 800816c:	f04f 0900 	mov.w	r9, #0
 8008170:	e7de      	b.n	8008130 <_printf_float+0x16c>
 8008172:	b913      	cbnz	r3, 800817a <_printf_float+0x1b6>
 8008174:	6822      	ldr	r2, [r4, #0]
 8008176:	07d2      	lsls	r2, r2, #31
 8008178:	d501      	bpl.n	800817e <_printf_float+0x1ba>
 800817a:	3302      	adds	r3, #2
 800817c:	e7f4      	b.n	8008168 <_printf_float+0x1a4>
 800817e:	2301      	movs	r3, #1
 8008180:	e7f2      	b.n	8008168 <_printf_float+0x1a4>
 8008182:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008186:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008188:	4299      	cmp	r1, r3
 800818a:	db05      	blt.n	8008198 <_printf_float+0x1d4>
 800818c:	6823      	ldr	r3, [r4, #0]
 800818e:	6121      	str	r1, [r4, #16]
 8008190:	07d8      	lsls	r0, r3, #31
 8008192:	d5ea      	bpl.n	800816a <_printf_float+0x1a6>
 8008194:	1c4b      	adds	r3, r1, #1
 8008196:	e7e7      	b.n	8008168 <_printf_float+0x1a4>
 8008198:	2900      	cmp	r1, #0
 800819a:	bfd4      	ite	le
 800819c:	f1c1 0202 	rsble	r2, r1, #2
 80081a0:	2201      	movgt	r2, #1
 80081a2:	4413      	add	r3, r2
 80081a4:	e7e0      	b.n	8008168 <_printf_float+0x1a4>
 80081a6:	6823      	ldr	r3, [r4, #0]
 80081a8:	055a      	lsls	r2, r3, #21
 80081aa:	d407      	bmi.n	80081bc <_printf_float+0x1f8>
 80081ac:	6923      	ldr	r3, [r4, #16]
 80081ae:	4642      	mov	r2, r8
 80081b0:	4631      	mov	r1, r6
 80081b2:	4628      	mov	r0, r5
 80081b4:	47b8      	blx	r7
 80081b6:	3001      	adds	r0, #1
 80081b8:	d12c      	bne.n	8008214 <_printf_float+0x250>
 80081ba:	e764      	b.n	8008086 <_printf_float+0xc2>
 80081bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80081c0:	f240 80e0 	bls.w	8008384 <_printf_float+0x3c0>
 80081c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80081c8:	2200      	movs	r2, #0
 80081ca:	2300      	movs	r3, #0
 80081cc:	f7f8 fc9c 	bl	8000b08 <__aeabi_dcmpeq>
 80081d0:	2800      	cmp	r0, #0
 80081d2:	d034      	beq.n	800823e <_printf_float+0x27a>
 80081d4:	4a37      	ldr	r2, [pc, #220]	; (80082b4 <_printf_float+0x2f0>)
 80081d6:	2301      	movs	r3, #1
 80081d8:	4631      	mov	r1, r6
 80081da:	4628      	mov	r0, r5
 80081dc:	47b8      	blx	r7
 80081de:	3001      	adds	r0, #1
 80081e0:	f43f af51 	beq.w	8008086 <_printf_float+0xc2>
 80081e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80081e8:	429a      	cmp	r2, r3
 80081ea:	db02      	blt.n	80081f2 <_printf_float+0x22e>
 80081ec:	6823      	ldr	r3, [r4, #0]
 80081ee:	07d8      	lsls	r0, r3, #31
 80081f0:	d510      	bpl.n	8008214 <_printf_float+0x250>
 80081f2:	ee18 3a10 	vmov	r3, s16
 80081f6:	4652      	mov	r2, sl
 80081f8:	4631      	mov	r1, r6
 80081fa:	4628      	mov	r0, r5
 80081fc:	47b8      	blx	r7
 80081fe:	3001      	adds	r0, #1
 8008200:	f43f af41 	beq.w	8008086 <_printf_float+0xc2>
 8008204:	f04f 0800 	mov.w	r8, #0
 8008208:	f104 091a 	add.w	r9, r4, #26
 800820c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800820e:	3b01      	subs	r3, #1
 8008210:	4543      	cmp	r3, r8
 8008212:	dc09      	bgt.n	8008228 <_printf_float+0x264>
 8008214:	6823      	ldr	r3, [r4, #0]
 8008216:	079b      	lsls	r3, r3, #30
 8008218:	f100 8105 	bmi.w	8008426 <_printf_float+0x462>
 800821c:	68e0      	ldr	r0, [r4, #12]
 800821e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008220:	4298      	cmp	r0, r3
 8008222:	bfb8      	it	lt
 8008224:	4618      	movlt	r0, r3
 8008226:	e730      	b.n	800808a <_printf_float+0xc6>
 8008228:	2301      	movs	r3, #1
 800822a:	464a      	mov	r2, r9
 800822c:	4631      	mov	r1, r6
 800822e:	4628      	mov	r0, r5
 8008230:	47b8      	blx	r7
 8008232:	3001      	adds	r0, #1
 8008234:	f43f af27 	beq.w	8008086 <_printf_float+0xc2>
 8008238:	f108 0801 	add.w	r8, r8, #1
 800823c:	e7e6      	b.n	800820c <_printf_float+0x248>
 800823e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008240:	2b00      	cmp	r3, #0
 8008242:	dc39      	bgt.n	80082b8 <_printf_float+0x2f4>
 8008244:	4a1b      	ldr	r2, [pc, #108]	; (80082b4 <_printf_float+0x2f0>)
 8008246:	2301      	movs	r3, #1
 8008248:	4631      	mov	r1, r6
 800824a:	4628      	mov	r0, r5
 800824c:	47b8      	blx	r7
 800824e:	3001      	adds	r0, #1
 8008250:	f43f af19 	beq.w	8008086 <_printf_float+0xc2>
 8008254:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008258:	4313      	orrs	r3, r2
 800825a:	d102      	bne.n	8008262 <_printf_float+0x29e>
 800825c:	6823      	ldr	r3, [r4, #0]
 800825e:	07d9      	lsls	r1, r3, #31
 8008260:	d5d8      	bpl.n	8008214 <_printf_float+0x250>
 8008262:	ee18 3a10 	vmov	r3, s16
 8008266:	4652      	mov	r2, sl
 8008268:	4631      	mov	r1, r6
 800826a:	4628      	mov	r0, r5
 800826c:	47b8      	blx	r7
 800826e:	3001      	adds	r0, #1
 8008270:	f43f af09 	beq.w	8008086 <_printf_float+0xc2>
 8008274:	f04f 0900 	mov.w	r9, #0
 8008278:	f104 0a1a 	add.w	sl, r4, #26
 800827c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800827e:	425b      	negs	r3, r3
 8008280:	454b      	cmp	r3, r9
 8008282:	dc01      	bgt.n	8008288 <_printf_float+0x2c4>
 8008284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008286:	e792      	b.n	80081ae <_printf_float+0x1ea>
 8008288:	2301      	movs	r3, #1
 800828a:	4652      	mov	r2, sl
 800828c:	4631      	mov	r1, r6
 800828e:	4628      	mov	r0, r5
 8008290:	47b8      	blx	r7
 8008292:	3001      	adds	r0, #1
 8008294:	f43f aef7 	beq.w	8008086 <_printf_float+0xc2>
 8008298:	f109 0901 	add.w	r9, r9, #1
 800829c:	e7ee      	b.n	800827c <_printf_float+0x2b8>
 800829e:	bf00      	nop
 80082a0:	7fefffff 	.word	0x7fefffff
 80082a4:	0800ace0 	.word	0x0800ace0
 80082a8:	0800ace4 	.word	0x0800ace4
 80082ac:	0800acec 	.word	0x0800acec
 80082b0:	0800ace8 	.word	0x0800ace8
 80082b4:	0800acf0 	.word	0x0800acf0
 80082b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80082bc:	429a      	cmp	r2, r3
 80082be:	bfa8      	it	ge
 80082c0:	461a      	movge	r2, r3
 80082c2:	2a00      	cmp	r2, #0
 80082c4:	4691      	mov	r9, r2
 80082c6:	dc37      	bgt.n	8008338 <_printf_float+0x374>
 80082c8:	f04f 0b00 	mov.w	fp, #0
 80082cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80082d0:	f104 021a 	add.w	r2, r4, #26
 80082d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80082d6:	9305      	str	r3, [sp, #20]
 80082d8:	eba3 0309 	sub.w	r3, r3, r9
 80082dc:	455b      	cmp	r3, fp
 80082de:	dc33      	bgt.n	8008348 <_printf_float+0x384>
 80082e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80082e4:	429a      	cmp	r2, r3
 80082e6:	db3b      	blt.n	8008360 <_printf_float+0x39c>
 80082e8:	6823      	ldr	r3, [r4, #0]
 80082ea:	07da      	lsls	r2, r3, #31
 80082ec:	d438      	bmi.n	8008360 <_printf_float+0x39c>
 80082ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082f0:	9b05      	ldr	r3, [sp, #20]
 80082f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80082f4:	1ad3      	subs	r3, r2, r3
 80082f6:	eba2 0901 	sub.w	r9, r2, r1
 80082fa:	4599      	cmp	r9, r3
 80082fc:	bfa8      	it	ge
 80082fe:	4699      	movge	r9, r3
 8008300:	f1b9 0f00 	cmp.w	r9, #0
 8008304:	dc35      	bgt.n	8008372 <_printf_float+0x3ae>
 8008306:	f04f 0800 	mov.w	r8, #0
 800830a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800830e:	f104 0a1a 	add.w	sl, r4, #26
 8008312:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008316:	1a9b      	subs	r3, r3, r2
 8008318:	eba3 0309 	sub.w	r3, r3, r9
 800831c:	4543      	cmp	r3, r8
 800831e:	f77f af79 	ble.w	8008214 <_printf_float+0x250>
 8008322:	2301      	movs	r3, #1
 8008324:	4652      	mov	r2, sl
 8008326:	4631      	mov	r1, r6
 8008328:	4628      	mov	r0, r5
 800832a:	47b8      	blx	r7
 800832c:	3001      	adds	r0, #1
 800832e:	f43f aeaa 	beq.w	8008086 <_printf_float+0xc2>
 8008332:	f108 0801 	add.w	r8, r8, #1
 8008336:	e7ec      	b.n	8008312 <_printf_float+0x34e>
 8008338:	4613      	mov	r3, r2
 800833a:	4631      	mov	r1, r6
 800833c:	4642      	mov	r2, r8
 800833e:	4628      	mov	r0, r5
 8008340:	47b8      	blx	r7
 8008342:	3001      	adds	r0, #1
 8008344:	d1c0      	bne.n	80082c8 <_printf_float+0x304>
 8008346:	e69e      	b.n	8008086 <_printf_float+0xc2>
 8008348:	2301      	movs	r3, #1
 800834a:	4631      	mov	r1, r6
 800834c:	4628      	mov	r0, r5
 800834e:	9205      	str	r2, [sp, #20]
 8008350:	47b8      	blx	r7
 8008352:	3001      	adds	r0, #1
 8008354:	f43f ae97 	beq.w	8008086 <_printf_float+0xc2>
 8008358:	9a05      	ldr	r2, [sp, #20]
 800835a:	f10b 0b01 	add.w	fp, fp, #1
 800835e:	e7b9      	b.n	80082d4 <_printf_float+0x310>
 8008360:	ee18 3a10 	vmov	r3, s16
 8008364:	4652      	mov	r2, sl
 8008366:	4631      	mov	r1, r6
 8008368:	4628      	mov	r0, r5
 800836a:	47b8      	blx	r7
 800836c:	3001      	adds	r0, #1
 800836e:	d1be      	bne.n	80082ee <_printf_float+0x32a>
 8008370:	e689      	b.n	8008086 <_printf_float+0xc2>
 8008372:	9a05      	ldr	r2, [sp, #20]
 8008374:	464b      	mov	r3, r9
 8008376:	4442      	add	r2, r8
 8008378:	4631      	mov	r1, r6
 800837a:	4628      	mov	r0, r5
 800837c:	47b8      	blx	r7
 800837e:	3001      	adds	r0, #1
 8008380:	d1c1      	bne.n	8008306 <_printf_float+0x342>
 8008382:	e680      	b.n	8008086 <_printf_float+0xc2>
 8008384:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008386:	2a01      	cmp	r2, #1
 8008388:	dc01      	bgt.n	800838e <_printf_float+0x3ca>
 800838a:	07db      	lsls	r3, r3, #31
 800838c:	d538      	bpl.n	8008400 <_printf_float+0x43c>
 800838e:	2301      	movs	r3, #1
 8008390:	4642      	mov	r2, r8
 8008392:	4631      	mov	r1, r6
 8008394:	4628      	mov	r0, r5
 8008396:	47b8      	blx	r7
 8008398:	3001      	adds	r0, #1
 800839a:	f43f ae74 	beq.w	8008086 <_printf_float+0xc2>
 800839e:	ee18 3a10 	vmov	r3, s16
 80083a2:	4652      	mov	r2, sl
 80083a4:	4631      	mov	r1, r6
 80083a6:	4628      	mov	r0, r5
 80083a8:	47b8      	blx	r7
 80083aa:	3001      	adds	r0, #1
 80083ac:	f43f ae6b 	beq.w	8008086 <_printf_float+0xc2>
 80083b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80083b4:	2200      	movs	r2, #0
 80083b6:	2300      	movs	r3, #0
 80083b8:	f7f8 fba6 	bl	8000b08 <__aeabi_dcmpeq>
 80083bc:	b9d8      	cbnz	r0, 80083f6 <_printf_float+0x432>
 80083be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083c0:	f108 0201 	add.w	r2, r8, #1
 80083c4:	3b01      	subs	r3, #1
 80083c6:	4631      	mov	r1, r6
 80083c8:	4628      	mov	r0, r5
 80083ca:	47b8      	blx	r7
 80083cc:	3001      	adds	r0, #1
 80083ce:	d10e      	bne.n	80083ee <_printf_float+0x42a>
 80083d0:	e659      	b.n	8008086 <_printf_float+0xc2>
 80083d2:	2301      	movs	r3, #1
 80083d4:	4652      	mov	r2, sl
 80083d6:	4631      	mov	r1, r6
 80083d8:	4628      	mov	r0, r5
 80083da:	47b8      	blx	r7
 80083dc:	3001      	adds	r0, #1
 80083de:	f43f ae52 	beq.w	8008086 <_printf_float+0xc2>
 80083e2:	f108 0801 	add.w	r8, r8, #1
 80083e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083e8:	3b01      	subs	r3, #1
 80083ea:	4543      	cmp	r3, r8
 80083ec:	dcf1      	bgt.n	80083d2 <_printf_float+0x40e>
 80083ee:	464b      	mov	r3, r9
 80083f0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80083f4:	e6dc      	b.n	80081b0 <_printf_float+0x1ec>
 80083f6:	f04f 0800 	mov.w	r8, #0
 80083fa:	f104 0a1a 	add.w	sl, r4, #26
 80083fe:	e7f2      	b.n	80083e6 <_printf_float+0x422>
 8008400:	2301      	movs	r3, #1
 8008402:	4642      	mov	r2, r8
 8008404:	e7df      	b.n	80083c6 <_printf_float+0x402>
 8008406:	2301      	movs	r3, #1
 8008408:	464a      	mov	r2, r9
 800840a:	4631      	mov	r1, r6
 800840c:	4628      	mov	r0, r5
 800840e:	47b8      	blx	r7
 8008410:	3001      	adds	r0, #1
 8008412:	f43f ae38 	beq.w	8008086 <_printf_float+0xc2>
 8008416:	f108 0801 	add.w	r8, r8, #1
 800841a:	68e3      	ldr	r3, [r4, #12]
 800841c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800841e:	1a5b      	subs	r3, r3, r1
 8008420:	4543      	cmp	r3, r8
 8008422:	dcf0      	bgt.n	8008406 <_printf_float+0x442>
 8008424:	e6fa      	b.n	800821c <_printf_float+0x258>
 8008426:	f04f 0800 	mov.w	r8, #0
 800842a:	f104 0919 	add.w	r9, r4, #25
 800842e:	e7f4      	b.n	800841a <_printf_float+0x456>

08008430 <_printf_common>:
 8008430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008434:	4616      	mov	r6, r2
 8008436:	4699      	mov	r9, r3
 8008438:	688a      	ldr	r2, [r1, #8]
 800843a:	690b      	ldr	r3, [r1, #16]
 800843c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008440:	4293      	cmp	r3, r2
 8008442:	bfb8      	it	lt
 8008444:	4613      	movlt	r3, r2
 8008446:	6033      	str	r3, [r6, #0]
 8008448:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800844c:	4607      	mov	r7, r0
 800844e:	460c      	mov	r4, r1
 8008450:	b10a      	cbz	r2, 8008456 <_printf_common+0x26>
 8008452:	3301      	adds	r3, #1
 8008454:	6033      	str	r3, [r6, #0]
 8008456:	6823      	ldr	r3, [r4, #0]
 8008458:	0699      	lsls	r1, r3, #26
 800845a:	bf42      	ittt	mi
 800845c:	6833      	ldrmi	r3, [r6, #0]
 800845e:	3302      	addmi	r3, #2
 8008460:	6033      	strmi	r3, [r6, #0]
 8008462:	6825      	ldr	r5, [r4, #0]
 8008464:	f015 0506 	ands.w	r5, r5, #6
 8008468:	d106      	bne.n	8008478 <_printf_common+0x48>
 800846a:	f104 0a19 	add.w	sl, r4, #25
 800846e:	68e3      	ldr	r3, [r4, #12]
 8008470:	6832      	ldr	r2, [r6, #0]
 8008472:	1a9b      	subs	r3, r3, r2
 8008474:	42ab      	cmp	r3, r5
 8008476:	dc26      	bgt.n	80084c6 <_printf_common+0x96>
 8008478:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800847c:	1e13      	subs	r3, r2, #0
 800847e:	6822      	ldr	r2, [r4, #0]
 8008480:	bf18      	it	ne
 8008482:	2301      	movne	r3, #1
 8008484:	0692      	lsls	r2, r2, #26
 8008486:	d42b      	bmi.n	80084e0 <_printf_common+0xb0>
 8008488:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800848c:	4649      	mov	r1, r9
 800848e:	4638      	mov	r0, r7
 8008490:	47c0      	blx	r8
 8008492:	3001      	adds	r0, #1
 8008494:	d01e      	beq.n	80084d4 <_printf_common+0xa4>
 8008496:	6823      	ldr	r3, [r4, #0]
 8008498:	68e5      	ldr	r5, [r4, #12]
 800849a:	6832      	ldr	r2, [r6, #0]
 800849c:	f003 0306 	and.w	r3, r3, #6
 80084a0:	2b04      	cmp	r3, #4
 80084a2:	bf08      	it	eq
 80084a4:	1aad      	subeq	r5, r5, r2
 80084a6:	68a3      	ldr	r3, [r4, #8]
 80084a8:	6922      	ldr	r2, [r4, #16]
 80084aa:	bf0c      	ite	eq
 80084ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80084b0:	2500      	movne	r5, #0
 80084b2:	4293      	cmp	r3, r2
 80084b4:	bfc4      	itt	gt
 80084b6:	1a9b      	subgt	r3, r3, r2
 80084b8:	18ed      	addgt	r5, r5, r3
 80084ba:	2600      	movs	r6, #0
 80084bc:	341a      	adds	r4, #26
 80084be:	42b5      	cmp	r5, r6
 80084c0:	d11a      	bne.n	80084f8 <_printf_common+0xc8>
 80084c2:	2000      	movs	r0, #0
 80084c4:	e008      	b.n	80084d8 <_printf_common+0xa8>
 80084c6:	2301      	movs	r3, #1
 80084c8:	4652      	mov	r2, sl
 80084ca:	4649      	mov	r1, r9
 80084cc:	4638      	mov	r0, r7
 80084ce:	47c0      	blx	r8
 80084d0:	3001      	adds	r0, #1
 80084d2:	d103      	bne.n	80084dc <_printf_common+0xac>
 80084d4:	f04f 30ff 	mov.w	r0, #4294967295
 80084d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084dc:	3501      	adds	r5, #1
 80084de:	e7c6      	b.n	800846e <_printf_common+0x3e>
 80084e0:	18e1      	adds	r1, r4, r3
 80084e2:	1c5a      	adds	r2, r3, #1
 80084e4:	2030      	movs	r0, #48	; 0x30
 80084e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80084ea:	4422      	add	r2, r4
 80084ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80084f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80084f4:	3302      	adds	r3, #2
 80084f6:	e7c7      	b.n	8008488 <_printf_common+0x58>
 80084f8:	2301      	movs	r3, #1
 80084fa:	4622      	mov	r2, r4
 80084fc:	4649      	mov	r1, r9
 80084fe:	4638      	mov	r0, r7
 8008500:	47c0      	blx	r8
 8008502:	3001      	adds	r0, #1
 8008504:	d0e6      	beq.n	80084d4 <_printf_common+0xa4>
 8008506:	3601      	adds	r6, #1
 8008508:	e7d9      	b.n	80084be <_printf_common+0x8e>
	...

0800850c <_printf_i>:
 800850c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008510:	460c      	mov	r4, r1
 8008512:	4691      	mov	r9, r2
 8008514:	7e27      	ldrb	r7, [r4, #24]
 8008516:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008518:	2f78      	cmp	r7, #120	; 0x78
 800851a:	4680      	mov	r8, r0
 800851c:	469a      	mov	sl, r3
 800851e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008522:	d807      	bhi.n	8008534 <_printf_i+0x28>
 8008524:	2f62      	cmp	r7, #98	; 0x62
 8008526:	d80a      	bhi.n	800853e <_printf_i+0x32>
 8008528:	2f00      	cmp	r7, #0
 800852a:	f000 80d8 	beq.w	80086de <_printf_i+0x1d2>
 800852e:	2f58      	cmp	r7, #88	; 0x58
 8008530:	f000 80a3 	beq.w	800867a <_printf_i+0x16e>
 8008534:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008538:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800853c:	e03a      	b.n	80085b4 <_printf_i+0xa8>
 800853e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008542:	2b15      	cmp	r3, #21
 8008544:	d8f6      	bhi.n	8008534 <_printf_i+0x28>
 8008546:	a001      	add	r0, pc, #4	; (adr r0, 800854c <_printf_i+0x40>)
 8008548:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800854c:	080085a5 	.word	0x080085a5
 8008550:	080085b9 	.word	0x080085b9
 8008554:	08008535 	.word	0x08008535
 8008558:	08008535 	.word	0x08008535
 800855c:	08008535 	.word	0x08008535
 8008560:	08008535 	.word	0x08008535
 8008564:	080085b9 	.word	0x080085b9
 8008568:	08008535 	.word	0x08008535
 800856c:	08008535 	.word	0x08008535
 8008570:	08008535 	.word	0x08008535
 8008574:	08008535 	.word	0x08008535
 8008578:	080086c5 	.word	0x080086c5
 800857c:	080085e9 	.word	0x080085e9
 8008580:	080086a7 	.word	0x080086a7
 8008584:	08008535 	.word	0x08008535
 8008588:	08008535 	.word	0x08008535
 800858c:	080086e7 	.word	0x080086e7
 8008590:	08008535 	.word	0x08008535
 8008594:	080085e9 	.word	0x080085e9
 8008598:	08008535 	.word	0x08008535
 800859c:	08008535 	.word	0x08008535
 80085a0:	080086af 	.word	0x080086af
 80085a4:	680b      	ldr	r3, [r1, #0]
 80085a6:	1d1a      	adds	r2, r3, #4
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	600a      	str	r2, [r1, #0]
 80085ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80085b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80085b4:	2301      	movs	r3, #1
 80085b6:	e0a3      	b.n	8008700 <_printf_i+0x1f4>
 80085b8:	6825      	ldr	r5, [r4, #0]
 80085ba:	6808      	ldr	r0, [r1, #0]
 80085bc:	062e      	lsls	r6, r5, #24
 80085be:	f100 0304 	add.w	r3, r0, #4
 80085c2:	d50a      	bpl.n	80085da <_printf_i+0xce>
 80085c4:	6805      	ldr	r5, [r0, #0]
 80085c6:	600b      	str	r3, [r1, #0]
 80085c8:	2d00      	cmp	r5, #0
 80085ca:	da03      	bge.n	80085d4 <_printf_i+0xc8>
 80085cc:	232d      	movs	r3, #45	; 0x2d
 80085ce:	426d      	negs	r5, r5
 80085d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085d4:	485e      	ldr	r0, [pc, #376]	; (8008750 <_printf_i+0x244>)
 80085d6:	230a      	movs	r3, #10
 80085d8:	e019      	b.n	800860e <_printf_i+0x102>
 80085da:	f015 0f40 	tst.w	r5, #64	; 0x40
 80085de:	6805      	ldr	r5, [r0, #0]
 80085e0:	600b      	str	r3, [r1, #0]
 80085e2:	bf18      	it	ne
 80085e4:	b22d      	sxthne	r5, r5
 80085e6:	e7ef      	b.n	80085c8 <_printf_i+0xbc>
 80085e8:	680b      	ldr	r3, [r1, #0]
 80085ea:	6825      	ldr	r5, [r4, #0]
 80085ec:	1d18      	adds	r0, r3, #4
 80085ee:	6008      	str	r0, [r1, #0]
 80085f0:	0628      	lsls	r0, r5, #24
 80085f2:	d501      	bpl.n	80085f8 <_printf_i+0xec>
 80085f4:	681d      	ldr	r5, [r3, #0]
 80085f6:	e002      	b.n	80085fe <_printf_i+0xf2>
 80085f8:	0669      	lsls	r1, r5, #25
 80085fa:	d5fb      	bpl.n	80085f4 <_printf_i+0xe8>
 80085fc:	881d      	ldrh	r5, [r3, #0]
 80085fe:	4854      	ldr	r0, [pc, #336]	; (8008750 <_printf_i+0x244>)
 8008600:	2f6f      	cmp	r7, #111	; 0x6f
 8008602:	bf0c      	ite	eq
 8008604:	2308      	moveq	r3, #8
 8008606:	230a      	movne	r3, #10
 8008608:	2100      	movs	r1, #0
 800860a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800860e:	6866      	ldr	r6, [r4, #4]
 8008610:	60a6      	str	r6, [r4, #8]
 8008612:	2e00      	cmp	r6, #0
 8008614:	bfa2      	ittt	ge
 8008616:	6821      	ldrge	r1, [r4, #0]
 8008618:	f021 0104 	bicge.w	r1, r1, #4
 800861c:	6021      	strge	r1, [r4, #0]
 800861e:	b90d      	cbnz	r5, 8008624 <_printf_i+0x118>
 8008620:	2e00      	cmp	r6, #0
 8008622:	d04d      	beq.n	80086c0 <_printf_i+0x1b4>
 8008624:	4616      	mov	r6, r2
 8008626:	fbb5 f1f3 	udiv	r1, r5, r3
 800862a:	fb03 5711 	mls	r7, r3, r1, r5
 800862e:	5dc7      	ldrb	r7, [r0, r7]
 8008630:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008634:	462f      	mov	r7, r5
 8008636:	42bb      	cmp	r3, r7
 8008638:	460d      	mov	r5, r1
 800863a:	d9f4      	bls.n	8008626 <_printf_i+0x11a>
 800863c:	2b08      	cmp	r3, #8
 800863e:	d10b      	bne.n	8008658 <_printf_i+0x14c>
 8008640:	6823      	ldr	r3, [r4, #0]
 8008642:	07df      	lsls	r7, r3, #31
 8008644:	d508      	bpl.n	8008658 <_printf_i+0x14c>
 8008646:	6923      	ldr	r3, [r4, #16]
 8008648:	6861      	ldr	r1, [r4, #4]
 800864a:	4299      	cmp	r1, r3
 800864c:	bfde      	ittt	le
 800864e:	2330      	movle	r3, #48	; 0x30
 8008650:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008654:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008658:	1b92      	subs	r2, r2, r6
 800865a:	6122      	str	r2, [r4, #16]
 800865c:	f8cd a000 	str.w	sl, [sp]
 8008660:	464b      	mov	r3, r9
 8008662:	aa03      	add	r2, sp, #12
 8008664:	4621      	mov	r1, r4
 8008666:	4640      	mov	r0, r8
 8008668:	f7ff fee2 	bl	8008430 <_printf_common>
 800866c:	3001      	adds	r0, #1
 800866e:	d14c      	bne.n	800870a <_printf_i+0x1fe>
 8008670:	f04f 30ff 	mov.w	r0, #4294967295
 8008674:	b004      	add	sp, #16
 8008676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800867a:	4835      	ldr	r0, [pc, #212]	; (8008750 <_printf_i+0x244>)
 800867c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008680:	6823      	ldr	r3, [r4, #0]
 8008682:	680e      	ldr	r6, [r1, #0]
 8008684:	061f      	lsls	r7, r3, #24
 8008686:	f856 5b04 	ldr.w	r5, [r6], #4
 800868a:	600e      	str	r6, [r1, #0]
 800868c:	d514      	bpl.n	80086b8 <_printf_i+0x1ac>
 800868e:	07d9      	lsls	r1, r3, #31
 8008690:	bf44      	itt	mi
 8008692:	f043 0320 	orrmi.w	r3, r3, #32
 8008696:	6023      	strmi	r3, [r4, #0]
 8008698:	b91d      	cbnz	r5, 80086a2 <_printf_i+0x196>
 800869a:	6823      	ldr	r3, [r4, #0]
 800869c:	f023 0320 	bic.w	r3, r3, #32
 80086a0:	6023      	str	r3, [r4, #0]
 80086a2:	2310      	movs	r3, #16
 80086a4:	e7b0      	b.n	8008608 <_printf_i+0xfc>
 80086a6:	6823      	ldr	r3, [r4, #0]
 80086a8:	f043 0320 	orr.w	r3, r3, #32
 80086ac:	6023      	str	r3, [r4, #0]
 80086ae:	2378      	movs	r3, #120	; 0x78
 80086b0:	4828      	ldr	r0, [pc, #160]	; (8008754 <_printf_i+0x248>)
 80086b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80086b6:	e7e3      	b.n	8008680 <_printf_i+0x174>
 80086b8:	065e      	lsls	r6, r3, #25
 80086ba:	bf48      	it	mi
 80086bc:	b2ad      	uxthmi	r5, r5
 80086be:	e7e6      	b.n	800868e <_printf_i+0x182>
 80086c0:	4616      	mov	r6, r2
 80086c2:	e7bb      	b.n	800863c <_printf_i+0x130>
 80086c4:	680b      	ldr	r3, [r1, #0]
 80086c6:	6826      	ldr	r6, [r4, #0]
 80086c8:	6960      	ldr	r0, [r4, #20]
 80086ca:	1d1d      	adds	r5, r3, #4
 80086cc:	600d      	str	r5, [r1, #0]
 80086ce:	0635      	lsls	r5, r6, #24
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	d501      	bpl.n	80086d8 <_printf_i+0x1cc>
 80086d4:	6018      	str	r0, [r3, #0]
 80086d6:	e002      	b.n	80086de <_printf_i+0x1d2>
 80086d8:	0671      	lsls	r1, r6, #25
 80086da:	d5fb      	bpl.n	80086d4 <_printf_i+0x1c8>
 80086dc:	8018      	strh	r0, [r3, #0]
 80086de:	2300      	movs	r3, #0
 80086e0:	6123      	str	r3, [r4, #16]
 80086e2:	4616      	mov	r6, r2
 80086e4:	e7ba      	b.n	800865c <_printf_i+0x150>
 80086e6:	680b      	ldr	r3, [r1, #0]
 80086e8:	1d1a      	adds	r2, r3, #4
 80086ea:	600a      	str	r2, [r1, #0]
 80086ec:	681e      	ldr	r6, [r3, #0]
 80086ee:	6862      	ldr	r2, [r4, #4]
 80086f0:	2100      	movs	r1, #0
 80086f2:	4630      	mov	r0, r6
 80086f4:	f7f7 fd94 	bl	8000220 <memchr>
 80086f8:	b108      	cbz	r0, 80086fe <_printf_i+0x1f2>
 80086fa:	1b80      	subs	r0, r0, r6
 80086fc:	6060      	str	r0, [r4, #4]
 80086fe:	6863      	ldr	r3, [r4, #4]
 8008700:	6123      	str	r3, [r4, #16]
 8008702:	2300      	movs	r3, #0
 8008704:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008708:	e7a8      	b.n	800865c <_printf_i+0x150>
 800870a:	6923      	ldr	r3, [r4, #16]
 800870c:	4632      	mov	r2, r6
 800870e:	4649      	mov	r1, r9
 8008710:	4640      	mov	r0, r8
 8008712:	47d0      	blx	sl
 8008714:	3001      	adds	r0, #1
 8008716:	d0ab      	beq.n	8008670 <_printf_i+0x164>
 8008718:	6823      	ldr	r3, [r4, #0]
 800871a:	079b      	lsls	r3, r3, #30
 800871c:	d413      	bmi.n	8008746 <_printf_i+0x23a>
 800871e:	68e0      	ldr	r0, [r4, #12]
 8008720:	9b03      	ldr	r3, [sp, #12]
 8008722:	4298      	cmp	r0, r3
 8008724:	bfb8      	it	lt
 8008726:	4618      	movlt	r0, r3
 8008728:	e7a4      	b.n	8008674 <_printf_i+0x168>
 800872a:	2301      	movs	r3, #1
 800872c:	4632      	mov	r2, r6
 800872e:	4649      	mov	r1, r9
 8008730:	4640      	mov	r0, r8
 8008732:	47d0      	blx	sl
 8008734:	3001      	adds	r0, #1
 8008736:	d09b      	beq.n	8008670 <_printf_i+0x164>
 8008738:	3501      	adds	r5, #1
 800873a:	68e3      	ldr	r3, [r4, #12]
 800873c:	9903      	ldr	r1, [sp, #12]
 800873e:	1a5b      	subs	r3, r3, r1
 8008740:	42ab      	cmp	r3, r5
 8008742:	dcf2      	bgt.n	800872a <_printf_i+0x21e>
 8008744:	e7eb      	b.n	800871e <_printf_i+0x212>
 8008746:	2500      	movs	r5, #0
 8008748:	f104 0619 	add.w	r6, r4, #25
 800874c:	e7f5      	b.n	800873a <_printf_i+0x22e>
 800874e:	bf00      	nop
 8008750:	0800acf2 	.word	0x0800acf2
 8008754:	0800ad03 	.word	0x0800ad03

08008758 <siprintf>:
 8008758:	b40e      	push	{r1, r2, r3}
 800875a:	b500      	push	{lr}
 800875c:	b09c      	sub	sp, #112	; 0x70
 800875e:	ab1d      	add	r3, sp, #116	; 0x74
 8008760:	9002      	str	r0, [sp, #8]
 8008762:	9006      	str	r0, [sp, #24]
 8008764:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008768:	4809      	ldr	r0, [pc, #36]	; (8008790 <siprintf+0x38>)
 800876a:	9107      	str	r1, [sp, #28]
 800876c:	9104      	str	r1, [sp, #16]
 800876e:	4909      	ldr	r1, [pc, #36]	; (8008794 <siprintf+0x3c>)
 8008770:	f853 2b04 	ldr.w	r2, [r3], #4
 8008774:	9105      	str	r1, [sp, #20]
 8008776:	6800      	ldr	r0, [r0, #0]
 8008778:	9301      	str	r3, [sp, #4]
 800877a:	a902      	add	r1, sp, #8
 800877c:	f001 fb32 	bl	8009de4 <_svfiprintf_r>
 8008780:	9b02      	ldr	r3, [sp, #8]
 8008782:	2200      	movs	r2, #0
 8008784:	701a      	strb	r2, [r3, #0]
 8008786:	b01c      	add	sp, #112	; 0x70
 8008788:	f85d eb04 	ldr.w	lr, [sp], #4
 800878c:	b003      	add	sp, #12
 800878e:	4770      	bx	lr
 8008790:	20000028 	.word	0x20000028
 8008794:	ffff0208 	.word	0xffff0208

08008798 <quorem>:
 8008798:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800879c:	6903      	ldr	r3, [r0, #16]
 800879e:	690c      	ldr	r4, [r1, #16]
 80087a0:	42a3      	cmp	r3, r4
 80087a2:	4607      	mov	r7, r0
 80087a4:	f2c0 8081 	blt.w	80088aa <quorem+0x112>
 80087a8:	3c01      	subs	r4, #1
 80087aa:	f101 0814 	add.w	r8, r1, #20
 80087ae:	f100 0514 	add.w	r5, r0, #20
 80087b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087b6:	9301      	str	r3, [sp, #4]
 80087b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80087bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80087c0:	3301      	adds	r3, #1
 80087c2:	429a      	cmp	r2, r3
 80087c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80087c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80087cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80087d0:	d331      	bcc.n	8008836 <quorem+0x9e>
 80087d2:	f04f 0e00 	mov.w	lr, #0
 80087d6:	4640      	mov	r0, r8
 80087d8:	46ac      	mov	ip, r5
 80087da:	46f2      	mov	sl, lr
 80087dc:	f850 2b04 	ldr.w	r2, [r0], #4
 80087e0:	b293      	uxth	r3, r2
 80087e2:	fb06 e303 	mla	r3, r6, r3, lr
 80087e6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	ebaa 0303 	sub.w	r3, sl, r3
 80087f0:	0c12      	lsrs	r2, r2, #16
 80087f2:	f8dc a000 	ldr.w	sl, [ip]
 80087f6:	fb06 e202 	mla	r2, r6, r2, lr
 80087fa:	fa13 f38a 	uxtah	r3, r3, sl
 80087fe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008802:	fa1f fa82 	uxth.w	sl, r2
 8008806:	f8dc 2000 	ldr.w	r2, [ip]
 800880a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800880e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008812:	b29b      	uxth	r3, r3
 8008814:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008818:	4581      	cmp	r9, r0
 800881a:	f84c 3b04 	str.w	r3, [ip], #4
 800881e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008822:	d2db      	bcs.n	80087dc <quorem+0x44>
 8008824:	f855 300b 	ldr.w	r3, [r5, fp]
 8008828:	b92b      	cbnz	r3, 8008836 <quorem+0x9e>
 800882a:	9b01      	ldr	r3, [sp, #4]
 800882c:	3b04      	subs	r3, #4
 800882e:	429d      	cmp	r5, r3
 8008830:	461a      	mov	r2, r3
 8008832:	d32e      	bcc.n	8008892 <quorem+0xfa>
 8008834:	613c      	str	r4, [r7, #16]
 8008836:	4638      	mov	r0, r7
 8008838:	f001 f8be 	bl	80099b8 <__mcmp>
 800883c:	2800      	cmp	r0, #0
 800883e:	db24      	blt.n	800888a <quorem+0xf2>
 8008840:	3601      	adds	r6, #1
 8008842:	4628      	mov	r0, r5
 8008844:	f04f 0c00 	mov.w	ip, #0
 8008848:	f858 2b04 	ldr.w	r2, [r8], #4
 800884c:	f8d0 e000 	ldr.w	lr, [r0]
 8008850:	b293      	uxth	r3, r2
 8008852:	ebac 0303 	sub.w	r3, ip, r3
 8008856:	0c12      	lsrs	r2, r2, #16
 8008858:	fa13 f38e 	uxtah	r3, r3, lr
 800885c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008860:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008864:	b29b      	uxth	r3, r3
 8008866:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800886a:	45c1      	cmp	r9, r8
 800886c:	f840 3b04 	str.w	r3, [r0], #4
 8008870:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008874:	d2e8      	bcs.n	8008848 <quorem+0xb0>
 8008876:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800887a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800887e:	b922      	cbnz	r2, 800888a <quorem+0xf2>
 8008880:	3b04      	subs	r3, #4
 8008882:	429d      	cmp	r5, r3
 8008884:	461a      	mov	r2, r3
 8008886:	d30a      	bcc.n	800889e <quorem+0x106>
 8008888:	613c      	str	r4, [r7, #16]
 800888a:	4630      	mov	r0, r6
 800888c:	b003      	add	sp, #12
 800888e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008892:	6812      	ldr	r2, [r2, #0]
 8008894:	3b04      	subs	r3, #4
 8008896:	2a00      	cmp	r2, #0
 8008898:	d1cc      	bne.n	8008834 <quorem+0x9c>
 800889a:	3c01      	subs	r4, #1
 800889c:	e7c7      	b.n	800882e <quorem+0x96>
 800889e:	6812      	ldr	r2, [r2, #0]
 80088a0:	3b04      	subs	r3, #4
 80088a2:	2a00      	cmp	r2, #0
 80088a4:	d1f0      	bne.n	8008888 <quorem+0xf0>
 80088a6:	3c01      	subs	r4, #1
 80088a8:	e7eb      	b.n	8008882 <quorem+0xea>
 80088aa:	2000      	movs	r0, #0
 80088ac:	e7ee      	b.n	800888c <quorem+0xf4>
	...

080088b0 <_dtoa_r>:
 80088b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b4:	ed2d 8b02 	vpush	{d8}
 80088b8:	ec57 6b10 	vmov	r6, r7, d0
 80088bc:	b095      	sub	sp, #84	; 0x54
 80088be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80088c0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80088c4:	9105      	str	r1, [sp, #20]
 80088c6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80088ca:	4604      	mov	r4, r0
 80088cc:	9209      	str	r2, [sp, #36]	; 0x24
 80088ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80088d0:	b975      	cbnz	r5, 80088f0 <_dtoa_r+0x40>
 80088d2:	2010      	movs	r0, #16
 80088d4:	f000 fddc 	bl	8009490 <malloc>
 80088d8:	4602      	mov	r2, r0
 80088da:	6260      	str	r0, [r4, #36]	; 0x24
 80088dc:	b920      	cbnz	r0, 80088e8 <_dtoa_r+0x38>
 80088de:	4bb2      	ldr	r3, [pc, #712]	; (8008ba8 <_dtoa_r+0x2f8>)
 80088e0:	21ea      	movs	r1, #234	; 0xea
 80088e2:	48b2      	ldr	r0, [pc, #712]	; (8008bac <_dtoa_r+0x2fc>)
 80088e4:	f001 fb8e 	bl	800a004 <__assert_func>
 80088e8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80088ec:	6005      	str	r5, [r0, #0]
 80088ee:	60c5      	str	r5, [r0, #12]
 80088f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088f2:	6819      	ldr	r1, [r3, #0]
 80088f4:	b151      	cbz	r1, 800890c <_dtoa_r+0x5c>
 80088f6:	685a      	ldr	r2, [r3, #4]
 80088f8:	604a      	str	r2, [r1, #4]
 80088fa:	2301      	movs	r3, #1
 80088fc:	4093      	lsls	r3, r2
 80088fe:	608b      	str	r3, [r1, #8]
 8008900:	4620      	mov	r0, r4
 8008902:	f000 fe1b 	bl	800953c <_Bfree>
 8008906:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008908:	2200      	movs	r2, #0
 800890a:	601a      	str	r2, [r3, #0]
 800890c:	1e3b      	subs	r3, r7, #0
 800890e:	bfb9      	ittee	lt
 8008910:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008914:	9303      	strlt	r3, [sp, #12]
 8008916:	2300      	movge	r3, #0
 8008918:	f8c8 3000 	strge.w	r3, [r8]
 800891c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008920:	4ba3      	ldr	r3, [pc, #652]	; (8008bb0 <_dtoa_r+0x300>)
 8008922:	bfbc      	itt	lt
 8008924:	2201      	movlt	r2, #1
 8008926:	f8c8 2000 	strlt.w	r2, [r8]
 800892a:	ea33 0309 	bics.w	r3, r3, r9
 800892e:	d11b      	bne.n	8008968 <_dtoa_r+0xb8>
 8008930:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008932:	f242 730f 	movw	r3, #9999	; 0x270f
 8008936:	6013      	str	r3, [r2, #0]
 8008938:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800893c:	4333      	orrs	r3, r6
 800893e:	f000 857a 	beq.w	8009436 <_dtoa_r+0xb86>
 8008942:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008944:	b963      	cbnz	r3, 8008960 <_dtoa_r+0xb0>
 8008946:	4b9b      	ldr	r3, [pc, #620]	; (8008bb4 <_dtoa_r+0x304>)
 8008948:	e024      	b.n	8008994 <_dtoa_r+0xe4>
 800894a:	4b9b      	ldr	r3, [pc, #620]	; (8008bb8 <_dtoa_r+0x308>)
 800894c:	9300      	str	r3, [sp, #0]
 800894e:	3308      	adds	r3, #8
 8008950:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008952:	6013      	str	r3, [r2, #0]
 8008954:	9800      	ldr	r0, [sp, #0]
 8008956:	b015      	add	sp, #84	; 0x54
 8008958:	ecbd 8b02 	vpop	{d8}
 800895c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008960:	4b94      	ldr	r3, [pc, #592]	; (8008bb4 <_dtoa_r+0x304>)
 8008962:	9300      	str	r3, [sp, #0]
 8008964:	3303      	adds	r3, #3
 8008966:	e7f3      	b.n	8008950 <_dtoa_r+0xa0>
 8008968:	ed9d 7b02 	vldr	d7, [sp, #8]
 800896c:	2200      	movs	r2, #0
 800896e:	ec51 0b17 	vmov	r0, r1, d7
 8008972:	2300      	movs	r3, #0
 8008974:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008978:	f7f8 f8c6 	bl	8000b08 <__aeabi_dcmpeq>
 800897c:	4680      	mov	r8, r0
 800897e:	b158      	cbz	r0, 8008998 <_dtoa_r+0xe8>
 8008980:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008982:	2301      	movs	r3, #1
 8008984:	6013      	str	r3, [r2, #0]
 8008986:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008988:	2b00      	cmp	r3, #0
 800898a:	f000 8551 	beq.w	8009430 <_dtoa_r+0xb80>
 800898e:	488b      	ldr	r0, [pc, #556]	; (8008bbc <_dtoa_r+0x30c>)
 8008990:	6018      	str	r0, [r3, #0]
 8008992:	1e43      	subs	r3, r0, #1
 8008994:	9300      	str	r3, [sp, #0]
 8008996:	e7dd      	b.n	8008954 <_dtoa_r+0xa4>
 8008998:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800899c:	aa12      	add	r2, sp, #72	; 0x48
 800899e:	a913      	add	r1, sp, #76	; 0x4c
 80089a0:	4620      	mov	r0, r4
 80089a2:	f001 f8ad 	bl	8009b00 <__d2b>
 80089a6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80089aa:	4683      	mov	fp, r0
 80089ac:	2d00      	cmp	r5, #0
 80089ae:	d07c      	beq.n	8008aaa <_dtoa_r+0x1fa>
 80089b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089b2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80089b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089ba:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80089be:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80089c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80089c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80089ca:	4b7d      	ldr	r3, [pc, #500]	; (8008bc0 <_dtoa_r+0x310>)
 80089cc:	2200      	movs	r2, #0
 80089ce:	4630      	mov	r0, r6
 80089d0:	4639      	mov	r1, r7
 80089d2:	f7f7 fc79 	bl	80002c8 <__aeabi_dsub>
 80089d6:	a36e      	add	r3, pc, #440	; (adr r3, 8008b90 <_dtoa_r+0x2e0>)
 80089d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089dc:	f7f7 fe2c 	bl	8000638 <__aeabi_dmul>
 80089e0:	a36d      	add	r3, pc, #436	; (adr r3, 8008b98 <_dtoa_r+0x2e8>)
 80089e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089e6:	f7f7 fc71 	bl	80002cc <__adddf3>
 80089ea:	4606      	mov	r6, r0
 80089ec:	4628      	mov	r0, r5
 80089ee:	460f      	mov	r7, r1
 80089f0:	f7f7 fdb8 	bl	8000564 <__aeabi_i2d>
 80089f4:	a36a      	add	r3, pc, #424	; (adr r3, 8008ba0 <_dtoa_r+0x2f0>)
 80089f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fa:	f7f7 fe1d 	bl	8000638 <__aeabi_dmul>
 80089fe:	4602      	mov	r2, r0
 8008a00:	460b      	mov	r3, r1
 8008a02:	4630      	mov	r0, r6
 8008a04:	4639      	mov	r1, r7
 8008a06:	f7f7 fc61 	bl	80002cc <__adddf3>
 8008a0a:	4606      	mov	r6, r0
 8008a0c:	460f      	mov	r7, r1
 8008a0e:	f7f8 f8c3 	bl	8000b98 <__aeabi_d2iz>
 8008a12:	2200      	movs	r2, #0
 8008a14:	4682      	mov	sl, r0
 8008a16:	2300      	movs	r3, #0
 8008a18:	4630      	mov	r0, r6
 8008a1a:	4639      	mov	r1, r7
 8008a1c:	f7f8 f87e 	bl	8000b1c <__aeabi_dcmplt>
 8008a20:	b148      	cbz	r0, 8008a36 <_dtoa_r+0x186>
 8008a22:	4650      	mov	r0, sl
 8008a24:	f7f7 fd9e 	bl	8000564 <__aeabi_i2d>
 8008a28:	4632      	mov	r2, r6
 8008a2a:	463b      	mov	r3, r7
 8008a2c:	f7f8 f86c 	bl	8000b08 <__aeabi_dcmpeq>
 8008a30:	b908      	cbnz	r0, 8008a36 <_dtoa_r+0x186>
 8008a32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a36:	f1ba 0f16 	cmp.w	sl, #22
 8008a3a:	d854      	bhi.n	8008ae6 <_dtoa_r+0x236>
 8008a3c:	4b61      	ldr	r3, [pc, #388]	; (8008bc4 <_dtoa_r+0x314>)
 8008a3e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008a4a:	f7f8 f867 	bl	8000b1c <__aeabi_dcmplt>
 8008a4e:	2800      	cmp	r0, #0
 8008a50:	d04b      	beq.n	8008aea <_dtoa_r+0x23a>
 8008a52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a56:	2300      	movs	r3, #0
 8008a58:	930e      	str	r3, [sp, #56]	; 0x38
 8008a5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a5c:	1b5d      	subs	r5, r3, r5
 8008a5e:	1e6b      	subs	r3, r5, #1
 8008a60:	9304      	str	r3, [sp, #16]
 8008a62:	bf43      	ittte	mi
 8008a64:	2300      	movmi	r3, #0
 8008a66:	f1c5 0801 	rsbmi	r8, r5, #1
 8008a6a:	9304      	strmi	r3, [sp, #16]
 8008a6c:	f04f 0800 	movpl.w	r8, #0
 8008a70:	f1ba 0f00 	cmp.w	sl, #0
 8008a74:	db3b      	blt.n	8008aee <_dtoa_r+0x23e>
 8008a76:	9b04      	ldr	r3, [sp, #16]
 8008a78:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008a7c:	4453      	add	r3, sl
 8008a7e:	9304      	str	r3, [sp, #16]
 8008a80:	2300      	movs	r3, #0
 8008a82:	9306      	str	r3, [sp, #24]
 8008a84:	9b05      	ldr	r3, [sp, #20]
 8008a86:	2b09      	cmp	r3, #9
 8008a88:	d869      	bhi.n	8008b5e <_dtoa_r+0x2ae>
 8008a8a:	2b05      	cmp	r3, #5
 8008a8c:	bfc4      	itt	gt
 8008a8e:	3b04      	subgt	r3, #4
 8008a90:	9305      	strgt	r3, [sp, #20]
 8008a92:	9b05      	ldr	r3, [sp, #20]
 8008a94:	f1a3 0302 	sub.w	r3, r3, #2
 8008a98:	bfcc      	ite	gt
 8008a9a:	2500      	movgt	r5, #0
 8008a9c:	2501      	movle	r5, #1
 8008a9e:	2b03      	cmp	r3, #3
 8008aa0:	d869      	bhi.n	8008b76 <_dtoa_r+0x2c6>
 8008aa2:	e8df f003 	tbb	[pc, r3]
 8008aa6:	4e2c      	.short	0x4e2c
 8008aa8:	5a4c      	.short	0x5a4c
 8008aaa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008aae:	441d      	add	r5, r3
 8008ab0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008ab4:	2b20      	cmp	r3, #32
 8008ab6:	bfc1      	itttt	gt
 8008ab8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008abc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008ac0:	fa09 f303 	lslgt.w	r3, r9, r3
 8008ac4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008ac8:	bfda      	itte	le
 8008aca:	f1c3 0320 	rsble	r3, r3, #32
 8008ace:	fa06 f003 	lslle.w	r0, r6, r3
 8008ad2:	4318      	orrgt	r0, r3
 8008ad4:	f7f7 fd36 	bl	8000544 <__aeabi_ui2d>
 8008ad8:	2301      	movs	r3, #1
 8008ada:	4606      	mov	r6, r0
 8008adc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008ae0:	3d01      	subs	r5, #1
 8008ae2:	9310      	str	r3, [sp, #64]	; 0x40
 8008ae4:	e771      	b.n	80089ca <_dtoa_r+0x11a>
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	e7b6      	b.n	8008a58 <_dtoa_r+0x1a8>
 8008aea:	900e      	str	r0, [sp, #56]	; 0x38
 8008aec:	e7b5      	b.n	8008a5a <_dtoa_r+0x1aa>
 8008aee:	f1ca 0300 	rsb	r3, sl, #0
 8008af2:	9306      	str	r3, [sp, #24]
 8008af4:	2300      	movs	r3, #0
 8008af6:	eba8 080a 	sub.w	r8, r8, sl
 8008afa:	930d      	str	r3, [sp, #52]	; 0x34
 8008afc:	e7c2      	b.n	8008a84 <_dtoa_r+0x1d4>
 8008afe:	2300      	movs	r3, #0
 8008b00:	9308      	str	r3, [sp, #32]
 8008b02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	dc39      	bgt.n	8008b7c <_dtoa_r+0x2cc>
 8008b08:	f04f 0901 	mov.w	r9, #1
 8008b0c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008b10:	464b      	mov	r3, r9
 8008b12:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008b16:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008b18:	2200      	movs	r2, #0
 8008b1a:	6042      	str	r2, [r0, #4]
 8008b1c:	2204      	movs	r2, #4
 8008b1e:	f102 0614 	add.w	r6, r2, #20
 8008b22:	429e      	cmp	r6, r3
 8008b24:	6841      	ldr	r1, [r0, #4]
 8008b26:	d92f      	bls.n	8008b88 <_dtoa_r+0x2d8>
 8008b28:	4620      	mov	r0, r4
 8008b2a:	f000 fcc7 	bl	80094bc <_Balloc>
 8008b2e:	9000      	str	r0, [sp, #0]
 8008b30:	2800      	cmp	r0, #0
 8008b32:	d14b      	bne.n	8008bcc <_dtoa_r+0x31c>
 8008b34:	4b24      	ldr	r3, [pc, #144]	; (8008bc8 <_dtoa_r+0x318>)
 8008b36:	4602      	mov	r2, r0
 8008b38:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008b3c:	e6d1      	b.n	80088e2 <_dtoa_r+0x32>
 8008b3e:	2301      	movs	r3, #1
 8008b40:	e7de      	b.n	8008b00 <_dtoa_r+0x250>
 8008b42:	2300      	movs	r3, #0
 8008b44:	9308      	str	r3, [sp, #32]
 8008b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b48:	eb0a 0903 	add.w	r9, sl, r3
 8008b4c:	f109 0301 	add.w	r3, r9, #1
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	9301      	str	r3, [sp, #4]
 8008b54:	bfb8      	it	lt
 8008b56:	2301      	movlt	r3, #1
 8008b58:	e7dd      	b.n	8008b16 <_dtoa_r+0x266>
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	e7f2      	b.n	8008b44 <_dtoa_r+0x294>
 8008b5e:	2501      	movs	r5, #1
 8008b60:	2300      	movs	r3, #0
 8008b62:	9305      	str	r3, [sp, #20]
 8008b64:	9508      	str	r5, [sp, #32]
 8008b66:	f04f 39ff 	mov.w	r9, #4294967295
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008b70:	2312      	movs	r3, #18
 8008b72:	9209      	str	r2, [sp, #36]	; 0x24
 8008b74:	e7cf      	b.n	8008b16 <_dtoa_r+0x266>
 8008b76:	2301      	movs	r3, #1
 8008b78:	9308      	str	r3, [sp, #32]
 8008b7a:	e7f4      	b.n	8008b66 <_dtoa_r+0x2b6>
 8008b7c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008b80:	f8cd 9004 	str.w	r9, [sp, #4]
 8008b84:	464b      	mov	r3, r9
 8008b86:	e7c6      	b.n	8008b16 <_dtoa_r+0x266>
 8008b88:	3101      	adds	r1, #1
 8008b8a:	6041      	str	r1, [r0, #4]
 8008b8c:	0052      	lsls	r2, r2, #1
 8008b8e:	e7c6      	b.n	8008b1e <_dtoa_r+0x26e>
 8008b90:	636f4361 	.word	0x636f4361
 8008b94:	3fd287a7 	.word	0x3fd287a7
 8008b98:	8b60c8b3 	.word	0x8b60c8b3
 8008b9c:	3fc68a28 	.word	0x3fc68a28
 8008ba0:	509f79fb 	.word	0x509f79fb
 8008ba4:	3fd34413 	.word	0x3fd34413
 8008ba8:	0800ad21 	.word	0x0800ad21
 8008bac:	0800ad38 	.word	0x0800ad38
 8008bb0:	7ff00000 	.word	0x7ff00000
 8008bb4:	0800ad1d 	.word	0x0800ad1d
 8008bb8:	0800ad14 	.word	0x0800ad14
 8008bbc:	0800acf1 	.word	0x0800acf1
 8008bc0:	3ff80000 	.word	0x3ff80000
 8008bc4:	0800ae30 	.word	0x0800ae30
 8008bc8:	0800ad97 	.word	0x0800ad97
 8008bcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bce:	9a00      	ldr	r2, [sp, #0]
 8008bd0:	601a      	str	r2, [r3, #0]
 8008bd2:	9b01      	ldr	r3, [sp, #4]
 8008bd4:	2b0e      	cmp	r3, #14
 8008bd6:	f200 80ad 	bhi.w	8008d34 <_dtoa_r+0x484>
 8008bda:	2d00      	cmp	r5, #0
 8008bdc:	f000 80aa 	beq.w	8008d34 <_dtoa_r+0x484>
 8008be0:	f1ba 0f00 	cmp.w	sl, #0
 8008be4:	dd36      	ble.n	8008c54 <_dtoa_r+0x3a4>
 8008be6:	4ac3      	ldr	r2, [pc, #780]	; (8008ef4 <_dtoa_r+0x644>)
 8008be8:	f00a 030f 	and.w	r3, sl, #15
 8008bec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008bf0:	ed93 7b00 	vldr	d7, [r3]
 8008bf4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008bf8:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008bfc:	eeb0 8a47 	vmov.f32	s16, s14
 8008c00:	eef0 8a67 	vmov.f32	s17, s15
 8008c04:	d016      	beq.n	8008c34 <_dtoa_r+0x384>
 8008c06:	4bbc      	ldr	r3, [pc, #752]	; (8008ef8 <_dtoa_r+0x648>)
 8008c08:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008c0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008c10:	f7f7 fe3c 	bl	800088c <__aeabi_ddiv>
 8008c14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c18:	f007 070f 	and.w	r7, r7, #15
 8008c1c:	2503      	movs	r5, #3
 8008c1e:	4eb6      	ldr	r6, [pc, #728]	; (8008ef8 <_dtoa_r+0x648>)
 8008c20:	b957      	cbnz	r7, 8008c38 <_dtoa_r+0x388>
 8008c22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c26:	ec53 2b18 	vmov	r2, r3, d8
 8008c2a:	f7f7 fe2f 	bl	800088c <__aeabi_ddiv>
 8008c2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c32:	e029      	b.n	8008c88 <_dtoa_r+0x3d8>
 8008c34:	2502      	movs	r5, #2
 8008c36:	e7f2      	b.n	8008c1e <_dtoa_r+0x36e>
 8008c38:	07f9      	lsls	r1, r7, #31
 8008c3a:	d508      	bpl.n	8008c4e <_dtoa_r+0x39e>
 8008c3c:	ec51 0b18 	vmov	r0, r1, d8
 8008c40:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008c44:	f7f7 fcf8 	bl	8000638 <__aeabi_dmul>
 8008c48:	ec41 0b18 	vmov	d8, r0, r1
 8008c4c:	3501      	adds	r5, #1
 8008c4e:	107f      	asrs	r7, r7, #1
 8008c50:	3608      	adds	r6, #8
 8008c52:	e7e5      	b.n	8008c20 <_dtoa_r+0x370>
 8008c54:	f000 80a6 	beq.w	8008da4 <_dtoa_r+0x4f4>
 8008c58:	f1ca 0600 	rsb	r6, sl, #0
 8008c5c:	4ba5      	ldr	r3, [pc, #660]	; (8008ef4 <_dtoa_r+0x644>)
 8008c5e:	4fa6      	ldr	r7, [pc, #664]	; (8008ef8 <_dtoa_r+0x648>)
 8008c60:	f006 020f 	and.w	r2, r6, #15
 8008c64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008c70:	f7f7 fce2 	bl	8000638 <__aeabi_dmul>
 8008c74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c78:	1136      	asrs	r6, r6, #4
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	2502      	movs	r5, #2
 8008c7e:	2e00      	cmp	r6, #0
 8008c80:	f040 8085 	bne.w	8008d8e <_dtoa_r+0x4de>
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d1d2      	bne.n	8008c2e <_dtoa_r+0x37e>
 8008c88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	f000 808c 	beq.w	8008da8 <_dtoa_r+0x4f8>
 8008c90:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008c94:	4b99      	ldr	r3, [pc, #612]	; (8008efc <_dtoa_r+0x64c>)
 8008c96:	2200      	movs	r2, #0
 8008c98:	4630      	mov	r0, r6
 8008c9a:	4639      	mov	r1, r7
 8008c9c:	f7f7 ff3e 	bl	8000b1c <__aeabi_dcmplt>
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	f000 8081 	beq.w	8008da8 <_dtoa_r+0x4f8>
 8008ca6:	9b01      	ldr	r3, [sp, #4]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d07d      	beq.n	8008da8 <_dtoa_r+0x4f8>
 8008cac:	f1b9 0f00 	cmp.w	r9, #0
 8008cb0:	dd3c      	ble.n	8008d2c <_dtoa_r+0x47c>
 8008cb2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008cb6:	9307      	str	r3, [sp, #28]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	4b91      	ldr	r3, [pc, #580]	; (8008f00 <_dtoa_r+0x650>)
 8008cbc:	4630      	mov	r0, r6
 8008cbe:	4639      	mov	r1, r7
 8008cc0:	f7f7 fcba 	bl	8000638 <__aeabi_dmul>
 8008cc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cc8:	3501      	adds	r5, #1
 8008cca:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008cce:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008cd2:	4628      	mov	r0, r5
 8008cd4:	f7f7 fc46 	bl	8000564 <__aeabi_i2d>
 8008cd8:	4632      	mov	r2, r6
 8008cda:	463b      	mov	r3, r7
 8008cdc:	f7f7 fcac 	bl	8000638 <__aeabi_dmul>
 8008ce0:	4b88      	ldr	r3, [pc, #544]	; (8008f04 <_dtoa_r+0x654>)
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	f7f7 faf2 	bl	80002cc <__adddf3>
 8008ce8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008cec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cf0:	9303      	str	r3, [sp, #12]
 8008cf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d15c      	bne.n	8008db2 <_dtoa_r+0x502>
 8008cf8:	4b83      	ldr	r3, [pc, #524]	; (8008f08 <_dtoa_r+0x658>)
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	4630      	mov	r0, r6
 8008cfe:	4639      	mov	r1, r7
 8008d00:	f7f7 fae2 	bl	80002c8 <__aeabi_dsub>
 8008d04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d08:	4606      	mov	r6, r0
 8008d0a:	460f      	mov	r7, r1
 8008d0c:	f7f7 ff24 	bl	8000b58 <__aeabi_dcmpgt>
 8008d10:	2800      	cmp	r0, #0
 8008d12:	f040 8296 	bne.w	8009242 <_dtoa_r+0x992>
 8008d16:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008d1a:	4630      	mov	r0, r6
 8008d1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d20:	4639      	mov	r1, r7
 8008d22:	f7f7 fefb 	bl	8000b1c <__aeabi_dcmplt>
 8008d26:	2800      	cmp	r0, #0
 8008d28:	f040 8288 	bne.w	800923c <_dtoa_r+0x98c>
 8008d2c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008d30:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008d34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	f2c0 8158 	blt.w	8008fec <_dtoa_r+0x73c>
 8008d3c:	f1ba 0f0e 	cmp.w	sl, #14
 8008d40:	f300 8154 	bgt.w	8008fec <_dtoa_r+0x73c>
 8008d44:	4b6b      	ldr	r3, [pc, #428]	; (8008ef4 <_dtoa_r+0x644>)
 8008d46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008d4a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	f280 80e3 	bge.w	8008f1c <_dtoa_r+0x66c>
 8008d56:	9b01      	ldr	r3, [sp, #4]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	f300 80df 	bgt.w	8008f1c <_dtoa_r+0x66c>
 8008d5e:	f040 826d 	bne.w	800923c <_dtoa_r+0x98c>
 8008d62:	4b69      	ldr	r3, [pc, #420]	; (8008f08 <_dtoa_r+0x658>)
 8008d64:	2200      	movs	r2, #0
 8008d66:	4640      	mov	r0, r8
 8008d68:	4649      	mov	r1, r9
 8008d6a:	f7f7 fc65 	bl	8000638 <__aeabi_dmul>
 8008d6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d72:	f7f7 fee7 	bl	8000b44 <__aeabi_dcmpge>
 8008d76:	9e01      	ldr	r6, [sp, #4]
 8008d78:	4637      	mov	r7, r6
 8008d7a:	2800      	cmp	r0, #0
 8008d7c:	f040 8243 	bne.w	8009206 <_dtoa_r+0x956>
 8008d80:	9d00      	ldr	r5, [sp, #0]
 8008d82:	2331      	movs	r3, #49	; 0x31
 8008d84:	f805 3b01 	strb.w	r3, [r5], #1
 8008d88:	f10a 0a01 	add.w	sl, sl, #1
 8008d8c:	e23f      	b.n	800920e <_dtoa_r+0x95e>
 8008d8e:	07f2      	lsls	r2, r6, #31
 8008d90:	d505      	bpl.n	8008d9e <_dtoa_r+0x4ee>
 8008d92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d96:	f7f7 fc4f 	bl	8000638 <__aeabi_dmul>
 8008d9a:	3501      	adds	r5, #1
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	1076      	asrs	r6, r6, #1
 8008da0:	3708      	adds	r7, #8
 8008da2:	e76c      	b.n	8008c7e <_dtoa_r+0x3ce>
 8008da4:	2502      	movs	r5, #2
 8008da6:	e76f      	b.n	8008c88 <_dtoa_r+0x3d8>
 8008da8:	9b01      	ldr	r3, [sp, #4]
 8008daa:	f8cd a01c 	str.w	sl, [sp, #28]
 8008dae:	930c      	str	r3, [sp, #48]	; 0x30
 8008db0:	e78d      	b.n	8008cce <_dtoa_r+0x41e>
 8008db2:	9900      	ldr	r1, [sp, #0]
 8008db4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008db6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008db8:	4b4e      	ldr	r3, [pc, #312]	; (8008ef4 <_dtoa_r+0x644>)
 8008dba:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008dbe:	4401      	add	r1, r0
 8008dc0:	9102      	str	r1, [sp, #8]
 8008dc2:	9908      	ldr	r1, [sp, #32]
 8008dc4:	eeb0 8a47 	vmov.f32	s16, s14
 8008dc8:	eef0 8a67 	vmov.f32	s17, s15
 8008dcc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dd0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008dd4:	2900      	cmp	r1, #0
 8008dd6:	d045      	beq.n	8008e64 <_dtoa_r+0x5b4>
 8008dd8:	494c      	ldr	r1, [pc, #304]	; (8008f0c <_dtoa_r+0x65c>)
 8008dda:	2000      	movs	r0, #0
 8008ddc:	f7f7 fd56 	bl	800088c <__aeabi_ddiv>
 8008de0:	ec53 2b18 	vmov	r2, r3, d8
 8008de4:	f7f7 fa70 	bl	80002c8 <__aeabi_dsub>
 8008de8:	9d00      	ldr	r5, [sp, #0]
 8008dea:	ec41 0b18 	vmov	d8, r0, r1
 8008dee:	4639      	mov	r1, r7
 8008df0:	4630      	mov	r0, r6
 8008df2:	f7f7 fed1 	bl	8000b98 <__aeabi_d2iz>
 8008df6:	900c      	str	r0, [sp, #48]	; 0x30
 8008df8:	f7f7 fbb4 	bl	8000564 <__aeabi_i2d>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	460b      	mov	r3, r1
 8008e00:	4630      	mov	r0, r6
 8008e02:	4639      	mov	r1, r7
 8008e04:	f7f7 fa60 	bl	80002c8 <__aeabi_dsub>
 8008e08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e0a:	3330      	adds	r3, #48	; 0x30
 8008e0c:	f805 3b01 	strb.w	r3, [r5], #1
 8008e10:	ec53 2b18 	vmov	r2, r3, d8
 8008e14:	4606      	mov	r6, r0
 8008e16:	460f      	mov	r7, r1
 8008e18:	f7f7 fe80 	bl	8000b1c <__aeabi_dcmplt>
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	d165      	bne.n	8008eec <_dtoa_r+0x63c>
 8008e20:	4632      	mov	r2, r6
 8008e22:	463b      	mov	r3, r7
 8008e24:	4935      	ldr	r1, [pc, #212]	; (8008efc <_dtoa_r+0x64c>)
 8008e26:	2000      	movs	r0, #0
 8008e28:	f7f7 fa4e 	bl	80002c8 <__aeabi_dsub>
 8008e2c:	ec53 2b18 	vmov	r2, r3, d8
 8008e30:	f7f7 fe74 	bl	8000b1c <__aeabi_dcmplt>
 8008e34:	2800      	cmp	r0, #0
 8008e36:	f040 80b9 	bne.w	8008fac <_dtoa_r+0x6fc>
 8008e3a:	9b02      	ldr	r3, [sp, #8]
 8008e3c:	429d      	cmp	r5, r3
 8008e3e:	f43f af75 	beq.w	8008d2c <_dtoa_r+0x47c>
 8008e42:	4b2f      	ldr	r3, [pc, #188]	; (8008f00 <_dtoa_r+0x650>)
 8008e44:	ec51 0b18 	vmov	r0, r1, d8
 8008e48:	2200      	movs	r2, #0
 8008e4a:	f7f7 fbf5 	bl	8000638 <__aeabi_dmul>
 8008e4e:	4b2c      	ldr	r3, [pc, #176]	; (8008f00 <_dtoa_r+0x650>)
 8008e50:	ec41 0b18 	vmov	d8, r0, r1
 8008e54:	2200      	movs	r2, #0
 8008e56:	4630      	mov	r0, r6
 8008e58:	4639      	mov	r1, r7
 8008e5a:	f7f7 fbed 	bl	8000638 <__aeabi_dmul>
 8008e5e:	4606      	mov	r6, r0
 8008e60:	460f      	mov	r7, r1
 8008e62:	e7c4      	b.n	8008dee <_dtoa_r+0x53e>
 8008e64:	ec51 0b17 	vmov	r0, r1, d7
 8008e68:	f7f7 fbe6 	bl	8000638 <__aeabi_dmul>
 8008e6c:	9b02      	ldr	r3, [sp, #8]
 8008e6e:	9d00      	ldr	r5, [sp, #0]
 8008e70:	930c      	str	r3, [sp, #48]	; 0x30
 8008e72:	ec41 0b18 	vmov	d8, r0, r1
 8008e76:	4639      	mov	r1, r7
 8008e78:	4630      	mov	r0, r6
 8008e7a:	f7f7 fe8d 	bl	8000b98 <__aeabi_d2iz>
 8008e7e:	9011      	str	r0, [sp, #68]	; 0x44
 8008e80:	f7f7 fb70 	bl	8000564 <__aeabi_i2d>
 8008e84:	4602      	mov	r2, r0
 8008e86:	460b      	mov	r3, r1
 8008e88:	4630      	mov	r0, r6
 8008e8a:	4639      	mov	r1, r7
 8008e8c:	f7f7 fa1c 	bl	80002c8 <__aeabi_dsub>
 8008e90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e92:	3330      	adds	r3, #48	; 0x30
 8008e94:	f805 3b01 	strb.w	r3, [r5], #1
 8008e98:	9b02      	ldr	r3, [sp, #8]
 8008e9a:	429d      	cmp	r5, r3
 8008e9c:	4606      	mov	r6, r0
 8008e9e:	460f      	mov	r7, r1
 8008ea0:	f04f 0200 	mov.w	r2, #0
 8008ea4:	d134      	bne.n	8008f10 <_dtoa_r+0x660>
 8008ea6:	4b19      	ldr	r3, [pc, #100]	; (8008f0c <_dtoa_r+0x65c>)
 8008ea8:	ec51 0b18 	vmov	r0, r1, d8
 8008eac:	f7f7 fa0e 	bl	80002cc <__adddf3>
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	460b      	mov	r3, r1
 8008eb4:	4630      	mov	r0, r6
 8008eb6:	4639      	mov	r1, r7
 8008eb8:	f7f7 fe4e 	bl	8000b58 <__aeabi_dcmpgt>
 8008ebc:	2800      	cmp	r0, #0
 8008ebe:	d175      	bne.n	8008fac <_dtoa_r+0x6fc>
 8008ec0:	ec53 2b18 	vmov	r2, r3, d8
 8008ec4:	4911      	ldr	r1, [pc, #68]	; (8008f0c <_dtoa_r+0x65c>)
 8008ec6:	2000      	movs	r0, #0
 8008ec8:	f7f7 f9fe 	bl	80002c8 <__aeabi_dsub>
 8008ecc:	4602      	mov	r2, r0
 8008ece:	460b      	mov	r3, r1
 8008ed0:	4630      	mov	r0, r6
 8008ed2:	4639      	mov	r1, r7
 8008ed4:	f7f7 fe22 	bl	8000b1c <__aeabi_dcmplt>
 8008ed8:	2800      	cmp	r0, #0
 8008eda:	f43f af27 	beq.w	8008d2c <_dtoa_r+0x47c>
 8008ede:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008ee0:	1e6b      	subs	r3, r5, #1
 8008ee2:	930c      	str	r3, [sp, #48]	; 0x30
 8008ee4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008ee8:	2b30      	cmp	r3, #48	; 0x30
 8008eea:	d0f8      	beq.n	8008ede <_dtoa_r+0x62e>
 8008eec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008ef0:	e04a      	b.n	8008f88 <_dtoa_r+0x6d8>
 8008ef2:	bf00      	nop
 8008ef4:	0800ae30 	.word	0x0800ae30
 8008ef8:	0800ae08 	.word	0x0800ae08
 8008efc:	3ff00000 	.word	0x3ff00000
 8008f00:	40240000 	.word	0x40240000
 8008f04:	401c0000 	.word	0x401c0000
 8008f08:	40140000 	.word	0x40140000
 8008f0c:	3fe00000 	.word	0x3fe00000
 8008f10:	4baf      	ldr	r3, [pc, #700]	; (80091d0 <_dtoa_r+0x920>)
 8008f12:	f7f7 fb91 	bl	8000638 <__aeabi_dmul>
 8008f16:	4606      	mov	r6, r0
 8008f18:	460f      	mov	r7, r1
 8008f1a:	e7ac      	b.n	8008e76 <_dtoa_r+0x5c6>
 8008f1c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008f20:	9d00      	ldr	r5, [sp, #0]
 8008f22:	4642      	mov	r2, r8
 8008f24:	464b      	mov	r3, r9
 8008f26:	4630      	mov	r0, r6
 8008f28:	4639      	mov	r1, r7
 8008f2a:	f7f7 fcaf 	bl	800088c <__aeabi_ddiv>
 8008f2e:	f7f7 fe33 	bl	8000b98 <__aeabi_d2iz>
 8008f32:	9002      	str	r0, [sp, #8]
 8008f34:	f7f7 fb16 	bl	8000564 <__aeabi_i2d>
 8008f38:	4642      	mov	r2, r8
 8008f3a:	464b      	mov	r3, r9
 8008f3c:	f7f7 fb7c 	bl	8000638 <__aeabi_dmul>
 8008f40:	4602      	mov	r2, r0
 8008f42:	460b      	mov	r3, r1
 8008f44:	4630      	mov	r0, r6
 8008f46:	4639      	mov	r1, r7
 8008f48:	f7f7 f9be 	bl	80002c8 <__aeabi_dsub>
 8008f4c:	9e02      	ldr	r6, [sp, #8]
 8008f4e:	9f01      	ldr	r7, [sp, #4]
 8008f50:	3630      	adds	r6, #48	; 0x30
 8008f52:	f805 6b01 	strb.w	r6, [r5], #1
 8008f56:	9e00      	ldr	r6, [sp, #0]
 8008f58:	1bae      	subs	r6, r5, r6
 8008f5a:	42b7      	cmp	r7, r6
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	460b      	mov	r3, r1
 8008f60:	d137      	bne.n	8008fd2 <_dtoa_r+0x722>
 8008f62:	f7f7 f9b3 	bl	80002cc <__adddf3>
 8008f66:	4642      	mov	r2, r8
 8008f68:	464b      	mov	r3, r9
 8008f6a:	4606      	mov	r6, r0
 8008f6c:	460f      	mov	r7, r1
 8008f6e:	f7f7 fdf3 	bl	8000b58 <__aeabi_dcmpgt>
 8008f72:	b9c8      	cbnz	r0, 8008fa8 <_dtoa_r+0x6f8>
 8008f74:	4642      	mov	r2, r8
 8008f76:	464b      	mov	r3, r9
 8008f78:	4630      	mov	r0, r6
 8008f7a:	4639      	mov	r1, r7
 8008f7c:	f7f7 fdc4 	bl	8000b08 <__aeabi_dcmpeq>
 8008f80:	b110      	cbz	r0, 8008f88 <_dtoa_r+0x6d8>
 8008f82:	9b02      	ldr	r3, [sp, #8]
 8008f84:	07d9      	lsls	r1, r3, #31
 8008f86:	d40f      	bmi.n	8008fa8 <_dtoa_r+0x6f8>
 8008f88:	4620      	mov	r0, r4
 8008f8a:	4659      	mov	r1, fp
 8008f8c:	f000 fad6 	bl	800953c <_Bfree>
 8008f90:	2300      	movs	r3, #0
 8008f92:	702b      	strb	r3, [r5, #0]
 8008f94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f96:	f10a 0001 	add.w	r0, sl, #1
 8008f9a:	6018      	str	r0, [r3, #0]
 8008f9c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	f43f acd8 	beq.w	8008954 <_dtoa_r+0xa4>
 8008fa4:	601d      	str	r5, [r3, #0]
 8008fa6:	e4d5      	b.n	8008954 <_dtoa_r+0xa4>
 8008fa8:	f8cd a01c 	str.w	sl, [sp, #28]
 8008fac:	462b      	mov	r3, r5
 8008fae:	461d      	mov	r5, r3
 8008fb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008fb4:	2a39      	cmp	r2, #57	; 0x39
 8008fb6:	d108      	bne.n	8008fca <_dtoa_r+0x71a>
 8008fb8:	9a00      	ldr	r2, [sp, #0]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d1f7      	bne.n	8008fae <_dtoa_r+0x6fe>
 8008fbe:	9a07      	ldr	r2, [sp, #28]
 8008fc0:	9900      	ldr	r1, [sp, #0]
 8008fc2:	3201      	adds	r2, #1
 8008fc4:	9207      	str	r2, [sp, #28]
 8008fc6:	2230      	movs	r2, #48	; 0x30
 8008fc8:	700a      	strb	r2, [r1, #0]
 8008fca:	781a      	ldrb	r2, [r3, #0]
 8008fcc:	3201      	adds	r2, #1
 8008fce:	701a      	strb	r2, [r3, #0]
 8008fd0:	e78c      	b.n	8008eec <_dtoa_r+0x63c>
 8008fd2:	4b7f      	ldr	r3, [pc, #508]	; (80091d0 <_dtoa_r+0x920>)
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	f7f7 fb2f 	bl	8000638 <__aeabi_dmul>
 8008fda:	2200      	movs	r2, #0
 8008fdc:	2300      	movs	r3, #0
 8008fde:	4606      	mov	r6, r0
 8008fe0:	460f      	mov	r7, r1
 8008fe2:	f7f7 fd91 	bl	8000b08 <__aeabi_dcmpeq>
 8008fe6:	2800      	cmp	r0, #0
 8008fe8:	d09b      	beq.n	8008f22 <_dtoa_r+0x672>
 8008fea:	e7cd      	b.n	8008f88 <_dtoa_r+0x6d8>
 8008fec:	9a08      	ldr	r2, [sp, #32]
 8008fee:	2a00      	cmp	r2, #0
 8008ff0:	f000 80c4 	beq.w	800917c <_dtoa_r+0x8cc>
 8008ff4:	9a05      	ldr	r2, [sp, #20]
 8008ff6:	2a01      	cmp	r2, #1
 8008ff8:	f300 80a8 	bgt.w	800914c <_dtoa_r+0x89c>
 8008ffc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008ffe:	2a00      	cmp	r2, #0
 8009000:	f000 80a0 	beq.w	8009144 <_dtoa_r+0x894>
 8009004:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009008:	9e06      	ldr	r6, [sp, #24]
 800900a:	4645      	mov	r5, r8
 800900c:	9a04      	ldr	r2, [sp, #16]
 800900e:	2101      	movs	r1, #1
 8009010:	441a      	add	r2, r3
 8009012:	4620      	mov	r0, r4
 8009014:	4498      	add	r8, r3
 8009016:	9204      	str	r2, [sp, #16]
 8009018:	f000 fb4c 	bl	80096b4 <__i2b>
 800901c:	4607      	mov	r7, r0
 800901e:	2d00      	cmp	r5, #0
 8009020:	dd0b      	ble.n	800903a <_dtoa_r+0x78a>
 8009022:	9b04      	ldr	r3, [sp, #16]
 8009024:	2b00      	cmp	r3, #0
 8009026:	dd08      	ble.n	800903a <_dtoa_r+0x78a>
 8009028:	42ab      	cmp	r3, r5
 800902a:	9a04      	ldr	r2, [sp, #16]
 800902c:	bfa8      	it	ge
 800902e:	462b      	movge	r3, r5
 8009030:	eba8 0803 	sub.w	r8, r8, r3
 8009034:	1aed      	subs	r5, r5, r3
 8009036:	1ad3      	subs	r3, r2, r3
 8009038:	9304      	str	r3, [sp, #16]
 800903a:	9b06      	ldr	r3, [sp, #24]
 800903c:	b1fb      	cbz	r3, 800907e <_dtoa_r+0x7ce>
 800903e:	9b08      	ldr	r3, [sp, #32]
 8009040:	2b00      	cmp	r3, #0
 8009042:	f000 809f 	beq.w	8009184 <_dtoa_r+0x8d4>
 8009046:	2e00      	cmp	r6, #0
 8009048:	dd11      	ble.n	800906e <_dtoa_r+0x7be>
 800904a:	4639      	mov	r1, r7
 800904c:	4632      	mov	r2, r6
 800904e:	4620      	mov	r0, r4
 8009050:	f000 fbec 	bl	800982c <__pow5mult>
 8009054:	465a      	mov	r2, fp
 8009056:	4601      	mov	r1, r0
 8009058:	4607      	mov	r7, r0
 800905a:	4620      	mov	r0, r4
 800905c:	f000 fb40 	bl	80096e0 <__multiply>
 8009060:	4659      	mov	r1, fp
 8009062:	9007      	str	r0, [sp, #28]
 8009064:	4620      	mov	r0, r4
 8009066:	f000 fa69 	bl	800953c <_Bfree>
 800906a:	9b07      	ldr	r3, [sp, #28]
 800906c:	469b      	mov	fp, r3
 800906e:	9b06      	ldr	r3, [sp, #24]
 8009070:	1b9a      	subs	r2, r3, r6
 8009072:	d004      	beq.n	800907e <_dtoa_r+0x7ce>
 8009074:	4659      	mov	r1, fp
 8009076:	4620      	mov	r0, r4
 8009078:	f000 fbd8 	bl	800982c <__pow5mult>
 800907c:	4683      	mov	fp, r0
 800907e:	2101      	movs	r1, #1
 8009080:	4620      	mov	r0, r4
 8009082:	f000 fb17 	bl	80096b4 <__i2b>
 8009086:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009088:	2b00      	cmp	r3, #0
 800908a:	4606      	mov	r6, r0
 800908c:	dd7c      	ble.n	8009188 <_dtoa_r+0x8d8>
 800908e:	461a      	mov	r2, r3
 8009090:	4601      	mov	r1, r0
 8009092:	4620      	mov	r0, r4
 8009094:	f000 fbca 	bl	800982c <__pow5mult>
 8009098:	9b05      	ldr	r3, [sp, #20]
 800909a:	2b01      	cmp	r3, #1
 800909c:	4606      	mov	r6, r0
 800909e:	dd76      	ble.n	800918e <_dtoa_r+0x8de>
 80090a0:	2300      	movs	r3, #0
 80090a2:	9306      	str	r3, [sp, #24]
 80090a4:	6933      	ldr	r3, [r6, #16]
 80090a6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80090aa:	6918      	ldr	r0, [r3, #16]
 80090ac:	f000 fab2 	bl	8009614 <__hi0bits>
 80090b0:	f1c0 0020 	rsb	r0, r0, #32
 80090b4:	9b04      	ldr	r3, [sp, #16]
 80090b6:	4418      	add	r0, r3
 80090b8:	f010 001f 	ands.w	r0, r0, #31
 80090bc:	f000 8086 	beq.w	80091cc <_dtoa_r+0x91c>
 80090c0:	f1c0 0320 	rsb	r3, r0, #32
 80090c4:	2b04      	cmp	r3, #4
 80090c6:	dd7f      	ble.n	80091c8 <_dtoa_r+0x918>
 80090c8:	f1c0 001c 	rsb	r0, r0, #28
 80090cc:	9b04      	ldr	r3, [sp, #16]
 80090ce:	4403      	add	r3, r0
 80090d0:	4480      	add	r8, r0
 80090d2:	4405      	add	r5, r0
 80090d4:	9304      	str	r3, [sp, #16]
 80090d6:	f1b8 0f00 	cmp.w	r8, #0
 80090da:	dd05      	ble.n	80090e8 <_dtoa_r+0x838>
 80090dc:	4659      	mov	r1, fp
 80090de:	4642      	mov	r2, r8
 80090e0:	4620      	mov	r0, r4
 80090e2:	f000 fbfd 	bl	80098e0 <__lshift>
 80090e6:	4683      	mov	fp, r0
 80090e8:	9b04      	ldr	r3, [sp, #16]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	dd05      	ble.n	80090fa <_dtoa_r+0x84a>
 80090ee:	4631      	mov	r1, r6
 80090f0:	461a      	mov	r2, r3
 80090f2:	4620      	mov	r0, r4
 80090f4:	f000 fbf4 	bl	80098e0 <__lshift>
 80090f8:	4606      	mov	r6, r0
 80090fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d069      	beq.n	80091d4 <_dtoa_r+0x924>
 8009100:	4631      	mov	r1, r6
 8009102:	4658      	mov	r0, fp
 8009104:	f000 fc58 	bl	80099b8 <__mcmp>
 8009108:	2800      	cmp	r0, #0
 800910a:	da63      	bge.n	80091d4 <_dtoa_r+0x924>
 800910c:	2300      	movs	r3, #0
 800910e:	4659      	mov	r1, fp
 8009110:	220a      	movs	r2, #10
 8009112:	4620      	mov	r0, r4
 8009114:	f000 fa34 	bl	8009580 <__multadd>
 8009118:	9b08      	ldr	r3, [sp, #32]
 800911a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800911e:	4683      	mov	fp, r0
 8009120:	2b00      	cmp	r3, #0
 8009122:	f000 818f 	beq.w	8009444 <_dtoa_r+0xb94>
 8009126:	4639      	mov	r1, r7
 8009128:	2300      	movs	r3, #0
 800912a:	220a      	movs	r2, #10
 800912c:	4620      	mov	r0, r4
 800912e:	f000 fa27 	bl	8009580 <__multadd>
 8009132:	f1b9 0f00 	cmp.w	r9, #0
 8009136:	4607      	mov	r7, r0
 8009138:	f300 808e 	bgt.w	8009258 <_dtoa_r+0x9a8>
 800913c:	9b05      	ldr	r3, [sp, #20]
 800913e:	2b02      	cmp	r3, #2
 8009140:	dc50      	bgt.n	80091e4 <_dtoa_r+0x934>
 8009142:	e089      	b.n	8009258 <_dtoa_r+0x9a8>
 8009144:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009146:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800914a:	e75d      	b.n	8009008 <_dtoa_r+0x758>
 800914c:	9b01      	ldr	r3, [sp, #4]
 800914e:	1e5e      	subs	r6, r3, #1
 8009150:	9b06      	ldr	r3, [sp, #24]
 8009152:	42b3      	cmp	r3, r6
 8009154:	bfbf      	itttt	lt
 8009156:	9b06      	ldrlt	r3, [sp, #24]
 8009158:	9606      	strlt	r6, [sp, #24]
 800915a:	1af2      	sublt	r2, r6, r3
 800915c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800915e:	bfb6      	itet	lt
 8009160:	189b      	addlt	r3, r3, r2
 8009162:	1b9e      	subge	r6, r3, r6
 8009164:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009166:	9b01      	ldr	r3, [sp, #4]
 8009168:	bfb8      	it	lt
 800916a:	2600      	movlt	r6, #0
 800916c:	2b00      	cmp	r3, #0
 800916e:	bfb5      	itete	lt
 8009170:	eba8 0503 	sublt.w	r5, r8, r3
 8009174:	9b01      	ldrge	r3, [sp, #4]
 8009176:	2300      	movlt	r3, #0
 8009178:	4645      	movge	r5, r8
 800917a:	e747      	b.n	800900c <_dtoa_r+0x75c>
 800917c:	9e06      	ldr	r6, [sp, #24]
 800917e:	9f08      	ldr	r7, [sp, #32]
 8009180:	4645      	mov	r5, r8
 8009182:	e74c      	b.n	800901e <_dtoa_r+0x76e>
 8009184:	9a06      	ldr	r2, [sp, #24]
 8009186:	e775      	b.n	8009074 <_dtoa_r+0x7c4>
 8009188:	9b05      	ldr	r3, [sp, #20]
 800918a:	2b01      	cmp	r3, #1
 800918c:	dc18      	bgt.n	80091c0 <_dtoa_r+0x910>
 800918e:	9b02      	ldr	r3, [sp, #8]
 8009190:	b9b3      	cbnz	r3, 80091c0 <_dtoa_r+0x910>
 8009192:	9b03      	ldr	r3, [sp, #12]
 8009194:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009198:	b9a3      	cbnz	r3, 80091c4 <_dtoa_r+0x914>
 800919a:	9b03      	ldr	r3, [sp, #12]
 800919c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80091a0:	0d1b      	lsrs	r3, r3, #20
 80091a2:	051b      	lsls	r3, r3, #20
 80091a4:	b12b      	cbz	r3, 80091b2 <_dtoa_r+0x902>
 80091a6:	9b04      	ldr	r3, [sp, #16]
 80091a8:	3301      	adds	r3, #1
 80091aa:	9304      	str	r3, [sp, #16]
 80091ac:	f108 0801 	add.w	r8, r8, #1
 80091b0:	2301      	movs	r3, #1
 80091b2:	9306      	str	r3, [sp, #24]
 80091b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	f47f af74 	bne.w	80090a4 <_dtoa_r+0x7f4>
 80091bc:	2001      	movs	r0, #1
 80091be:	e779      	b.n	80090b4 <_dtoa_r+0x804>
 80091c0:	2300      	movs	r3, #0
 80091c2:	e7f6      	b.n	80091b2 <_dtoa_r+0x902>
 80091c4:	9b02      	ldr	r3, [sp, #8]
 80091c6:	e7f4      	b.n	80091b2 <_dtoa_r+0x902>
 80091c8:	d085      	beq.n	80090d6 <_dtoa_r+0x826>
 80091ca:	4618      	mov	r0, r3
 80091cc:	301c      	adds	r0, #28
 80091ce:	e77d      	b.n	80090cc <_dtoa_r+0x81c>
 80091d0:	40240000 	.word	0x40240000
 80091d4:	9b01      	ldr	r3, [sp, #4]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	dc38      	bgt.n	800924c <_dtoa_r+0x99c>
 80091da:	9b05      	ldr	r3, [sp, #20]
 80091dc:	2b02      	cmp	r3, #2
 80091de:	dd35      	ble.n	800924c <_dtoa_r+0x99c>
 80091e0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80091e4:	f1b9 0f00 	cmp.w	r9, #0
 80091e8:	d10d      	bne.n	8009206 <_dtoa_r+0x956>
 80091ea:	4631      	mov	r1, r6
 80091ec:	464b      	mov	r3, r9
 80091ee:	2205      	movs	r2, #5
 80091f0:	4620      	mov	r0, r4
 80091f2:	f000 f9c5 	bl	8009580 <__multadd>
 80091f6:	4601      	mov	r1, r0
 80091f8:	4606      	mov	r6, r0
 80091fa:	4658      	mov	r0, fp
 80091fc:	f000 fbdc 	bl	80099b8 <__mcmp>
 8009200:	2800      	cmp	r0, #0
 8009202:	f73f adbd 	bgt.w	8008d80 <_dtoa_r+0x4d0>
 8009206:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009208:	9d00      	ldr	r5, [sp, #0]
 800920a:	ea6f 0a03 	mvn.w	sl, r3
 800920e:	f04f 0800 	mov.w	r8, #0
 8009212:	4631      	mov	r1, r6
 8009214:	4620      	mov	r0, r4
 8009216:	f000 f991 	bl	800953c <_Bfree>
 800921a:	2f00      	cmp	r7, #0
 800921c:	f43f aeb4 	beq.w	8008f88 <_dtoa_r+0x6d8>
 8009220:	f1b8 0f00 	cmp.w	r8, #0
 8009224:	d005      	beq.n	8009232 <_dtoa_r+0x982>
 8009226:	45b8      	cmp	r8, r7
 8009228:	d003      	beq.n	8009232 <_dtoa_r+0x982>
 800922a:	4641      	mov	r1, r8
 800922c:	4620      	mov	r0, r4
 800922e:	f000 f985 	bl	800953c <_Bfree>
 8009232:	4639      	mov	r1, r7
 8009234:	4620      	mov	r0, r4
 8009236:	f000 f981 	bl	800953c <_Bfree>
 800923a:	e6a5      	b.n	8008f88 <_dtoa_r+0x6d8>
 800923c:	2600      	movs	r6, #0
 800923e:	4637      	mov	r7, r6
 8009240:	e7e1      	b.n	8009206 <_dtoa_r+0x956>
 8009242:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009244:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009248:	4637      	mov	r7, r6
 800924a:	e599      	b.n	8008d80 <_dtoa_r+0x4d0>
 800924c:	9b08      	ldr	r3, [sp, #32]
 800924e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009252:	2b00      	cmp	r3, #0
 8009254:	f000 80fd 	beq.w	8009452 <_dtoa_r+0xba2>
 8009258:	2d00      	cmp	r5, #0
 800925a:	dd05      	ble.n	8009268 <_dtoa_r+0x9b8>
 800925c:	4639      	mov	r1, r7
 800925e:	462a      	mov	r2, r5
 8009260:	4620      	mov	r0, r4
 8009262:	f000 fb3d 	bl	80098e0 <__lshift>
 8009266:	4607      	mov	r7, r0
 8009268:	9b06      	ldr	r3, [sp, #24]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d05c      	beq.n	8009328 <_dtoa_r+0xa78>
 800926e:	6879      	ldr	r1, [r7, #4]
 8009270:	4620      	mov	r0, r4
 8009272:	f000 f923 	bl	80094bc <_Balloc>
 8009276:	4605      	mov	r5, r0
 8009278:	b928      	cbnz	r0, 8009286 <_dtoa_r+0x9d6>
 800927a:	4b80      	ldr	r3, [pc, #512]	; (800947c <_dtoa_r+0xbcc>)
 800927c:	4602      	mov	r2, r0
 800927e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009282:	f7ff bb2e 	b.w	80088e2 <_dtoa_r+0x32>
 8009286:	693a      	ldr	r2, [r7, #16]
 8009288:	3202      	adds	r2, #2
 800928a:	0092      	lsls	r2, r2, #2
 800928c:	f107 010c 	add.w	r1, r7, #12
 8009290:	300c      	adds	r0, #12
 8009292:	f000 f905 	bl	80094a0 <memcpy>
 8009296:	2201      	movs	r2, #1
 8009298:	4629      	mov	r1, r5
 800929a:	4620      	mov	r0, r4
 800929c:	f000 fb20 	bl	80098e0 <__lshift>
 80092a0:	9b00      	ldr	r3, [sp, #0]
 80092a2:	3301      	adds	r3, #1
 80092a4:	9301      	str	r3, [sp, #4]
 80092a6:	9b00      	ldr	r3, [sp, #0]
 80092a8:	444b      	add	r3, r9
 80092aa:	9307      	str	r3, [sp, #28]
 80092ac:	9b02      	ldr	r3, [sp, #8]
 80092ae:	f003 0301 	and.w	r3, r3, #1
 80092b2:	46b8      	mov	r8, r7
 80092b4:	9306      	str	r3, [sp, #24]
 80092b6:	4607      	mov	r7, r0
 80092b8:	9b01      	ldr	r3, [sp, #4]
 80092ba:	4631      	mov	r1, r6
 80092bc:	3b01      	subs	r3, #1
 80092be:	4658      	mov	r0, fp
 80092c0:	9302      	str	r3, [sp, #8]
 80092c2:	f7ff fa69 	bl	8008798 <quorem>
 80092c6:	4603      	mov	r3, r0
 80092c8:	3330      	adds	r3, #48	; 0x30
 80092ca:	9004      	str	r0, [sp, #16]
 80092cc:	4641      	mov	r1, r8
 80092ce:	4658      	mov	r0, fp
 80092d0:	9308      	str	r3, [sp, #32]
 80092d2:	f000 fb71 	bl	80099b8 <__mcmp>
 80092d6:	463a      	mov	r2, r7
 80092d8:	4681      	mov	r9, r0
 80092da:	4631      	mov	r1, r6
 80092dc:	4620      	mov	r0, r4
 80092de:	f000 fb87 	bl	80099f0 <__mdiff>
 80092e2:	68c2      	ldr	r2, [r0, #12]
 80092e4:	9b08      	ldr	r3, [sp, #32]
 80092e6:	4605      	mov	r5, r0
 80092e8:	bb02      	cbnz	r2, 800932c <_dtoa_r+0xa7c>
 80092ea:	4601      	mov	r1, r0
 80092ec:	4658      	mov	r0, fp
 80092ee:	f000 fb63 	bl	80099b8 <__mcmp>
 80092f2:	9b08      	ldr	r3, [sp, #32]
 80092f4:	4602      	mov	r2, r0
 80092f6:	4629      	mov	r1, r5
 80092f8:	4620      	mov	r0, r4
 80092fa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80092fe:	f000 f91d 	bl	800953c <_Bfree>
 8009302:	9b05      	ldr	r3, [sp, #20]
 8009304:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009306:	9d01      	ldr	r5, [sp, #4]
 8009308:	ea43 0102 	orr.w	r1, r3, r2
 800930c:	9b06      	ldr	r3, [sp, #24]
 800930e:	430b      	orrs	r3, r1
 8009310:	9b08      	ldr	r3, [sp, #32]
 8009312:	d10d      	bne.n	8009330 <_dtoa_r+0xa80>
 8009314:	2b39      	cmp	r3, #57	; 0x39
 8009316:	d029      	beq.n	800936c <_dtoa_r+0xabc>
 8009318:	f1b9 0f00 	cmp.w	r9, #0
 800931c:	dd01      	ble.n	8009322 <_dtoa_r+0xa72>
 800931e:	9b04      	ldr	r3, [sp, #16]
 8009320:	3331      	adds	r3, #49	; 0x31
 8009322:	9a02      	ldr	r2, [sp, #8]
 8009324:	7013      	strb	r3, [r2, #0]
 8009326:	e774      	b.n	8009212 <_dtoa_r+0x962>
 8009328:	4638      	mov	r0, r7
 800932a:	e7b9      	b.n	80092a0 <_dtoa_r+0x9f0>
 800932c:	2201      	movs	r2, #1
 800932e:	e7e2      	b.n	80092f6 <_dtoa_r+0xa46>
 8009330:	f1b9 0f00 	cmp.w	r9, #0
 8009334:	db06      	blt.n	8009344 <_dtoa_r+0xa94>
 8009336:	9905      	ldr	r1, [sp, #20]
 8009338:	ea41 0909 	orr.w	r9, r1, r9
 800933c:	9906      	ldr	r1, [sp, #24]
 800933e:	ea59 0101 	orrs.w	r1, r9, r1
 8009342:	d120      	bne.n	8009386 <_dtoa_r+0xad6>
 8009344:	2a00      	cmp	r2, #0
 8009346:	ddec      	ble.n	8009322 <_dtoa_r+0xa72>
 8009348:	4659      	mov	r1, fp
 800934a:	2201      	movs	r2, #1
 800934c:	4620      	mov	r0, r4
 800934e:	9301      	str	r3, [sp, #4]
 8009350:	f000 fac6 	bl	80098e0 <__lshift>
 8009354:	4631      	mov	r1, r6
 8009356:	4683      	mov	fp, r0
 8009358:	f000 fb2e 	bl	80099b8 <__mcmp>
 800935c:	2800      	cmp	r0, #0
 800935e:	9b01      	ldr	r3, [sp, #4]
 8009360:	dc02      	bgt.n	8009368 <_dtoa_r+0xab8>
 8009362:	d1de      	bne.n	8009322 <_dtoa_r+0xa72>
 8009364:	07da      	lsls	r2, r3, #31
 8009366:	d5dc      	bpl.n	8009322 <_dtoa_r+0xa72>
 8009368:	2b39      	cmp	r3, #57	; 0x39
 800936a:	d1d8      	bne.n	800931e <_dtoa_r+0xa6e>
 800936c:	9a02      	ldr	r2, [sp, #8]
 800936e:	2339      	movs	r3, #57	; 0x39
 8009370:	7013      	strb	r3, [r2, #0]
 8009372:	462b      	mov	r3, r5
 8009374:	461d      	mov	r5, r3
 8009376:	3b01      	subs	r3, #1
 8009378:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800937c:	2a39      	cmp	r2, #57	; 0x39
 800937e:	d050      	beq.n	8009422 <_dtoa_r+0xb72>
 8009380:	3201      	adds	r2, #1
 8009382:	701a      	strb	r2, [r3, #0]
 8009384:	e745      	b.n	8009212 <_dtoa_r+0x962>
 8009386:	2a00      	cmp	r2, #0
 8009388:	dd03      	ble.n	8009392 <_dtoa_r+0xae2>
 800938a:	2b39      	cmp	r3, #57	; 0x39
 800938c:	d0ee      	beq.n	800936c <_dtoa_r+0xabc>
 800938e:	3301      	adds	r3, #1
 8009390:	e7c7      	b.n	8009322 <_dtoa_r+0xa72>
 8009392:	9a01      	ldr	r2, [sp, #4]
 8009394:	9907      	ldr	r1, [sp, #28]
 8009396:	f802 3c01 	strb.w	r3, [r2, #-1]
 800939a:	428a      	cmp	r2, r1
 800939c:	d02a      	beq.n	80093f4 <_dtoa_r+0xb44>
 800939e:	4659      	mov	r1, fp
 80093a0:	2300      	movs	r3, #0
 80093a2:	220a      	movs	r2, #10
 80093a4:	4620      	mov	r0, r4
 80093a6:	f000 f8eb 	bl	8009580 <__multadd>
 80093aa:	45b8      	cmp	r8, r7
 80093ac:	4683      	mov	fp, r0
 80093ae:	f04f 0300 	mov.w	r3, #0
 80093b2:	f04f 020a 	mov.w	r2, #10
 80093b6:	4641      	mov	r1, r8
 80093b8:	4620      	mov	r0, r4
 80093ba:	d107      	bne.n	80093cc <_dtoa_r+0xb1c>
 80093bc:	f000 f8e0 	bl	8009580 <__multadd>
 80093c0:	4680      	mov	r8, r0
 80093c2:	4607      	mov	r7, r0
 80093c4:	9b01      	ldr	r3, [sp, #4]
 80093c6:	3301      	adds	r3, #1
 80093c8:	9301      	str	r3, [sp, #4]
 80093ca:	e775      	b.n	80092b8 <_dtoa_r+0xa08>
 80093cc:	f000 f8d8 	bl	8009580 <__multadd>
 80093d0:	4639      	mov	r1, r7
 80093d2:	4680      	mov	r8, r0
 80093d4:	2300      	movs	r3, #0
 80093d6:	220a      	movs	r2, #10
 80093d8:	4620      	mov	r0, r4
 80093da:	f000 f8d1 	bl	8009580 <__multadd>
 80093de:	4607      	mov	r7, r0
 80093e0:	e7f0      	b.n	80093c4 <_dtoa_r+0xb14>
 80093e2:	f1b9 0f00 	cmp.w	r9, #0
 80093e6:	9a00      	ldr	r2, [sp, #0]
 80093e8:	bfcc      	ite	gt
 80093ea:	464d      	movgt	r5, r9
 80093ec:	2501      	movle	r5, #1
 80093ee:	4415      	add	r5, r2
 80093f0:	f04f 0800 	mov.w	r8, #0
 80093f4:	4659      	mov	r1, fp
 80093f6:	2201      	movs	r2, #1
 80093f8:	4620      	mov	r0, r4
 80093fa:	9301      	str	r3, [sp, #4]
 80093fc:	f000 fa70 	bl	80098e0 <__lshift>
 8009400:	4631      	mov	r1, r6
 8009402:	4683      	mov	fp, r0
 8009404:	f000 fad8 	bl	80099b8 <__mcmp>
 8009408:	2800      	cmp	r0, #0
 800940a:	dcb2      	bgt.n	8009372 <_dtoa_r+0xac2>
 800940c:	d102      	bne.n	8009414 <_dtoa_r+0xb64>
 800940e:	9b01      	ldr	r3, [sp, #4]
 8009410:	07db      	lsls	r3, r3, #31
 8009412:	d4ae      	bmi.n	8009372 <_dtoa_r+0xac2>
 8009414:	462b      	mov	r3, r5
 8009416:	461d      	mov	r5, r3
 8009418:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800941c:	2a30      	cmp	r2, #48	; 0x30
 800941e:	d0fa      	beq.n	8009416 <_dtoa_r+0xb66>
 8009420:	e6f7      	b.n	8009212 <_dtoa_r+0x962>
 8009422:	9a00      	ldr	r2, [sp, #0]
 8009424:	429a      	cmp	r2, r3
 8009426:	d1a5      	bne.n	8009374 <_dtoa_r+0xac4>
 8009428:	f10a 0a01 	add.w	sl, sl, #1
 800942c:	2331      	movs	r3, #49	; 0x31
 800942e:	e779      	b.n	8009324 <_dtoa_r+0xa74>
 8009430:	4b13      	ldr	r3, [pc, #76]	; (8009480 <_dtoa_r+0xbd0>)
 8009432:	f7ff baaf 	b.w	8008994 <_dtoa_r+0xe4>
 8009436:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009438:	2b00      	cmp	r3, #0
 800943a:	f47f aa86 	bne.w	800894a <_dtoa_r+0x9a>
 800943e:	4b11      	ldr	r3, [pc, #68]	; (8009484 <_dtoa_r+0xbd4>)
 8009440:	f7ff baa8 	b.w	8008994 <_dtoa_r+0xe4>
 8009444:	f1b9 0f00 	cmp.w	r9, #0
 8009448:	dc03      	bgt.n	8009452 <_dtoa_r+0xba2>
 800944a:	9b05      	ldr	r3, [sp, #20]
 800944c:	2b02      	cmp	r3, #2
 800944e:	f73f aec9 	bgt.w	80091e4 <_dtoa_r+0x934>
 8009452:	9d00      	ldr	r5, [sp, #0]
 8009454:	4631      	mov	r1, r6
 8009456:	4658      	mov	r0, fp
 8009458:	f7ff f99e 	bl	8008798 <quorem>
 800945c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009460:	f805 3b01 	strb.w	r3, [r5], #1
 8009464:	9a00      	ldr	r2, [sp, #0]
 8009466:	1aaa      	subs	r2, r5, r2
 8009468:	4591      	cmp	r9, r2
 800946a:	ddba      	ble.n	80093e2 <_dtoa_r+0xb32>
 800946c:	4659      	mov	r1, fp
 800946e:	2300      	movs	r3, #0
 8009470:	220a      	movs	r2, #10
 8009472:	4620      	mov	r0, r4
 8009474:	f000 f884 	bl	8009580 <__multadd>
 8009478:	4683      	mov	fp, r0
 800947a:	e7eb      	b.n	8009454 <_dtoa_r+0xba4>
 800947c:	0800ad97 	.word	0x0800ad97
 8009480:	0800acf0 	.word	0x0800acf0
 8009484:	0800ad14 	.word	0x0800ad14

08009488 <_localeconv_r>:
 8009488:	4800      	ldr	r0, [pc, #0]	; (800948c <_localeconv_r+0x4>)
 800948a:	4770      	bx	lr
 800948c:	2000017c 	.word	0x2000017c

08009490 <malloc>:
 8009490:	4b02      	ldr	r3, [pc, #8]	; (800949c <malloc+0xc>)
 8009492:	4601      	mov	r1, r0
 8009494:	6818      	ldr	r0, [r3, #0]
 8009496:	f000 bbef 	b.w	8009c78 <_malloc_r>
 800949a:	bf00      	nop
 800949c:	20000028 	.word	0x20000028

080094a0 <memcpy>:
 80094a0:	440a      	add	r2, r1
 80094a2:	4291      	cmp	r1, r2
 80094a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80094a8:	d100      	bne.n	80094ac <memcpy+0xc>
 80094aa:	4770      	bx	lr
 80094ac:	b510      	push	{r4, lr}
 80094ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094b6:	4291      	cmp	r1, r2
 80094b8:	d1f9      	bne.n	80094ae <memcpy+0xe>
 80094ba:	bd10      	pop	{r4, pc}

080094bc <_Balloc>:
 80094bc:	b570      	push	{r4, r5, r6, lr}
 80094be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80094c0:	4604      	mov	r4, r0
 80094c2:	460d      	mov	r5, r1
 80094c4:	b976      	cbnz	r6, 80094e4 <_Balloc+0x28>
 80094c6:	2010      	movs	r0, #16
 80094c8:	f7ff ffe2 	bl	8009490 <malloc>
 80094cc:	4602      	mov	r2, r0
 80094ce:	6260      	str	r0, [r4, #36]	; 0x24
 80094d0:	b920      	cbnz	r0, 80094dc <_Balloc+0x20>
 80094d2:	4b18      	ldr	r3, [pc, #96]	; (8009534 <_Balloc+0x78>)
 80094d4:	4818      	ldr	r0, [pc, #96]	; (8009538 <_Balloc+0x7c>)
 80094d6:	2166      	movs	r1, #102	; 0x66
 80094d8:	f000 fd94 	bl	800a004 <__assert_func>
 80094dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094e0:	6006      	str	r6, [r0, #0]
 80094e2:	60c6      	str	r6, [r0, #12]
 80094e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80094e6:	68f3      	ldr	r3, [r6, #12]
 80094e8:	b183      	cbz	r3, 800950c <_Balloc+0x50>
 80094ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094ec:	68db      	ldr	r3, [r3, #12]
 80094ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80094f2:	b9b8      	cbnz	r0, 8009524 <_Balloc+0x68>
 80094f4:	2101      	movs	r1, #1
 80094f6:	fa01 f605 	lsl.w	r6, r1, r5
 80094fa:	1d72      	adds	r2, r6, #5
 80094fc:	0092      	lsls	r2, r2, #2
 80094fe:	4620      	mov	r0, r4
 8009500:	f000 fb5a 	bl	8009bb8 <_calloc_r>
 8009504:	b160      	cbz	r0, 8009520 <_Balloc+0x64>
 8009506:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800950a:	e00e      	b.n	800952a <_Balloc+0x6e>
 800950c:	2221      	movs	r2, #33	; 0x21
 800950e:	2104      	movs	r1, #4
 8009510:	4620      	mov	r0, r4
 8009512:	f000 fb51 	bl	8009bb8 <_calloc_r>
 8009516:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009518:	60f0      	str	r0, [r6, #12]
 800951a:	68db      	ldr	r3, [r3, #12]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d1e4      	bne.n	80094ea <_Balloc+0x2e>
 8009520:	2000      	movs	r0, #0
 8009522:	bd70      	pop	{r4, r5, r6, pc}
 8009524:	6802      	ldr	r2, [r0, #0]
 8009526:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800952a:	2300      	movs	r3, #0
 800952c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009530:	e7f7      	b.n	8009522 <_Balloc+0x66>
 8009532:	bf00      	nop
 8009534:	0800ad21 	.word	0x0800ad21
 8009538:	0800ada8 	.word	0x0800ada8

0800953c <_Bfree>:
 800953c:	b570      	push	{r4, r5, r6, lr}
 800953e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009540:	4605      	mov	r5, r0
 8009542:	460c      	mov	r4, r1
 8009544:	b976      	cbnz	r6, 8009564 <_Bfree+0x28>
 8009546:	2010      	movs	r0, #16
 8009548:	f7ff ffa2 	bl	8009490 <malloc>
 800954c:	4602      	mov	r2, r0
 800954e:	6268      	str	r0, [r5, #36]	; 0x24
 8009550:	b920      	cbnz	r0, 800955c <_Bfree+0x20>
 8009552:	4b09      	ldr	r3, [pc, #36]	; (8009578 <_Bfree+0x3c>)
 8009554:	4809      	ldr	r0, [pc, #36]	; (800957c <_Bfree+0x40>)
 8009556:	218a      	movs	r1, #138	; 0x8a
 8009558:	f000 fd54 	bl	800a004 <__assert_func>
 800955c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009560:	6006      	str	r6, [r0, #0]
 8009562:	60c6      	str	r6, [r0, #12]
 8009564:	b13c      	cbz	r4, 8009576 <_Bfree+0x3a>
 8009566:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009568:	6862      	ldr	r2, [r4, #4]
 800956a:	68db      	ldr	r3, [r3, #12]
 800956c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009570:	6021      	str	r1, [r4, #0]
 8009572:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009576:	bd70      	pop	{r4, r5, r6, pc}
 8009578:	0800ad21 	.word	0x0800ad21
 800957c:	0800ada8 	.word	0x0800ada8

08009580 <__multadd>:
 8009580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009584:	690e      	ldr	r6, [r1, #16]
 8009586:	4607      	mov	r7, r0
 8009588:	4698      	mov	r8, r3
 800958a:	460c      	mov	r4, r1
 800958c:	f101 0014 	add.w	r0, r1, #20
 8009590:	2300      	movs	r3, #0
 8009592:	6805      	ldr	r5, [r0, #0]
 8009594:	b2a9      	uxth	r1, r5
 8009596:	fb02 8101 	mla	r1, r2, r1, r8
 800959a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800959e:	0c2d      	lsrs	r5, r5, #16
 80095a0:	fb02 c505 	mla	r5, r2, r5, ip
 80095a4:	b289      	uxth	r1, r1
 80095a6:	3301      	adds	r3, #1
 80095a8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80095ac:	429e      	cmp	r6, r3
 80095ae:	f840 1b04 	str.w	r1, [r0], #4
 80095b2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80095b6:	dcec      	bgt.n	8009592 <__multadd+0x12>
 80095b8:	f1b8 0f00 	cmp.w	r8, #0
 80095bc:	d022      	beq.n	8009604 <__multadd+0x84>
 80095be:	68a3      	ldr	r3, [r4, #8]
 80095c0:	42b3      	cmp	r3, r6
 80095c2:	dc19      	bgt.n	80095f8 <__multadd+0x78>
 80095c4:	6861      	ldr	r1, [r4, #4]
 80095c6:	4638      	mov	r0, r7
 80095c8:	3101      	adds	r1, #1
 80095ca:	f7ff ff77 	bl	80094bc <_Balloc>
 80095ce:	4605      	mov	r5, r0
 80095d0:	b928      	cbnz	r0, 80095de <__multadd+0x5e>
 80095d2:	4602      	mov	r2, r0
 80095d4:	4b0d      	ldr	r3, [pc, #52]	; (800960c <__multadd+0x8c>)
 80095d6:	480e      	ldr	r0, [pc, #56]	; (8009610 <__multadd+0x90>)
 80095d8:	21b5      	movs	r1, #181	; 0xb5
 80095da:	f000 fd13 	bl	800a004 <__assert_func>
 80095de:	6922      	ldr	r2, [r4, #16]
 80095e0:	3202      	adds	r2, #2
 80095e2:	f104 010c 	add.w	r1, r4, #12
 80095e6:	0092      	lsls	r2, r2, #2
 80095e8:	300c      	adds	r0, #12
 80095ea:	f7ff ff59 	bl	80094a0 <memcpy>
 80095ee:	4621      	mov	r1, r4
 80095f0:	4638      	mov	r0, r7
 80095f2:	f7ff ffa3 	bl	800953c <_Bfree>
 80095f6:	462c      	mov	r4, r5
 80095f8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80095fc:	3601      	adds	r6, #1
 80095fe:	f8c3 8014 	str.w	r8, [r3, #20]
 8009602:	6126      	str	r6, [r4, #16]
 8009604:	4620      	mov	r0, r4
 8009606:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800960a:	bf00      	nop
 800960c:	0800ad97 	.word	0x0800ad97
 8009610:	0800ada8 	.word	0x0800ada8

08009614 <__hi0bits>:
 8009614:	0c03      	lsrs	r3, r0, #16
 8009616:	041b      	lsls	r3, r3, #16
 8009618:	b9d3      	cbnz	r3, 8009650 <__hi0bits+0x3c>
 800961a:	0400      	lsls	r0, r0, #16
 800961c:	2310      	movs	r3, #16
 800961e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009622:	bf04      	itt	eq
 8009624:	0200      	lsleq	r0, r0, #8
 8009626:	3308      	addeq	r3, #8
 8009628:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800962c:	bf04      	itt	eq
 800962e:	0100      	lsleq	r0, r0, #4
 8009630:	3304      	addeq	r3, #4
 8009632:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009636:	bf04      	itt	eq
 8009638:	0080      	lsleq	r0, r0, #2
 800963a:	3302      	addeq	r3, #2
 800963c:	2800      	cmp	r0, #0
 800963e:	db05      	blt.n	800964c <__hi0bits+0x38>
 8009640:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009644:	f103 0301 	add.w	r3, r3, #1
 8009648:	bf08      	it	eq
 800964a:	2320      	moveq	r3, #32
 800964c:	4618      	mov	r0, r3
 800964e:	4770      	bx	lr
 8009650:	2300      	movs	r3, #0
 8009652:	e7e4      	b.n	800961e <__hi0bits+0xa>

08009654 <__lo0bits>:
 8009654:	6803      	ldr	r3, [r0, #0]
 8009656:	f013 0207 	ands.w	r2, r3, #7
 800965a:	4601      	mov	r1, r0
 800965c:	d00b      	beq.n	8009676 <__lo0bits+0x22>
 800965e:	07da      	lsls	r2, r3, #31
 8009660:	d424      	bmi.n	80096ac <__lo0bits+0x58>
 8009662:	0798      	lsls	r0, r3, #30
 8009664:	bf49      	itett	mi
 8009666:	085b      	lsrmi	r3, r3, #1
 8009668:	089b      	lsrpl	r3, r3, #2
 800966a:	2001      	movmi	r0, #1
 800966c:	600b      	strmi	r3, [r1, #0]
 800966e:	bf5c      	itt	pl
 8009670:	600b      	strpl	r3, [r1, #0]
 8009672:	2002      	movpl	r0, #2
 8009674:	4770      	bx	lr
 8009676:	b298      	uxth	r0, r3
 8009678:	b9b0      	cbnz	r0, 80096a8 <__lo0bits+0x54>
 800967a:	0c1b      	lsrs	r3, r3, #16
 800967c:	2010      	movs	r0, #16
 800967e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009682:	bf04      	itt	eq
 8009684:	0a1b      	lsreq	r3, r3, #8
 8009686:	3008      	addeq	r0, #8
 8009688:	071a      	lsls	r2, r3, #28
 800968a:	bf04      	itt	eq
 800968c:	091b      	lsreq	r3, r3, #4
 800968e:	3004      	addeq	r0, #4
 8009690:	079a      	lsls	r2, r3, #30
 8009692:	bf04      	itt	eq
 8009694:	089b      	lsreq	r3, r3, #2
 8009696:	3002      	addeq	r0, #2
 8009698:	07da      	lsls	r2, r3, #31
 800969a:	d403      	bmi.n	80096a4 <__lo0bits+0x50>
 800969c:	085b      	lsrs	r3, r3, #1
 800969e:	f100 0001 	add.w	r0, r0, #1
 80096a2:	d005      	beq.n	80096b0 <__lo0bits+0x5c>
 80096a4:	600b      	str	r3, [r1, #0]
 80096a6:	4770      	bx	lr
 80096a8:	4610      	mov	r0, r2
 80096aa:	e7e8      	b.n	800967e <__lo0bits+0x2a>
 80096ac:	2000      	movs	r0, #0
 80096ae:	4770      	bx	lr
 80096b0:	2020      	movs	r0, #32
 80096b2:	4770      	bx	lr

080096b4 <__i2b>:
 80096b4:	b510      	push	{r4, lr}
 80096b6:	460c      	mov	r4, r1
 80096b8:	2101      	movs	r1, #1
 80096ba:	f7ff feff 	bl	80094bc <_Balloc>
 80096be:	4602      	mov	r2, r0
 80096c0:	b928      	cbnz	r0, 80096ce <__i2b+0x1a>
 80096c2:	4b05      	ldr	r3, [pc, #20]	; (80096d8 <__i2b+0x24>)
 80096c4:	4805      	ldr	r0, [pc, #20]	; (80096dc <__i2b+0x28>)
 80096c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80096ca:	f000 fc9b 	bl	800a004 <__assert_func>
 80096ce:	2301      	movs	r3, #1
 80096d0:	6144      	str	r4, [r0, #20]
 80096d2:	6103      	str	r3, [r0, #16]
 80096d4:	bd10      	pop	{r4, pc}
 80096d6:	bf00      	nop
 80096d8:	0800ad97 	.word	0x0800ad97
 80096dc:	0800ada8 	.word	0x0800ada8

080096e0 <__multiply>:
 80096e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096e4:	4614      	mov	r4, r2
 80096e6:	690a      	ldr	r2, [r1, #16]
 80096e8:	6923      	ldr	r3, [r4, #16]
 80096ea:	429a      	cmp	r2, r3
 80096ec:	bfb8      	it	lt
 80096ee:	460b      	movlt	r3, r1
 80096f0:	460d      	mov	r5, r1
 80096f2:	bfbc      	itt	lt
 80096f4:	4625      	movlt	r5, r4
 80096f6:	461c      	movlt	r4, r3
 80096f8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80096fc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009700:	68ab      	ldr	r3, [r5, #8]
 8009702:	6869      	ldr	r1, [r5, #4]
 8009704:	eb0a 0709 	add.w	r7, sl, r9
 8009708:	42bb      	cmp	r3, r7
 800970a:	b085      	sub	sp, #20
 800970c:	bfb8      	it	lt
 800970e:	3101      	addlt	r1, #1
 8009710:	f7ff fed4 	bl	80094bc <_Balloc>
 8009714:	b930      	cbnz	r0, 8009724 <__multiply+0x44>
 8009716:	4602      	mov	r2, r0
 8009718:	4b42      	ldr	r3, [pc, #264]	; (8009824 <__multiply+0x144>)
 800971a:	4843      	ldr	r0, [pc, #268]	; (8009828 <__multiply+0x148>)
 800971c:	f240 115d 	movw	r1, #349	; 0x15d
 8009720:	f000 fc70 	bl	800a004 <__assert_func>
 8009724:	f100 0614 	add.w	r6, r0, #20
 8009728:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800972c:	4633      	mov	r3, r6
 800972e:	2200      	movs	r2, #0
 8009730:	4543      	cmp	r3, r8
 8009732:	d31e      	bcc.n	8009772 <__multiply+0x92>
 8009734:	f105 0c14 	add.w	ip, r5, #20
 8009738:	f104 0314 	add.w	r3, r4, #20
 800973c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009740:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009744:	9202      	str	r2, [sp, #8]
 8009746:	ebac 0205 	sub.w	r2, ip, r5
 800974a:	3a15      	subs	r2, #21
 800974c:	f022 0203 	bic.w	r2, r2, #3
 8009750:	3204      	adds	r2, #4
 8009752:	f105 0115 	add.w	r1, r5, #21
 8009756:	458c      	cmp	ip, r1
 8009758:	bf38      	it	cc
 800975a:	2204      	movcc	r2, #4
 800975c:	9201      	str	r2, [sp, #4]
 800975e:	9a02      	ldr	r2, [sp, #8]
 8009760:	9303      	str	r3, [sp, #12]
 8009762:	429a      	cmp	r2, r3
 8009764:	d808      	bhi.n	8009778 <__multiply+0x98>
 8009766:	2f00      	cmp	r7, #0
 8009768:	dc55      	bgt.n	8009816 <__multiply+0x136>
 800976a:	6107      	str	r7, [r0, #16]
 800976c:	b005      	add	sp, #20
 800976e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009772:	f843 2b04 	str.w	r2, [r3], #4
 8009776:	e7db      	b.n	8009730 <__multiply+0x50>
 8009778:	f8b3 a000 	ldrh.w	sl, [r3]
 800977c:	f1ba 0f00 	cmp.w	sl, #0
 8009780:	d020      	beq.n	80097c4 <__multiply+0xe4>
 8009782:	f105 0e14 	add.w	lr, r5, #20
 8009786:	46b1      	mov	r9, r6
 8009788:	2200      	movs	r2, #0
 800978a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800978e:	f8d9 b000 	ldr.w	fp, [r9]
 8009792:	b2a1      	uxth	r1, r4
 8009794:	fa1f fb8b 	uxth.w	fp, fp
 8009798:	fb0a b101 	mla	r1, sl, r1, fp
 800979c:	4411      	add	r1, r2
 800979e:	f8d9 2000 	ldr.w	r2, [r9]
 80097a2:	0c24      	lsrs	r4, r4, #16
 80097a4:	0c12      	lsrs	r2, r2, #16
 80097a6:	fb0a 2404 	mla	r4, sl, r4, r2
 80097aa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80097ae:	b289      	uxth	r1, r1
 80097b0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80097b4:	45f4      	cmp	ip, lr
 80097b6:	f849 1b04 	str.w	r1, [r9], #4
 80097ba:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80097be:	d8e4      	bhi.n	800978a <__multiply+0xaa>
 80097c0:	9901      	ldr	r1, [sp, #4]
 80097c2:	5072      	str	r2, [r6, r1]
 80097c4:	9a03      	ldr	r2, [sp, #12]
 80097c6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80097ca:	3304      	adds	r3, #4
 80097cc:	f1b9 0f00 	cmp.w	r9, #0
 80097d0:	d01f      	beq.n	8009812 <__multiply+0x132>
 80097d2:	6834      	ldr	r4, [r6, #0]
 80097d4:	f105 0114 	add.w	r1, r5, #20
 80097d8:	46b6      	mov	lr, r6
 80097da:	f04f 0a00 	mov.w	sl, #0
 80097de:	880a      	ldrh	r2, [r1, #0]
 80097e0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80097e4:	fb09 b202 	mla	r2, r9, r2, fp
 80097e8:	4492      	add	sl, r2
 80097ea:	b2a4      	uxth	r4, r4
 80097ec:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80097f0:	f84e 4b04 	str.w	r4, [lr], #4
 80097f4:	f851 4b04 	ldr.w	r4, [r1], #4
 80097f8:	f8be 2000 	ldrh.w	r2, [lr]
 80097fc:	0c24      	lsrs	r4, r4, #16
 80097fe:	fb09 2404 	mla	r4, r9, r4, r2
 8009802:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009806:	458c      	cmp	ip, r1
 8009808:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800980c:	d8e7      	bhi.n	80097de <__multiply+0xfe>
 800980e:	9a01      	ldr	r2, [sp, #4]
 8009810:	50b4      	str	r4, [r6, r2]
 8009812:	3604      	adds	r6, #4
 8009814:	e7a3      	b.n	800975e <__multiply+0x7e>
 8009816:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800981a:	2b00      	cmp	r3, #0
 800981c:	d1a5      	bne.n	800976a <__multiply+0x8a>
 800981e:	3f01      	subs	r7, #1
 8009820:	e7a1      	b.n	8009766 <__multiply+0x86>
 8009822:	bf00      	nop
 8009824:	0800ad97 	.word	0x0800ad97
 8009828:	0800ada8 	.word	0x0800ada8

0800982c <__pow5mult>:
 800982c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009830:	4615      	mov	r5, r2
 8009832:	f012 0203 	ands.w	r2, r2, #3
 8009836:	4606      	mov	r6, r0
 8009838:	460f      	mov	r7, r1
 800983a:	d007      	beq.n	800984c <__pow5mult+0x20>
 800983c:	4c25      	ldr	r4, [pc, #148]	; (80098d4 <__pow5mult+0xa8>)
 800983e:	3a01      	subs	r2, #1
 8009840:	2300      	movs	r3, #0
 8009842:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009846:	f7ff fe9b 	bl	8009580 <__multadd>
 800984a:	4607      	mov	r7, r0
 800984c:	10ad      	asrs	r5, r5, #2
 800984e:	d03d      	beq.n	80098cc <__pow5mult+0xa0>
 8009850:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009852:	b97c      	cbnz	r4, 8009874 <__pow5mult+0x48>
 8009854:	2010      	movs	r0, #16
 8009856:	f7ff fe1b 	bl	8009490 <malloc>
 800985a:	4602      	mov	r2, r0
 800985c:	6270      	str	r0, [r6, #36]	; 0x24
 800985e:	b928      	cbnz	r0, 800986c <__pow5mult+0x40>
 8009860:	4b1d      	ldr	r3, [pc, #116]	; (80098d8 <__pow5mult+0xac>)
 8009862:	481e      	ldr	r0, [pc, #120]	; (80098dc <__pow5mult+0xb0>)
 8009864:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009868:	f000 fbcc 	bl	800a004 <__assert_func>
 800986c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009870:	6004      	str	r4, [r0, #0]
 8009872:	60c4      	str	r4, [r0, #12]
 8009874:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009878:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800987c:	b94c      	cbnz	r4, 8009892 <__pow5mult+0x66>
 800987e:	f240 2171 	movw	r1, #625	; 0x271
 8009882:	4630      	mov	r0, r6
 8009884:	f7ff ff16 	bl	80096b4 <__i2b>
 8009888:	2300      	movs	r3, #0
 800988a:	f8c8 0008 	str.w	r0, [r8, #8]
 800988e:	4604      	mov	r4, r0
 8009890:	6003      	str	r3, [r0, #0]
 8009892:	f04f 0900 	mov.w	r9, #0
 8009896:	07eb      	lsls	r3, r5, #31
 8009898:	d50a      	bpl.n	80098b0 <__pow5mult+0x84>
 800989a:	4639      	mov	r1, r7
 800989c:	4622      	mov	r2, r4
 800989e:	4630      	mov	r0, r6
 80098a0:	f7ff ff1e 	bl	80096e0 <__multiply>
 80098a4:	4639      	mov	r1, r7
 80098a6:	4680      	mov	r8, r0
 80098a8:	4630      	mov	r0, r6
 80098aa:	f7ff fe47 	bl	800953c <_Bfree>
 80098ae:	4647      	mov	r7, r8
 80098b0:	106d      	asrs	r5, r5, #1
 80098b2:	d00b      	beq.n	80098cc <__pow5mult+0xa0>
 80098b4:	6820      	ldr	r0, [r4, #0]
 80098b6:	b938      	cbnz	r0, 80098c8 <__pow5mult+0x9c>
 80098b8:	4622      	mov	r2, r4
 80098ba:	4621      	mov	r1, r4
 80098bc:	4630      	mov	r0, r6
 80098be:	f7ff ff0f 	bl	80096e0 <__multiply>
 80098c2:	6020      	str	r0, [r4, #0]
 80098c4:	f8c0 9000 	str.w	r9, [r0]
 80098c8:	4604      	mov	r4, r0
 80098ca:	e7e4      	b.n	8009896 <__pow5mult+0x6a>
 80098cc:	4638      	mov	r0, r7
 80098ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098d2:	bf00      	nop
 80098d4:	0800aef8 	.word	0x0800aef8
 80098d8:	0800ad21 	.word	0x0800ad21
 80098dc:	0800ada8 	.word	0x0800ada8

080098e0 <__lshift>:
 80098e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098e4:	460c      	mov	r4, r1
 80098e6:	6849      	ldr	r1, [r1, #4]
 80098e8:	6923      	ldr	r3, [r4, #16]
 80098ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80098ee:	68a3      	ldr	r3, [r4, #8]
 80098f0:	4607      	mov	r7, r0
 80098f2:	4691      	mov	r9, r2
 80098f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80098f8:	f108 0601 	add.w	r6, r8, #1
 80098fc:	42b3      	cmp	r3, r6
 80098fe:	db0b      	blt.n	8009918 <__lshift+0x38>
 8009900:	4638      	mov	r0, r7
 8009902:	f7ff fddb 	bl	80094bc <_Balloc>
 8009906:	4605      	mov	r5, r0
 8009908:	b948      	cbnz	r0, 800991e <__lshift+0x3e>
 800990a:	4602      	mov	r2, r0
 800990c:	4b28      	ldr	r3, [pc, #160]	; (80099b0 <__lshift+0xd0>)
 800990e:	4829      	ldr	r0, [pc, #164]	; (80099b4 <__lshift+0xd4>)
 8009910:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009914:	f000 fb76 	bl	800a004 <__assert_func>
 8009918:	3101      	adds	r1, #1
 800991a:	005b      	lsls	r3, r3, #1
 800991c:	e7ee      	b.n	80098fc <__lshift+0x1c>
 800991e:	2300      	movs	r3, #0
 8009920:	f100 0114 	add.w	r1, r0, #20
 8009924:	f100 0210 	add.w	r2, r0, #16
 8009928:	4618      	mov	r0, r3
 800992a:	4553      	cmp	r3, sl
 800992c:	db33      	blt.n	8009996 <__lshift+0xb6>
 800992e:	6920      	ldr	r0, [r4, #16]
 8009930:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009934:	f104 0314 	add.w	r3, r4, #20
 8009938:	f019 091f 	ands.w	r9, r9, #31
 800993c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009940:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009944:	d02b      	beq.n	800999e <__lshift+0xbe>
 8009946:	f1c9 0e20 	rsb	lr, r9, #32
 800994a:	468a      	mov	sl, r1
 800994c:	2200      	movs	r2, #0
 800994e:	6818      	ldr	r0, [r3, #0]
 8009950:	fa00 f009 	lsl.w	r0, r0, r9
 8009954:	4302      	orrs	r2, r0
 8009956:	f84a 2b04 	str.w	r2, [sl], #4
 800995a:	f853 2b04 	ldr.w	r2, [r3], #4
 800995e:	459c      	cmp	ip, r3
 8009960:	fa22 f20e 	lsr.w	r2, r2, lr
 8009964:	d8f3      	bhi.n	800994e <__lshift+0x6e>
 8009966:	ebac 0304 	sub.w	r3, ip, r4
 800996a:	3b15      	subs	r3, #21
 800996c:	f023 0303 	bic.w	r3, r3, #3
 8009970:	3304      	adds	r3, #4
 8009972:	f104 0015 	add.w	r0, r4, #21
 8009976:	4584      	cmp	ip, r0
 8009978:	bf38      	it	cc
 800997a:	2304      	movcc	r3, #4
 800997c:	50ca      	str	r2, [r1, r3]
 800997e:	b10a      	cbz	r2, 8009984 <__lshift+0xa4>
 8009980:	f108 0602 	add.w	r6, r8, #2
 8009984:	3e01      	subs	r6, #1
 8009986:	4638      	mov	r0, r7
 8009988:	612e      	str	r6, [r5, #16]
 800998a:	4621      	mov	r1, r4
 800998c:	f7ff fdd6 	bl	800953c <_Bfree>
 8009990:	4628      	mov	r0, r5
 8009992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009996:	f842 0f04 	str.w	r0, [r2, #4]!
 800999a:	3301      	adds	r3, #1
 800999c:	e7c5      	b.n	800992a <__lshift+0x4a>
 800999e:	3904      	subs	r1, #4
 80099a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80099a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80099a8:	459c      	cmp	ip, r3
 80099aa:	d8f9      	bhi.n	80099a0 <__lshift+0xc0>
 80099ac:	e7ea      	b.n	8009984 <__lshift+0xa4>
 80099ae:	bf00      	nop
 80099b0:	0800ad97 	.word	0x0800ad97
 80099b4:	0800ada8 	.word	0x0800ada8

080099b8 <__mcmp>:
 80099b8:	b530      	push	{r4, r5, lr}
 80099ba:	6902      	ldr	r2, [r0, #16]
 80099bc:	690c      	ldr	r4, [r1, #16]
 80099be:	1b12      	subs	r2, r2, r4
 80099c0:	d10e      	bne.n	80099e0 <__mcmp+0x28>
 80099c2:	f100 0314 	add.w	r3, r0, #20
 80099c6:	3114      	adds	r1, #20
 80099c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80099cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80099d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80099d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80099d8:	42a5      	cmp	r5, r4
 80099da:	d003      	beq.n	80099e4 <__mcmp+0x2c>
 80099dc:	d305      	bcc.n	80099ea <__mcmp+0x32>
 80099de:	2201      	movs	r2, #1
 80099e0:	4610      	mov	r0, r2
 80099e2:	bd30      	pop	{r4, r5, pc}
 80099e4:	4283      	cmp	r3, r0
 80099e6:	d3f3      	bcc.n	80099d0 <__mcmp+0x18>
 80099e8:	e7fa      	b.n	80099e0 <__mcmp+0x28>
 80099ea:	f04f 32ff 	mov.w	r2, #4294967295
 80099ee:	e7f7      	b.n	80099e0 <__mcmp+0x28>

080099f0 <__mdiff>:
 80099f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099f4:	460c      	mov	r4, r1
 80099f6:	4606      	mov	r6, r0
 80099f8:	4611      	mov	r1, r2
 80099fa:	4620      	mov	r0, r4
 80099fc:	4617      	mov	r7, r2
 80099fe:	f7ff ffdb 	bl	80099b8 <__mcmp>
 8009a02:	1e05      	subs	r5, r0, #0
 8009a04:	d110      	bne.n	8009a28 <__mdiff+0x38>
 8009a06:	4629      	mov	r1, r5
 8009a08:	4630      	mov	r0, r6
 8009a0a:	f7ff fd57 	bl	80094bc <_Balloc>
 8009a0e:	b930      	cbnz	r0, 8009a1e <__mdiff+0x2e>
 8009a10:	4b39      	ldr	r3, [pc, #228]	; (8009af8 <__mdiff+0x108>)
 8009a12:	4602      	mov	r2, r0
 8009a14:	f240 2132 	movw	r1, #562	; 0x232
 8009a18:	4838      	ldr	r0, [pc, #224]	; (8009afc <__mdiff+0x10c>)
 8009a1a:	f000 faf3 	bl	800a004 <__assert_func>
 8009a1e:	2301      	movs	r3, #1
 8009a20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009a24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a28:	bfa4      	itt	ge
 8009a2a:	463b      	movge	r3, r7
 8009a2c:	4627      	movge	r7, r4
 8009a2e:	4630      	mov	r0, r6
 8009a30:	6879      	ldr	r1, [r7, #4]
 8009a32:	bfa6      	itte	ge
 8009a34:	461c      	movge	r4, r3
 8009a36:	2500      	movge	r5, #0
 8009a38:	2501      	movlt	r5, #1
 8009a3a:	f7ff fd3f 	bl	80094bc <_Balloc>
 8009a3e:	b920      	cbnz	r0, 8009a4a <__mdiff+0x5a>
 8009a40:	4b2d      	ldr	r3, [pc, #180]	; (8009af8 <__mdiff+0x108>)
 8009a42:	4602      	mov	r2, r0
 8009a44:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009a48:	e7e6      	b.n	8009a18 <__mdiff+0x28>
 8009a4a:	693e      	ldr	r6, [r7, #16]
 8009a4c:	60c5      	str	r5, [r0, #12]
 8009a4e:	6925      	ldr	r5, [r4, #16]
 8009a50:	f107 0114 	add.w	r1, r7, #20
 8009a54:	f104 0914 	add.w	r9, r4, #20
 8009a58:	f100 0e14 	add.w	lr, r0, #20
 8009a5c:	f107 0210 	add.w	r2, r7, #16
 8009a60:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009a64:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009a68:	46f2      	mov	sl, lr
 8009a6a:	2700      	movs	r7, #0
 8009a6c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009a70:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009a74:	fa1f f883 	uxth.w	r8, r3
 8009a78:	fa17 f78b 	uxtah	r7, r7, fp
 8009a7c:	0c1b      	lsrs	r3, r3, #16
 8009a7e:	eba7 0808 	sub.w	r8, r7, r8
 8009a82:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009a86:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009a8a:	fa1f f888 	uxth.w	r8, r8
 8009a8e:	141f      	asrs	r7, r3, #16
 8009a90:	454d      	cmp	r5, r9
 8009a92:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009a96:	f84a 3b04 	str.w	r3, [sl], #4
 8009a9a:	d8e7      	bhi.n	8009a6c <__mdiff+0x7c>
 8009a9c:	1b2b      	subs	r3, r5, r4
 8009a9e:	3b15      	subs	r3, #21
 8009aa0:	f023 0303 	bic.w	r3, r3, #3
 8009aa4:	3304      	adds	r3, #4
 8009aa6:	3415      	adds	r4, #21
 8009aa8:	42a5      	cmp	r5, r4
 8009aaa:	bf38      	it	cc
 8009aac:	2304      	movcc	r3, #4
 8009aae:	4419      	add	r1, r3
 8009ab0:	4473      	add	r3, lr
 8009ab2:	469e      	mov	lr, r3
 8009ab4:	460d      	mov	r5, r1
 8009ab6:	4565      	cmp	r5, ip
 8009ab8:	d30e      	bcc.n	8009ad8 <__mdiff+0xe8>
 8009aba:	f10c 0203 	add.w	r2, ip, #3
 8009abe:	1a52      	subs	r2, r2, r1
 8009ac0:	f022 0203 	bic.w	r2, r2, #3
 8009ac4:	3903      	subs	r1, #3
 8009ac6:	458c      	cmp	ip, r1
 8009ac8:	bf38      	it	cc
 8009aca:	2200      	movcc	r2, #0
 8009acc:	441a      	add	r2, r3
 8009ace:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009ad2:	b17b      	cbz	r3, 8009af4 <__mdiff+0x104>
 8009ad4:	6106      	str	r6, [r0, #16]
 8009ad6:	e7a5      	b.n	8009a24 <__mdiff+0x34>
 8009ad8:	f855 8b04 	ldr.w	r8, [r5], #4
 8009adc:	fa17 f488 	uxtah	r4, r7, r8
 8009ae0:	1422      	asrs	r2, r4, #16
 8009ae2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009ae6:	b2a4      	uxth	r4, r4
 8009ae8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009aec:	f84e 4b04 	str.w	r4, [lr], #4
 8009af0:	1417      	asrs	r7, r2, #16
 8009af2:	e7e0      	b.n	8009ab6 <__mdiff+0xc6>
 8009af4:	3e01      	subs	r6, #1
 8009af6:	e7ea      	b.n	8009ace <__mdiff+0xde>
 8009af8:	0800ad97 	.word	0x0800ad97
 8009afc:	0800ada8 	.word	0x0800ada8

08009b00 <__d2b>:
 8009b00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009b04:	4689      	mov	r9, r1
 8009b06:	2101      	movs	r1, #1
 8009b08:	ec57 6b10 	vmov	r6, r7, d0
 8009b0c:	4690      	mov	r8, r2
 8009b0e:	f7ff fcd5 	bl	80094bc <_Balloc>
 8009b12:	4604      	mov	r4, r0
 8009b14:	b930      	cbnz	r0, 8009b24 <__d2b+0x24>
 8009b16:	4602      	mov	r2, r0
 8009b18:	4b25      	ldr	r3, [pc, #148]	; (8009bb0 <__d2b+0xb0>)
 8009b1a:	4826      	ldr	r0, [pc, #152]	; (8009bb4 <__d2b+0xb4>)
 8009b1c:	f240 310a 	movw	r1, #778	; 0x30a
 8009b20:	f000 fa70 	bl	800a004 <__assert_func>
 8009b24:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009b28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009b2c:	bb35      	cbnz	r5, 8009b7c <__d2b+0x7c>
 8009b2e:	2e00      	cmp	r6, #0
 8009b30:	9301      	str	r3, [sp, #4]
 8009b32:	d028      	beq.n	8009b86 <__d2b+0x86>
 8009b34:	4668      	mov	r0, sp
 8009b36:	9600      	str	r6, [sp, #0]
 8009b38:	f7ff fd8c 	bl	8009654 <__lo0bits>
 8009b3c:	9900      	ldr	r1, [sp, #0]
 8009b3e:	b300      	cbz	r0, 8009b82 <__d2b+0x82>
 8009b40:	9a01      	ldr	r2, [sp, #4]
 8009b42:	f1c0 0320 	rsb	r3, r0, #32
 8009b46:	fa02 f303 	lsl.w	r3, r2, r3
 8009b4a:	430b      	orrs	r3, r1
 8009b4c:	40c2      	lsrs	r2, r0
 8009b4e:	6163      	str	r3, [r4, #20]
 8009b50:	9201      	str	r2, [sp, #4]
 8009b52:	9b01      	ldr	r3, [sp, #4]
 8009b54:	61a3      	str	r3, [r4, #24]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	bf14      	ite	ne
 8009b5a:	2202      	movne	r2, #2
 8009b5c:	2201      	moveq	r2, #1
 8009b5e:	6122      	str	r2, [r4, #16]
 8009b60:	b1d5      	cbz	r5, 8009b98 <__d2b+0x98>
 8009b62:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009b66:	4405      	add	r5, r0
 8009b68:	f8c9 5000 	str.w	r5, [r9]
 8009b6c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009b70:	f8c8 0000 	str.w	r0, [r8]
 8009b74:	4620      	mov	r0, r4
 8009b76:	b003      	add	sp, #12
 8009b78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b80:	e7d5      	b.n	8009b2e <__d2b+0x2e>
 8009b82:	6161      	str	r1, [r4, #20]
 8009b84:	e7e5      	b.n	8009b52 <__d2b+0x52>
 8009b86:	a801      	add	r0, sp, #4
 8009b88:	f7ff fd64 	bl	8009654 <__lo0bits>
 8009b8c:	9b01      	ldr	r3, [sp, #4]
 8009b8e:	6163      	str	r3, [r4, #20]
 8009b90:	2201      	movs	r2, #1
 8009b92:	6122      	str	r2, [r4, #16]
 8009b94:	3020      	adds	r0, #32
 8009b96:	e7e3      	b.n	8009b60 <__d2b+0x60>
 8009b98:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009b9c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009ba0:	f8c9 0000 	str.w	r0, [r9]
 8009ba4:	6918      	ldr	r0, [r3, #16]
 8009ba6:	f7ff fd35 	bl	8009614 <__hi0bits>
 8009baa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009bae:	e7df      	b.n	8009b70 <__d2b+0x70>
 8009bb0:	0800ad97 	.word	0x0800ad97
 8009bb4:	0800ada8 	.word	0x0800ada8

08009bb8 <_calloc_r>:
 8009bb8:	b513      	push	{r0, r1, r4, lr}
 8009bba:	434a      	muls	r2, r1
 8009bbc:	4611      	mov	r1, r2
 8009bbe:	9201      	str	r2, [sp, #4]
 8009bc0:	f000 f85a 	bl	8009c78 <_malloc_r>
 8009bc4:	4604      	mov	r4, r0
 8009bc6:	b118      	cbz	r0, 8009bd0 <_calloc_r+0x18>
 8009bc8:	9a01      	ldr	r2, [sp, #4]
 8009bca:	2100      	movs	r1, #0
 8009bcc:	f7fe f952 	bl	8007e74 <memset>
 8009bd0:	4620      	mov	r0, r4
 8009bd2:	b002      	add	sp, #8
 8009bd4:	bd10      	pop	{r4, pc}
	...

08009bd8 <_free_r>:
 8009bd8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009bda:	2900      	cmp	r1, #0
 8009bdc:	d048      	beq.n	8009c70 <_free_r+0x98>
 8009bde:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009be2:	9001      	str	r0, [sp, #4]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	f1a1 0404 	sub.w	r4, r1, #4
 8009bea:	bfb8      	it	lt
 8009bec:	18e4      	addlt	r4, r4, r3
 8009bee:	f000 fa65 	bl	800a0bc <__malloc_lock>
 8009bf2:	4a20      	ldr	r2, [pc, #128]	; (8009c74 <_free_r+0x9c>)
 8009bf4:	9801      	ldr	r0, [sp, #4]
 8009bf6:	6813      	ldr	r3, [r2, #0]
 8009bf8:	4615      	mov	r5, r2
 8009bfa:	b933      	cbnz	r3, 8009c0a <_free_r+0x32>
 8009bfc:	6063      	str	r3, [r4, #4]
 8009bfe:	6014      	str	r4, [r2, #0]
 8009c00:	b003      	add	sp, #12
 8009c02:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c06:	f000 ba5f 	b.w	800a0c8 <__malloc_unlock>
 8009c0a:	42a3      	cmp	r3, r4
 8009c0c:	d90b      	bls.n	8009c26 <_free_r+0x4e>
 8009c0e:	6821      	ldr	r1, [r4, #0]
 8009c10:	1862      	adds	r2, r4, r1
 8009c12:	4293      	cmp	r3, r2
 8009c14:	bf04      	itt	eq
 8009c16:	681a      	ldreq	r2, [r3, #0]
 8009c18:	685b      	ldreq	r3, [r3, #4]
 8009c1a:	6063      	str	r3, [r4, #4]
 8009c1c:	bf04      	itt	eq
 8009c1e:	1852      	addeq	r2, r2, r1
 8009c20:	6022      	streq	r2, [r4, #0]
 8009c22:	602c      	str	r4, [r5, #0]
 8009c24:	e7ec      	b.n	8009c00 <_free_r+0x28>
 8009c26:	461a      	mov	r2, r3
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	b10b      	cbz	r3, 8009c30 <_free_r+0x58>
 8009c2c:	42a3      	cmp	r3, r4
 8009c2e:	d9fa      	bls.n	8009c26 <_free_r+0x4e>
 8009c30:	6811      	ldr	r1, [r2, #0]
 8009c32:	1855      	adds	r5, r2, r1
 8009c34:	42a5      	cmp	r5, r4
 8009c36:	d10b      	bne.n	8009c50 <_free_r+0x78>
 8009c38:	6824      	ldr	r4, [r4, #0]
 8009c3a:	4421      	add	r1, r4
 8009c3c:	1854      	adds	r4, r2, r1
 8009c3e:	42a3      	cmp	r3, r4
 8009c40:	6011      	str	r1, [r2, #0]
 8009c42:	d1dd      	bne.n	8009c00 <_free_r+0x28>
 8009c44:	681c      	ldr	r4, [r3, #0]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	6053      	str	r3, [r2, #4]
 8009c4a:	4421      	add	r1, r4
 8009c4c:	6011      	str	r1, [r2, #0]
 8009c4e:	e7d7      	b.n	8009c00 <_free_r+0x28>
 8009c50:	d902      	bls.n	8009c58 <_free_r+0x80>
 8009c52:	230c      	movs	r3, #12
 8009c54:	6003      	str	r3, [r0, #0]
 8009c56:	e7d3      	b.n	8009c00 <_free_r+0x28>
 8009c58:	6825      	ldr	r5, [r4, #0]
 8009c5a:	1961      	adds	r1, r4, r5
 8009c5c:	428b      	cmp	r3, r1
 8009c5e:	bf04      	itt	eq
 8009c60:	6819      	ldreq	r1, [r3, #0]
 8009c62:	685b      	ldreq	r3, [r3, #4]
 8009c64:	6063      	str	r3, [r4, #4]
 8009c66:	bf04      	itt	eq
 8009c68:	1949      	addeq	r1, r1, r5
 8009c6a:	6021      	streq	r1, [r4, #0]
 8009c6c:	6054      	str	r4, [r2, #4]
 8009c6e:	e7c7      	b.n	8009c00 <_free_r+0x28>
 8009c70:	b003      	add	sp, #12
 8009c72:	bd30      	pop	{r4, r5, pc}
 8009c74:	2000025c 	.word	0x2000025c

08009c78 <_malloc_r>:
 8009c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c7a:	1ccd      	adds	r5, r1, #3
 8009c7c:	f025 0503 	bic.w	r5, r5, #3
 8009c80:	3508      	adds	r5, #8
 8009c82:	2d0c      	cmp	r5, #12
 8009c84:	bf38      	it	cc
 8009c86:	250c      	movcc	r5, #12
 8009c88:	2d00      	cmp	r5, #0
 8009c8a:	4606      	mov	r6, r0
 8009c8c:	db01      	blt.n	8009c92 <_malloc_r+0x1a>
 8009c8e:	42a9      	cmp	r1, r5
 8009c90:	d903      	bls.n	8009c9a <_malloc_r+0x22>
 8009c92:	230c      	movs	r3, #12
 8009c94:	6033      	str	r3, [r6, #0]
 8009c96:	2000      	movs	r0, #0
 8009c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c9a:	f000 fa0f 	bl	800a0bc <__malloc_lock>
 8009c9e:	4921      	ldr	r1, [pc, #132]	; (8009d24 <_malloc_r+0xac>)
 8009ca0:	680a      	ldr	r2, [r1, #0]
 8009ca2:	4614      	mov	r4, r2
 8009ca4:	b99c      	cbnz	r4, 8009cce <_malloc_r+0x56>
 8009ca6:	4f20      	ldr	r7, [pc, #128]	; (8009d28 <_malloc_r+0xb0>)
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	b923      	cbnz	r3, 8009cb6 <_malloc_r+0x3e>
 8009cac:	4621      	mov	r1, r4
 8009cae:	4630      	mov	r0, r6
 8009cb0:	f000 f998 	bl	8009fe4 <_sbrk_r>
 8009cb4:	6038      	str	r0, [r7, #0]
 8009cb6:	4629      	mov	r1, r5
 8009cb8:	4630      	mov	r0, r6
 8009cba:	f000 f993 	bl	8009fe4 <_sbrk_r>
 8009cbe:	1c43      	adds	r3, r0, #1
 8009cc0:	d123      	bne.n	8009d0a <_malloc_r+0x92>
 8009cc2:	230c      	movs	r3, #12
 8009cc4:	6033      	str	r3, [r6, #0]
 8009cc6:	4630      	mov	r0, r6
 8009cc8:	f000 f9fe 	bl	800a0c8 <__malloc_unlock>
 8009ccc:	e7e3      	b.n	8009c96 <_malloc_r+0x1e>
 8009cce:	6823      	ldr	r3, [r4, #0]
 8009cd0:	1b5b      	subs	r3, r3, r5
 8009cd2:	d417      	bmi.n	8009d04 <_malloc_r+0x8c>
 8009cd4:	2b0b      	cmp	r3, #11
 8009cd6:	d903      	bls.n	8009ce0 <_malloc_r+0x68>
 8009cd8:	6023      	str	r3, [r4, #0]
 8009cda:	441c      	add	r4, r3
 8009cdc:	6025      	str	r5, [r4, #0]
 8009cde:	e004      	b.n	8009cea <_malloc_r+0x72>
 8009ce0:	6863      	ldr	r3, [r4, #4]
 8009ce2:	42a2      	cmp	r2, r4
 8009ce4:	bf0c      	ite	eq
 8009ce6:	600b      	streq	r3, [r1, #0]
 8009ce8:	6053      	strne	r3, [r2, #4]
 8009cea:	4630      	mov	r0, r6
 8009cec:	f000 f9ec 	bl	800a0c8 <__malloc_unlock>
 8009cf0:	f104 000b 	add.w	r0, r4, #11
 8009cf4:	1d23      	adds	r3, r4, #4
 8009cf6:	f020 0007 	bic.w	r0, r0, #7
 8009cfa:	1ac2      	subs	r2, r0, r3
 8009cfc:	d0cc      	beq.n	8009c98 <_malloc_r+0x20>
 8009cfe:	1a1b      	subs	r3, r3, r0
 8009d00:	50a3      	str	r3, [r4, r2]
 8009d02:	e7c9      	b.n	8009c98 <_malloc_r+0x20>
 8009d04:	4622      	mov	r2, r4
 8009d06:	6864      	ldr	r4, [r4, #4]
 8009d08:	e7cc      	b.n	8009ca4 <_malloc_r+0x2c>
 8009d0a:	1cc4      	adds	r4, r0, #3
 8009d0c:	f024 0403 	bic.w	r4, r4, #3
 8009d10:	42a0      	cmp	r0, r4
 8009d12:	d0e3      	beq.n	8009cdc <_malloc_r+0x64>
 8009d14:	1a21      	subs	r1, r4, r0
 8009d16:	4630      	mov	r0, r6
 8009d18:	f000 f964 	bl	8009fe4 <_sbrk_r>
 8009d1c:	3001      	adds	r0, #1
 8009d1e:	d1dd      	bne.n	8009cdc <_malloc_r+0x64>
 8009d20:	e7cf      	b.n	8009cc2 <_malloc_r+0x4a>
 8009d22:	bf00      	nop
 8009d24:	2000025c 	.word	0x2000025c
 8009d28:	20000260 	.word	0x20000260

08009d2c <__ssputs_r>:
 8009d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d30:	688e      	ldr	r6, [r1, #8]
 8009d32:	429e      	cmp	r6, r3
 8009d34:	4682      	mov	sl, r0
 8009d36:	460c      	mov	r4, r1
 8009d38:	4690      	mov	r8, r2
 8009d3a:	461f      	mov	r7, r3
 8009d3c:	d838      	bhi.n	8009db0 <__ssputs_r+0x84>
 8009d3e:	898a      	ldrh	r2, [r1, #12]
 8009d40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009d44:	d032      	beq.n	8009dac <__ssputs_r+0x80>
 8009d46:	6825      	ldr	r5, [r4, #0]
 8009d48:	6909      	ldr	r1, [r1, #16]
 8009d4a:	eba5 0901 	sub.w	r9, r5, r1
 8009d4e:	6965      	ldr	r5, [r4, #20]
 8009d50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d58:	3301      	adds	r3, #1
 8009d5a:	444b      	add	r3, r9
 8009d5c:	106d      	asrs	r5, r5, #1
 8009d5e:	429d      	cmp	r5, r3
 8009d60:	bf38      	it	cc
 8009d62:	461d      	movcc	r5, r3
 8009d64:	0553      	lsls	r3, r2, #21
 8009d66:	d531      	bpl.n	8009dcc <__ssputs_r+0xa0>
 8009d68:	4629      	mov	r1, r5
 8009d6a:	f7ff ff85 	bl	8009c78 <_malloc_r>
 8009d6e:	4606      	mov	r6, r0
 8009d70:	b950      	cbnz	r0, 8009d88 <__ssputs_r+0x5c>
 8009d72:	230c      	movs	r3, #12
 8009d74:	f8ca 3000 	str.w	r3, [sl]
 8009d78:	89a3      	ldrh	r3, [r4, #12]
 8009d7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d7e:	81a3      	strh	r3, [r4, #12]
 8009d80:	f04f 30ff 	mov.w	r0, #4294967295
 8009d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d88:	6921      	ldr	r1, [r4, #16]
 8009d8a:	464a      	mov	r2, r9
 8009d8c:	f7ff fb88 	bl	80094a0 <memcpy>
 8009d90:	89a3      	ldrh	r3, [r4, #12]
 8009d92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009d96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d9a:	81a3      	strh	r3, [r4, #12]
 8009d9c:	6126      	str	r6, [r4, #16]
 8009d9e:	6165      	str	r5, [r4, #20]
 8009da0:	444e      	add	r6, r9
 8009da2:	eba5 0509 	sub.w	r5, r5, r9
 8009da6:	6026      	str	r6, [r4, #0]
 8009da8:	60a5      	str	r5, [r4, #8]
 8009daa:	463e      	mov	r6, r7
 8009dac:	42be      	cmp	r6, r7
 8009dae:	d900      	bls.n	8009db2 <__ssputs_r+0x86>
 8009db0:	463e      	mov	r6, r7
 8009db2:	4632      	mov	r2, r6
 8009db4:	6820      	ldr	r0, [r4, #0]
 8009db6:	4641      	mov	r1, r8
 8009db8:	f000 f966 	bl	800a088 <memmove>
 8009dbc:	68a3      	ldr	r3, [r4, #8]
 8009dbe:	6822      	ldr	r2, [r4, #0]
 8009dc0:	1b9b      	subs	r3, r3, r6
 8009dc2:	4432      	add	r2, r6
 8009dc4:	60a3      	str	r3, [r4, #8]
 8009dc6:	6022      	str	r2, [r4, #0]
 8009dc8:	2000      	movs	r0, #0
 8009dca:	e7db      	b.n	8009d84 <__ssputs_r+0x58>
 8009dcc:	462a      	mov	r2, r5
 8009dce:	f000 f981 	bl	800a0d4 <_realloc_r>
 8009dd2:	4606      	mov	r6, r0
 8009dd4:	2800      	cmp	r0, #0
 8009dd6:	d1e1      	bne.n	8009d9c <__ssputs_r+0x70>
 8009dd8:	6921      	ldr	r1, [r4, #16]
 8009dda:	4650      	mov	r0, sl
 8009ddc:	f7ff fefc 	bl	8009bd8 <_free_r>
 8009de0:	e7c7      	b.n	8009d72 <__ssputs_r+0x46>
	...

08009de4 <_svfiprintf_r>:
 8009de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de8:	4698      	mov	r8, r3
 8009dea:	898b      	ldrh	r3, [r1, #12]
 8009dec:	061b      	lsls	r3, r3, #24
 8009dee:	b09d      	sub	sp, #116	; 0x74
 8009df0:	4607      	mov	r7, r0
 8009df2:	460d      	mov	r5, r1
 8009df4:	4614      	mov	r4, r2
 8009df6:	d50e      	bpl.n	8009e16 <_svfiprintf_r+0x32>
 8009df8:	690b      	ldr	r3, [r1, #16]
 8009dfa:	b963      	cbnz	r3, 8009e16 <_svfiprintf_r+0x32>
 8009dfc:	2140      	movs	r1, #64	; 0x40
 8009dfe:	f7ff ff3b 	bl	8009c78 <_malloc_r>
 8009e02:	6028      	str	r0, [r5, #0]
 8009e04:	6128      	str	r0, [r5, #16]
 8009e06:	b920      	cbnz	r0, 8009e12 <_svfiprintf_r+0x2e>
 8009e08:	230c      	movs	r3, #12
 8009e0a:	603b      	str	r3, [r7, #0]
 8009e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e10:	e0d1      	b.n	8009fb6 <_svfiprintf_r+0x1d2>
 8009e12:	2340      	movs	r3, #64	; 0x40
 8009e14:	616b      	str	r3, [r5, #20]
 8009e16:	2300      	movs	r3, #0
 8009e18:	9309      	str	r3, [sp, #36]	; 0x24
 8009e1a:	2320      	movs	r3, #32
 8009e1c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e20:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e24:	2330      	movs	r3, #48	; 0x30
 8009e26:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009fd0 <_svfiprintf_r+0x1ec>
 8009e2a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e2e:	f04f 0901 	mov.w	r9, #1
 8009e32:	4623      	mov	r3, r4
 8009e34:	469a      	mov	sl, r3
 8009e36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e3a:	b10a      	cbz	r2, 8009e40 <_svfiprintf_r+0x5c>
 8009e3c:	2a25      	cmp	r2, #37	; 0x25
 8009e3e:	d1f9      	bne.n	8009e34 <_svfiprintf_r+0x50>
 8009e40:	ebba 0b04 	subs.w	fp, sl, r4
 8009e44:	d00b      	beq.n	8009e5e <_svfiprintf_r+0x7a>
 8009e46:	465b      	mov	r3, fp
 8009e48:	4622      	mov	r2, r4
 8009e4a:	4629      	mov	r1, r5
 8009e4c:	4638      	mov	r0, r7
 8009e4e:	f7ff ff6d 	bl	8009d2c <__ssputs_r>
 8009e52:	3001      	adds	r0, #1
 8009e54:	f000 80aa 	beq.w	8009fac <_svfiprintf_r+0x1c8>
 8009e58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e5a:	445a      	add	r2, fp
 8009e5c:	9209      	str	r2, [sp, #36]	; 0x24
 8009e5e:	f89a 3000 	ldrb.w	r3, [sl]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	f000 80a2 	beq.w	8009fac <_svfiprintf_r+0x1c8>
 8009e68:	2300      	movs	r3, #0
 8009e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8009e6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e72:	f10a 0a01 	add.w	sl, sl, #1
 8009e76:	9304      	str	r3, [sp, #16]
 8009e78:	9307      	str	r3, [sp, #28]
 8009e7a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e7e:	931a      	str	r3, [sp, #104]	; 0x68
 8009e80:	4654      	mov	r4, sl
 8009e82:	2205      	movs	r2, #5
 8009e84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e88:	4851      	ldr	r0, [pc, #324]	; (8009fd0 <_svfiprintf_r+0x1ec>)
 8009e8a:	f7f6 f9c9 	bl	8000220 <memchr>
 8009e8e:	9a04      	ldr	r2, [sp, #16]
 8009e90:	b9d8      	cbnz	r0, 8009eca <_svfiprintf_r+0xe6>
 8009e92:	06d0      	lsls	r0, r2, #27
 8009e94:	bf44      	itt	mi
 8009e96:	2320      	movmi	r3, #32
 8009e98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e9c:	0711      	lsls	r1, r2, #28
 8009e9e:	bf44      	itt	mi
 8009ea0:	232b      	movmi	r3, #43	; 0x2b
 8009ea2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ea6:	f89a 3000 	ldrb.w	r3, [sl]
 8009eaa:	2b2a      	cmp	r3, #42	; 0x2a
 8009eac:	d015      	beq.n	8009eda <_svfiprintf_r+0xf6>
 8009eae:	9a07      	ldr	r2, [sp, #28]
 8009eb0:	4654      	mov	r4, sl
 8009eb2:	2000      	movs	r0, #0
 8009eb4:	f04f 0c0a 	mov.w	ip, #10
 8009eb8:	4621      	mov	r1, r4
 8009eba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ebe:	3b30      	subs	r3, #48	; 0x30
 8009ec0:	2b09      	cmp	r3, #9
 8009ec2:	d94e      	bls.n	8009f62 <_svfiprintf_r+0x17e>
 8009ec4:	b1b0      	cbz	r0, 8009ef4 <_svfiprintf_r+0x110>
 8009ec6:	9207      	str	r2, [sp, #28]
 8009ec8:	e014      	b.n	8009ef4 <_svfiprintf_r+0x110>
 8009eca:	eba0 0308 	sub.w	r3, r0, r8
 8009ece:	fa09 f303 	lsl.w	r3, r9, r3
 8009ed2:	4313      	orrs	r3, r2
 8009ed4:	9304      	str	r3, [sp, #16]
 8009ed6:	46a2      	mov	sl, r4
 8009ed8:	e7d2      	b.n	8009e80 <_svfiprintf_r+0x9c>
 8009eda:	9b03      	ldr	r3, [sp, #12]
 8009edc:	1d19      	adds	r1, r3, #4
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	9103      	str	r1, [sp, #12]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	bfbb      	ittet	lt
 8009ee6:	425b      	neglt	r3, r3
 8009ee8:	f042 0202 	orrlt.w	r2, r2, #2
 8009eec:	9307      	strge	r3, [sp, #28]
 8009eee:	9307      	strlt	r3, [sp, #28]
 8009ef0:	bfb8      	it	lt
 8009ef2:	9204      	strlt	r2, [sp, #16]
 8009ef4:	7823      	ldrb	r3, [r4, #0]
 8009ef6:	2b2e      	cmp	r3, #46	; 0x2e
 8009ef8:	d10c      	bne.n	8009f14 <_svfiprintf_r+0x130>
 8009efa:	7863      	ldrb	r3, [r4, #1]
 8009efc:	2b2a      	cmp	r3, #42	; 0x2a
 8009efe:	d135      	bne.n	8009f6c <_svfiprintf_r+0x188>
 8009f00:	9b03      	ldr	r3, [sp, #12]
 8009f02:	1d1a      	adds	r2, r3, #4
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	9203      	str	r2, [sp, #12]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	bfb8      	it	lt
 8009f0c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f10:	3402      	adds	r4, #2
 8009f12:	9305      	str	r3, [sp, #20]
 8009f14:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009fe0 <_svfiprintf_r+0x1fc>
 8009f18:	7821      	ldrb	r1, [r4, #0]
 8009f1a:	2203      	movs	r2, #3
 8009f1c:	4650      	mov	r0, sl
 8009f1e:	f7f6 f97f 	bl	8000220 <memchr>
 8009f22:	b140      	cbz	r0, 8009f36 <_svfiprintf_r+0x152>
 8009f24:	2340      	movs	r3, #64	; 0x40
 8009f26:	eba0 000a 	sub.w	r0, r0, sl
 8009f2a:	fa03 f000 	lsl.w	r0, r3, r0
 8009f2e:	9b04      	ldr	r3, [sp, #16]
 8009f30:	4303      	orrs	r3, r0
 8009f32:	3401      	adds	r4, #1
 8009f34:	9304      	str	r3, [sp, #16]
 8009f36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f3a:	4826      	ldr	r0, [pc, #152]	; (8009fd4 <_svfiprintf_r+0x1f0>)
 8009f3c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f40:	2206      	movs	r2, #6
 8009f42:	f7f6 f96d 	bl	8000220 <memchr>
 8009f46:	2800      	cmp	r0, #0
 8009f48:	d038      	beq.n	8009fbc <_svfiprintf_r+0x1d8>
 8009f4a:	4b23      	ldr	r3, [pc, #140]	; (8009fd8 <_svfiprintf_r+0x1f4>)
 8009f4c:	bb1b      	cbnz	r3, 8009f96 <_svfiprintf_r+0x1b2>
 8009f4e:	9b03      	ldr	r3, [sp, #12]
 8009f50:	3307      	adds	r3, #7
 8009f52:	f023 0307 	bic.w	r3, r3, #7
 8009f56:	3308      	adds	r3, #8
 8009f58:	9303      	str	r3, [sp, #12]
 8009f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f5c:	4433      	add	r3, r6
 8009f5e:	9309      	str	r3, [sp, #36]	; 0x24
 8009f60:	e767      	b.n	8009e32 <_svfiprintf_r+0x4e>
 8009f62:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f66:	460c      	mov	r4, r1
 8009f68:	2001      	movs	r0, #1
 8009f6a:	e7a5      	b.n	8009eb8 <_svfiprintf_r+0xd4>
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	3401      	adds	r4, #1
 8009f70:	9305      	str	r3, [sp, #20]
 8009f72:	4619      	mov	r1, r3
 8009f74:	f04f 0c0a 	mov.w	ip, #10
 8009f78:	4620      	mov	r0, r4
 8009f7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f7e:	3a30      	subs	r2, #48	; 0x30
 8009f80:	2a09      	cmp	r2, #9
 8009f82:	d903      	bls.n	8009f8c <_svfiprintf_r+0x1a8>
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d0c5      	beq.n	8009f14 <_svfiprintf_r+0x130>
 8009f88:	9105      	str	r1, [sp, #20]
 8009f8a:	e7c3      	b.n	8009f14 <_svfiprintf_r+0x130>
 8009f8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f90:	4604      	mov	r4, r0
 8009f92:	2301      	movs	r3, #1
 8009f94:	e7f0      	b.n	8009f78 <_svfiprintf_r+0x194>
 8009f96:	ab03      	add	r3, sp, #12
 8009f98:	9300      	str	r3, [sp, #0]
 8009f9a:	462a      	mov	r2, r5
 8009f9c:	4b0f      	ldr	r3, [pc, #60]	; (8009fdc <_svfiprintf_r+0x1f8>)
 8009f9e:	a904      	add	r1, sp, #16
 8009fa0:	4638      	mov	r0, r7
 8009fa2:	f7fe f80f 	bl	8007fc4 <_printf_float>
 8009fa6:	1c42      	adds	r2, r0, #1
 8009fa8:	4606      	mov	r6, r0
 8009faa:	d1d6      	bne.n	8009f5a <_svfiprintf_r+0x176>
 8009fac:	89ab      	ldrh	r3, [r5, #12]
 8009fae:	065b      	lsls	r3, r3, #25
 8009fb0:	f53f af2c 	bmi.w	8009e0c <_svfiprintf_r+0x28>
 8009fb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009fb6:	b01d      	add	sp, #116	; 0x74
 8009fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fbc:	ab03      	add	r3, sp, #12
 8009fbe:	9300      	str	r3, [sp, #0]
 8009fc0:	462a      	mov	r2, r5
 8009fc2:	4b06      	ldr	r3, [pc, #24]	; (8009fdc <_svfiprintf_r+0x1f8>)
 8009fc4:	a904      	add	r1, sp, #16
 8009fc6:	4638      	mov	r0, r7
 8009fc8:	f7fe faa0 	bl	800850c <_printf_i>
 8009fcc:	e7eb      	b.n	8009fa6 <_svfiprintf_r+0x1c2>
 8009fce:	bf00      	nop
 8009fd0:	0800af04 	.word	0x0800af04
 8009fd4:	0800af0e 	.word	0x0800af0e
 8009fd8:	08007fc5 	.word	0x08007fc5
 8009fdc:	08009d2d 	.word	0x08009d2d
 8009fe0:	0800af0a 	.word	0x0800af0a

08009fe4 <_sbrk_r>:
 8009fe4:	b538      	push	{r3, r4, r5, lr}
 8009fe6:	4d06      	ldr	r5, [pc, #24]	; (800a000 <_sbrk_r+0x1c>)
 8009fe8:	2300      	movs	r3, #0
 8009fea:	4604      	mov	r4, r0
 8009fec:	4608      	mov	r0, r1
 8009fee:	602b      	str	r3, [r5, #0]
 8009ff0:	f7f8 faf4 	bl	80025dc <_sbrk>
 8009ff4:	1c43      	adds	r3, r0, #1
 8009ff6:	d102      	bne.n	8009ffe <_sbrk_r+0x1a>
 8009ff8:	682b      	ldr	r3, [r5, #0]
 8009ffa:	b103      	cbz	r3, 8009ffe <_sbrk_r+0x1a>
 8009ffc:	6023      	str	r3, [r4, #0]
 8009ffe:	bd38      	pop	{r3, r4, r5, pc}
 800a000:	20000cd0 	.word	0x20000cd0

0800a004 <__assert_func>:
 800a004:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a006:	4614      	mov	r4, r2
 800a008:	461a      	mov	r2, r3
 800a00a:	4b09      	ldr	r3, [pc, #36]	; (800a030 <__assert_func+0x2c>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	4605      	mov	r5, r0
 800a010:	68d8      	ldr	r0, [r3, #12]
 800a012:	b14c      	cbz	r4, 800a028 <__assert_func+0x24>
 800a014:	4b07      	ldr	r3, [pc, #28]	; (800a034 <__assert_func+0x30>)
 800a016:	9100      	str	r1, [sp, #0]
 800a018:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a01c:	4906      	ldr	r1, [pc, #24]	; (800a038 <__assert_func+0x34>)
 800a01e:	462b      	mov	r3, r5
 800a020:	f000 f80e 	bl	800a040 <fiprintf>
 800a024:	f000 faa4 	bl	800a570 <abort>
 800a028:	4b04      	ldr	r3, [pc, #16]	; (800a03c <__assert_func+0x38>)
 800a02a:	461c      	mov	r4, r3
 800a02c:	e7f3      	b.n	800a016 <__assert_func+0x12>
 800a02e:	bf00      	nop
 800a030:	20000028 	.word	0x20000028
 800a034:	0800af15 	.word	0x0800af15
 800a038:	0800af22 	.word	0x0800af22
 800a03c:	0800af50 	.word	0x0800af50

0800a040 <fiprintf>:
 800a040:	b40e      	push	{r1, r2, r3}
 800a042:	b503      	push	{r0, r1, lr}
 800a044:	4601      	mov	r1, r0
 800a046:	ab03      	add	r3, sp, #12
 800a048:	4805      	ldr	r0, [pc, #20]	; (800a060 <fiprintf+0x20>)
 800a04a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a04e:	6800      	ldr	r0, [r0, #0]
 800a050:	9301      	str	r3, [sp, #4]
 800a052:	f000 f88f 	bl	800a174 <_vfiprintf_r>
 800a056:	b002      	add	sp, #8
 800a058:	f85d eb04 	ldr.w	lr, [sp], #4
 800a05c:	b003      	add	sp, #12
 800a05e:	4770      	bx	lr
 800a060:	20000028 	.word	0x20000028

0800a064 <__ascii_mbtowc>:
 800a064:	b082      	sub	sp, #8
 800a066:	b901      	cbnz	r1, 800a06a <__ascii_mbtowc+0x6>
 800a068:	a901      	add	r1, sp, #4
 800a06a:	b142      	cbz	r2, 800a07e <__ascii_mbtowc+0x1a>
 800a06c:	b14b      	cbz	r3, 800a082 <__ascii_mbtowc+0x1e>
 800a06e:	7813      	ldrb	r3, [r2, #0]
 800a070:	600b      	str	r3, [r1, #0]
 800a072:	7812      	ldrb	r2, [r2, #0]
 800a074:	1e10      	subs	r0, r2, #0
 800a076:	bf18      	it	ne
 800a078:	2001      	movne	r0, #1
 800a07a:	b002      	add	sp, #8
 800a07c:	4770      	bx	lr
 800a07e:	4610      	mov	r0, r2
 800a080:	e7fb      	b.n	800a07a <__ascii_mbtowc+0x16>
 800a082:	f06f 0001 	mvn.w	r0, #1
 800a086:	e7f8      	b.n	800a07a <__ascii_mbtowc+0x16>

0800a088 <memmove>:
 800a088:	4288      	cmp	r0, r1
 800a08a:	b510      	push	{r4, lr}
 800a08c:	eb01 0402 	add.w	r4, r1, r2
 800a090:	d902      	bls.n	800a098 <memmove+0x10>
 800a092:	4284      	cmp	r4, r0
 800a094:	4623      	mov	r3, r4
 800a096:	d807      	bhi.n	800a0a8 <memmove+0x20>
 800a098:	1e43      	subs	r3, r0, #1
 800a09a:	42a1      	cmp	r1, r4
 800a09c:	d008      	beq.n	800a0b0 <memmove+0x28>
 800a09e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a0a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a0a6:	e7f8      	b.n	800a09a <memmove+0x12>
 800a0a8:	4402      	add	r2, r0
 800a0aa:	4601      	mov	r1, r0
 800a0ac:	428a      	cmp	r2, r1
 800a0ae:	d100      	bne.n	800a0b2 <memmove+0x2a>
 800a0b0:	bd10      	pop	{r4, pc}
 800a0b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0ba:	e7f7      	b.n	800a0ac <memmove+0x24>

0800a0bc <__malloc_lock>:
 800a0bc:	4801      	ldr	r0, [pc, #4]	; (800a0c4 <__malloc_lock+0x8>)
 800a0be:	f000 bc17 	b.w	800a8f0 <__retarget_lock_acquire_recursive>
 800a0c2:	bf00      	nop
 800a0c4:	20000cd8 	.word	0x20000cd8

0800a0c8 <__malloc_unlock>:
 800a0c8:	4801      	ldr	r0, [pc, #4]	; (800a0d0 <__malloc_unlock+0x8>)
 800a0ca:	f000 bc12 	b.w	800a8f2 <__retarget_lock_release_recursive>
 800a0ce:	bf00      	nop
 800a0d0:	20000cd8 	.word	0x20000cd8

0800a0d4 <_realloc_r>:
 800a0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0d6:	4607      	mov	r7, r0
 800a0d8:	4614      	mov	r4, r2
 800a0da:	460e      	mov	r6, r1
 800a0dc:	b921      	cbnz	r1, 800a0e8 <_realloc_r+0x14>
 800a0de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a0e2:	4611      	mov	r1, r2
 800a0e4:	f7ff bdc8 	b.w	8009c78 <_malloc_r>
 800a0e8:	b922      	cbnz	r2, 800a0f4 <_realloc_r+0x20>
 800a0ea:	f7ff fd75 	bl	8009bd8 <_free_r>
 800a0ee:	4625      	mov	r5, r4
 800a0f0:	4628      	mov	r0, r5
 800a0f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0f4:	f000 fc62 	bl	800a9bc <_malloc_usable_size_r>
 800a0f8:	42a0      	cmp	r0, r4
 800a0fa:	d20f      	bcs.n	800a11c <_realloc_r+0x48>
 800a0fc:	4621      	mov	r1, r4
 800a0fe:	4638      	mov	r0, r7
 800a100:	f7ff fdba 	bl	8009c78 <_malloc_r>
 800a104:	4605      	mov	r5, r0
 800a106:	2800      	cmp	r0, #0
 800a108:	d0f2      	beq.n	800a0f0 <_realloc_r+0x1c>
 800a10a:	4631      	mov	r1, r6
 800a10c:	4622      	mov	r2, r4
 800a10e:	f7ff f9c7 	bl	80094a0 <memcpy>
 800a112:	4631      	mov	r1, r6
 800a114:	4638      	mov	r0, r7
 800a116:	f7ff fd5f 	bl	8009bd8 <_free_r>
 800a11a:	e7e9      	b.n	800a0f0 <_realloc_r+0x1c>
 800a11c:	4635      	mov	r5, r6
 800a11e:	e7e7      	b.n	800a0f0 <_realloc_r+0x1c>

0800a120 <__sfputc_r>:
 800a120:	6893      	ldr	r3, [r2, #8]
 800a122:	3b01      	subs	r3, #1
 800a124:	2b00      	cmp	r3, #0
 800a126:	b410      	push	{r4}
 800a128:	6093      	str	r3, [r2, #8]
 800a12a:	da08      	bge.n	800a13e <__sfputc_r+0x1e>
 800a12c:	6994      	ldr	r4, [r2, #24]
 800a12e:	42a3      	cmp	r3, r4
 800a130:	db01      	blt.n	800a136 <__sfputc_r+0x16>
 800a132:	290a      	cmp	r1, #10
 800a134:	d103      	bne.n	800a13e <__sfputc_r+0x1e>
 800a136:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a13a:	f000 b94b 	b.w	800a3d4 <__swbuf_r>
 800a13e:	6813      	ldr	r3, [r2, #0]
 800a140:	1c58      	adds	r0, r3, #1
 800a142:	6010      	str	r0, [r2, #0]
 800a144:	7019      	strb	r1, [r3, #0]
 800a146:	4608      	mov	r0, r1
 800a148:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a14c:	4770      	bx	lr

0800a14e <__sfputs_r>:
 800a14e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a150:	4606      	mov	r6, r0
 800a152:	460f      	mov	r7, r1
 800a154:	4614      	mov	r4, r2
 800a156:	18d5      	adds	r5, r2, r3
 800a158:	42ac      	cmp	r4, r5
 800a15a:	d101      	bne.n	800a160 <__sfputs_r+0x12>
 800a15c:	2000      	movs	r0, #0
 800a15e:	e007      	b.n	800a170 <__sfputs_r+0x22>
 800a160:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a164:	463a      	mov	r2, r7
 800a166:	4630      	mov	r0, r6
 800a168:	f7ff ffda 	bl	800a120 <__sfputc_r>
 800a16c:	1c43      	adds	r3, r0, #1
 800a16e:	d1f3      	bne.n	800a158 <__sfputs_r+0xa>
 800a170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a174 <_vfiprintf_r>:
 800a174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a178:	460d      	mov	r5, r1
 800a17a:	b09d      	sub	sp, #116	; 0x74
 800a17c:	4614      	mov	r4, r2
 800a17e:	4698      	mov	r8, r3
 800a180:	4606      	mov	r6, r0
 800a182:	b118      	cbz	r0, 800a18c <_vfiprintf_r+0x18>
 800a184:	6983      	ldr	r3, [r0, #24]
 800a186:	b90b      	cbnz	r3, 800a18c <_vfiprintf_r+0x18>
 800a188:	f000 fb14 	bl	800a7b4 <__sinit>
 800a18c:	4b89      	ldr	r3, [pc, #548]	; (800a3b4 <_vfiprintf_r+0x240>)
 800a18e:	429d      	cmp	r5, r3
 800a190:	d11b      	bne.n	800a1ca <_vfiprintf_r+0x56>
 800a192:	6875      	ldr	r5, [r6, #4]
 800a194:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a196:	07d9      	lsls	r1, r3, #31
 800a198:	d405      	bmi.n	800a1a6 <_vfiprintf_r+0x32>
 800a19a:	89ab      	ldrh	r3, [r5, #12]
 800a19c:	059a      	lsls	r2, r3, #22
 800a19e:	d402      	bmi.n	800a1a6 <_vfiprintf_r+0x32>
 800a1a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1a2:	f000 fba5 	bl	800a8f0 <__retarget_lock_acquire_recursive>
 800a1a6:	89ab      	ldrh	r3, [r5, #12]
 800a1a8:	071b      	lsls	r3, r3, #28
 800a1aa:	d501      	bpl.n	800a1b0 <_vfiprintf_r+0x3c>
 800a1ac:	692b      	ldr	r3, [r5, #16]
 800a1ae:	b9eb      	cbnz	r3, 800a1ec <_vfiprintf_r+0x78>
 800a1b0:	4629      	mov	r1, r5
 800a1b2:	4630      	mov	r0, r6
 800a1b4:	f000 f96e 	bl	800a494 <__swsetup_r>
 800a1b8:	b1c0      	cbz	r0, 800a1ec <_vfiprintf_r+0x78>
 800a1ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a1bc:	07dc      	lsls	r4, r3, #31
 800a1be:	d50e      	bpl.n	800a1de <_vfiprintf_r+0x6a>
 800a1c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c4:	b01d      	add	sp, #116	; 0x74
 800a1c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1ca:	4b7b      	ldr	r3, [pc, #492]	; (800a3b8 <_vfiprintf_r+0x244>)
 800a1cc:	429d      	cmp	r5, r3
 800a1ce:	d101      	bne.n	800a1d4 <_vfiprintf_r+0x60>
 800a1d0:	68b5      	ldr	r5, [r6, #8]
 800a1d2:	e7df      	b.n	800a194 <_vfiprintf_r+0x20>
 800a1d4:	4b79      	ldr	r3, [pc, #484]	; (800a3bc <_vfiprintf_r+0x248>)
 800a1d6:	429d      	cmp	r5, r3
 800a1d8:	bf08      	it	eq
 800a1da:	68f5      	ldreq	r5, [r6, #12]
 800a1dc:	e7da      	b.n	800a194 <_vfiprintf_r+0x20>
 800a1de:	89ab      	ldrh	r3, [r5, #12]
 800a1e0:	0598      	lsls	r0, r3, #22
 800a1e2:	d4ed      	bmi.n	800a1c0 <_vfiprintf_r+0x4c>
 800a1e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1e6:	f000 fb84 	bl	800a8f2 <__retarget_lock_release_recursive>
 800a1ea:	e7e9      	b.n	800a1c0 <_vfiprintf_r+0x4c>
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	9309      	str	r3, [sp, #36]	; 0x24
 800a1f0:	2320      	movs	r3, #32
 800a1f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a1f6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1fa:	2330      	movs	r3, #48	; 0x30
 800a1fc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a3c0 <_vfiprintf_r+0x24c>
 800a200:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a204:	f04f 0901 	mov.w	r9, #1
 800a208:	4623      	mov	r3, r4
 800a20a:	469a      	mov	sl, r3
 800a20c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a210:	b10a      	cbz	r2, 800a216 <_vfiprintf_r+0xa2>
 800a212:	2a25      	cmp	r2, #37	; 0x25
 800a214:	d1f9      	bne.n	800a20a <_vfiprintf_r+0x96>
 800a216:	ebba 0b04 	subs.w	fp, sl, r4
 800a21a:	d00b      	beq.n	800a234 <_vfiprintf_r+0xc0>
 800a21c:	465b      	mov	r3, fp
 800a21e:	4622      	mov	r2, r4
 800a220:	4629      	mov	r1, r5
 800a222:	4630      	mov	r0, r6
 800a224:	f7ff ff93 	bl	800a14e <__sfputs_r>
 800a228:	3001      	adds	r0, #1
 800a22a:	f000 80aa 	beq.w	800a382 <_vfiprintf_r+0x20e>
 800a22e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a230:	445a      	add	r2, fp
 800a232:	9209      	str	r2, [sp, #36]	; 0x24
 800a234:	f89a 3000 	ldrb.w	r3, [sl]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	f000 80a2 	beq.w	800a382 <_vfiprintf_r+0x20e>
 800a23e:	2300      	movs	r3, #0
 800a240:	f04f 32ff 	mov.w	r2, #4294967295
 800a244:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a248:	f10a 0a01 	add.w	sl, sl, #1
 800a24c:	9304      	str	r3, [sp, #16]
 800a24e:	9307      	str	r3, [sp, #28]
 800a250:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a254:	931a      	str	r3, [sp, #104]	; 0x68
 800a256:	4654      	mov	r4, sl
 800a258:	2205      	movs	r2, #5
 800a25a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a25e:	4858      	ldr	r0, [pc, #352]	; (800a3c0 <_vfiprintf_r+0x24c>)
 800a260:	f7f5 ffde 	bl	8000220 <memchr>
 800a264:	9a04      	ldr	r2, [sp, #16]
 800a266:	b9d8      	cbnz	r0, 800a2a0 <_vfiprintf_r+0x12c>
 800a268:	06d1      	lsls	r1, r2, #27
 800a26a:	bf44      	itt	mi
 800a26c:	2320      	movmi	r3, #32
 800a26e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a272:	0713      	lsls	r3, r2, #28
 800a274:	bf44      	itt	mi
 800a276:	232b      	movmi	r3, #43	; 0x2b
 800a278:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a27c:	f89a 3000 	ldrb.w	r3, [sl]
 800a280:	2b2a      	cmp	r3, #42	; 0x2a
 800a282:	d015      	beq.n	800a2b0 <_vfiprintf_r+0x13c>
 800a284:	9a07      	ldr	r2, [sp, #28]
 800a286:	4654      	mov	r4, sl
 800a288:	2000      	movs	r0, #0
 800a28a:	f04f 0c0a 	mov.w	ip, #10
 800a28e:	4621      	mov	r1, r4
 800a290:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a294:	3b30      	subs	r3, #48	; 0x30
 800a296:	2b09      	cmp	r3, #9
 800a298:	d94e      	bls.n	800a338 <_vfiprintf_r+0x1c4>
 800a29a:	b1b0      	cbz	r0, 800a2ca <_vfiprintf_r+0x156>
 800a29c:	9207      	str	r2, [sp, #28]
 800a29e:	e014      	b.n	800a2ca <_vfiprintf_r+0x156>
 800a2a0:	eba0 0308 	sub.w	r3, r0, r8
 800a2a4:	fa09 f303 	lsl.w	r3, r9, r3
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	9304      	str	r3, [sp, #16]
 800a2ac:	46a2      	mov	sl, r4
 800a2ae:	e7d2      	b.n	800a256 <_vfiprintf_r+0xe2>
 800a2b0:	9b03      	ldr	r3, [sp, #12]
 800a2b2:	1d19      	adds	r1, r3, #4
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	9103      	str	r1, [sp, #12]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	bfbb      	ittet	lt
 800a2bc:	425b      	neglt	r3, r3
 800a2be:	f042 0202 	orrlt.w	r2, r2, #2
 800a2c2:	9307      	strge	r3, [sp, #28]
 800a2c4:	9307      	strlt	r3, [sp, #28]
 800a2c6:	bfb8      	it	lt
 800a2c8:	9204      	strlt	r2, [sp, #16]
 800a2ca:	7823      	ldrb	r3, [r4, #0]
 800a2cc:	2b2e      	cmp	r3, #46	; 0x2e
 800a2ce:	d10c      	bne.n	800a2ea <_vfiprintf_r+0x176>
 800a2d0:	7863      	ldrb	r3, [r4, #1]
 800a2d2:	2b2a      	cmp	r3, #42	; 0x2a
 800a2d4:	d135      	bne.n	800a342 <_vfiprintf_r+0x1ce>
 800a2d6:	9b03      	ldr	r3, [sp, #12]
 800a2d8:	1d1a      	adds	r2, r3, #4
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	9203      	str	r2, [sp, #12]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	bfb8      	it	lt
 800a2e2:	f04f 33ff 	movlt.w	r3, #4294967295
 800a2e6:	3402      	adds	r4, #2
 800a2e8:	9305      	str	r3, [sp, #20]
 800a2ea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a3d0 <_vfiprintf_r+0x25c>
 800a2ee:	7821      	ldrb	r1, [r4, #0]
 800a2f0:	2203      	movs	r2, #3
 800a2f2:	4650      	mov	r0, sl
 800a2f4:	f7f5 ff94 	bl	8000220 <memchr>
 800a2f8:	b140      	cbz	r0, 800a30c <_vfiprintf_r+0x198>
 800a2fa:	2340      	movs	r3, #64	; 0x40
 800a2fc:	eba0 000a 	sub.w	r0, r0, sl
 800a300:	fa03 f000 	lsl.w	r0, r3, r0
 800a304:	9b04      	ldr	r3, [sp, #16]
 800a306:	4303      	orrs	r3, r0
 800a308:	3401      	adds	r4, #1
 800a30a:	9304      	str	r3, [sp, #16]
 800a30c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a310:	482c      	ldr	r0, [pc, #176]	; (800a3c4 <_vfiprintf_r+0x250>)
 800a312:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a316:	2206      	movs	r2, #6
 800a318:	f7f5 ff82 	bl	8000220 <memchr>
 800a31c:	2800      	cmp	r0, #0
 800a31e:	d03f      	beq.n	800a3a0 <_vfiprintf_r+0x22c>
 800a320:	4b29      	ldr	r3, [pc, #164]	; (800a3c8 <_vfiprintf_r+0x254>)
 800a322:	bb1b      	cbnz	r3, 800a36c <_vfiprintf_r+0x1f8>
 800a324:	9b03      	ldr	r3, [sp, #12]
 800a326:	3307      	adds	r3, #7
 800a328:	f023 0307 	bic.w	r3, r3, #7
 800a32c:	3308      	adds	r3, #8
 800a32e:	9303      	str	r3, [sp, #12]
 800a330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a332:	443b      	add	r3, r7
 800a334:	9309      	str	r3, [sp, #36]	; 0x24
 800a336:	e767      	b.n	800a208 <_vfiprintf_r+0x94>
 800a338:	fb0c 3202 	mla	r2, ip, r2, r3
 800a33c:	460c      	mov	r4, r1
 800a33e:	2001      	movs	r0, #1
 800a340:	e7a5      	b.n	800a28e <_vfiprintf_r+0x11a>
 800a342:	2300      	movs	r3, #0
 800a344:	3401      	adds	r4, #1
 800a346:	9305      	str	r3, [sp, #20]
 800a348:	4619      	mov	r1, r3
 800a34a:	f04f 0c0a 	mov.w	ip, #10
 800a34e:	4620      	mov	r0, r4
 800a350:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a354:	3a30      	subs	r2, #48	; 0x30
 800a356:	2a09      	cmp	r2, #9
 800a358:	d903      	bls.n	800a362 <_vfiprintf_r+0x1ee>
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d0c5      	beq.n	800a2ea <_vfiprintf_r+0x176>
 800a35e:	9105      	str	r1, [sp, #20]
 800a360:	e7c3      	b.n	800a2ea <_vfiprintf_r+0x176>
 800a362:	fb0c 2101 	mla	r1, ip, r1, r2
 800a366:	4604      	mov	r4, r0
 800a368:	2301      	movs	r3, #1
 800a36a:	e7f0      	b.n	800a34e <_vfiprintf_r+0x1da>
 800a36c:	ab03      	add	r3, sp, #12
 800a36e:	9300      	str	r3, [sp, #0]
 800a370:	462a      	mov	r2, r5
 800a372:	4b16      	ldr	r3, [pc, #88]	; (800a3cc <_vfiprintf_r+0x258>)
 800a374:	a904      	add	r1, sp, #16
 800a376:	4630      	mov	r0, r6
 800a378:	f7fd fe24 	bl	8007fc4 <_printf_float>
 800a37c:	4607      	mov	r7, r0
 800a37e:	1c78      	adds	r0, r7, #1
 800a380:	d1d6      	bne.n	800a330 <_vfiprintf_r+0x1bc>
 800a382:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a384:	07d9      	lsls	r1, r3, #31
 800a386:	d405      	bmi.n	800a394 <_vfiprintf_r+0x220>
 800a388:	89ab      	ldrh	r3, [r5, #12]
 800a38a:	059a      	lsls	r2, r3, #22
 800a38c:	d402      	bmi.n	800a394 <_vfiprintf_r+0x220>
 800a38e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a390:	f000 faaf 	bl	800a8f2 <__retarget_lock_release_recursive>
 800a394:	89ab      	ldrh	r3, [r5, #12]
 800a396:	065b      	lsls	r3, r3, #25
 800a398:	f53f af12 	bmi.w	800a1c0 <_vfiprintf_r+0x4c>
 800a39c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a39e:	e711      	b.n	800a1c4 <_vfiprintf_r+0x50>
 800a3a0:	ab03      	add	r3, sp, #12
 800a3a2:	9300      	str	r3, [sp, #0]
 800a3a4:	462a      	mov	r2, r5
 800a3a6:	4b09      	ldr	r3, [pc, #36]	; (800a3cc <_vfiprintf_r+0x258>)
 800a3a8:	a904      	add	r1, sp, #16
 800a3aa:	4630      	mov	r0, r6
 800a3ac:	f7fe f8ae 	bl	800850c <_printf_i>
 800a3b0:	e7e4      	b.n	800a37c <_vfiprintf_r+0x208>
 800a3b2:	bf00      	nop
 800a3b4:	0800b07c 	.word	0x0800b07c
 800a3b8:	0800b09c 	.word	0x0800b09c
 800a3bc:	0800b05c 	.word	0x0800b05c
 800a3c0:	0800af04 	.word	0x0800af04
 800a3c4:	0800af0e 	.word	0x0800af0e
 800a3c8:	08007fc5 	.word	0x08007fc5
 800a3cc:	0800a14f 	.word	0x0800a14f
 800a3d0:	0800af0a 	.word	0x0800af0a

0800a3d4 <__swbuf_r>:
 800a3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3d6:	460e      	mov	r6, r1
 800a3d8:	4614      	mov	r4, r2
 800a3da:	4605      	mov	r5, r0
 800a3dc:	b118      	cbz	r0, 800a3e6 <__swbuf_r+0x12>
 800a3de:	6983      	ldr	r3, [r0, #24]
 800a3e0:	b90b      	cbnz	r3, 800a3e6 <__swbuf_r+0x12>
 800a3e2:	f000 f9e7 	bl	800a7b4 <__sinit>
 800a3e6:	4b21      	ldr	r3, [pc, #132]	; (800a46c <__swbuf_r+0x98>)
 800a3e8:	429c      	cmp	r4, r3
 800a3ea:	d12b      	bne.n	800a444 <__swbuf_r+0x70>
 800a3ec:	686c      	ldr	r4, [r5, #4]
 800a3ee:	69a3      	ldr	r3, [r4, #24]
 800a3f0:	60a3      	str	r3, [r4, #8]
 800a3f2:	89a3      	ldrh	r3, [r4, #12]
 800a3f4:	071a      	lsls	r2, r3, #28
 800a3f6:	d52f      	bpl.n	800a458 <__swbuf_r+0x84>
 800a3f8:	6923      	ldr	r3, [r4, #16]
 800a3fa:	b36b      	cbz	r3, 800a458 <__swbuf_r+0x84>
 800a3fc:	6923      	ldr	r3, [r4, #16]
 800a3fe:	6820      	ldr	r0, [r4, #0]
 800a400:	1ac0      	subs	r0, r0, r3
 800a402:	6963      	ldr	r3, [r4, #20]
 800a404:	b2f6      	uxtb	r6, r6
 800a406:	4283      	cmp	r3, r0
 800a408:	4637      	mov	r7, r6
 800a40a:	dc04      	bgt.n	800a416 <__swbuf_r+0x42>
 800a40c:	4621      	mov	r1, r4
 800a40e:	4628      	mov	r0, r5
 800a410:	f000 f93c 	bl	800a68c <_fflush_r>
 800a414:	bb30      	cbnz	r0, 800a464 <__swbuf_r+0x90>
 800a416:	68a3      	ldr	r3, [r4, #8]
 800a418:	3b01      	subs	r3, #1
 800a41a:	60a3      	str	r3, [r4, #8]
 800a41c:	6823      	ldr	r3, [r4, #0]
 800a41e:	1c5a      	adds	r2, r3, #1
 800a420:	6022      	str	r2, [r4, #0]
 800a422:	701e      	strb	r6, [r3, #0]
 800a424:	6963      	ldr	r3, [r4, #20]
 800a426:	3001      	adds	r0, #1
 800a428:	4283      	cmp	r3, r0
 800a42a:	d004      	beq.n	800a436 <__swbuf_r+0x62>
 800a42c:	89a3      	ldrh	r3, [r4, #12]
 800a42e:	07db      	lsls	r3, r3, #31
 800a430:	d506      	bpl.n	800a440 <__swbuf_r+0x6c>
 800a432:	2e0a      	cmp	r6, #10
 800a434:	d104      	bne.n	800a440 <__swbuf_r+0x6c>
 800a436:	4621      	mov	r1, r4
 800a438:	4628      	mov	r0, r5
 800a43a:	f000 f927 	bl	800a68c <_fflush_r>
 800a43e:	b988      	cbnz	r0, 800a464 <__swbuf_r+0x90>
 800a440:	4638      	mov	r0, r7
 800a442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a444:	4b0a      	ldr	r3, [pc, #40]	; (800a470 <__swbuf_r+0x9c>)
 800a446:	429c      	cmp	r4, r3
 800a448:	d101      	bne.n	800a44e <__swbuf_r+0x7a>
 800a44a:	68ac      	ldr	r4, [r5, #8]
 800a44c:	e7cf      	b.n	800a3ee <__swbuf_r+0x1a>
 800a44e:	4b09      	ldr	r3, [pc, #36]	; (800a474 <__swbuf_r+0xa0>)
 800a450:	429c      	cmp	r4, r3
 800a452:	bf08      	it	eq
 800a454:	68ec      	ldreq	r4, [r5, #12]
 800a456:	e7ca      	b.n	800a3ee <__swbuf_r+0x1a>
 800a458:	4621      	mov	r1, r4
 800a45a:	4628      	mov	r0, r5
 800a45c:	f000 f81a 	bl	800a494 <__swsetup_r>
 800a460:	2800      	cmp	r0, #0
 800a462:	d0cb      	beq.n	800a3fc <__swbuf_r+0x28>
 800a464:	f04f 37ff 	mov.w	r7, #4294967295
 800a468:	e7ea      	b.n	800a440 <__swbuf_r+0x6c>
 800a46a:	bf00      	nop
 800a46c:	0800b07c 	.word	0x0800b07c
 800a470:	0800b09c 	.word	0x0800b09c
 800a474:	0800b05c 	.word	0x0800b05c

0800a478 <__ascii_wctomb>:
 800a478:	b149      	cbz	r1, 800a48e <__ascii_wctomb+0x16>
 800a47a:	2aff      	cmp	r2, #255	; 0xff
 800a47c:	bf85      	ittet	hi
 800a47e:	238a      	movhi	r3, #138	; 0x8a
 800a480:	6003      	strhi	r3, [r0, #0]
 800a482:	700a      	strbls	r2, [r1, #0]
 800a484:	f04f 30ff 	movhi.w	r0, #4294967295
 800a488:	bf98      	it	ls
 800a48a:	2001      	movls	r0, #1
 800a48c:	4770      	bx	lr
 800a48e:	4608      	mov	r0, r1
 800a490:	4770      	bx	lr
	...

0800a494 <__swsetup_r>:
 800a494:	4b32      	ldr	r3, [pc, #200]	; (800a560 <__swsetup_r+0xcc>)
 800a496:	b570      	push	{r4, r5, r6, lr}
 800a498:	681d      	ldr	r5, [r3, #0]
 800a49a:	4606      	mov	r6, r0
 800a49c:	460c      	mov	r4, r1
 800a49e:	b125      	cbz	r5, 800a4aa <__swsetup_r+0x16>
 800a4a0:	69ab      	ldr	r3, [r5, #24]
 800a4a2:	b913      	cbnz	r3, 800a4aa <__swsetup_r+0x16>
 800a4a4:	4628      	mov	r0, r5
 800a4a6:	f000 f985 	bl	800a7b4 <__sinit>
 800a4aa:	4b2e      	ldr	r3, [pc, #184]	; (800a564 <__swsetup_r+0xd0>)
 800a4ac:	429c      	cmp	r4, r3
 800a4ae:	d10f      	bne.n	800a4d0 <__swsetup_r+0x3c>
 800a4b0:	686c      	ldr	r4, [r5, #4]
 800a4b2:	89a3      	ldrh	r3, [r4, #12]
 800a4b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a4b8:	0719      	lsls	r1, r3, #28
 800a4ba:	d42c      	bmi.n	800a516 <__swsetup_r+0x82>
 800a4bc:	06dd      	lsls	r5, r3, #27
 800a4be:	d411      	bmi.n	800a4e4 <__swsetup_r+0x50>
 800a4c0:	2309      	movs	r3, #9
 800a4c2:	6033      	str	r3, [r6, #0]
 800a4c4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a4c8:	81a3      	strh	r3, [r4, #12]
 800a4ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ce:	e03e      	b.n	800a54e <__swsetup_r+0xba>
 800a4d0:	4b25      	ldr	r3, [pc, #148]	; (800a568 <__swsetup_r+0xd4>)
 800a4d2:	429c      	cmp	r4, r3
 800a4d4:	d101      	bne.n	800a4da <__swsetup_r+0x46>
 800a4d6:	68ac      	ldr	r4, [r5, #8]
 800a4d8:	e7eb      	b.n	800a4b2 <__swsetup_r+0x1e>
 800a4da:	4b24      	ldr	r3, [pc, #144]	; (800a56c <__swsetup_r+0xd8>)
 800a4dc:	429c      	cmp	r4, r3
 800a4de:	bf08      	it	eq
 800a4e0:	68ec      	ldreq	r4, [r5, #12]
 800a4e2:	e7e6      	b.n	800a4b2 <__swsetup_r+0x1e>
 800a4e4:	0758      	lsls	r0, r3, #29
 800a4e6:	d512      	bpl.n	800a50e <__swsetup_r+0x7a>
 800a4e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4ea:	b141      	cbz	r1, 800a4fe <__swsetup_r+0x6a>
 800a4ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4f0:	4299      	cmp	r1, r3
 800a4f2:	d002      	beq.n	800a4fa <__swsetup_r+0x66>
 800a4f4:	4630      	mov	r0, r6
 800a4f6:	f7ff fb6f 	bl	8009bd8 <_free_r>
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	6363      	str	r3, [r4, #52]	; 0x34
 800a4fe:	89a3      	ldrh	r3, [r4, #12]
 800a500:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a504:	81a3      	strh	r3, [r4, #12]
 800a506:	2300      	movs	r3, #0
 800a508:	6063      	str	r3, [r4, #4]
 800a50a:	6923      	ldr	r3, [r4, #16]
 800a50c:	6023      	str	r3, [r4, #0]
 800a50e:	89a3      	ldrh	r3, [r4, #12]
 800a510:	f043 0308 	orr.w	r3, r3, #8
 800a514:	81a3      	strh	r3, [r4, #12]
 800a516:	6923      	ldr	r3, [r4, #16]
 800a518:	b94b      	cbnz	r3, 800a52e <__swsetup_r+0x9a>
 800a51a:	89a3      	ldrh	r3, [r4, #12]
 800a51c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a520:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a524:	d003      	beq.n	800a52e <__swsetup_r+0x9a>
 800a526:	4621      	mov	r1, r4
 800a528:	4630      	mov	r0, r6
 800a52a:	f000 fa07 	bl	800a93c <__smakebuf_r>
 800a52e:	89a0      	ldrh	r0, [r4, #12]
 800a530:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a534:	f010 0301 	ands.w	r3, r0, #1
 800a538:	d00a      	beq.n	800a550 <__swsetup_r+0xbc>
 800a53a:	2300      	movs	r3, #0
 800a53c:	60a3      	str	r3, [r4, #8]
 800a53e:	6963      	ldr	r3, [r4, #20]
 800a540:	425b      	negs	r3, r3
 800a542:	61a3      	str	r3, [r4, #24]
 800a544:	6923      	ldr	r3, [r4, #16]
 800a546:	b943      	cbnz	r3, 800a55a <__swsetup_r+0xc6>
 800a548:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a54c:	d1ba      	bne.n	800a4c4 <__swsetup_r+0x30>
 800a54e:	bd70      	pop	{r4, r5, r6, pc}
 800a550:	0781      	lsls	r1, r0, #30
 800a552:	bf58      	it	pl
 800a554:	6963      	ldrpl	r3, [r4, #20]
 800a556:	60a3      	str	r3, [r4, #8]
 800a558:	e7f4      	b.n	800a544 <__swsetup_r+0xb0>
 800a55a:	2000      	movs	r0, #0
 800a55c:	e7f7      	b.n	800a54e <__swsetup_r+0xba>
 800a55e:	bf00      	nop
 800a560:	20000028 	.word	0x20000028
 800a564:	0800b07c 	.word	0x0800b07c
 800a568:	0800b09c 	.word	0x0800b09c
 800a56c:	0800b05c 	.word	0x0800b05c

0800a570 <abort>:
 800a570:	b508      	push	{r3, lr}
 800a572:	2006      	movs	r0, #6
 800a574:	f000 fa52 	bl	800aa1c <raise>
 800a578:	2001      	movs	r0, #1
 800a57a:	f7f7 ffb7 	bl	80024ec <_exit>
	...

0800a580 <__sflush_r>:
 800a580:	898a      	ldrh	r2, [r1, #12]
 800a582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a586:	4605      	mov	r5, r0
 800a588:	0710      	lsls	r0, r2, #28
 800a58a:	460c      	mov	r4, r1
 800a58c:	d458      	bmi.n	800a640 <__sflush_r+0xc0>
 800a58e:	684b      	ldr	r3, [r1, #4]
 800a590:	2b00      	cmp	r3, #0
 800a592:	dc05      	bgt.n	800a5a0 <__sflush_r+0x20>
 800a594:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a596:	2b00      	cmp	r3, #0
 800a598:	dc02      	bgt.n	800a5a0 <__sflush_r+0x20>
 800a59a:	2000      	movs	r0, #0
 800a59c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a5a2:	2e00      	cmp	r6, #0
 800a5a4:	d0f9      	beq.n	800a59a <__sflush_r+0x1a>
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a5ac:	682f      	ldr	r7, [r5, #0]
 800a5ae:	602b      	str	r3, [r5, #0]
 800a5b0:	d032      	beq.n	800a618 <__sflush_r+0x98>
 800a5b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a5b4:	89a3      	ldrh	r3, [r4, #12]
 800a5b6:	075a      	lsls	r2, r3, #29
 800a5b8:	d505      	bpl.n	800a5c6 <__sflush_r+0x46>
 800a5ba:	6863      	ldr	r3, [r4, #4]
 800a5bc:	1ac0      	subs	r0, r0, r3
 800a5be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a5c0:	b10b      	cbz	r3, 800a5c6 <__sflush_r+0x46>
 800a5c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a5c4:	1ac0      	subs	r0, r0, r3
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	4602      	mov	r2, r0
 800a5ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a5cc:	6a21      	ldr	r1, [r4, #32]
 800a5ce:	4628      	mov	r0, r5
 800a5d0:	47b0      	blx	r6
 800a5d2:	1c43      	adds	r3, r0, #1
 800a5d4:	89a3      	ldrh	r3, [r4, #12]
 800a5d6:	d106      	bne.n	800a5e6 <__sflush_r+0x66>
 800a5d8:	6829      	ldr	r1, [r5, #0]
 800a5da:	291d      	cmp	r1, #29
 800a5dc:	d82c      	bhi.n	800a638 <__sflush_r+0xb8>
 800a5de:	4a2a      	ldr	r2, [pc, #168]	; (800a688 <__sflush_r+0x108>)
 800a5e0:	40ca      	lsrs	r2, r1
 800a5e2:	07d6      	lsls	r6, r2, #31
 800a5e4:	d528      	bpl.n	800a638 <__sflush_r+0xb8>
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	6062      	str	r2, [r4, #4]
 800a5ea:	04d9      	lsls	r1, r3, #19
 800a5ec:	6922      	ldr	r2, [r4, #16]
 800a5ee:	6022      	str	r2, [r4, #0]
 800a5f0:	d504      	bpl.n	800a5fc <__sflush_r+0x7c>
 800a5f2:	1c42      	adds	r2, r0, #1
 800a5f4:	d101      	bne.n	800a5fa <__sflush_r+0x7a>
 800a5f6:	682b      	ldr	r3, [r5, #0]
 800a5f8:	b903      	cbnz	r3, 800a5fc <__sflush_r+0x7c>
 800a5fa:	6560      	str	r0, [r4, #84]	; 0x54
 800a5fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a5fe:	602f      	str	r7, [r5, #0]
 800a600:	2900      	cmp	r1, #0
 800a602:	d0ca      	beq.n	800a59a <__sflush_r+0x1a>
 800a604:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a608:	4299      	cmp	r1, r3
 800a60a:	d002      	beq.n	800a612 <__sflush_r+0x92>
 800a60c:	4628      	mov	r0, r5
 800a60e:	f7ff fae3 	bl	8009bd8 <_free_r>
 800a612:	2000      	movs	r0, #0
 800a614:	6360      	str	r0, [r4, #52]	; 0x34
 800a616:	e7c1      	b.n	800a59c <__sflush_r+0x1c>
 800a618:	6a21      	ldr	r1, [r4, #32]
 800a61a:	2301      	movs	r3, #1
 800a61c:	4628      	mov	r0, r5
 800a61e:	47b0      	blx	r6
 800a620:	1c41      	adds	r1, r0, #1
 800a622:	d1c7      	bne.n	800a5b4 <__sflush_r+0x34>
 800a624:	682b      	ldr	r3, [r5, #0]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d0c4      	beq.n	800a5b4 <__sflush_r+0x34>
 800a62a:	2b1d      	cmp	r3, #29
 800a62c:	d001      	beq.n	800a632 <__sflush_r+0xb2>
 800a62e:	2b16      	cmp	r3, #22
 800a630:	d101      	bne.n	800a636 <__sflush_r+0xb6>
 800a632:	602f      	str	r7, [r5, #0]
 800a634:	e7b1      	b.n	800a59a <__sflush_r+0x1a>
 800a636:	89a3      	ldrh	r3, [r4, #12]
 800a638:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a63c:	81a3      	strh	r3, [r4, #12]
 800a63e:	e7ad      	b.n	800a59c <__sflush_r+0x1c>
 800a640:	690f      	ldr	r7, [r1, #16]
 800a642:	2f00      	cmp	r7, #0
 800a644:	d0a9      	beq.n	800a59a <__sflush_r+0x1a>
 800a646:	0793      	lsls	r3, r2, #30
 800a648:	680e      	ldr	r6, [r1, #0]
 800a64a:	bf08      	it	eq
 800a64c:	694b      	ldreq	r3, [r1, #20]
 800a64e:	600f      	str	r7, [r1, #0]
 800a650:	bf18      	it	ne
 800a652:	2300      	movne	r3, #0
 800a654:	eba6 0807 	sub.w	r8, r6, r7
 800a658:	608b      	str	r3, [r1, #8]
 800a65a:	f1b8 0f00 	cmp.w	r8, #0
 800a65e:	dd9c      	ble.n	800a59a <__sflush_r+0x1a>
 800a660:	6a21      	ldr	r1, [r4, #32]
 800a662:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a664:	4643      	mov	r3, r8
 800a666:	463a      	mov	r2, r7
 800a668:	4628      	mov	r0, r5
 800a66a:	47b0      	blx	r6
 800a66c:	2800      	cmp	r0, #0
 800a66e:	dc06      	bgt.n	800a67e <__sflush_r+0xfe>
 800a670:	89a3      	ldrh	r3, [r4, #12]
 800a672:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a676:	81a3      	strh	r3, [r4, #12]
 800a678:	f04f 30ff 	mov.w	r0, #4294967295
 800a67c:	e78e      	b.n	800a59c <__sflush_r+0x1c>
 800a67e:	4407      	add	r7, r0
 800a680:	eba8 0800 	sub.w	r8, r8, r0
 800a684:	e7e9      	b.n	800a65a <__sflush_r+0xda>
 800a686:	bf00      	nop
 800a688:	20400001 	.word	0x20400001

0800a68c <_fflush_r>:
 800a68c:	b538      	push	{r3, r4, r5, lr}
 800a68e:	690b      	ldr	r3, [r1, #16]
 800a690:	4605      	mov	r5, r0
 800a692:	460c      	mov	r4, r1
 800a694:	b913      	cbnz	r3, 800a69c <_fflush_r+0x10>
 800a696:	2500      	movs	r5, #0
 800a698:	4628      	mov	r0, r5
 800a69a:	bd38      	pop	{r3, r4, r5, pc}
 800a69c:	b118      	cbz	r0, 800a6a6 <_fflush_r+0x1a>
 800a69e:	6983      	ldr	r3, [r0, #24]
 800a6a0:	b90b      	cbnz	r3, 800a6a6 <_fflush_r+0x1a>
 800a6a2:	f000 f887 	bl	800a7b4 <__sinit>
 800a6a6:	4b14      	ldr	r3, [pc, #80]	; (800a6f8 <_fflush_r+0x6c>)
 800a6a8:	429c      	cmp	r4, r3
 800a6aa:	d11b      	bne.n	800a6e4 <_fflush_r+0x58>
 800a6ac:	686c      	ldr	r4, [r5, #4]
 800a6ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d0ef      	beq.n	800a696 <_fflush_r+0xa>
 800a6b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a6b8:	07d0      	lsls	r0, r2, #31
 800a6ba:	d404      	bmi.n	800a6c6 <_fflush_r+0x3a>
 800a6bc:	0599      	lsls	r1, r3, #22
 800a6be:	d402      	bmi.n	800a6c6 <_fflush_r+0x3a>
 800a6c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6c2:	f000 f915 	bl	800a8f0 <__retarget_lock_acquire_recursive>
 800a6c6:	4628      	mov	r0, r5
 800a6c8:	4621      	mov	r1, r4
 800a6ca:	f7ff ff59 	bl	800a580 <__sflush_r>
 800a6ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a6d0:	07da      	lsls	r2, r3, #31
 800a6d2:	4605      	mov	r5, r0
 800a6d4:	d4e0      	bmi.n	800a698 <_fflush_r+0xc>
 800a6d6:	89a3      	ldrh	r3, [r4, #12]
 800a6d8:	059b      	lsls	r3, r3, #22
 800a6da:	d4dd      	bmi.n	800a698 <_fflush_r+0xc>
 800a6dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6de:	f000 f908 	bl	800a8f2 <__retarget_lock_release_recursive>
 800a6e2:	e7d9      	b.n	800a698 <_fflush_r+0xc>
 800a6e4:	4b05      	ldr	r3, [pc, #20]	; (800a6fc <_fflush_r+0x70>)
 800a6e6:	429c      	cmp	r4, r3
 800a6e8:	d101      	bne.n	800a6ee <_fflush_r+0x62>
 800a6ea:	68ac      	ldr	r4, [r5, #8]
 800a6ec:	e7df      	b.n	800a6ae <_fflush_r+0x22>
 800a6ee:	4b04      	ldr	r3, [pc, #16]	; (800a700 <_fflush_r+0x74>)
 800a6f0:	429c      	cmp	r4, r3
 800a6f2:	bf08      	it	eq
 800a6f4:	68ec      	ldreq	r4, [r5, #12]
 800a6f6:	e7da      	b.n	800a6ae <_fflush_r+0x22>
 800a6f8:	0800b07c 	.word	0x0800b07c
 800a6fc:	0800b09c 	.word	0x0800b09c
 800a700:	0800b05c 	.word	0x0800b05c

0800a704 <std>:
 800a704:	2300      	movs	r3, #0
 800a706:	b510      	push	{r4, lr}
 800a708:	4604      	mov	r4, r0
 800a70a:	e9c0 3300 	strd	r3, r3, [r0]
 800a70e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a712:	6083      	str	r3, [r0, #8]
 800a714:	8181      	strh	r1, [r0, #12]
 800a716:	6643      	str	r3, [r0, #100]	; 0x64
 800a718:	81c2      	strh	r2, [r0, #14]
 800a71a:	6183      	str	r3, [r0, #24]
 800a71c:	4619      	mov	r1, r3
 800a71e:	2208      	movs	r2, #8
 800a720:	305c      	adds	r0, #92	; 0x5c
 800a722:	f7fd fba7 	bl	8007e74 <memset>
 800a726:	4b05      	ldr	r3, [pc, #20]	; (800a73c <std+0x38>)
 800a728:	6263      	str	r3, [r4, #36]	; 0x24
 800a72a:	4b05      	ldr	r3, [pc, #20]	; (800a740 <std+0x3c>)
 800a72c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a72e:	4b05      	ldr	r3, [pc, #20]	; (800a744 <std+0x40>)
 800a730:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a732:	4b05      	ldr	r3, [pc, #20]	; (800a748 <std+0x44>)
 800a734:	6224      	str	r4, [r4, #32]
 800a736:	6323      	str	r3, [r4, #48]	; 0x30
 800a738:	bd10      	pop	{r4, pc}
 800a73a:	bf00      	nop
 800a73c:	0800aa55 	.word	0x0800aa55
 800a740:	0800aa77 	.word	0x0800aa77
 800a744:	0800aaaf 	.word	0x0800aaaf
 800a748:	0800aad3 	.word	0x0800aad3

0800a74c <_cleanup_r>:
 800a74c:	4901      	ldr	r1, [pc, #4]	; (800a754 <_cleanup_r+0x8>)
 800a74e:	f000 b8af 	b.w	800a8b0 <_fwalk_reent>
 800a752:	bf00      	nop
 800a754:	0800a68d 	.word	0x0800a68d

0800a758 <__sfmoreglue>:
 800a758:	b570      	push	{r4, r5, r6, lr}
 800a75a:	1e4a      	subs	r2, r1, #1
 800a75c:	2568      	movs	r5, #104	; 0x68
 800a75e:	4355      	muls	r5, r2
 800a760:	460e      	mov	r6, r1
 800a762:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a766:	f7ff fa87 	bl	8009c78 <_malloc_r>
 800a76a:	4604      	mov	r4, r0
 800a76c:	b140      	cbz	r0, 800a780 <__sfmoreglue+0x28>
 800a76e:	2100      	movs	r1, #0
 800a770:	e9c0 1600 	strd	r1, r6, [r0]
 800a774:	300c      	adds	r0, #12
 800a776:	60a0      	str	r0, [r4, #8]
 800a778:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a77c:	f7fd fb7a 	bl	8007e74 <memset>
 800a780:	4620      	mov	r0, r4
 800a782:	bd70      	pop	{r4, r5, r6, pc}

0800a784 <__sfp_lock_acquire>:
 800a784:	4801      	ldr	r0, [pc, #4]	; (800a78c <__sfp_lock_acquire+0x8>)
 800a786:	f000 b8b3 	b.w	800a8f0 <__retarget_lock_acquire_recursive>
 800a78a:	bf00      	nop
 800a78c:	20000cdc 	.word	0x20000cdc

0800a790 <__sfp_lock_release>:
 800a790:	4801      	ldr	r0, [pc, #4]	; (800a798 <__sfp_lock_release+0x8>)
 800a792:	f000 b8ae 	b.w	800a8f2 <__retarget_lock_release_recursive>
 800a796:	bf00      	nop
 800a798:	20000cdc 	.word	0x20000cdc

0800a79c <__sinit_lock_acquire>:
 800a79c:	4801      	ldr	r0, [pc, #4]	; (800a7a4 <__sinit_lock_acquire+0x8>)
 800a79e:	f000 b8a7 	b.w	800a8f0 <__retarget_lock_acquire_recursive>
 800a7a2:	bf00      	nop
 800a7a4:	20000cd7 	.word	0x20000cd7

0800a7a8 <__sinit_lock_release>:
 800a7a8:	4801      	ldr	r0, [pc, #4]	; (800a7b0 <__sinit_lock_release+0x8>)
 800a7aa:	f000 b8a2 	b.w	800a8f2 <__retarget_lock_release_recursive>
 800a7ae:	bf00      	nop
 800a7b0:	20000cd7 	.word	0x20000cd7

0800a7b4 <__sinit>:
 800a7b4:	b510      	push	{r4, lr}
 800a7b6:	4604      	mov	r4, r0
 800a7b8:	f7ff fff0 	bl	800a79c <__sinit_lock_acquire>
 800a7bc:	69a3      	ldr	r3, [r4, #24]
 800a7be:	b11b      	cbz	r3, 800a7c8 <__sinit+0x14>
 800a7c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7c4:	f7ff bff0 	b.w	800a7a8 <__sinit_lock_release>
 800a7c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a7cc:	6523      	str	r3, [r4, #80]	; 0x50
 800a7ce:	4b13      	ldr	r3, [pc, #76]	; (800a81c <__sinit+0x68>)
 800a7d0:	4a13      	ldr	r2, [pc, #76]	; (800a820 <__sinit+0x6c>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	62a2      	str	r2, [r4, #40]	; 0x28
 800a7d6:	42a3      	cmp	r3, r4
 800a7d8:	bf04      	itt	eq
 800a7da:	2301      	moveq	r3, #1
 800a7dc:	61a3      	streq	r3, [r4, #24]
 800a7de:	4620      	mov	r0, r4
 800a7e0:	f000 f820 	bl	800a824 <__sfp>
 800a7e4:	6060      	str	r0, [r4, #4]
 800a7e6:	4620      	mov	r0, r4
 800a7e8:	f000 f81c 	bl	800a824 <__sfp>
 800a7ec:	60a0      	str	r0, [r4, #8]
 800a7ee:	4620      	mov	r0, r4
 800a7f0:	f000 f818 	bl	800a824 <__sfp>
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	60e0      	str	r0, [r4, #12]
 800a7f8:	2104      	movs	r1, #4
 800a7fa:	6860      	ldr	r0, [r4, #4]
 800a7fc:	f7ff ff82 	bl	800a704 <std>
 800a800:	68a0      	ldr	r0, [r4, #8]
 800a802:	2201      	movs	r2, #1
 800a804:	2109      	movs	r1, #9
 800a806:	f7ff ff7d 	bl	800a704 <std>
 800a80a:	68e0      	ldr	r0, [r4, #12]
 800a80c:	2202      	movs	r2, #2
 800a80e:	2112      	movs	r1, #18
 800a810:	f7ff ff78 	bl	800a704 <std>
 800a814:	2301      	movs	r3, #1
 800a816:	61a3      	str	r3, [r4, #24]
 800a818:	e7d2      	b.n	800a7c0 <__sinit+0xc>
 800a81a:	bf00      	nop
 800a81c:	0800acdc 	.word	0x0800acdc
 800a820:	0800a74d 	.word	0x0800a74d

0800a824 <__sfp>:
 800a824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a826:	4607      	mov	r7, r0
 800a828:	f7ff ffac 	bl	800a784 <__sfp_lock_acquire>
 800a82c:	4b1e      	ldr	r3, [pc, #120]	; (800a8a8 <__sfp+0x84>)
 800a82e:	681e      	ldr	r6, [r3, #0]
 800a830:	69b3      	ldr	r3, [r6, #24]
 800a832:	b913      	cbnz	r3, 800a83a <__sfp+0x16>
 800a834:	4630      	mov	r0, r6
 800a836:	f7ff ffbd 	bl	800a7b4 <__sinit>
 800a83a:	3648      	adds	r6, #72	; 0x48
 800a83c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a840:	3b01      	subs	r3, #1
 800a842:	d503      	bpl.n	800a84c <__sfp+0x28>
 800a844:	6833      	ldr	r3, [r6, #0]
 800a846:	b30b      	cbz	r3, 800a88c <__sfp+0x68>
 800a848:	6836      	ldr	r6, [r6, #0]
 800a84a:	e7f7      	b.n	800a83c <__sfp+0x18>
 800a84c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a850:	b9d5      	cbnz	r5, 800a888 <__sfp+0x64>
 800a852:	4b16      	ldr	r3, [pc, #88]	; (800a8ac <__sfp+0x88>)
 800a854:	60e3      	str	r3, [r4, #12]
 800a856:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a85a:	6665      	str	r5, [r4, #100]	; 0x64
 800a85c:	f000 f847 	bl	800a8ee <__retarget_lock_init_recursive>
 800a860:	f7ff ff96 	bl	800a790 <__sfp_lock_release>
 800a864:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a868:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a86c:	6025      	str	r5, [r4, #0]
 800a86e:	61a5      	str	r5, [r4, #24]
 800a870:	2208      	movs	r2, #8
 800a872:	4629      	mov	r1, r5
 800a874:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a878:	f7fd fafc 	bl	8007e74 <memset>
 800a87c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a880:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a884:	4620      	mov	r0, r4
 800a886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a888:	3468      	adds	r4, #104	; 0x68
 800a88a:	e7d9      	b.n	800a840 <__sfp+0x1c>
 800a88c:	2104      	movs	r1, #4
 800a88e:	4638      	mov	r0, r7
 800a890:	f7ff ff62 	bl	800a758 <__sfmoreglue>
 800a894:	4604      	mov	r4, r0
 800a896:	6030      	str	r0, [r6, #0]
 800a898:	2800      	cmp	r0, #0
 800a89a:	d1d5      	bne.n	800a848 <__sfp+0x24>
 800a89c:	f7ff ff78 	bl	800a790 <__sfp_lock_release>
 800a8a0:	230c      	movs	r3, #12
 800a8a2:	603b      	str	r3, [r7, #0]
 800a8a4:	e7ee      	b.n	800a884 <__sfp+0x60>
 800a8a6:	bf00      	nop
 800a8a8:	0800acdc 	.word	0x0800acdc
 800a8ac:	ffff0001 	.word	0xffff0001

0800a8b0 <_fwalk_reent>:
 800a8b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8b4:	4606      	mov	r6, r0
 800a8b6:	4688      	mov	r8, r1
 800a8b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a8bc:	2700      	movs	r7, #0
 800a8be:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a8c2:	f1b9 0901 	subs.w	r9, r9, #1
 800a8c6:	d505      	bpl.n	800a8d4 <_fwalk_reent+0x24>
 800a8c8:	6824      	ldr	r4, [r4, #0]
 800a8ca:	2c00      	cmp	r4, #0
 800a8cc:	d1f7      	bne.n	800a8be <_fwalk_reent+0xe>
 800a8ce:	4638      	mov	r0, r7
 800a8d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8d4:	89ab      	ldrh	r3, [r5, #12]
 800a8d6:	2b01      	cmp	r3, #1
 800a8d8:	d907      	bls.n	800a8ea <_fwalk_reent+0x3a>
 800a8da:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a8de:	3301      	adds	r3, #1
 800a8e0:	d003      	beq.n	800a8ea <_fwalk_reent+0x3a>
 800a8e2:	4629      	mov	r1, r5
 800a8e4:	4630      	mov	r0, r6
 800a8e6:	47c0      	blx	r8
 800a8e8:	4307      	orrs	r7, r0
 800a8ea:	3568      	adds	r5, #104	; 0x68
 800a8ec:	e7e9      	b.n	800a8c2 <_fwalk_reent+0x12>

0800a8ee <__retarget_lock_init_recursive>:
 800a8ee:	4770      	bx	lr

0800a8f0 <__retarget_lock_acquire_recursive>:
 800a8f0:	4770      	bx	lr

0800a8f2 <__retarget_lock_release_recursive>:
 800a8f2:	4770      	bx	lr

0800a8f4 <__swhatbuf_r>:
 800a8f4:	b570      	push	{r4, r5, r6, lr}
 800a8f6:	460e      	mov	r6, r1
 800a8f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8fc:	2900      	cmp	r1, #0
 800a8fe:	b096      	sub	sp, #88	; 0x58
 800a900:	4614      	mov	r4, r2
 800a902:	461d      	mov	r5, r3
 800a904:	da07      	bge.n	800a916 <__swhatbuf_r+0x22>
 800a906:	2300      	movs	r3, #0
 800a908:	602b      	str	r3, [r5, #0]
 800a90a:	89b3      	ldrh	r3, [r6, #12]
 800a90c:	061a      	lsls	r2, r3, #24
 800a90e:	d410      	bmi.n	800a932 <__swhatbuf_r+0x3e>
 800a910:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a914:	e00e      	b.n	800a934 <__swhatbuf_r+0x40>
 800a916:	466a      	mov	r2, sp
 800a918:	f000 f902 	bl	800ab20 <_fstat_r>
 800a91c:	2800      	cmp	r0, #0
 800a91e:	dbf2      	blt.n	800a906 <__swhatbuf_r+0x12>
 800a920:	9a01      	ldr	r2, [sp, #4]
 800a922:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a926:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a92a:	425a      	negs	r2, r3
 800a92c:	415a      	adcs	r2, r3
 800a92e:	602a      	str	r2, [r5, #0]
 800a930:	e7ee      	b.n	800a910 <__swhatbuf_r+0x1c>
 800a932:	2340      	movs	r3, #64	; 0x40
 800a934:	2000      	movs	r0, #0
 800a936:	6023      	str	r3, [r4, #0]
 800a938:	b016      	add	sp, #88	; 0x58
 800a93a:	bd70      	pop	{r4, r5, r6, pc}

0800a93c <__smakebuf_r>:
 800a93c:	898b      	ldrh	r3, [r1, #12]
 800a93e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a940:	079d      	lsls	r5, r3, #30
 800a942:	4606      	mov	r6, r0
 800a944:	460c      	mov	r4, r1
 800a946:	d507      	bpl.n	800a958 <__smakebuf_r+0x1c>
 800a948:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a94c:	6023      	str	r3, [r4, #0]
 800a94e:	6123      	str	r3, [r4, #16]
 800a950:	2301      	movs	r3, #1
 800a952:	6163      	str	r3, [r4, #20]
 800a954:	b002      	add	sp, #8
 800a956:	bd70      	pop	{r4, r5, r6, pc}
 800a958:	ab01      	add	r3, sp, #4
 800a95a:	466a      	mov	r2, sp
 800a95c:	f7ff ffca 	bl	800a8f4 <__swhatbuf_r>
 800a960:	9900      	ldr	r1, [sp, #0]
 800a962:	4605      	mov	r5, r0
 800a964:	4630      	mov	r0, r6
 800a966:	f7ff f987 	bl	8009c78 <_malloc_r>
 800a96a:	b948      	cbnz	r0, 800a980 <__smakebuf_r+0x44>
 800a96c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a970:	059a      	lsls	r2, r3, #22
 800a972:	d4ef      	bmi.n	800a954 <__smakebuf_r+0x18>
 800a974:	f023 0303 	bic.w	r3, r3, #3
 800a978:	f043 0302 	orr.w	r3, r3, #2
 800a97c:	81a3      	strh	r3, [r4, #12]
 800a97e:	e7e3      	b.n	800a948 <__smakebuf_r+0xc>
 800a980:	4b0d      	ldr	r3, [pc, #52]	; (800a9b8 <__smakebuf_r+0x7c>)
 800a982:	62b3      	str	r3, [r6, #40]	; 0x28
 800a984:	89a3      	ldrh	r3, [r4, #12]
 800a986:	6020      	str	r0, [r4, #0]
 800a988:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a98c:	81a3      	strh	r3, [r4, #12]
 800a98e:	9b00      	ldr	r3, [sp, #0]
 800a990:	6163      	str	r3, [r4, #20]
 800a992:	9b01      	ldr	r3, [sp, #4]
 800a994:	6120      	str	r0, [r4, #16]
 800a996:	b15b      	cbz	r3, 800a9b0 <__smakebuf_r+0x74>
 800a998:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a99c:	4630      	mov	r0, r6
 800a99e:	f000 f8d1 	bl	800ab44 <_isatty_r>
 800a9a2:	b128      	cbz	r0, 800a9b0 <__smakebuf_r+0x74>
 800a9a4:	89a3      	ldrh	r3, [r4, #12]
 800a9a6:	f023 0303 	bic.w	r3, r3, #3
 800a9aa:	f043 0301 	orr.w	r3, r3, #1
 800a9ae:	81a3      	strh	r3, [r4, #12]
 800a9b0:	89a0      	ldrh	r0, [r4, #12]
 800a9b2:	4305      	orrs	r5, r0
 800a9b4:	81a5      	strh	r5, [r4, #12]
 800a9b6:	e7cd      	b.n	800a954 <__smakebuf_r+0x18>
 800a9b8:	0800a74d 	.word	0x0800a74d

0800a9bc <_malloc_usable_size_r>:
 800a9bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9c0:	1f18      	subs	r0, r3, #4
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	bfbc      	itt	lt
 800a9c6:	580b      	ldrlt	r3, [r1, r0]
 800a9c8:	18c0      	addlt	r0, r0, r3
 800a9ca:	4770      	bx	lr

0800a9cc <_raise_r>:
 800a9cc:	291f      	cmp	r1, #31
 800a9ce:	b538      	push	{r3, r4, r5, lr}
 800a9d0:	4604      	mov	r4, r0
 800a9d2:	460d      	mov	r5, r1
 800a9d4:	d904      	bls.n	800a9e0 <_raise_r+0x14>
 800a9d6:	2316      	movs	r3, #22
 800a9d8:	6003      	str	r3, [r0, #0]
 800a9da:	f04f 30ff 	mov.w	r0, #4294967295
 800a9de:	bd38      	pop	{r3, r4, r5, pc}
 800a9e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a9e2:	b112      	cbz	r2, 800a9ea <_raise_r+0x1e>
 800a9e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a9e8:	b94b      	cbnz	r3, 800a9fe <_raise_r+0x32>
 800a9ea:	4620      	mov	r0, r4
 800a9ec:	f000 f830 	bl	800aa50 <_getpid_r>
 800a9f0:	462a      	mov	r2, r5
 800a9f2:	4601      	mov	r1, r0
 800a9f4:	4620      	mov	r0, r4
 800a9f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9fa:	f000 b817 	b.w	800aa2c <_kill_r>
 800a9fe:	2b01      	cmp	r3, #1
 800aa00:	d00a      	beq.n	800aa18 <_raise_r+0x4c>
 800aa02:	1c59      	adds	r1, r3, #1
 800aa04:	d103      	bne.n	800aa0e <_raise_r+0x42>
 800aa06:	2316      	movs	r3, #22
 800aa08:	6003      	str	r3, [r0, #0]
 800aa0a:	2001      	movs	r0, #1
 800aa0c:	e7e7      	b.n	800a9de <_raise_r+0x12>
 800aa0e:	2400      	movs	r4, #0
 800aa10:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aa14:	4628      	mov	r0, r5
 800aa16:	4798      	blx	r3
 800aa18:	2000      	movs	r0, #0
 800aa1a:	e7e0      	b.n	800a9de <_raise_r+0x12>

0800aa1c <raise>:
 800aa1c:	4b02      	ldr	r3, [pc, #8]	; (800aa28 <raise+0xc>)
 800aa1e:	4601      	mov	r1, r0
 800aa20:	6818      	ldr	r0, [r3, #0]
 800aa22:	f7ff bfd3 	b.w	800a9cc <_raise_r>
 800aa26:	bf00      	nop
 800aa28:	20000028 	.word	0x20000028

0800aa2c <_kill_r>:
 800aa2c:	b538      	push	{r3, r4, r5, lr}
 800aa2e:	4d07      	ldr	r5, [pc, #28]	; (800aa4c <_kill_r+0x20>)
 800aa30:	2300      	movs	r3, #0
 800aa32:	4604      	mov	r4, r0
 800aa34:	4608      	mov	r0, r1
 800aa36:	4611      	mov	r1, r2
 800aa38:	602b      	str	r3, [r5, #0]
 800aa3a:	f7f7 fd47 	bl	80024cc <_kill>
 800aa3e:	1c43      	adds	r3, r0, #1
 800aa40:	d102      	bne.n	800aa48 <_kill_r+0x1c>
 800aa42:	682b      	ldr	r3, [r5, #0]
 800aa44:	b103      	cbz	r3, 800aa48 <_kill_r+0x1c>
 800aa46:	6023      	str	r3, [r4, #0]
 800aa48:	bd38      	pop	{r3, r4, r5, pc}
 800aa4a:	bf00      	nop
 800aa4c:	20000cd0 	.word	0x20000cd0

0800aa50 <_getpid_r>:
 800aa50:	f7f7 bd34 	b.w	80024bc <_getpid>

0800aa54 <__sread>:
 800aa54:	b510      	push	{r4, lr}
 800aa56:	460c      	mov	r4, r1
 800aa58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa5c:	f000 f894 	bl	800ab88 <_read_r>
 800aa60:	2800      	cmp	r0, #0
 800aa62:	bfab      	itete	ge
 800aa64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa66:	89a3      	ldrhlt	r3, [r4, #12]
 800aa68:	181b      	addge	r3, r3, r0
 800aa6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa6e:	bfac      	ite	ge
 800aa70:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa72:	81a3      	strhlt	r3, [r4, #12]
 800aa74:	bd10      	pop	{r4, pc}

0800aa76 <__swrite>:
 800aa76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa7a:	461f      	mov	r7, r3
 800aa7c:	898b      	ldrh	r3, [r1, #12]
 800aa7e:	05db      	lsls	r3, r3, #23
 800aa80:	4605      	mov	r5, r0
 800aa82:	460c      	mov	r4, r1
 800aa84:	4616      	mov	r6, r2
 800aa86:	d505      	bpl.n	800aa94 <__swrite+0x1e>
 800aa88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa8c:	2302      	movs	r3, #2
 800aa8e:	2200      	movs	r2, #0
 800aa90:	f000 f868 	bl	800ab64 <_lseek_r>
 800aa94:	89a3      	ldrh	r3, [r4, #12]
 800aa96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa9e:	81a3      	strh	r3, [r4, #12]
 800aaa0:	4632      	mov	r2, r6
 800aaa2:	463b      	mov	r3, r7
 800aaa4:	4628      	mov	r0, r5
 800aaa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aaaa:	f000 b817 	b.w	800aadc <_write_r>

0800aaae <__sseek>:
 800aaae:	b510      	push	{r4, lr}
 800aab0:	460c      	mov	r4, r1
 800aab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aab6:	f000 f855 	bl	800ab64 <_lseek_r>
 800aaba:	1c43      	adds	r3, r0, #1
 800aabc:	89a3      	ldrh	r3, [r4, #12]
 800aabe:	bf15      	itete	ne
 800aac0:	6560      	strne	r0, [r4, #84]	; 0x54
 800aac2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aac6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aaca:	81a3      	strheq	r3, [r4, #12]
 800aacc:	bf18      	it	ne
 800aace:	81a3      	strhne	r3, [r4, #12]
 800aad0:	bd10      	pop	{r4, pc}

0800aad2 <__sclose>:
 800aad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aad6:	f000 b813 	b.w	800ab00 <_close_r>
	...

0800aadc <_write_r>:
 800aadc:	b538      	push	{r3, r4, r5, lr}
 800aade:	4d07      	ldr	r5, [pc, #28]	; (800aafc <_write_r+0x20>)
 800aae0:	4604      	mov	r4, r0
 800aae2:	4608      	mov	r0, r1
 800aae4:	4611      	mov	r1, r2
 800aae6:	2200      	movs	r2, #0
 800aae8:	602a      	str	r2, [r5, #0]
 800aaea:	461a      	mov	r2, r3
 800aaec:	f7f7 fd25 	bl	800253a <_write>
 800aaf0:	1c43      	adds	r3, r0, #1
 800aaf2:	d102      	bne.n	800aafa <_write_r+0x1e>
 800aaf4:	682b      	ldr	r3, [r5, #0]
 800aaf6:	b103      	cbz	r3, 800aafa <_write_r+0x1e>
 800aaf8:	6023      	str	r3, [r4, #0]
 800aafa:	bd38      	pop	{r3, r4, r5, pc}
 800aafc:	20000cd0 	.word	0x20000cd0

0800ab00 <_close_r>:
 800ab00:	b538      	push	{r3, r4, r5, lr}
 800ab02:	4d06      	ldr	r5, [pc, #24]	; (800ab1c <_close_r+0x1c>)
 800ab04:	2300      	movs	r3, #0
 800ab06:	4604      	mov	r4, r0
 800ab08:	4608      	mov	r0, r1
 800ab0a:	602b      	str	r3, [r5, #0]
 800ab0c:	f7f7 fd31 	bl	8002572 <_close>
 800ab10:	1c43      	adds	r3, r0, #1
 800ab12:	d102      	bne.n	800ab1a <_close_r+0x1a>
 800ab14:	682b      	ldr	r3, [r5, #0]
 800ab16:	b103      	cbz	r3, 800ab1a <_close_r+0x1a>
 800ab18:	6023      	str	r3, [r4, #0]
 800ab1a:	bd38      	pop	{r3, r4, r5, pc}
 800ab1c:	20000cd0 	.word	0x20000cd0

0800ab20 <_fstat_r>:
 800ab20:	b538      	push	{r3, r4, r5, lr}
 800ab22:	4d07      	ldr	r5, [pc, #28]	; (800ab40 <_fstat_r+0x20>)
 800ab24:	2300      	movs	r3, #0
 800ab26:	4604      	mov	r4, r0
 800ab28:	4608      	mov	r0, r1
 800ab2a:	4611      	mov	r1, r2
 800ab2c:	602b      	str	r3, [r5, #0]
 800ab2e:	f7f7 fd2c 	bl	800258a <_fstat>
 800ab32:	1c43      	adds	r3, r0, #1
 800ab34:	d102      	bne.n	800ab3c <_fstat_r+0x1c>
 800ab36:	682b      	ldr	r3, [r5, #0]
 800ab38:	b103      	cbz	r3, 800ab3c <_fstat_r+0x1c>
 800ab3a:	6023      	str	r3, [r4, #0]
 800ab3c:	bd38      	pop	{r3, r4, r5, pc}
 800ab3e:	bf00      	nop
 800ab40:	20000cd0 	.word	0x20000cd0

0800ab44 <_isatty_r>:
 800ab44:	b538      	push	{r3, r4, r5, lr}
 800ab46:	4d06      	ldr	r5, [pc, #24]	; (800ab60 <_isatty_r+0x1c>)
 800ab48:	2300      	movs	r3, #0
 800ab4a:	4604      	mov	r4, r0
 800ab4c:	4608      	mov	r0, r1
 800ab4e:	602b      	str	r3, [r5, #0]
 800ab50:	f7f7 fd2b 	bl	80025aa <_isatty>
 800ab54:	1c43      	adds	r3, r0, #1
 800ab56:	d102      	bne.n	800ab5e <_isatty_r+0x1a>
 800ab58:	682b      	ldr	r3, [r5, #0]
 800ab5a:	b103      	cbz	r3, 800ab5e <_isatty_r+0x1a>
 800ab5c:	6023      	str	r3, [r4, #0]
 800ab5e:	bd38      	pop	{r3, r4, r5, pc}
 800ab60:	20000cd0 	.word	0x20000cd0

0800ab64 <_lseek_r>:
 800ab64:	b538      	push	{r3, r4, r5, lr}
 800ab66:	4d07      	ldr	r5, [pc, #28]	; (800ab84 <_lseek_r+0x20>)
 800ab68:	4604      	mov	r4, r0
 800ab6a:	4608      	mov	r0, r1
 800ab6c:	4611      	mov	r1, r2
 800ab6e:	2200      	movs	r2, #0
 800ab70:	602a      	str	r2, [r5, #0]
 800ab72:	461a      	mov	r2, r3
 800ab74:	f7f7 fd24 	bl	80025c0 <_lseek>
 800ab78:	1c43      	adds	r3, r0, #1
 800ab7a:	d102      	bne.n	800ab82 <_lseek_r+0x1e>
 800ab7c:	682b      	ldr	r3, [r5, #0]
 800ab7e:	b103      	cbz	r3, 800ab82 <_lseek_r+0x1e>
 800ab80:	6023      	str	r3, [r4, #0]
 800ab82:	bd38      	pop	{r3, r4, r5, pc}
 800ab84:	20000cd0 	.word	0x20000cd0

0800ab88 <_read_r>:
 800ab88:	b538      	push	{r3, r4, r5, lr}
 800ab8a:	4d07      	ldr	r5, [pc, #28]	; (800aba8 <_read_r+0x20>)
 800ab8c:	4604      	mov	r4, r0
 800ab8e:	4608      	mov	r0, r1
 800ab90:	4611      	mov	r1, r2
 800ab92:	2200      	movs	r2, #0
 800ab94:	602a      	str	r2, [r5, #0]
 800ab96:	461a      	mov	r2, r3
 800ab98:	f7f7 fcb2 	bl	8002500 <_read>
 800ab9c:	1c43      	adds	r3, r0, #1
 800ab9e:	d102      	bne.n	800aba6 <_read_r+0x1e>
 800aba0:	682b      	ldr	r3, [r5, #0]
 800aba2:	b103      	cbz	r3, 800aba6 <_read_r+0x1e>
 800aba4:	6023      	str	r3, [r4, #0]
 800aba6:	bd38      	pop	{r3, r4, r5, pc}
 800aba8:	20000cd0 	.word	0x20000cd0

0800abac <_init>:
 800abac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abae:	bf00      	nop
 800abb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abb2:	bc08      	pop	{r3}
 800abb4:	469e      	mov	lr, r3
 800abb6:	4770      	bx	lr

0800abb8 <_fini>:
 800abb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abba:	bf00      	nop
 800abbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abbe:	bc08      	pop	{r3}
 800abc0:	469e      	mov	lr, r3
 800abc2:	4770      	bx	lr
