0.7
2020.1
May 27 2020
20:09:33
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sim_1/new/tb_SCOPE.vhd,1596133959,vhdl,,,,tb_scope,,,,,,,,
C:/Users/espero/git/UFBmod/FPGA/TE0712-02-100-2C3_V2/vivado/TE0712-02-100-2C3_V2.srcs/sources_1/new/SCOPE_FSM.vhd,1596132474,vhdl,,,,scope_fsm,,,,,,,,
