#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n33791.in[1] (.names)                                                                                                          1.338     3.910
n33791.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~45_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~45_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31191.in[1] (.names)                                                                                                          1.338     3.910
n31191.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~37_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~37_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31516.in[1] (.names)                                                                                                          1.338     3.910
n31516.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~38_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~38_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31841.in[1] (.names)                                                                                                          1.338     3.910
n31841.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~39_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~39_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32166.in[1] (.names)                                                                                                          1.338     3.910
n32166.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~40_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~40_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32491.in[1] (.names)                                                                                                          1.338     3.910
n32491.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~41_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~41_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~42_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32816.in[1] (.names)                                                                                                          1.338     3.910
n32816.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~42_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~42_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n33141.in[1] (.names)                                                                                                          1.338     3.910
n33141.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~43_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~43_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~44_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n33466.in[1] (.names)                                                                                                          1.338     3.910
n33466.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~44_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~44_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n30866.in[1] (.names)                                                                                                          1.338     3.910
n30866.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~36_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~36_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n34116.in[1] (.names)                                                                                                          1.338     3.910
n34116.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~46_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~46_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n34441.in[1] (.names)                                                                                                          1.338     3.910
n34441.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~47_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~47_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n34766.in[1] (.names)                                                                                                          1.338     3.910
n34766.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~48_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~48_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n35091.in[1] (.names)                                                                                                          1.338     3.910
n35091.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~49_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~49_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~50_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n35416.in[1] (.names)                                                                                                          1.338     3.910
n35416.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~50_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~50_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~51_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n35741.in[1] (.names)                                                                                                          1.338     3.910
n35741.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~51_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~51_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~52_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n36066.in[1] (.names)                                                                                                          1.338     3.910
n36066.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~52_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~52_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~53_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n36391.in[1] (.names)                                                                                                          1.338     3.910
n36391.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~53_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~53_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n28266.in[1] (.names)                                                                                                          1.338     3.910
n28266.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~28_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~28_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n25666.in[1] (.names)                                                                                                          1.338     3.910
n25666.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~20_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~20_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n25991.in[1] (.names)                                                                                                          1.338     3.910
n25991.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~21_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~21_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n26316.in[1] (.names)                                                                                                          1.338     3.910
n26316.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~22_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~22_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n26641.in[1] (.names)                                                                                                          1.338     3.910
n26641.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~23_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~23_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n26966.in[1] (.names)                                                                                                          1.338     3.910
n26966.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~24_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~24_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n27291.in[1] (.names)                                                                                                          1.338     3.910
n27291.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~25_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~25_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n27616.in[1] (.names)                                                                                                          1.338     3.910
n27616.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~26_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~26_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n27941.in[1] (.names)                                                                                                          1.338     3.910
n27941.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~27_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~27_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~54_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n36716.in[1] (.names)                                                                                                          1.338     3.910
n36716.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~54_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~54_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~29_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n28591.in[1] (.names)                                                                                                          1.338     3.910
n28591.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~29_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~29_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n28916.in[1] (.names)                                                                                                          1.338     3.910
n28916.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~30_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~30_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~31_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n29241.in[1] (.names)                                                                                                          1.338     3.910
n29241.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~31_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~31_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~32_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n29566.in[1] (.names)                                                                                                          1.338     3.910
n29566.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~32_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~32_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n29891.in[1] (.names)                                                                                                          1.338     3.910
n29891.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~33_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~33_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n30216.in[1] (.names)                                                                                                          1.338     3.910
n30216.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~34_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~34_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n30541.in[1] (.names)                                                                                                          1.338     3.910
n30541.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~35_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~35_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n24406.in[1] (.names)                                                                                                          1.338     3.910
n24406.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~16_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~16_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n21806.in[1] (.names)                                                                                                         1.338     3.910
n21806.out[0] (.names)                                                                                                        0.235     4.145
matrix_multiplication^c_reg_21~8_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_21~8_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n22131.in[1] (.names)                                                                                                         1.338     3.910
n22131.out[0] (.names)                                                                                                        0.235     4.145
matrix_multiplication^c_reg_21~9_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_21~9_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n22456.in[1] (.names)                                                                                                          1.338     3.910
n22456.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~10_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~10_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~11_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n22781.in[1] (.names)                                                                                                          1.338     3.910
n22781.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~11_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~11_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n23106.in[1] (.names)                                                                                                          1.338     3.910
n23106.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~12_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~12_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~13_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n23431.in[1] (.names)                                                                                                          1.338     3.910
n23431.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~13_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~13_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n23756.in[1] (.names)                                                                                                          1.338     3.910
n23756.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~14_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~14_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n24081.in[1] (.names)                                                                                                          1.338     3.910
n24081.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~15_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~15_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n21481.in[1] (.names)                                                                                                         1.338     3.910
n21481.out[0] (.names)                                                                                                        0.235     4.145
matrix_multiplication^c_reg_21~7_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_21~7_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n24731.in[1] (.names)                                                                                                          1.338     3.910
n24731.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~17_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~17_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n25056.in[1] (.names)                                                                                                          1.338     3.910
n25056.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~18_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~18_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n25381.in[1] (.names)                                                                                                          1.338     3.910
n25381.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~19_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~19_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n25706.in[1] (.names)                                                                                                          1.338     3.910
n25706.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~20_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~20_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n26031.in[1] (.names)                                                                                                          1.338     3.910
n26031.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~21_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~21_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n26356.in[1] (.names)                                                                                                          1.338     3.910
n26356.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~22_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~22_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n26681.in[1] (.names)                                                                                                          1.338     3.910
n26681.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_21~23_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_21~23_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n39641.in[1] (.names)                                                                                                          1.338     3.910
n39641.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~63_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~63_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~55_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n37041.in[1] (.names)                                                                                                          1.338     3.910
n37041.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~55_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~55_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~56_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n37366.in[1] (.names)                                                                                                          1.338     3.910
n37366.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~56_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~56_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~57_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n37691.in[1] (.names)                                                                                                          1.338     3.910
n37691.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~57_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~57_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~58_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n38016.in[1] (.names)                                                                                                          1.338     3.910
n38016.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~58_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~58_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~59_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n38341.in[1] (.names)                                                                                                          1.338     3.910
n38341.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~59_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~59_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~60_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n38666.in[1] (.names)                                                                                                          1.338     3.910
n38666.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~60_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~60_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n38991.in[1] (.names)                                                                                                          1.338     3.910
n38991.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~61_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~61_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~62_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n39316.in[1] (.names)                                                                                                          1.338     3.910
n39316.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~62_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~62_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_13~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_5.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n25341.in[1] (.names)                                                                                                          1.338     3.910
n25341.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_13~19_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_13~19_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n19206.in[1] (.names)                                                                                                         1.338     3.910
n19206.out[0] (.names)                                                                                                        0.235     4.145
matrix_multiplication^c_reg_21~0_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_21~0_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n19531.in[1] (.names)                                                                                                         1.338     3.910
n19531.out[0] (.names)                                                                                                        0.235     4.145
matrix_multiplication^c_reg_21~1_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_21~1_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 65
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n19856.in[1] (.names)                                                                                                         1.338     3.910
n19856.out[0] (.names)                                                                                                        0.235     4.145
matrix_multiplication^c_reg_21~2_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_21~2_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 66
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n20181.in[1] (.names)                                                                                                         1.338     3.910
n20181.out[0] (.names)                                                                                                        0.235     4.145
matrix_multiplication^c_reg_21~3_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_21~3_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 67
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n20506.in[1] (.names)                                                                                                         1.338     3.910
n20506.out[0] (.names)                                                                                                        0.235     4.145
matrix_multiplication^c_reg_21~4_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_21~4_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 68
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n20831.in[1] (.names)                                                                                                         1.338     3.910
n20831.out[0] (.names)                                                                                                        0.235     4.145
matrix_multiplication^c_reg_21~5_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_21~5_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 69
Startpoint: matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_21~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_5.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n21156.in[1] (.names)                                                                                                         1.338     3.910
n21156.out[0] (.names)                                                                                                        0.235     4.145
matrix_multiplication^c_reg_21~6_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                       5.482

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_21~6_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                             0.000     1.338
cell setup time                                                                                                              -0.066     1.272
data required time                                                                                                                      1.272
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      1.272
data arrival time                                                                                                                      -5.482
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.211


#Path 70
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~41_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32736.in[1] (.names)                                                                                                          1.338     3.910
n32736.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~41_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~41_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 71
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~33_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n30136.in[1] (.names)                                                                                                          1.338     3.910
n30136.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~33_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~33_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 72
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~34_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n30461.in[1] (.names)                                                                                                          1.338     3.910
n30461.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~34_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~34_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 73
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~35_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n30786.in[1] (.names)                                                                                                          1.338     3.910
n30786.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~35_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~35_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 74
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31111.in[1] (.names)                                                                                                          1.338     3.910
n31111.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~36_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~36_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 75
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~37_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31436.in[1] (.names)                                                                                                          1.338     3.910
n31436.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~37_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~37_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 76
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~38_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31761.in[1] (.names)                                                                                                          1.338     3.910
n31761.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~38_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~38_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 77
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32086.in[1] (.names)                                                                                                          1.338     3.910
n32086.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~39_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~39_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 78
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~40_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32411.in[1] (.names)                                                                                                          1.338     3.910
n32411.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~40_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~40_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 79
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~32_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n29811.in[1] (.names)                                                                                                          1.338     3.910
n29811.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~32_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~32_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 80
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~42_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n33061.in[1] (.names)                                                                                                          1.338     3.910
n33061.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~42_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~42_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 81
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~43_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n33386.in[1] (.names)                                                                                                          1.338     3.910
n33386.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~43_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~43_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 82
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~44_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n33711.in[1] (.names)                                                                                                          1.338     3.910
n33711.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~44_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~44_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 83
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~45_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n34036.in[1] (.names)                                                                                                          1.338     3.910
n34036.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~45_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~45_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 84
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n34361.in[1] (.names)                                                                                                          1.338     3.910
n34361.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~46_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~46_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 85
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~47_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n34686.in[1] (.names)                                                                                                          1.338     3.910
n34686.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~47_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~47_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 86
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~48_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n35011.in[1] (.names)                                                                                                          1.338     3.910
n35011.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~48_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~48_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 87
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~24_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n27211.in[1] (.names)                                                                                                          1.338     3.910
n27211.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~24_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~24_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 88
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~16_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n24611.in[1] (.names)                                                                                                          1.338     3.910
n24611.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~16_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~16_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 89
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~17_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n24936.in[1] (.names)                                                                                                          1.338     3.910
n24936.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~17_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~17_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 90
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~18_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n25261.in[1] (.names)                                                                                                          1.338     3.910
n25261.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~18_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~18_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 91
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~19_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n25586.in[1] (.names)                                                                                                          1.338     3.910
n25586.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~19_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~19_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 92
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n25911.in[1] (.names)                                                                                                          1.338     3.910
n25911.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~20_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~20_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 93
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~21_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n26236.in[1] (.names)                                                                                                          1.338     3.910
n26236.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~21_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~21_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 94
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n26561.in[1] (.names)                                                                                                          1.338     3.910
n26561.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~22_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~22_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 95
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n26886.in[1] (.names)                                                                                                          1.338     3.910
n26886.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~23_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~23_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 96
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~49_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n35336.in[1] (.names)                                                                                                          1.338     3.910
n35336.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~49_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~49_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 97
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~25_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n27536.in[1] (.names)                                                                                                          1.338     3.910
n27536.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~25_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~25_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 98
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~26_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n27861.in[1] (.names)                                                                                                          1.338     3.910
n27861.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~26_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~26_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 99
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~27_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n28186.in[1] (.names)                                                                                                          1.338     3.910
n28186.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~27_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~27_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#Path 100
Startpoint: matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_62~28_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_7_6.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n28511.in[1] (.names)                                                                                                          1.338     3.910
n28511.out[0] (.names)                                                                                                         0.235     4.145
matrix_multiplication^c_reg_62~28_FF_NODE.D[0] (.latch)                                                                        1.338     5.482
data arrival time                                                                                                                        5.482

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_62~28_FF_NODE.clk[0] (.latch)                                                                      1.338     1.338
clock uncertainty                                                                                                              0.000     1.338
cell setup time                                                                                                               -0.066     1.272
data required time                                                                                                                       1.272
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       1.272
data arrival time                                                                                                                       -5.482
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -4.211


#End of timing report
