Archive member included to satisfy reference by file (symbol)

d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libstdc++_nano.a(del_op.o)
                              ./vihal/core/src/hwcan.o (operator delete(void*))
d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-errno.o)
                              ./vihal/core/src/system.o (__errno)
d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-impure.o)
                              d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-errno.o) (_impure_ptr)
d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-malloc.o)
                              d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libstdc++_nano.a(del_op.o) (free)
d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-memset.o)
                              ./vihal/armm/STM32/src/hwusbctrl_stm32.o (memset)
d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-freer.o)
                              d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-malloc.o) (_free_r)
d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-mallocr.o)
                              d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-malloc.o) (_malloc_r)
d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-sbrkr.o)
                              d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-mallocr.o) (_sbrk_r)
d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-mlock.o)
                              d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-freer.o) (__malloc_lock)
d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-reent.o)
                              d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-sbrkr.o) (errno)
d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
                              d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-mlock.o) (__retarget_lock_acquire_recursive)

Discarded input sections

 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/clockcnt.o
 .text          0x00000000        0x0 ./vihal/core/src/clockcnt.o
 .data          0x00000000        0x0 ./vihal/core/src/clockcnt.o
 .bss           0x00000000        0x0 ./vihal/core/src/clockcnt.o
 .text._Z12delay_clocksj
                0x00000000       0x14 ./vihal/core/src/clockcnt.o
 .debug_info    0x00000000       0xbc ./vihal/core/src/clockcnt.o
 .debug_abbrev  0x00000000       0x80 ./vihal/core/src/clockcnt.o
 .debug_loc     0x00000000       0x2a ./vihal/core/src/clockcnt.o
 .debug_aranges
                0x00000000       0x20 ./vihal/core/src/clockcnt.o
 .debug_ranges  0x00000000       0x10 ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0xe4 ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/clockcnt.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/clockcnt.o
 .debug_line    0x00000000      0x275 ./vihal/core/src/clockcnt.o
 .debug_str     0x00000000    0x767d6 ./vihal/core/src/clockcnt.o
 .comment       0x00000000       0x4a ./vihal/core/src/clockcnt.o
 .debug_frame   0x00000000       0x20 ./vihal/core/src/clockcnt.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/clockcnt.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/cppinit.o
 .text          0x00000000        0x0 ./vihal/core/src/cppinit.o
 .data          0x00000000        0x0 ./vihal/core/src/cppinit.o
 .bss           0x00000000        0x0 ./vihal/core/src/cppinit.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/cppinit.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/cppinit.o
 .group         0x00000000        0xc ./vihal/core/src/generic_defs.o
 .group         0x00000000        0xc ./vihal/core/src/generic_defs.o
 .text          0x00000000        0x0 ./vihal/core/src/generic_defs.o
 .data          0x00000000        0x0 ./vihal/core/src/generic_defs.o
 .bss           0x00000000        0x0 ./vihal/core/src/generic_defs.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/generic_defs.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/generic_defs.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .group         0x00000000        0xc ./vihal/core/src/hwadc.o
 .text          0x00000000        0x0 ./vihal/core/src/hwadc.o
 .data          0x00000000        0x0 ./vihal/core/src/hwadc.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwadc.o
 .debug_info    0x00000000       0x6f ./vihal/core/src/hwadc.o
 .debug_abbrev  0x00000000       0x29 ./vihal/core/src/hwadc.o
 .debug_aranges
                0x00000000       0x18 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000      0x167 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000      0x191 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwadc.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwadc.o
 .debug_line    0x00000000      0x2d2 ./vihal/core/src/hwadc.o
 .debug_str     0x00000000    0x76f1b ./vihal/core/src/hwadc.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwadc.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwadc.o
 .group         0x00000000       0x14 ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwcan.o
 .text          0x00000000        0x0 ./vihal/core/src/hwcan.o
 .data          0x00000000        0x0 ./vihal/core/src/hwcan.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwcan.o
 .text._ZN10THwCan_preD2Ev
                0x00000000        0xc ./vihal/core/src/hwcan.o
 .text._ZN10THwCan_preD0Ev
                0x00000000       0x14 ./vihal/core/src/hwcan.o
 .text._ZN10THwCan_pre14InitMsgBuffersEP7TCanMsgtS1_t
                0x00000000       0x20 ./vihal/core/src/hwcan.o
 .text._ZN10THwCan_pre15TryGetRxMessageEP7TCanMsg
                0x00000000       0x54 ./vihal/core/src/hwcan.o
 .text._ZN10THwCan_pre12AddRxMessageEP7TCanMsg
                0x00000000       0x78 ./vihal/core/src/hwcan.o
 .text._ZN10THwCan_pre11OnRxMessageEP7TCanMsg
                0x00000000        0x8 ./vihal/core/src/hwcan.o
 .text._ZN10THwCan_pre15TryGetTxMessageEP7TCanMsg
                0x00000000       0x60 ./vihal/core/src/hwcan.o
 .text._ZN10THwCan_pre12AddTxMessageEP7TCanMsg
                0x00000000       0x80 ./vihal/core/src/hwcan.o
 .text._ZN6THwCan4InitEiP7TCanMsgtS1_t
                0x00000000       0x2e ./vihal/core/src/hwcan.o
 .text._ZN6THwCan16StartSendMessageEP7TCanMsg
                0x00000000        0x8 ./vihal/core/src/hwcan.o
 .text._ZN6THwCan14TryRecvMessageEP7TCanMsg
                0x00000000        0x8 ./vihal/core/src/hwcan.o
 .text._ZN6THwCan16StartSendMessageEtPvj
                0x00000000       0x2e ./vihal/core/src/hwcan.o
 .bss.hwcan_instance
                0x00000000       0x10 ./vihal/core/src/hwcan.o
 .rodata._ZTV10THwCan_pre
                0x00000000       0x14 ./vihal/core/src/hwcan.o
 .debug_info    0x00000000      0xbd0 ./vihal/core/src/hwcan.o
 .debug_abbrev  0x00000000      0x387 ./vihal/core/src/hwcan.o
 .debug_loc     0x00000000      0x5fa ./vihal/core/src/hwcan.o
 .debug_aranges
                0x00000000       0x78 ./vihal/core/src/hwcan.o
 .debug_ranges  0x00000000       0x68 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000      0x20c ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x5e ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x94 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x35 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000      0x17b ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x43 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x57 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x58 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000      0x182 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000      0x364 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x35 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000      0x191 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwcan.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwcan.o
 .debug_line    0x00000000      0x87f ./vihal/core/src/hwcan.o
 .debug_str     0x00000000    0x7a2c4 ./vihal/core/src/hwcan.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwcan.o
 .debug_frame   0x00000000      0x134 ./vihal/core/src/hwcan.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwcan.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hwdma.o
 .text          0x00000000        0x0 ./vihal/core/src/hwdma.o
 .data          0x00000000        0x0 ./vihal/core/src/hwdma.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwdma.o
 .debug_info    0x00000000       0x6f ./vihal/core/src/hwdma.o
 .debug_abbrev  0x00000000       0x29 ./vihal/core/src/hwdma.o
 .debug_aranges
                0x00000000       0x18 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000      0x116 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwdma.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwdma.o
 .debug_line    0x00000000      0x276 ./vihal/core/src/hwdma.o
 .debug_str     0x00000000    0x76889 ./vihal/core/src/hwdma.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwdma.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwdma.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hweth.o
 .text          0x00000000        0x0 ./vihal/core/src/hweth.o
 .data          0x00000000        0x0 ./vihal/core/src/hweth.o
 .bss           0x00000000        0x0 ./vihal/core/src/hweth.o
 .text._ZN6THwEth11MiiWaitBusyEi
                0x00000000       0x44 ./vihal/core/src/hweth.o
 .text._ZN6THwEth8MiiWriteEht
                0x00000000       0x26 ./vihal/core/src/hweth.o
 .text._ZN6THwEth7MiiReadEhPt
                0x00000000       0x2e ./vihal/core/src/hweth.o
 .text._ZN6THwEth12PhyWaitResetEv
                0x00000000       0x54 ./vihal/core/src/hweth.o
 .text._ZN6THwEth11AdjustSpeedEt
                0x00000000       0x22 ./vihal/core/src/hweth.o
 .rodata._ZN6THwEth7PhyInitEv.str1.4
                0x00000000       0x97 ./vihal/core/src/hweth.o
 .text._ZN6THwEth7PhyInitEv
                0x00000000      0x154 ./vihal/core/src/hweth.o
 .rodata._ZN6THwEth4InitEPvmS0_m.str1.4
                0x00000000       0x66 ./vihal/core/src/hweth.o
 .text._ZN6THwEth4InitEPvmS0_m
                0x00000000       0x58 ./vihal/core/src/hweth.o
 .text._ZN6THwEth13PhyStatusPollEv
                0x00000000       0x90 ./vihal/core/src/hweth.o
 .debug_info    0x00000000     0x1159 ./vihal/core/src/hweth.o
 .debug_abbrev  0x00000000      0x2f8 ./vihal/core/src/hweth.o
 .debug_loc     0x00000000      0x414 ./vihal/core/src/hweth.o
 .debug_aranges
                0x00000000       0x58 ./vihal/core/src/hweth.o
 .debug_ranges  0x00000000       0x60 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000      0x1b6 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hweth.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hweth.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000      0x18b ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x94 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000      0x2f9 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x58 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x4c ./vihal/core/src/hweth.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hweth.o
 .debug_line    0x00000000      0x73b ./vihal/core/src/hweth.o
 .debug_str     0x00000000    0x78b2c ./vihal/core/src/hweth.o
 .comment       0x00000000       0x4a ./vihal/core/src/hweth.o
 .debug_frame   0x00000000      0x104 ./vihal/core/src/hweth.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hweth.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwextirq.o
 .text          0x00000000        0x0 ./vihal/core/src/hwextirq.o
 .data          0x00000000        0x0 ./vihal/core/src/hwextirq.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwextirq.o
 .debug_info    0x00000000       0x6f ./vihal/core/src/hwextirq.o
 .debug_abbrev  0x00000000       0x29 ./vihal/core/src/hwextirq.o
 .debug_aranges
                0x00000000       0x18 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000      0x12e ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000      0x191 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwextirq.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwextirq.o
 .debug_line    0x00000000      0x288 ./vihal/core/src/hwextirq.o
 .debug_str     0x00000000    0x76dd0 ./vihal/core/src/hwextirq.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwextirq.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwextirq.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2c.o
 .text          0x00000000        0x0 ./vihal/core/src/hwi2c.o
 .data          0x00000000        0x0 ./vihal/core/src/hwi2c.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwi2c.o
 .text._ZN10THwI2c_pre14AddTransactionEP15TI2cTransaction
                0x00000000       0x28 ./vihal/core/src/hwi2c.o
 .text._ZN10THwI2c_pre10StartWriteEP15TI2cTransactionhmPvj
                0x00000000       0x20 ./vihal/core/src/hwi2c.o
 .text._ZN10THwI2c_pre9StartReadEP15TI2cTransactionhmPvj
                0x00000000       0x20 ./vihal/core/src/hwi2c.o
 .text._ZN6THwI2c3RunEv
                0x00000000       0x64 ./vihal/core/src/hwi2c.o
 .text._ZN6THwI2c10WaitFinishEP15TI2cTransaction
                0x00000000       0x16 ./vihal/core/src/hwi2c.o
 .debug_info    0x00000000      0xaa4 ./vihal/core/src/hwi2c.o
 .debug_abbrev  0x00000000      0x2b1 ./vihal/core/src/hwi2c.o
 .debug_loc     0x00000000      0x261 ./vihal/core/src/hwi2c.o
 .debug_aranges
                0x00000000       0x40 ./vihal/core/src/hwi2c.o
 .debug_ranges  0x00000000       0x60 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000      0x16c ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000      0x191 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x40 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x46 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwi2c.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwi2c.o
 .debug_line    0x00000000      0x48a ./vihal/core/src/hwi2c.o
 .debug_str     0x00000000    0x77788 ./vihal/core/src/hwi2c.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwi2c.o
 .debug_frame   0x00000000       0x9c ./vihal/core/src/hwi2c.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwi2c.o
 .group         0x00000000        0xc ./vihal/core/src/hwi2cslave.o
 .text          0x00000000        0x0 ./vihal/core/src/hwi2cslave.o
 .data          0x00000000        0x0 ./vihal/core/src/hwi2cslave.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwi2cslave.o
 .debug_info    0x00000000       0x21 ./vihal/core/src/hwi2cslave.o
 .debug_abbrev  0x00000000       0x13 ./vihal/core/src/hwi2cslave.o
 .debug_aranges
                0x00000000       0x18 ./vihal/core/src/hwi2cslave.o
 .debug_macro   0x00000000       0x17 ./vihal/core/src/hwi2cslave.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwi2cslave.o
 .debug_line    0x00000000       0x4a ./vihal/core/src/hwi2cslave.o
 .debug_str     0x00000000     0x2fc1 ./vihal/core/src/hwi2cslave.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwi2cslave.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwi2cslave.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwintflash.o
 .text          0x00000000        0x0 ./vihal/core/src/hwintflash.o
 .data          0x00000000        0x0 ./vihal/core/src/hwintflash.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwintflash.o
 .text._ZN11THwIntFlash4InitEv
                0x00000000       0x1c ./vihal/core/src/hwintflash.o
 .rodata._ZN11THwIntFlash14TraceFlashInfoEv.str1.4
                0x00000000       0x2f ./vihal/core/src/hwintflash.o
 .text._ZN11THwIntFlash14TraceFlashInfoEv
                0x00000000       0x30 ./vihal/core/src/hwintflash.o
 .text._ZN11THwIntFlash15WaitForCompleteEv
                0x00000000       0x14 ./vihal/core/src/hwintflash.o
 .text._ZN11THwIntFlash13StartEraseMemEmm
                0x00000000       0x56 ./vihal/core/src/hwintflash.o
 .text._ZN11THwIntFlash13StartWriteMemEmPvm
                0x00000000       0x42 ./vihal/core/src/hwintflash.o
 .text._ZN11THwIntFlash12StartCopyMemEmPvm
                0x00000000       0x62 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000      0x191 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x58 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000000       0x4c ./vihal/core/src/hwintflash.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwlcdctrl.o
 .text          0x00000000        0x0 ./vihal/core/src/hwlcdctrl.o
 .data          0x00000000        0x0 ./vihal/core/src/hwlcdctrl.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwlcdctrl.o
 .debug_info    0x00000000       0x6f ./vihal/core/src/hwlcdctrl.o
 .debug_abbrev  0x00000000       0x29 ./vihal/core/src/hwlcdctrl.o
 .debug_aranges
                0x00000000       0x18 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000      0x11c ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000      0x191 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwlcdctrl.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwlcdctrl.o
 .debug_line    0x00000000      0x276 ./vihal/core/src/hwlcdctrl.o
 .debug_str     0x00000000    0x76d79 ./vihal/core/src/hwlcdctrl.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwlcdctrl.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwlcdctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpins.o
 .text          0x00000000        0x0 ./vihal/core/src/hwpins.o
 .data          0x00000000        0x0 ./vihal/core/src/hwpins.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwpins.o
 .text._ZN8TGpioPinC2Eiib
                0x00000000       0x28 ./vihal/core/src/hwpins.o
 .text._ZN8TGpioPin5SetupEj
                0x00000000       0x1c ./vihal/core/src/hwpins.o
 .text._ZN8TGpioPin8IrqSetupEi
                0x00000000       0x14 ./vihal/core/src/hwpins.o
 .text._ZN15TGpioPin_common9InitDummyEv
                0x00000000       0x10 ./vihal/core/src/hwpins.o
 .text._ZN8TGpioPinC2Ev
                0x00000000       0x28 ./vihal/core/src/hwpins.o
 .bss.hwpinctrl_dummy
                0x00000000        0x4 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000      0x191 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwpins.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwpwm.o
 .text          0x00000000        0x0 ./vihal/core/src/hwpwm.o
 .data          0x00000000        0x0 ./vihal/core/src/hwpwm.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwpwm.o
 .debug_info    0x00000000       0x6f ./vihal/core/src/hwpwm.o
 .debug_abbrev  0x00000000       0x29 ./vihal/core/src/hwpwm.o
 .debug_aranges
                0x00000000       0x18 ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000      0x108 ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwpwm.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwpwm.o
 .debug_line    0x00000000      0x26c ./vihal/core/src/hwpwm.o
 .debug_str     0x00000000    0x767c3 ./vihal/core/src/hwpwm.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwpwm.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwpwm.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwqspi.o
 .text          0x00000000        0x0 ./vihal/core/src/hwqspi.o
 .data          0x00000000        0x0 ./vihal/core/src/hwqspi.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwqspi.o
 .text._ZN7THwQspi8FinishedEv
                0x00000000       0x12 ./vihal/core/src/hwqspi.o
 .text._ZN7THwQspi10WaitFinishEv
                0x00000000       0x18 ./vihal/core/src/hwqspi.o
 .debug_info    0x00000000      0x130 ./vihal/core/src/hwqspi.o
 .debug_abbrev  0x00000000       0xdb ./vihal/core/src/hwqspi.o
 .debug_loc     0x00000000       0x44 ./vihal/core/src/hwqspi.o
 .debug_aranges
                0x00000000       0x28 ./vihal/core/src/hwqspi.o
 .debug_ranges  0x00000000       0x18 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000      0x16d ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000      0x191 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x40 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0xa0 ./vihal/core/src/hwqspi.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwqspi.o
 .debug_line    0x00000000      0x312 ./vihal/core/src/hwqspi.o
 .debug_str     0x00000000    0x77208 ./vihal/core/src/hwqspi.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwqspi.o
 .debug_frame   0x00000000       0x40 ./vihal/core/src/hwqspi.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwqspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwrtc.o
 .text          0x00000000        0x0 ./vihal/core/src/hwrtc.o
 .data          0x00000000        0x0 ./vihal/core/src/hwrtc.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwrtc.o
 .debug_info    0x00000000       0x21 ./vihal/core/src/hwrtc.o
 .debug_abbrev  0x00000000       0x13 ./vihal/core/src/hwrtc.o
 .debug_aranges
                0x00000000       0x18 ./vihal/core/src/hwrtc.o
 .debug_macro   0x00000000       0x17 ./vihal/core/src/hwrtc.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwrtc.o
 .debug_line    0x00000000       0x45 ./vihal/core/src/hwrtc.o
 .debug_str     0x00000000     0x2fb7 ./vihal/core/src/hwrtc.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwrtc.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwrtc.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdcard.o
 .text          0x00000000        0x0 ./vihal/core/src/hwsdcard.o
 .data          0x00000000        0x0 ./vihal/core/src/hwsdcard.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwsdcard.o
 .text._ZN9THwSdcard4InitEv
                0x00000000        0x8 ./vihal/core/src/hwsdcard.o
 .text._ZN9THwSdcard10GetRegBitsEPvmh
                0x00000000       0x34 ./vihal/core/src/hwsdcard.o
 .rodata._ZN9THwSdcard10ProcessCsdEv.str1.4
                0x00000000       0x2f ./vihal/core/src/hwsdcard.o
 .text._ZN9THwSdcard10ProcessCsdEv
                0x00000000       0xcc ./vihal/core/src/hwsdcard.o
 .rodata._ZN9THwSdcard17RunInitializationEv.str1.4
                0x00000000       0xbd ./vihal/core/src/hwsdcard.o
 .text._ZN9THwSdcard17RunInitializationEv
                0x00000000      0x304 ./vihal/core/src/hwsdcard.o
 .text._ZN9THwSdcard3RunEv
                0x00000000       0x14 ./vihal/core/src/hwsdcard.o
 .text._ZN9THwSdcard15StartReadBlocksEmPvm
                0x00000000       0x46 ./vihal/core/src/hwsdcard.o
 .text._ZN9THwSdcard16StartWriteBlocksEmPvm
                0x00000000       0x46 ./vihal/core/src/hwsdcard.o
 .text._ZN9THwSdcard15WaitForCompleteEv
                0x00000000       0x16 ./vihal/core/src/hwsdcard.o
 .rodata._ZL14sd_trans_units
                0x00000000       0x20 ./vihal/core/src/hwsdcard.o
 .rodata._ZL15sd_trans_values
                0x00000000       0x40 ./vihal/core/src/hwsdcard.o
 .debug_info    0x00000000     0x151f ./vihal/core/src/hwsdcard.o
 .debug_abbrev  0x00000000      0x2fe ./vihal/core/src/hwsdcard.o
 .debug_loc     0x00000000      0x67f ./vihal/core/src/hwsdcard.o
 .debug_aranges
                0x00000000       0x58 ./vihal/core/src/hwsdcard.o
 .debug_ranges  0x00000000       0x48 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000      0x308 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x5e ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x94 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x35 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x57 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x97 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000      0x364 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000      0x104 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x43 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x58 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000      0x182 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x6a ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x52 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x52 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0xd5 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x3d ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000      0x137 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x4c ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x40 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x4c ./vihal/core/src/hwsdcard.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwsdcard.o
 .debug_line    0x00000000      0xc11 ./vihal/core/src/hwsdcard.o
 .debug_str     0x00000000    0x7b9ec ./vihal/core/src/hwsdcard.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwsdcard.o
 .debug_frame   0x00000000       0xcc ./vihal/core/src/hwsdcard.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwsdcard.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwsdram.o
 .text          0x00000000        0x0 ./vihal/core/src/hwsdram.o
 .data          0x00000000        0x0 ./vihal/core/src/hwsdram.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwsdram.o
 .text._ZN12THwSdram_pre13PrepareParamsEv
                0x00000000       0x2a ./vihal/core/src/hwsdram.o
 .text._ZN8THwSdram4InitEv
                0x00000000        0xe ./vihal/core/src/hwsdram.o
 .data.hwsdram  0x00000000       0x2c ./vihal/core/src/hwsdram.o
 .debug_info    0x00000000      0x4b1 ./vihal/core/src/hwsdram.o
 .debug_abbrev  0x00000000      0x1c4 ./vihal/core/src/hwsdram.o
 .debug_loc     0x00000000       0x25 ./vihal/core/src/hwsdram.o
 .debug_aranges
                0x00000000       0x28 ./vihal/core/src/hwsdram.o
 .debug_ranges  0x00000000       0x18 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000      0x125 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000      0x191 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwsdram.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwsdram.o
 .debug_line    0x00000000      0x316 ./vihal/core/src/hwsdram.o
 .debug_str     0x00000000    0x77198 ./vihal/core/src/hwsdram.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwsdram.o
 .debug_frame   0x00000000       0x38 ./vihal/core/src/hwsdram.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwsdram.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwspi.o
 .text          0x00000000        0x0 ./vihal/core/src/hwspi.o
 .data          0x00000000        0x0 ./vihal/core/src/hwspi.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwspi.o
 .text._ZN6THwSpi16BeginTransactionEv
                0x00000000        0xc ./vihal/core/src/hwspi.o
 .text._ZN6THwSpi14EndTransactionEv
                0x00000000        0xc ./vihal/core/src/hwspi.o
 .text._ZN6THwSpi14WaitSendFinishEv
                0x00000000       0x10 ./vihal/core/src/hwspi.o
 .text._ZN10THwSpi_pre15PrepareTransferEmmmmPhS0_
                0x00000000       0xf0 ./vihal/core/src/hwspi.o
 .text._ZN6THwSpi3RunEv
                0x00000000      0x2aa ./vihal/core/src/hwspi.o
 .text._ZN6THwSpi10WaitFinishEv
                0x00000000       0x16 ./vihal/core/src/hwspi.o
 .debug_info    0x00000000     0x1127 ./vihal/core/src/hwspi.o
 .debug_abbrev  0x00000000      0x2be ./vihal/core/src/hwspi.o
 .debug_loc     0x00000000      0x2f3 ./vihal/core/src/hwspi.o
 .debug_aranges
                0x00000000       0x48 ./vihal/core/src/hwspi.o
 .debug_ranges  0x00000000       0x38 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000      0x164 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000      0x191 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x8e ./vihal/core/src/hwspi.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwspi.o
 .debug_line    0x00000000      0x8de ./vihal/core/src/hwspi.o
 .debug_str     0x00000000    0x77cf3 ./vihal/core/src/hwspi.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwspi.o
 .debug_frame   0x00000000       0xa8 ./vihal/core/src/hwspi.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwspi.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .group         0x00000000        0xc ./vihal/core/src/hwuart.o
 .text          0x00000000        0x0 ./vihal/core/src/hwuart.o
 .data          0x00000000        0x0 ./vihal/core/src/hwuart.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwuart.o
 .text._ZN7THwUart16DmaSendCompletedEv
                0x00000000       0x1a ./vihal/core/src/hwuart.o
 .text._ZN7THwUart16DmaRecvCompletedEv
                0x00000000       0x1a ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x5e ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x94 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x35 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x57 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x97 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000      0x364 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000      0x104 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x43 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x58 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000      0x182 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x6a ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x52 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x52 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0xd5 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x3d ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000      0x137 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x4c ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwuart.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwuart.o
 .group         0x00000000       0x14 ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0x8 ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0x8 ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0x8 ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0x8 ./vihal/core/src/hwusbctrl.o
 .group         0x00000000       0x14 ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .text          0x00000000        0x0 ./vihal/core/src/hwusbctrl.o
 .data          0x00000000        0x0 ./vihal/core/src/hwusbctrl.o
 .bss           0x00000000        0x0 ./vihal/core/src/hwusbctrl.o
 .text._ZN14THwUsbCtrl_preD2Ev
                0x00000000        0xc ./vihal/core/src/hwusbctrl.o
 .text._ZN14THwUsbCtrl_pre11HandleResetEv
                0x00000000        0x2 ./vihal/core/src/hwusbctrl.o
 .text._ZN14THwUsbCtrl_pre11GetEndPointEh
                0x00000000        0x4 ./vihal/core/src/hwusbctrl.o
 .text._ZN14THwUsbCtrl_pre9SetPullUpEb
                0x00000000        0x2 ./vihal/core/src/hwusbctrl.o
 .text._ZN14THwUsbCtrl_pre21HandleEpTransferEventEhb
                0x00000000        0x4 ./vihal/core/src/hwusbctrl.o
 .text._ZN10THwUsbCtrl11HandleResetEv
                0x00000000        0x2 ./vihal/core/src/hwusbctrl.o
 .text._ZN10THwUsbCtrlD2Ev
                0x00000000       0x1c ./vihal/core/src/hwusbctrl.o
 .text._ZN14THwUsbCtrl_preD0Ev
                0x00000000       0x14 ./vihal/core/src/hwusbctrl.o
 .text._ZN10THwUsbCtrlD0Ev
                0x00000000       0x24 ./vihal/core/src/hwusbctrl.o
 .text._ZN14THwUsbEndpoint5ResetEv
                0x00000000       0x10 ./vihal/core/src/hwusbctrl.o
 .rodata._ZTV14THwUsbCtrl_pre
                0x00000000       0x20 ./vihal/core/src/hwusbctrl.o
 .rodata._ZTV10THwUsbCtrl
                0x00000000       0x20 ./vihal/core/src/hwusbctrl.o
 .debug_info    0x00000000      0x928 ./vihal/core/src/hwusbctrl.o
 .debug_abbrev  0x00000000      0x2f8 ./vihal/core/src/hwusbctrl.o
 .debug_loc     0x00000000      0x148 ./vihal/core/src/hwusbctrl.o
 .debug_aranges
                0x00000000       0x68 ./vihal/core/src/hwusbctrl.o
 .debug_ranges  0x00000000       0x58 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000      0x13e ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000      0x18b ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x40 ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/hwusbctrl.o
 .debug_macro   0x00000000       0x1e ./vihal/core/src/hwusbctrl.o
 .debug_line    0x00000000      0x3e0 ./vihal/core/src/hwusbctrl.o
 .debug_str     0x00000000    0x775c3 ./vihal/core/src/hwusbctrl.o
 .comment       0x00000000       0x4a ./vihal/core/src/hwusbctrl.o
 .debug_frame   0x00000000       0xc8 ./vihal/core/src/hwusbctrl.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/hwusbctrl.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/mp_printf.o
 .text          0x00000000        0x0 ./vihal/core/src/mp_printf.o
 .data          0x00000000        0x0 ./vihal/core/src/mp_printf.o
 .bss           0x00000000        0x0 ./vihal/core/src/mp_printf.o
 .text._ZL8_out_fctcPvjj
                0x00000000        0xe ./vihal/core/src/mp_printf.o
 .text.mp_snprintf
                0x00000000       0x28 ./vihal/core/src/mp_printf.o
 .text.mp_fctprintf
                0x00000000       0x30 ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000       0x2e ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000       0xdf ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000     0x1011 ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000      0x11f ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000       0x1c ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000       0x58 ./vihal/core/src/mp_printf.o
 .debug_macro   0x00000000      0x17b ./vihal/core/src/mp_printf.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/core/src/system.o
 .text          0x00000000        0x0 ./vihal/core/src/system.o
 .data          0x00000000        0x0 ./vihal/core/src/system.o
 .bss           0x00000000        0x0 ./vihal/core/src/system.o
 .text._sbrk    0x00000000       0x44 ./vihal/core/src/system.o
 .text._getpid  0x00000000        0x4 ./vihal/core/src/system.o
 .text._kill    0x00000000       0x10 ./vihal/core/src/system.o
 .text._exit    0x00000000        0xc ./vihal/core/src/system.o
 .text._open    0x00000000        0x6 ./vihal/core/src/system.o
 .text._lseek   0x00000000        0x6 ./vihal/core/src/system.o
 .text._lseek_r
                0x00000000        0x6 ./vihal/core/src/system.o
 .text._read    0x00000000        0x4 ./vihal/core/src/system.o
 .text._read_r  0x00000000        0x4 ./vihal/core/src/system.o
 .text._write   0x00000000        0x6 ./vihal/core/src/system.o
 .text._write_r
                0x00000000        0x6 ./vihal/core/src/system.o
 .text._close   0x00000000        0x6 ./vihal/core/src/system.o
 .text._close_r
                0x00000000        0x6 ./vihal/core/src/system.o
 .text._fstat   0x00000000        0x6 ./vihal/core/src/system.o
 .text._fstat_r
                0x00000000        0x6 ./vihal/core/src/system.o
 .text._link    0x00000000        0x6 ./vihal/core/src/system.o
 .text._unlink  0x00000000        0x6 ./vihal/core/src/system.o
 .text._times   0x00000000        0x6 ./vihal/core/src/system.o
 .text._wait    0x00000000        0x6 ./vihal/core/src/system.o
 .text._isatty  0x00000000        0x6 ./vihal/core/src/system.o
 .text._isatty_r
                0x00000000        0x6 ./vihal/core/src/system.o
 .bss.system_heap_end_ptr
                0x00000000        0x4 ./vihal/core/src/system.o
 .bss.system_heap_size
                0x00000000        0x4 ./vihal/core/src/system.o
 .debug_info    0x00000000      0x5ed ./vihal/core/src/system.o
 .debug_abbrev  0x00000000      0x17d ./vihal/core/src/system.o
 .debug_loc     0x00000000      0x34b ./vihal/core/src/system.o
 .debug_aranges
                0x00000000       0xc0 ./vihal/core/src/system.o
 .debug_ranges  0x00000000       0xb0 ./vihal/core/src/system.o
 .debug_macro   0x00000000       0xd4 ./vihal/core/src/system.o
 .debug_macro   0x00000000      0xaf6 ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x22 ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x5e ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x18 ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x94 ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x35 ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/system.o
 .debug_macro   0x00000000      0x17b ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x16 ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x43 ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x57 ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x34 ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x10 ./vihal/core/src/system.o
 .debug_macro   0x00000000       0x58 ./vihal/core/src/system.o
 .debug_macro   0x00000000      0x182 ./vihal/core/src/system.o
 .debug_macro   0x00000000      0x23b ./vihal/core/src/system.o
 .debug_macro   0x00000000      0x34e ./vihal/core/src/system.o
 .debug_line    0x00000000      0x4ad ./vihal/core/src/system.o
 .debug_str     0x00000000     0x5aa9 ./vihal/core/src/system.o
 .comment       0x00000000       0x4a ./vihal/core/src/system.o
 .debug_frame   0x00000000      0x178 ./vihal/core/src/system.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/system.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/clockcnt.o
 .text          0x00000000        0x0 ./vihal/armm/core/clockcnt.o
 .data          0x00000000        0x0 ./vihal/armm/core/clockcnt.o
 .bss           0x00000000        0x0 ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/core/clockcnt.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/swo.o
 .text          0x00000000        0x0 ./vihal/armm/core/swo.o
 .data          0x00000000        0x0 ./vihal/armm/core/swo.o
 .bss           0x00000000        0x0 ./vihal/armm/core/swo.o
 .text._Z17swo_try_send_charc
                0x00000000       0x3c ./vihal/armm/core/swo.o
 .text._Z8swo_putcc
                0x00000000       0x34 ./vihal/armm/core/swo.o
 .text._Z10swo_printfPKcz
                0x00000000       0x3a ./vihal/armm/core/swo.o
 .debug_info    0x00000000      0x430 ./vihal/armm/core/swo.o
 .debug_abbrev  0x00000000      0x1c9 ./vihal/armm/core/swo.o
 .debug_loc     0x00000000       0xd3 ./vihal/armm/core/swo.o
 .debug_aranges
                0x00000000       0x30 ./vihal/armm/core/swo.o
 .debug_ranges  0x00000000       0x20 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000      0x100 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/core/swo.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/core/swo.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/core/swo.o
 .debug_macro   0x00000000      0x17b ./vihal/armm/core/swo.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/core/swo.o
 .debug_line    0x00000000      0x35f ./vihal/armm/core/swo.o
 .debug_str     0x00000000    0x76d3c ./vihal/armm/core/swo.o
 .comment       0x00000000       0x4a ./vihal/armm/core/swo.o
 .debug_frame   0x00000000       0x68 ./vihal/armm/core/swo.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/core/swo.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/core/vectors.o
 .text          0x00000000        0x0 ./vihal/armm/core/vectors.o
 .data          0x00000000        0x0 ./vihal/armm/core/vectors.o
 .bss           0x00000000        0x0 ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/core/vectors.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/core/vectors.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/clockcnt_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_info    0x00000000       0x68 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_abbrev  0x00000000       0x29 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_aranges
                0x00000000       0x18 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0xdb ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_line    0x00000000      0x240 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .debug_str     0x00000000    0x76763 ./vihal/armm/STM32/src/clockcnt_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/clockcnt_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/clockcnt_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwadc_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwadc_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwadc_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwadc_stm32.o
 .text._ZN12THwAdc_stm324InitEim
                0x00000000        0x4 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_info    0x00000000      0x8ae ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_abbrev  0x00000000      0x1a4 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_loc     0x00000000       0x25 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_aranges
                0x00000000       0x20 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_ranges  0x00000000       0x10 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000      0x172 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000      0x191 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_line    0x00000000      0x2ef ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_str     0x00000000    0x7773b ./vihal/armm/STM32/src/hwadc_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwadc_stm32.o
 .debug_frame   0x00000000       0x20 ./vihal/armm/STM32/src/hwadc_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwadc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwcan_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwcan_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_info    0x00000000       0x68 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_abbrev  0x00000000       0x29 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_aranges
                0x00000000       0x18 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0xf7 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_line    0x00000000      0x26d ./vihal/armm/STM32/src/hwcan_stm32.o
 .debug_str     0x00000000    0x76869 ./vihal/armm/STM32/src/hwcan_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwcan_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwcan_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_info    0x00000000       0x7b ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_abbrev  0x00000000       0x30 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_aranges
                0x00000000       0x18 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000      0x1d7 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x5e ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x94 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x35 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000      0x17b ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x43 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x57 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000      0x182 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000      0x364 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x35 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_line    0x00000000      0x41e ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .debug_str     0x00000000    0x797a2 ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwcan_stm32_fd.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwclk_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwclk_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwclk_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwclk_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwdma_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwdma_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwdma_stm32.o
 .text._ZN19THwDmaChannel_stm327PrepareEbPvj
                0x00000000        0x6 ./vihal/armm/STM32/src/hwdma_stm32.o
 .text._ZN19THwDmaChannel_stm324InitEiii
                0x00000000       0xc8 ./vihal/armm/STM32/src/hwdma_stm32.o
 .text._ZN19THwDmaChannel_stm327DisableEv
                0x00000000       0x1c ./vihal/armm/STM32/src/hwdma_stm32.o
 .text._ZN19THwDmaChannel_stm326EnableEv
                0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32.o
 .text._ZN19THwDmaChannel_stm3215PrepareTransferEP14THwDmaTransfer
                0x00000000       0xbc ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_info    0x00000000      0xa7d ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_abbrev  0x00000000      0x24d ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_loc     0x00000000      0x34d ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_aranges
                0x00000000       0x40 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_ranges  0x00000000       0x30 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000      0x2b0 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x5e ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x94 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x35 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x57 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x97 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000      0x364 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000      0x104 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x43 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000      0x182 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x6a ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0xd5 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x3d ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000      0x137 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_line    0x00000000      0x806 ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_str     0x00000000    0x7b08b ./vihal/armm/STM32/src/hwdma_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwdma_stm32.o
 .debug_frame   0x00000000       0x78 ./vihal/armm/STM32/src/hwdma_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwdma_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_info    0x00000000       0x82 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_abbrev  0x00000000       0x30 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_aranges
                0x00000000       0x18 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000      0x2a4 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x5e ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x94 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x35 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x57 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x97 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000      0x364 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000      0x104 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x43 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000      0x182 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x6a ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0xd5 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x3d ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000      0x137 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_line    0x00000000      0x4bc ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .debug_str     0x00000000    0x7a94e ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hweth_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hweth_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hweth_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_info    0x00000000       0x82 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_abbrev  0x00000000       0x30 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_aranges
                0x00000000       0x18 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000      0x366 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x5e ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x94 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x35 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x57 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x97 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000      0x364 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000      0x104 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x43 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000      0x182 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x6a ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0xd5 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x3d ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000      0x137 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x35 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000      0x18b ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x94 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000      0x2f9 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_line    0x00000000      0x55c ./vihal/armm/STM32/src/hweth_stm32.o
 .debug_str     0x00000000    0x7c031 ./vihal/armm/STM32/src/hweth_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hweth_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hweth_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .text._ZN15THwExtIrq_stm326EnableEv
                0x00000000       0x20 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .text._ZN15THwExtIrq_stm324InitEiij
                0x00000000       0x94 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .text._ZN15THwExtIrq_stm327DisableEv
                0x00000000       0x24 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_info    0x00000000      0x58e ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_abbrev  0x00000000      0x226 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_loc     0x00000000      0x22c ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_aranges
                0x00000000       0x30 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_ranges  0x00000000       0x20 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000      0x14c ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000      0x191 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_line    0x00000000      0x3da ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_str     0x00000000    0x770cc ./vihal/armm/STM32/src/hwextirq_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwextirq_stm32.o
 .debug_frame   0x00000000       0x4c ./vihal/armm/STM32/src/hwextirq_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwextirq_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_info    0x00000000       0x76 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_abbrev  0x00000000       0x29 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_aranges
                0x00000000       0x18 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000      0x1c1 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000      0x191 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x40 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x46 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_line    0x00000000      0x30e ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .debug_str     0x00000000    0x773c2 ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .text._ZN12THwI2c_stm324InitEi
                0x00000000       0xa8 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .text._ZN12THwI2c_stm329DmaAssignEbP13THwDmaChannel
                0x00000000       0x2a ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .text._ZN12THwI2c_stm3214RunTransactionEv
                0x00000000      0x4a8 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_info    0x00000000      0xf13 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_abbrev  0x00000000      0x2fa ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_loc     0x00000000      0x623 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_aranges
                0x00000000       0x30 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_ranges  0x00000000       0x20 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000      0x1d3 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000      0x191 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x40 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x46 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_line    0x00000000      0xb41 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_str     0x00000000    0x77d70 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .debug_frame   0x00000000       0x60 ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_info    0x00000000       0x76 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_abbrev  0x00000000       0x29 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_aranges
                0x00000000       0x18 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000      0x1c1 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000      0x191 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x40 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_line    0x00000000      0x31d ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .debug_str     0x00000000    0x772d7 ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .text._ZN17THwI2cSlave_stm326InitHwEi
                0x00000000       0xd4 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .text._ZN17THwI2cSlave_stm329HandleIrqEv
                0x00000000       0xb4 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .rodata        0x00000000        0x8 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_info    0x00000000      0x665 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_abbrev  0x00000000      0x1e8 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_loc     0x00000000      0x196 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_aranges
                0x00000000       0x28 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_ranges  0x00000000       0x30 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000      0x1d3 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000      0x191 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x40 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_line    0x00000000      0x549 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_str     0x00000000    0x7765e ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .debug_frame   0x00000000       0x48 ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .text._ZN17THwIntFlash_stm329EraseSizeEm
                0x00000000        0xa ./vihal/armm/STM32/src/hwintflash_stm32.o
 .text._ZN17THwIntFlash_stm3218BlockIdFromAddressEm
                0x00000000       0x26 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .text._ZN17THwIntFlash_stm326HwInitEv
                0x00000000       0x44 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .rodata._ZN17THwIntFlash_stm326UnlockEv.str1.4
                0x00000000       0x18 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .text._ZN17THwIntFlash_stm326UnlockEv
                0x00000000       0x38 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .text._ZN17THwIntFlash_stm3211CmdFinishedEv
                0x00000000       0x24 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .text._ZN17THwIntFlash_stm3213CmdEraseBlockEv
                0x00000000       0x26 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .text._ZN17THwIntFlash_stm327Write32EPmm
                0x00000000       0x30 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .text._ZN17THwIntFlash_stm3216Finish64FragmentEPm
                0x00000000       0x1a ./vihal/armm/STM32/src/hwintflash_stm32.o
 .text._ZN17THwIntFlash_stm323RunEv
                0x00000000      0x288 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_info    0x00000000     0x119f ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_abbrev  0x00000000      0x2ba ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_loc     0x00000000      0x59b ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_aranges
                0x00000000       0x60 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_ranges  0x00000000       0x50 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000      0x338 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x5e ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x94 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x35 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x57 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x97 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000      0x364 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000      0x104 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x43 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000      0x182 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x6a ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0xd5 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x3d ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000      0x137 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000      0x191 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x2f ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_line    0x00000000      0xbe4 ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_str     0x00000000    0x7bdff ./vihal/armm/STM32/src/hwintflash_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwintflash_stm32.o
 .debug_frame   0x00000000       0xdc ./vihal/armm/STM32/src/hwintflash_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwintflash_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_info    0x00000000       0x82 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_abbrev  0x00000000       0x30 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_aranges
                0x00000000       0x18 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000      0x2aa ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x5e ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x94 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x35 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x57 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x97 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000      0x364 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000      0x104 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x43 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000      0x182 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x6a ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0xd5 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x3d ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000      0x137 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000      0x191 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_line    0x00000000      0x4b8 ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .debug_str     0x00000000    0x7ae3a ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpins_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwpins_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwpins_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwpins_stm32.o
 .text._ZN16THwPinCtrl_stm327GpioSetEiii
                0x00000000       0x32 ./vihal/armm/STM32/src/hwpins_stm32.o
 .text._ZN16THwPinCtrl_stm3212GpioIrqSetupEiii
                0x00000000        0x2 ./vihal/armm/STM32/src/hwpins_stm32.o
 .text._ZN15TGpioPort_stm326AssignEi
                0x00000000       0x18 ./vihal/armm/STM32/src/hwpins_stm32.o
 .text._ZN15TGpioPort_stm323SetEj
                0x00000000        0x6 ./vihal/armm/STM32/src/hwpins_stm32.o
 .text._ZN14TGpioPin_stm326AssignEiib
                0x00000000       0x5c ./vihal/armm/STM32/src/hwpins_stm32.o
 .text._ZN14TGpioPin_stm326ToggleEv
                0x00000000       0x16 ./vihal/armm/STM32/src/hwpins_stm32.o
 .text._ZN14TGpioPin_stm3215SwitchDirectionEi
                0x00000000       0x28 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000      0x191 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwpins_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .text._ZN19THwPwmChannel_stm3212SetFrequencyEm
                0x00000000       0x2a ./vihal/armm/STM32/src/hwpwm_stm32.o
 .text._ZN19THwPwmChannel_stm324InitEiii
                0x00000000      0x128 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .text._ZN19THwPwmChannel_stm3211SetOnClocksEt
                0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .text._ZN19THwPwmChannel_stm326EnableEv
                0x00000000        0xc ./vihal/armm/STM32/src/hwpwm_stm32.o
 .text._ZN19THwPwmChannel_stm327DisableEv
                0x00000000        0xe ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_info    0x00000000      0x92f ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_abbrev  0x00000000      0x223 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_loc     0x00000000      0x20b ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_aranges
                0x00000000       0x40 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_ranges  0x00000000       0x30 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000      0x135 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_line    0x00000000      0x53c ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_str     0x00000000    0x76e46 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwpwm_stm32.o
 .debug_frame   0x00000000       0x78 ./vihal/armm/STM32/src/hwpwm_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwpwm_stm32.o
 .group         0x00000000       0x14 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0x8 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000       0x14 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .text._ZN11THwQspi_preD2Ev
                0x00000000        0xc ./vihal/armm/STM32/src/hwqspi_stm32.o
 .text._ZN11THwQspi_pre13InitInterfaceEv
                0x00000000        0x4 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .text._ZN13THwQspi_stm32D2Ev
                0x00000000       0x14 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .text._ZN13THwQspi_stm3213InitInterfaceEv
                0x00000000       0x26 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .text._ZN13THwQspi_stm32D0Ev
                0x00000000       0x1c ./vihal/armm/STM32/src/hwqspi_stm32.o
 .text._ZN11THwQspi_preD0Ev
                0x00000000       0x14 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .text._ZN13THwQspi_stm324InitEv
                0x00000000       0xf0 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .text._ZN13THwQspi_stm3213StartReadDataEjjPvj
                0x00000000      0x16c ./vihal/armm/STM32/src/hwqspi_stm32.o
 .text._ZN13THwQspi_stm3214StartWriteDataEjjPvj
                0x00000000      0x16a ./vihal/armm/STM32/src/hwqspi_stm32.o
 .text._ZN13THwQspi_stm323RunEv
                0x00000000       0xa4 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .text._ZN13THwQspi_stm3216SetMemMappedModeEv
                0x00000000       0x54 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .rodata._ZTV11THwQspi_pre
                0x00000000       0x14 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .rodata._ZTV13THwQspi_stm32
                0x00000000       0x14 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_info    0x00000000     0x12c9 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_abbrev  0x00000000      0x44d ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_loc     0x00000000      0x8ce ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_aranges
                0x00000000       0x70 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_ranges  0x00000000       0x90 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000      0x1c4 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000      0x191 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x40 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0xa0 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_line    0x00000000      0xb37 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_str     0x00000000    0x77e82 ./vihal/armm/STM32/src/hwqspi_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwqspi_stm32.o
 .debug_frame   0x00000000      0x10c ./vihal/armm/STM32/src/hwqspi_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwqspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwrtc_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .text._ZN12THwRtc_stm3215stopWakeupTimerEv
                0x00000000       0x28 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .text._ZN12THwRtc_stm3216disableWakeupIRQEv
                0x00000000       0x50 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwsdram_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_info    0x00000000       0x68 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_abbrev  0x00000000       0x29 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_aranges
                0x00000000       0x18 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0xdb ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_line    0x00000000      0x23f ./vihal/armm/STM32/src/hwsdram_stm32.o
 .debug_str     0x00000000    0x76762 ./vihal/armm/STM32/src/hwsdram_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwsdram_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwsdram_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwspi_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwspi_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwspi_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwspi_stm32.o
 .text._ZN12THwSpi_stm324InitEi
                0x00000000       0xc4 ./vihal/armm/STM32/src/hwspi_stm32.o
 .text._ZN12THwSpi_stm3212DmaStartSendEP14THwDmaTransfer
                0x00000000       0x26 ./vihal/armm/STM32/src/hwspi_stm32.o
 .text._ZN12THwSpi_stm3212DmaStartRecvEP14THwDmaTransfer
                0x00000000       0x26 ./vihal/armm/STM32/src/hwspi_stm32.o
 .text._ZN12THwSpi_stm3216DmaRecvCompletedEv
                0x00000000       0x24 ./vihal/armm/STM32/src/hwspi_stm32.o
 .text._ZN12THwSpi_stm3211TrySendDataEh
                0x00000000       0x14 ./vihal/armm/STM32/src/hwspi_stm32.o
 .text._ZN12THwSpi_stm3211TryRecvDataEPh
                0x00000000       0x16 ./vihal/armm/STM32/src/hwspi_stm32.o
 .text._ZN12THwSpi_stm329DmaAssignEbP13THwDmaChannel
                0x00000000       0x1e ./vihal/armm/STM32/src/hwspi_stm32.o
 .text._ZN12THwSpi_stm3212SendFinishedEv
                0x00000000       0x12 ./vihal/armm/STM32/src/hwspi_stm32.o
 .text._ZN12THwSpi_stm3216DmaSendCompletedEv
                0x00000000       0x20 ./vihal/armm/STM32/src/hwspi_stm32.o
 .text._ZN12THwSpi_stm325SetCsEj
                0x00000000       0x2e ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_info    0x00000000     0x14c8 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_abbrev  0x00000000      0x329 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_loc     0x00000000      0x62d ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_aranges
                0x00000000       0x68 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_ranges  0x00000000       0x70 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000      0x173 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000      0x191 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x8e ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_line    0x00000000      0x724 ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_str     0x00000000    0x77eaf ./vihal/armm/STM32/src/hwspi_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwspi_stm32.o
 .debug_frame   0x00000000       0xe0 ./vihal/armm/STM32/src/hwspi_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwspi_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwuart_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwuart_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwuart_stm32.o
 .text._ZN13THwUart_stm3214setPeriphClockEj
                0x00000000        0xc ./vihal/armm/STM32/src/hwuart_stm32.o
 .text._ZN13THwUart_stm3211TryRecvCharEPc
                0x00000000       0x16 ./vihal/armm/STM32/src/hwuart_stm32.o
 .text._ZN13THwUart_stm3212SendFinishedEv
                0x00000000       0x12 ./vihal/armm/STM32/src/hwuart_stm32.o
 .text._ZN13THwUart_stm329DmaAssignEbP13THwDmaChannel
                0x00000000       0x24 ./vihal/armm/STM32/src/hwuart_stm32.o
 .text._ZN13THwUart_stm3212DmaStartSendEP14THwDmaTransfer
                0x00000000       0x26 ./vihal/armm/STM32/src/hwuart_stm32.o
 .text._ZN13THwUart_stm3212DmaStartRecvEP14THwDmaTransfer
                0x00000000       0x26 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x5e ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x94 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x35 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x57 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x97 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000      0x364 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000      0x104 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x43 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000      0x182 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x6a ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0xd5 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x3d ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000      0x137 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwuart_stm32.o
 .group         0x00000000       0x14 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0x8 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0x8 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0x8 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0x8 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000       0x14 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN14THwUsbCtrl_preD2Ev
                0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN14THwUsbCtrl_pre11HandleResetEv
                0x00000000        0x2 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN14THwUsbCtrl_pre11GetEndPointEh
                0x00000000        0x4 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN14THwUsbCtrl_pre9SetPullUpEb
                0x00000000        0x2 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN14THwUsbCtrl_pre21HandleEpTransferEventEhb
                0x00000000        0x4 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZL19set_epreg_rx_statusPVtt
                0x00000000       0x26 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZL19set_epreg_tx_statusPVtt
                0x00000000       0x26 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZL24set_epreg_static_contentPVtt
                0x00000000       0x14 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZL18clear_epreg_ctr_txPVt
                0x00000000       0x1a ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZL18clear_epreg_ctr_rxPVt
                0x00000000       0x12 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN16THwUsbCtrl_stm329SetPullUpEb
                0x00000000       0x28 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN16THwUsbCtrl_stm32D2Ev
                0x00000000       0x14 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN16THwUsbCtrl_stm32D0Ev
                0x00000000       0x1c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN14THwUsbCtrl_preD0Ev
                0x00000000       0x14 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN20THwUsbEndpoint_stm3213ConfigureHwEpEv
                0x00000000      0x104 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN20THwUsbEndpoint_stm3212ReadRecvDataEPvm
                0x00000000       0x50 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN20THwUsbEndpoint_stm3213StartSendDataEPvj
                0x00000000       0x5c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN20THwUsbEndpoint_stm327SendAckEv
                0x00000000       0x12 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN20THwUsbEndpoint_stm3210EnableRecvEv
                0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN20THwUsbEndpoint_stm3210FinishRecvEb
                0x00000000       0x18 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN20THwUsbEndpoint_stm3211DisableRecvEv
                0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN20THwUsbEndpoint_stm328StopSendEv
                0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN20THwUsbEndpoint_stm3210FinishSendEv
                0x00000000        0xa ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN20THwUsbEndpoint_stm325StallEv
                0x00000000       0x26 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN20THwUsbEndpoint_stm323NakEv
                0x00000000       0x26 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN20THwUsbEndpoint_stm3214IsSetupRequestEv
                0x00000000        0xa ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .rodata._ZN16THwUsbCtrl_stm329HandleIrqEv.str1.4
                0x00000000       0x3b ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN16THwUsbCtrl_stm329HandleIrqEv
                0x00000000      0x158 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN16THwUsbCtrl_stm3214ResetEndpointsEv
                0x00000000       0x26 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .text._ZN16THwUsbCtrl_stm326InitHwEv
                0x00000000       0x88 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .rodata._ZTV14THwUsbCtrl_pre
                0x00000000       0x20 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .rodata._ZTV16THwUsbCtrl_stm32
                0x00000000       0x20 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_info    0x00000000     0x1d7a ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_abbrev  0x00000000      0x528 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_loc     0x00000000      0x94b ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_aranges
                0x00000000      0x100 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_ranges  0x00000000      0x120 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000      0x37c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x5e ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x94 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x35 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000      0x17b ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x43 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x57 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x58 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000      0x182 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000      0x364 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x35 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x6a ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x52 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0xd5 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x3d ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000      0x137 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000      0x191 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x40 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x1e ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x34 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_macro   0x00000000       0x4c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_line    0x00000000      0xf16 ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_str     0x00000000    0x7c5ea ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .debug_frame   0x00000000      0x27c ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwusbctrl_stm32.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_info    0x00000000       0x68 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_abbrev  0x00000000       0x29 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_aranges
                0x00000000       0x18 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0xdb ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_line    0x00000000      0x245 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .debug_str     0x00000000    0x76768 ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .comment       0x00000000       0x4a ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .ARM.attributes
                0x00000000       0x2d ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./vihal/armm/STM32/src/stm32_utils.o
 .text          0x00000000        0x0 ./vihal/armm/STM32/src/stm32_utils.o
 .data          0x00000000        0x0 ./vihal/armm/STM32/src/stm32_utils.o
 .bss           0x00000000        0x0 ./vihal/armm/STM32/src/stm32_utils.o
 .text._Z30stm32_start_internal_hs_rc_oscv
                0x00000000       0x1a ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000      0xaf6 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000      0x34e ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000       0x10 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000       0x18 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000       0x2e ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000       0xdf ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000     0x1011 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000      0x11f ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000    0x12ae9 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000       0x22 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000       0x1c ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00000000       0x16 ./vihal/armm/STM32/src/stm32_utils.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .group         0x00000000        0xc ./src/board_pins.o
 .text          0x00000000        0x0 ./src/board_pins.o
 .data          0x00000000        0x0 ./src/board_pins.o
 .bss           0x00000000        0x0 ./src/board_pins.o
 .debug_macro   0x00000000      0xaf6 ./src/board_pins.o
 .debug_macro   0x00000000       0x22 ./src/board_pins.o
 .debug_macro   0x00000000      0x34e ./src/board_pins.o
 .debug_macro   0x00000000       0x10 ./src/board_pins.o
 .debug_macro   0x00000000       0x1c ./src/board_pins.o
 .debug_macro   0x00000000       0x18 ./src/board_pins.o
 .debug_macro   0x00000000       0x2e ./src/board_pins.o
 .debug_macro   0x00000000       0x1c ./src/board_pins.o
 .debug_macro   0x00000000       0x22 ./src/board_pins.o
 .debug_macro   0x00000000       0xdf ./src/board_pins.o
 .debug_macro   0x00000000     0x1011 ./src/board_pins.o
 .debug_macro   0x00000000      0x11f ./src/board_pins.o
 .debug_macro   0x00000000    0x12ae9 ./src/board_pins.o
 .debug_macro   0x00000000       0x22 ./src/board_pins.o
 .debug_macro   0x00000000       0x16 ./src/board_pins.o
 .debug_macro   0x00000000       0x1c ./src/board_pins.o
 .debug_macro   0x00000000       0x16 ./src/board_pins.o
 .debug_macro   0x00000000      0x18b ./src/board_pins.o
 .debug_macro   0x00000000       0x10 ./src/board_pins.o
 .debug_macro   0x00000000       0x16 ./src/board_pins.o
 .debug_macro   0x00000000       0x34 ./src/board_pins.o
 .debug_macro   0x00000000       0x10 ./src/board_pins.o
 .debug_macro   0x00000000       0x10 ./src/board_pins.o
 .debug_macro   0x00000000       0x58 ./src/board_pins.o
 .debug_macro   0x00000000       0x10 ./src/board_pins.o
 .debug_macro   0x00000000       0x10 ./src/board_pins.o
 .group         0x00000000        0xc ./src/lpm.o
 .text          0x00000000        0x0 ./src/lpm.o
 .data          0x00000000        0x0 ./src/lpm.o
 .bss           0x00000000        0x0 ./src/lpm.o
 .debug_info    0x00000000       0x21 ./src/lpm.o
 .debug_abbrev  0x00000000       0x13 ./src/lpm.o
 .debug_aranges
                0x00000000       0x18 ./src/lpm.o
 .debug_macro   0x00000000       0x11 ./src/lpm.o
 .debug_macro   0x00000000      0xaf6 ./src/lpm.o
 .debug_line    0x00000000       0x2f ./src/lpm.o
 .debug_str     0x00000000     0x2f95 ./src/lpm.o
 .comment       0x00000000       0x4a ./src/lpm.o
 .ARM.attributes
                0x00000000       0x2d ./src/lpm.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .group         0x00000000        0xc ./src/main.o
 .text          0x00000000        0x0 ./src/main.o
 .data          0x00000000        0x0 ./src/main.o
 .bss           0x00000000        0x0 ./src/main.o
 .debug_macro   0x00000000      0xaf6 ./src/main.o
 .debug_macro   0x00000000       0x22 ./src/main.o
 .debug_macro   0x00000000      0x34e ./src/main.o
 .debug_macro   0x00000000       0x10 ./src/main.o
 .debug_macro   0x00000000       0x1c ./src/main.o
 .debug_macro   0x00000000       0x18 ./src/main.o
 .debug_macro   0x00000000       0x2e ./src/main.o
 .debug_macro   0x00000000       0x1c ./src/main.o
 .debug_macro   0x00000000       0x22 ./src/main.o
 .debug_macro   0x00000000       0xdf ./src/main.o
 .debug_macro   0x00000000     0x1011 ./src/main.o
 .debug_macro   0x00000000      0x11f ./src/main.o
 .debug_macro   0x00000000    0x12ae9 ./src/main.o
 .debug_macro   0x00000000       0x22 ./src/main.o
 .debug_macro   0x00000000       0x16 ./src/main.o
 .debug_macro   0x00000000       0x1c ./src/main.o
 .debug_macro   0x00000000       0x16 ./src/main.o
 .debug_macro   0x00000000       0x16 ./src/main.o
 .debug_macro   0x00000000       0x34 ./src/main.o
 .debug_macro   0x00000000       0x10 ./src/main.o
 .debug_macro   0x00000000       0x10 ./src/main.o
 .debug_macro   0x00000000       0x58 ./src/main.o
 .debug_macro   0x00000000       0x10 ./src/main.o
 .debug_macro   0x00000000       0x10 ./src/main.o
 .debug_macro   0x00000000       0x4c ./src/main.o
 .debug_macro   0x00000000       0x16 ./src/main.o
 .debug_macro   0x00000000      0x191 ./src/main.o
 .debug_macro   0x00000000       0x10 ./src/main.o
 .debug_macro   0x00000000       0x16 ./src/main.o
 .debug_macro   0x00000000       0x10 ./src/main.o
 .debug_macro   0x00000000       0x10 ./src/main.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .group         0x00000000        0xc ./src/startup_armm.o
 .text          0x00000000        0x0 ./src/startup_armm.o
 .data          0x00000000        0x0 ./src/startup_armm.o
 .bss           0x00000000        0x0 ./src/startup_armm.o
 .debug_macro   0x00000000      0xaf6 ./src/startup_armm.o
 .debug_macro   0x00000000       0x22 ./src/startup_armm.o
 .debug_macro   0x00000000      0x34e ./src/startup_armm.o
 .debug_macro   0x00000000       0x10 ./src/startup_armm.o
 .debug_macro   0x00000000       0x1c ./src/startup_armm.o
 .debug_macro   0x00000000       0x18 ./src/startup_armm.o
 .debug_macro   0x00000000       0x2e ./src/startup_armm.o
 .debug_macro   0x00000000       0x1c ./src/startup_armm.o
 .debug_macro   0x00000000       0x22 ./src/startup_armm.o
 .debug_macro   0x00000000       0xdf ./src/startup_armm.o
 .debug_macro   0x00000000     0x1011 ./src/startup_armm.o
 .debug_macro   0x00000000      0x11f ./src/startup_armm.o
 .debug_macro   0x00000000    0x12ae9 ./src/startup_armm.o
 .debug_macro   0x00000000       0x22 ./src/startup_armm.o
 .debug_macro   0x00000000       0x16 ./src/startup_armm.o
 .debug_macro   0x00000000       0x1c ./src/startup_armm.o
 .debug_macro   0x00000000       0x16 ./src/startup_armm.o
 .group         0x00000000        0xc ./src/ts.o
 .text          0x00000000        0x0 ./src/ts.o
 .data          0x00000000        0x0 ./src/ts.o
 .bss           0x00000000        0x0 ./src/ts.o
 .debug_info    0x00000000       0x21 ./src/ts.o
 .debug_abbrev  0x00000000       0x13 ./src/ts.o
 .debug_aranges
                0x00000000       0x18 ./src/ts.o
 .debug_macro   0x00000000       0x11 ./src/ts.o
 .debug_macro   0x00000000      0xaf6 ./src/ts.o
 .debug_line    0x00000000       0x2e ./src/ts.o
 .debug_str     0x00000000     0x2f94 ./src/ts.o
 .comment       0x00000000       0x4a ./src/ts.o
 .ARM.attributes
                0x00000000       0x2d ./src/ts.o
 .text          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libstdc++_nano.a(del_op.o)
 .data          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libstdc++_nano.a(del_op.o)
 .bss           0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libstdc++_nano.a(del_op.o)
 .text._ZdlPv   0x00000000        0x4 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libstdc++_nano.a(del_op.o)
 .debug_frame   0x00000000       0x20 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libstdc++_nano.a(del_op.o)
 .ARM.attributes
                0x00000000       0x2d d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libstdc++_nano.a(del_op.o)
 .text          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-errno.o)
 .data          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-errno.o)
 .bss           0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-errno.o)
 .text.__errno  0x00000000        0xc d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-errno.o)
 .debug_frame   0x00000000       0x20 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-errno.o)
 .ARM.attributes
                0x00000000       0x2d d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-errno.o)
 .text          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-impure.o)
 .data          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-impure.o)
 .bss           0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-impure.o)
 .data._impure_ptr
                0x00000000        0x4 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-impure.o)
 .data.impure_data
                0x00000000       0x60 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-impure.o)
 .rodata._global_impure_ptr
                0x00000000        0x4 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-impure.o)
 .ARM.attributes
                0x00000000       0x2d d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-impure.o)
 .text          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-malloc.o)
 .data          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-malloc.o)
 .bss           0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-malloc.o)
 .text.malloc   0x00000000       0x10 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-malloc.o)
 .text.free     0x00000000       0x10 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-malloc.o)
 .debug_frame   0x00000000       0x30 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-malloc.o)
 .ARM.attributes
                0x00000000       0x2d d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-malloc.o)
 .text          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-memset.o)
 .data          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-memset.o)
 .bss           0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-memset.o)
 .text.memset   0x00000000       0x10 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-memset.o)
 .debug_frame   0x00000000       0x20 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-memset.o)
 .ARM.attributes
                0x00000000       0x2d d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-memset.o)
 .text          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-freer.o)
 .data          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-freer.o)
 .bss           0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-freer.o)
 .text._free_r  0x00000000       0x90 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-freer.o)
 .debug_frame   0x00000000       0x38 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-freer.o)
 .ARM.attributes
                0x00000000       0x2d d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-freer.o)
 .text          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-mallocr.o)
 .data          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-mallocr.o)
 .bss           0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-mallocr.o)
 .text.sbrk_aligned
                0x00000000       0x40 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-mallocr.o)
 .text._malloc_r
                0x00000000       0xe8 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-mallocr.o)
 .bss.__malloc_free_list
                0x00000000        0x4 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-mallocr.o)
 .bss.__malloc_sbrk_start
                0x00000000        0x4 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-mallocr.o)
 .debug_frame   0x00000000       0x4c d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-mallocr.o)
 .ARM.attributes
                0x00000000       0x2d d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-nano-mallocr.o)
 .text          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-sbrkr.o)
 .data          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-sbrkr.o)
 .bss           0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-sbrkr.o)
 .text._sbrk_r  0x00000000       0x20 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-sbrkr.o)
 .debug_frame   0x00000000       0x2c d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-sbrkr.o)
 .ARM.attributes
                0x00000000       0x2d d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-sbrkr.o)
 .text          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-mlock.o)
 .data          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-mlock.o)
 .bss           0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-mlock.o)
 .text.__malloc_lock
                0x00000000        0xc d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-mlock.o)
 .text.__malloc_unlock
                0x00000000        0xc d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-mlock.o)
 .debug_frame   0x00000000       0x30 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-mlock.o)
 .ARM.attributes
                0x00000000       0x2d d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-mlock.o)
 .text          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-reent.o)
 .data          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-reent.o)
 .bss           0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-reent.o)
 .text.cleanup_glue
                0x00000000       0x1a d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-reent.o)
 .text._reclaim_reent
                0x00000000       0xb8 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-reent.o)
 .bss.errno     0x00000000        0x4 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-reent.o)
 .debug_frame   0x00000000       0x5c d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-reent.o)
 .ARM.attributes
                0x00000000       0x2d d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-reent.o)
 .text          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .data          0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .bss           0x00000000        0x0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .text.__retarget_lock_init
                0x00000000        0x2 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .text.__retarget_lock_init_recursive
                0x00000000        0x2 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .text.__retarget_lock_close
                0x00000000        0x2 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .text.__retarget_lock_close_recursive
                0x00000000        0x2 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .text.__retarget_lock_acquire
                0x00000000        0x2 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .text.__retarget_lock_acquire_recursive
                0x00000000        0x2 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .text.__retarget_lock_try_acquire
                0x00000000        0x4 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .text.__retarget_lock_try_acquire_recursive
                0x00000000        0x4 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .text.__retarget_lock_release
                0x00000000        0x2 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .text.__retarget_lock_release_recursive
                0x00000000        0x2 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .bss.__lock___arc4random_mutex
                0x00000000        0x1 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .bss.__lock___at_quick_exit_mutex
                0x00000000        0x1 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .bss.__lock___atexit_recursive_mutex
                0x00000000        0x1 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .bss.__lock___dd_hash_mutex
                0x00000000        0x1 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .bss.__lock___env_recursive_mutex
                0x00000000        0x1 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .bss.__lock___malloc_recursive_mutex
                0x00000000        0x1 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .bss.__lock___sfp_recursive_mutex
                0x00000000        0x1 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .bss.__lock___sinit_recursive_mutex
                0x00000000        0x1 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .bss.__lock___tz_mutex
                0x00000000        0x1 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .debug_frame   0x00000000       0xb0 d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)
 .ARM.attributes
                0x00000000       0x2d d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a(lib_a-lock.o)

Memory Configuration

Name             Origin             Length             Attributes
FLASH            0x08000000         0x00080000         xr
RAM              0x20000008         0x0002fff8         xrw
RAM_SHARED       0x20030000         0x00002800         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD ./vihal/core/src/clockcnt.o
LOAD ./vihal/core/src/cppinit.o
LOAD ./vihal/core/src/generic_defs.o
LOAD ./vihal/core/src/hwadc.o
LOAD ./vihal/core/src/hwcan.o
LOAD ./vihal/core/src/hwdma.o
LOAD ./vihal/core/src/hweth.o
LOAD ./vihal/core/src/hwextirq.o
LOAD ./vihal/core/src/hwi2c.o
LOAD ./vihal/core/src/hwi2cslave.o
LOAD ./vihal/core/src/hwintflash.o
LOAD ./vihal/core/src/hwlcdctrl.o
LOAD ./vihal/core/src/hwpins.o
LOAD ./vihal/core/src/hwpwm.o
LOAD ./vihal/core/src/hwqspi.o
LOAD ./vihal/core/src/hwrtc.o
LOAD ./vihal/core/src/hwsdcard.o
LOAD ./vihal/core/src/hwsdram.o
LOAD ./vihal/core/src/hwspi.o
LOAD ./vihal/core/src/hwuart.o
LOAD ./vihal/core/src/hwusbctrl.o
LOAD ./vihal/core/src/mp_printf.o
LOAD ./vihal/core/src/system.o
LOAD ./vihal/armm/core/clockcnt.o
LOAD ./vihal/armm/core/swo.o
LOAD ./vihal/armm/core/vectors.o
LOAD ./vihal/armm/STM32/src/clockcnt_stm32.o
LOAD ./vihal/armm/STM32/src/hwadc_stm32.o
LOAD ./vihal/armm/STM32/src/hwcan_stm32.o
LOAD ./vihal/armm/STM32/src/hwcan_stm32_fd.o
LOAD ./vihal/armm/STM32/src/hwclk_stm32.o
LOAD ./vihal/armm/STM32/src/hwdma_stm32.o
LOAD ./vihal/armm/STM32/src/hwdma_stm32_mxb.o
LOAD ./vihal/armm/STM32/src/hweth_stm32.o
LOAD ./vihal/armm/STM32/src/hwextirq_stm32.o
LOAD ./vihal/armm/STM32/src/hwi2c_v1_stm32.o
LOAD ./vihal/armm/STM32/src/hwi2c_v2_stm32.o
LOAD ./vihal/armm/STM32/src/hwi2cslave_stm32_v1.o
LOAD ./vihal/armm/STM32/src/hwi2cslave_stm32_v2.o
LOAD ./vihal/armm/STM32/src/hwintflash_stm32.o
LOAD ./vihal/armm/STM32/src/hwlcdctrl_stm32.o
LOAD ./vihal/armm/STM32/src/hwpins_stm32.o
LOAD ./vihal/armm/STM32/src/hwpwm_stm32.o
LOAD ./vihal/armm/STM32/src/hwqspi_stm32.o
LOAD ./vihal/armm/STM32/src/hwrtc_stm32.o
LOAD ./vihal/armm/STM32/src/hwsdram_stm32.o
LOAD ./vihal/armm/STM32/src/hwspi_stm32.o
LOAD ./vihal/armm/STM32/src/hwuart_stm32.o
LOAD ./vihal/armm/STM32/src/hwusbctrl_stm32.o
LOAD ./vihal/armm/STM32/src/hwusbctrl_stm32_otg.o
LOAD ./vihal/armm/STM32/src/stm32_utils.o
LOAD ./src/board_pins.o
LOAD ./src/lpm.o
LOAD ./src/main.o
LOAD ./src/startup_armm.o
LOAD ./src/ts.o
LOAD d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libstdc++_nano.a
LOAD d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libm.a
START GROUP
LOAD d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7-m/nofp\libgcc.a
LOAD d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libg_nano.a
LOAD d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libc_nano.a
END GROUP
START GROUP
LOAD d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7-m/nofp\libgcc.a
LOAD d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libc_nano.a
END GROUP
                0x20030000                __stack = (ORIGIN (RAM) + LENGTH (RAM))
                0x00000400                __Main_Stack_Size = 0x400
                [!provide]                PROVIDE (_Main_Stack_Size = __Main_Stack_Size)
                0x2002fc00                __Main_Stack_Limit = (__stack - __Main_Stack_Size)
                [!provide]                PROVIDE (_Main_Stack_Limit = __Main_Stack_Limit)
                0x00000100                _Minimum_Stack_Size = 0x100
                [!provide]                PROVIDE (_Heap_Begin = _end_noinit)
                0x2002fc00                PROVIDE (_Heap_Limit = (__stack - __Main_Stack_Size))

.isr_vector     0x08000000      0x240
 FILL mask 0xff
                0x08000000                __vectors_start = ABSOLUTE (.)
 *(.isr_vector)
 .isr_vector    0x08000000      0x240 ./vihal/armm/core/vectors.o
                0x08000000                __isr_vectors
                0x08000240                __vectors_end = ABSOLUTE (.)

.resetentry     0x08000240       0xc8
 *(.resetentry)
 *(.startup)
 .startup       0x08000240       0xa4 ./vihal/core/src/cppinit.o
                0x08000240                memory_region_setup()
                0x08000294                __run_init_array()
                0x080002dc                cppinit()
 .startup       0x080002e4       0x24 ./src/startup_armm.o
                0x080002e4                soft_entry
                0x080002f4                cold_entry

.inits          0x08000308       0x74
                0x08000308                __data_regions_array_start = .
                0x08000308        0x4 LONG 0x8001ac4 LOADADDR (.data)
                0x0800030c        0x4 LONG 0x20000008 ADDR (.data)
                0x08000310        0x4 LONG 0x20000008 (ADDR (.data) + SIZEOF (.data))
                0x08000314        0x4 LONG 0x8001ac4 LOADADDR (.data_DTCRAM)
                0x08000318        0x4 LONG 0x20000008 ADDR (.data_DTCRAM)
                0x0800031c        0x4 LONG 0x20000008 (ADDR (.data_DTCRAM) + SIZEOF (.data_DTCRAM))
                0x08000320        0x4 LONG 0x8001ac4 LOADADDR (.data_ITCRAM)
                0x08000324        0x4 LONG 0x20000008 ADDR (.data_ITCRAM)
                0x08000328        0x4 LONG 0x20000008 (ADDR (.data_ITCRAM) + SIZEOF (.data_ITCRAM))
                0x0800032c        0x4 LONG 0x8001ac4 LOADADDR (.data_RAM2)
                0x08000330        0x4 LONG 0x20000008 ADDR (.data_RAM2)
                0x08000334        0x4 LONG 0x20000008 (ADDR (.data_RAM2) + SIZEOF (.data_RAM2))
                0x08000338        0x4 LONG 0x800037c LOADADDR (.text_ITCRAM)
                0x0800033c        0x4 LONG 0x20000008 ADDR (.text_ITCRAM)
                0x08000340        0x4 LONG 0x20000008 (ADDR (.text_ITCRAM) + SIZEOF (.text_ITCRAM))
                0x08000344        0x4 LONG 0x800037c LOADADDR (.text_DTCRAM)
                0x08000348        0x4 LONG 0x20000008 ADDR (.text_DTCRAM)
                0x0800034c        0x4 LONG 0x20000008 (ADDR (.text_DTCRAM) + SIZEOF (.text_DTCRAM))
                0x08000350        0x4 LONG 0x800037c LOADADDR (.text_RAM2)
                0x08000354        0x4 LONG 0x20000008 ADDR (.text_RAM2)
                0x08000358        0x4 LONG 0x20000008 (ADDR (.text_RAM2) + SIZEOF (.text_RAM2))
                0x0800035c                __data_regions_array_end = .
                0x0800035c                __bss_regions_array_start = .
                0x0800035c        0x4 LONG 0x20000008 ADDR (.bss)
                0x08000360        0x4 LONG 0x200000a8 (ADDR (.bss) + SIZEOF (.bss))
                0x08000364        0x4 LONG 0x20000008 ADDR (.bss_DTCRAM)
                0x08000368        0x4 LONG 0x20000008 (ADDR (.bss_DTCRAM) + SIZEOF (.bss_DTCRAM))
                0x0800036c        0x4 LONG 0x20000008 ADDR (.bss_ITCRAM)
                0x08000370        0x4 LONG 0x20000008 (ADDR (.bss_ITCRAM) + SIZEOF (.bss_ITCRAM))
                0x08000374        0x4 LONG 0x20000008 ADDR (.bss_RAM2)
                0x08000378        0x4 LONG 0x20000008 (ADDR (.bss_RAM2) + SIZEOF (.bss_RAM2))
                0x0800037c                __bss_regions_array_end = .

.text_ITCRAM    0x20000008        0x0 load address 0x0800037c
 *(.text_ITCRAM)

.text_DTCRAM    0x20000008        0x0 load address 0x0800037c
 *(.text_DTCRAM)

.text_RAM2      0x20000008        0x0 load address 0x0800037c
 *(.text_RAM2)

.text           0x0800037c     0x166c
 *(.init)
 *(.fini)
                0x0800037c                . = ALIGN (0x4)
                0x0800037c                PROVIDE (__preinit_array_start = .)
 *(.preinit_array_sysinit .preinit_array_sysinit.*)
 *(.preinit_array_platform .preinit_array_platform.*)
 *(.preinit_array .preinit_array.*)
                0x0800037c                PROVIDE (__preinit_array_end = .)
                0x0800037c                . = ALIGN (0x4)
                0x0800037c                PROVIDE (__init_array_start = .)
 *(SORT_BY_NAME(.init_array.*))
 *(.init_array)
 .init_array    0x0800037c        0x4 ./vihal/core/src/hwintflash.o
 .init_array    0x08000380        0x4 ./src/board_pins.o
                0x08000384                PROVIDE (__init_array_end = .)
                0x08000384                . = ALIGN (0x4)
                [!provide]                PROVIDE (__fini_array_start = .)
 *(SORT_BY_NAME(.fini_array.*))
 *(.fini_array)
                [!provide]                PROVIDE (__fini_array_end = .)
 *(.rela.iplt)
 *(.rela.plt)
 *(.text .text.*)
 .text._Z41__static_initialization_and_destruction_0ii
                0x08000384       0x3c ./vihal/core/src/hwintflash.o
 .text._GLOBAL__sub_I_hwintflash
                0x080003c0        0xe ./vihal/core/src/hwintflash.o
 .text._ZN7THwUart9printf_vaEPKcSt9__va_list
                0x080003ce       0x36 ./vihal/core/src/hwuart.o
                0x080003ce                THwUart::printf_va(char const*, std::__va_list)
 .text._ZN7THwUart6printfEPKcz
                0x08000404       0x1c ./vihal/core/src/hwuart.o
                0x08000404                THwUart::printf(char const*, ...)
 .text._ZL11_out_buffercPvjj
                0x08000420        0x8 ./vihal/core/src/mp_printf.o
 .text._ZL9_out_nullcPvjj
                0x08000428        0x2 ./vihal/core/src/mp_printf.o
 .text._ZL5_atoiPPKc
                0x0800042a       0x28 ./vihal/core/src/mp_printf.o
 .text._ZL8_out_revPFvcPvjjEPcjjPKcjjj
                0x08000452       0x7e ./vihal/core/src/mp_printf.o
 .text._ZL12_ntoa_formatPFvcPvjjEPcjjS2_jbjjjj
                0x080004d0      0x138 ./vihal/core/src/mp_printf.o
 .text._ZL10_ntoa_longPFvcPvjjEPcjjmbmjjj
                0x08000608       0x98 ./vihal/core/src/mp_printf.o
 .text._ZL10_vsnprintfPFvcPvjjEPcjPKcSt9__va_list
                0x080006a0      0x570 ./vihal/core/src/mp_printf.o
 .text.mp_vsnprintf
                0x08000c10       0x1c ./vihal/core/src/mp_printf.o
                0x08000c10                mp_vsnprintf
 .text._Z13clockcnt_initv
                0x08000c2c       0x20 ./vihal/armm/core/clockcnt.o
                0x08000c2c                clockcnt_init()
 .text._ZL12is_divisiblejj
                0x08000c4c       0x12 ./vihal/armm/STM32/src/hwclk_stm32.o
 .text._Z19hwclk_start_ext_oscj
                0x08000c5e       0x1a ./vihal/armm/STM32/src/hwclk_stm32.o
                0x08000c5e                hwclk_start_ext_osc(unsigned int)
 .text._Z21hwclk_prepare_hispeedj
                0x08000c78       0x58 ./vihal/armm/STM32/src/hwclk_stm32.o
                0x08000c78                hwclk_prepare_hispeed(unsigned int)
 .text._Z10hwclk_initjj
                0x08000cd0      0x1a0 ./vihal/armm/STM32/src/hwclk_stm32.o
                0x08000cd0                hwclk_init(unsigned int, unsigned int)
 .text._Z12hwlsclk_initb
                0x08000e70       0xbc ./vihal/armm/STM32/src/hwclk_stm32.o
                0x08000e70                hwlsclk_init(bool)
 .text._ZN16THwPinCtrl_stm3211GetGpioRegsEi
                0x08000f2c       0x10 ./vihal/armm/STM32/src/hwpins_stm32.o
                0x08000f2c                THwPinCtrl_stm32::GetGpioRegs(int)
 .text._ZN16THwPinCtrl_stm3214GpioPortEnableEi
                0x08000f3c       0x1a ./vihal/armm/STM32/src/hwpins_stm32.o
                0x08000f3c                THwPinCtrl_stm32::GpioPortEnable(int)
 .text._ZN16THwPinCtrl_stm328PinSetupEiij
                0x08000f56      0x146 ./vihal/armm/STM32/src/hwpins_stm32.o
                0x08000f56                THwPinCtrl_stm32::PinSetup(int, int, unsigned int)
 .text._ZN12THwRtc_stm324initEv
                0x0800109c       0xd0 ./vihal/armm/STM32/src/hwrtc_stm32.o
                0x0800109c                THwRtc_stm32::init()
 .text._ZN12THwRtc_stm3214setWakeupTimerEt
                0x0800116c       0x5c ./vihal/armm/STM32/src/hwrtc_stm32.o
                0x0800116c                THwRtc_stm32::setWakeupTimer(unsigned short)
 .text._ZN12THwRtc_stm3215enableWakeupIRQEv
                0x080011c8       0x58 ./vihal/armm/STM32/src/hwrtc_stm32.o
                0x080011c8                THwRtc_stm32::enableWakeupIRQ()
 .text._ZN12THwRtc_stm3214clearWakeupIRQEv
                0x08001220       0x24 ./vihal/armm/STM32/src/hwrtc_stm32.o
                0x08001220                THwRtc_stm32::clearWakeupIRQ()
 .text._ZN12THwRtc_stm3210convTr2IntERmRhS1_S1_
                0x08001244       0x40 ./vihal/armm/STM32/src/hwrtc_stm32.o
                0x08001244                THwRtc_stm32::convTr2Int(unsigned long&, unsigned char&, unsigned char&, unsigned char&)
 .text._ZN12THwRtc_stm3210convDr2IntERmRhS1_S1_
                0x08001284       0x40 ./vihal/armm/STM32/src/hwrtc_stm32.o
                0x08001284                THwRtc_stm32::convDr2Int(unsigned long&, unsigned char&, unsigned char&, unsigned char&)
 .text._ZN12THwRtc_stm327setTimeEN10THwRtc_pre6time_tERS1_
                0x080012c4      0x170 ./vihal/armm/STM32/src/hwrtc_stm32.o
                0x080012c4                THwRtc_stm32::setTime(THwRtc_pre::time_t, THwRtc_pre::time_t&)
 .text._ZN12THwRtc_stm327getTimeERN10THwRtc_pre6time_tE
                0x08001434       0x7c ./vihal/armm/STM32/src/hwrtc_stm32.o
                0x08001434                THwRtc_stm32::getTime(THwRtc_pre::time_t&)
 .text._ZN13THwUart_stm3211setBaudRateEi
                0x080014b0       0x5e ./vihal/armm/STM32/src/hwuart_stm32.o
                0x080014b0                THwUart_stm32::setBaudRate(int)
 *fill*         0x0800150e        0x2 
 .text._ZN13THwUart_stm324InitEi
                0x08001510      0x11c ./vihal/armm/STM32/src/hwuart_stm32.o
                0x08001510                THwUart_stm32::Init(int)
 .text._ZN13THwUart_stm3211TrySendCharEc
                0x0800162c       0x1c ./vihal/armm/STM32/src/hwuart_stm32.o
                0x0800162c                THwUart_stm32::TrySendChar(char)
 .text._Z15stm32_bus_speedh
                0x08001648        0xc ./vihal/armm/STM32/src/stm32_utils.o
                0x08001648                stm32_bus_speed(unsigned char)
 .text._Z41__static_initialization_and_destruction_0ii
                0x08001654       0x3c ./src/board_pins.o
 .text._Z15board_pins_initv
                0x08001690       0x34 ./src/board_pins.o
                0x08001690                board_pins_init()
 .text._GLOBAL__sub_I_conuart
                0x080016c4        0xe ./src/board_pins.o
 *fill*         0x080016d2        0x2 
 .text._start   0x080016d4      0x120 ./src/main.o
                0x080016d4                _start
 .text.IRQ_Handler_03
                0x080017f4      0x108 ./src/main.o
                0x080017f4                IRQ_Handler_03
 *(.text.unlikely .text.*_unlikely .text.unlikely.*)
 *(.text.exit .text.exit.*)
 *(.text.startup .text.startup.*)
 *(.text.hot .text.hot.*)
 *(SORT_BY_NAME(.text.sorted.*))
 *(.stub)
 *(.gnu.warning)
 *(.srodata .srodata.*)
 *(.rodata .rodata.* .constdata .constdata.* .gnu.linkonce.r.*)
 .rodata._start.str1.4
                0x080018fc       0xae ./src/main.o
 *fill*         0x080019aa        0x2 
 .rodata.IRQ_Handler_03.str1.4
                0x080019ac       0x3a ./src/main.o
 *(.ARM.extab* .gnu.linkonce.armextab.*)
 *(vtable)
 *(.eh_frame*)
 *(.gnu.linkonce.t.*)
 *(.glue_7)
 .glue_7        0x080019e6        0x0 linker stubs
 *(.glue_7t)
 .glue_7t       0x080019e6        0x0 linker stubs
 *(.gcc_except_table)
                0x080019e8                . = ALIGN (0x4)
 *fill*         0x080019e6        0x2 
 *crtbegin.o(.ctors)
 *(EXCLUDE_FILE(*crtend.o) .ctors)
 *(SORT_BY_NAME(.ctors.*))
 *crtend.o(.ctors)
                [!provide]                PROVIDE (__exidx_start = .)

.vfp11_veneer   0x080019e8        0x0
 .vfp11_veneer  0x080019e8        0x0 linker stubs

.v4_bx          0x080019e8        0x0
 .v4_bx         0x080019e8        0x0 linker stubs

.iplt           0x080019e8        0x0
 .iplt          0x080019e8        0x0 ./vihal/core/src/cppinit.o

.after_vectors  0x080019e8       0xdc
 .after_vectors
                0x080019e8       0xdc ./vihal/armm/core/vectors.o
                0x080019e8                IRQ_Handler_112
                0x080019e8                IRQ_Handler_180
                0x080019e8                IRQ_Handler_134
                0x080019e8                IRQ_Handler_61
                0x080019e8                IRQ_Handler_165
                0x080019e8                IRQ_Handler_36
                0x080019e8                IRQ_Handler_160
                0x080019e8                IRQ_Handler_185
                0x080019e8                IRQ_Handler_67
                0x080019e8                IRQ_Handler_129
                0x080019e8                IRQ_Handler_198
                0x080019e8                IRQ_Handler_190
                0x080019e8                IRQ_Handler_13
                0x080019e8                IRQ_Handler_50
                0x080019e8                IRQ_Handler_173
                0x080019e8                IRQ_Handler_126
                0x080019e8                IRQ_Handler_130
                0x080019e8                IRQ_Handler_28
                0x080019e8                IRQ_Handler_31
                0x080019e8                IRQ_Handler_04
                0x080019e8                IRQ_Handler_179
                0x080019e8                IRQ_Handler_71
                0x080019e8                IRQ_Handler_11
                0x080019e8                IRQ_Handler_54
                0x080019e8                IRQ_Handler_38
                0x080019e8                IRQ_Handler_21
                0x080019e8                IRQ_Handler_89
                0x080019e8                IRQ_Handler_105
                0x080019e8                IRQ_Handler_140
                0x080019e8                IRQ_Handler_148
                0x080019e8                IRQ_Handler_136
                0x080019e8                IRQ_Handler_177
                0x080019e8                IRQ_Handler_64
                0x080019e8                IRQ_Handler_69
                0x080019e8                IRQ_Handler_146
                0x080019e8                IRQ_Handler_162
                0x080019e8                IRQ_Handler_135
                0x080019e8                IRQ_Handler_169
                0x080019e8                IRQ_Handler_95
                0x080019e8                IRQ_Handler_43
                0x080019e8                IRQ_Handler_93
                0x080019e8                IRQ_Handler_147
                0x080019e8                IRQ_Handler_34
                0x080019e8                IRQ_Handler_163
                0x080019e8                IRQ_Handler_150
                0x080019e8                IRQ_Handler_113
                0x080019e8                IRQ_Handler_08
                0x080019e8                IRQ_Handler_14
                0x080019e8                IRQ_Handler_85
                0x080019e8                IRQ_Handler_170
                0x080019e8                IRQ_Handler_176
                0x080019e8                IRQ_Handler_51
                0x080019e8                IRQ_Handler_63
                0x080019e8                IRQ_Handler_109
                0x080019e8                IRQ_Handler_144
                0x080019e8                IRQ_Handler_81
                0x080019e8                IRQ_Handler_195
                0x080019e8                IRQ_Handler_166
                0x080019e8                IRQ_Handler_58
                0x080019e8                IRQ_Handler_120
                0x080019e8                IRQ_Handler_183
                0x080019e8                IRQ_Handler_191
                0x080019e8                IRQ_Handler_88
                0x080019e8                IRQ_Handler_90
                0x080019e8                IRQ_Handler_56
                0x080019e8                IRQ_Handler_138
                0x080019e8                IRQ_Handler_199
                0x080019e8                IRQ_Handler_102
                0x080019e8                IRQ_Handler_24
                0x080019e8                IRQ_Handler_97
                0x080019e8                IRQ_Handler_17
                0x080019e8                IRQ_Handler_128
                0x080019e8                IRQ_Handler_46
                0x080019e8                IRQ_Handler_153
                0x080019e8                IRQ_Handler_184
                0x080019e8                IRQ_Handler_116
                0x080019e8                IRQ_Handler_53
                0x080019e8                IRQ_Handler_76
                0x080019e8                IRQ_Handler_70
                0x080019e8                IRQ_Handler_80
                0x080019e8                IRQ_Handler_110
                0x080019e8                IRQ_Handler_108
                0x080019e8                IRQ_Handler_143
                0x080019e8                IRQ_Handler_12
                0x080019e8                IRQ_Handler_83
                0x080019e8                IRQ_Handler_192
                0x080019e8                IRQ_Handler_132
                0x080019e8                IRQ_Handler_30
                0x080019e8                IRQ_Handler_37
                0x080019e8                IRQ_Handler_106
                0x080019e8                IRQ_Handler_141
                0x080019e8                IRQ_Handler_103
                0x080019e8                IRQ_Handler_45
                0x080019e8                IRQ_Handler_188
                0x080019e8                IRQ_Handler_25
                0x080019e8                IRQ_Handler_196
                0x080019e8                IRQ_Handler_119
                0x080019e8                IRQ_Handler_68
                0x080019e8                IRQ_Handler_78
                0x080019e8                IRQ_Handler_156
                0x080019e8                IRQ_Handler_48
                0x080019e8                IRQ_Handler_164
                0x080019e8                IRQ_Handler_98
                0x080019e8                IRQ_Handler_39
                0x080019e8                IRQ_Handler_02
                0x080019e8                IRQ_Handler_137
                0x080019e8                IRQ_Handler_22
                0x080019e8                IRQ_Handler_65
                0x080019e8                Default_Handler
                0x080019e8                IRQ_Handler_32
                0x080019e8                IRQ_Handler_05
                0x080019e8                IRQ_Handler_133
                0x080019e8                IRQ_Handler_07
                0x080019e8                IRQ_Handler_62
                0x080019e8                IRQ_Handler_178
                0x080019e8                IRQ_Handler_125
                0x080019e8                IRQ_Handler_15
                0x080019e8                IRQ_Handler_52
                0x080019e8                IRQ_Handler_123
                0x080019e8                IRQ_Handler_104
                0x080019e8                IRQ_Handler_82
                0x080019e8                IRQ_Handler_174
                0x080019e8                IRQ_Handler_19
                0x080019e8                IRQ_Handler_23
                0x080019e8                IRQ_Handler_194
                0x080019e8                IRQ_Handler_96
                0x080019e8                IRQ_Handler_189
                0x080019e8                IRQ_Handler_66
                0x080019e8                IRQ_Handler_73
                0x080019e8                IRQ_Handler_79
                0x080019e8                IRQ_Handler_41
                0x080019e8                IRQ_Handler_40
                0x080019e8                IRQ_Handler_60
                0x080019e8                IRQ_Handler_181
                0x080019e8                IRQ_Handler_118
                0x080019e8                IRQ_Handler_186
                0x080019e8                IRQ_Handler_155
                0x080019e8                IRQ_Handler_20
                0x080019e8                IRQ_Handler_75
                0x080019e8                IRQ_Handler_175
                0x080019e8                IRQ_Handler_149
                0x080019e8                IRQ_Handler_00
                0x080019e8                IRQ_Handler_127
                0x080019e8                IRQ_Handler_47
                0x080019e8                IRQ_Handler_27
                0x080019e8                IRQ_Handler_59
                0x080019e8                IRQ_Handler_151
                0x080019e8                IRQ_Handler_114
                0x080019e8                IRQ_Handler_168
                0x080019e8                IRQ_Handler_10
                0x080019e8                IRQ_Handler_159
                0x080019e8                IRQ_Handler_29
                0x080019e8                IRQ_Handler_157
                0x080019e8                IRQ_Handler_124
                0x080019e8                IRQ_Handler_171
                0x080019e8                IRQ_Handler_72
                0x080019e8                IRQ_Handler_44
                0x080019e8                IRQ_Handler_84
                0x080019e8                IRQ_Handler_77
                0x080019e8                IRQ_Handler_158
                0x080019e8                IRQ_Handler_172
                0x080019e8                IRQ_Handler_94
                0x080019e8                IRQ_Handler_121
                0x080019e8                IRQ_Handler_161
                0x080019e8                IRQ_Handler_117
                0x080019e8                IRQ_Handler_167
                0x080019e8                IRQ_Handler_154
                0x080019e8                IRQ_Handler_01
                0x080019e8                IRQ_Handler_26
                0x080019e8                IRQ_Handler_42
                0x080019e8                IRQ_Handler_92
                0x080019e8                IRQ_Handler_152
                0x080019e8                IRQ_Handler_115
                0x080019e8                IRQ_Handler_49
                0x080019e8                IRQ_Handler_131
                0x080019e8                IRQ_Handler_197
                0x080019e8                IRQ_Handler_187
                0x080019e8                IRQ_Handler_99
                0x080019e8                IRQ_Handler_182
                0x080019e8                IRQ_Handler_145
                0x080019e8                IRQ_Handler_100
                0x080019e8                IRQ_Handler_35
                0x080019e8                IRQ_Handler_09
                0x080019e8                IRQ_Handler_57
                0x080019e8                IRQ_Handler_111
                0x080019e8                IRQ_Handler_86
                0x080019e8                IRQ_Handler_87
                0x080019e8                IRQ_Handler_33
                0x080019e8                IRQ_Handler_55
                0x080019e8                IRQ_Handler_107
                0x080019e8                IRQ_Handler_142
                0x080019e8                IRQ_Handler_06
                0x080019e8                IRQ_Handler_139
                0x080019e8                IRQ_Handler_193
                0x080019e8                IRQ_Handler_18
                0x080019e8                IRQ_Handler_16
                0x080019e8                IRQ_Handler_91
                0x080019e8                IRQ_Handler_122
                0x080019e8                IRQ_Handler_101
                0x080019e8                IRQ_Handler_74
                0x08001a00                NMI_Handler
                0x08001a18                HardFault_Handler
                0x08001a30                BusFault_Handler
                0x08001a48                UsageFault_Handler
                0x08001a60                SVC_Handler
                0x08001a78                PendSV_Handler
                0x08001a90                MemManage_Handler
                0x08001aa8                DebugMon_Handler
                0x08001ac0                SysTick_Handler

.rel.dyn        0x08001ac4        0x0
 .rel.iplt      0x08001ac4        0x0 ./vihal/core/src/cppinit.o

.ARM.exidx
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x08001ac4                . = ALIGN (0x4)
                0x08001ac4                _etext = .
                0x08001ac4                __etext = .

.data_DTCRAM    0x20000008        0x0 load address 0x08001ac4
 *(.data_DTCRAM)

.data_ITCRAM    0x20000008        0x0 load address 0x08001ac4
 *(.data_ITCRAM)

.data_RAM2      0x20000008        0x0 load address 0x08001ac4
 *(.data_RAM2)

.data           0x20000008        0x0 load address 0x08001ac4
 *(.data_begin .data_begin.*)
 *(.data .data.* .gnu.linkonce.d.*)
 *(.data_end .data_end.*)
 *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
 *(.srodata.cst16)
 *(.srodata.cst8)
 *(.srodata.cst4)
 *(.srodata.cst2)
 *(.srodata .srodata.*)
 *(.sdata .sdata.* .gnu.linkonce.s.*)
 *(.tdata .tdata.* .gnu.linkonce.td.*)
                0x20000008                . = ALIGN (0x4)
                0x08001ac4                __app_image_end = (LOADADDR (.data) + SIZEOF (.data))
                0x20000808                __global_pointer$ = (ADDR (.data) + 0x800)

.igot.plt       0x20000008        0x0 load address 0x08001ac4
 .igot.plt      0x20000008        0x0 ./vihal/core/src/cppinit.o

.bss_DTCRAM     0x20000008        0x0 load address 0x08001ac4
 *(.bss_DTCRAM)

.bss_ITCRAM     0x20000008        0x0 load address 0x08001ac4
 *(.bss_ITCRAM)

.bss_RAM2       0x20000008        0x0 load address 0x08001ac4
 *(.bss_RAM2)

.bss            0x20000008       0xa0 load address 0x08001ac4
 *(.bss_begin .bss_begin.*)
 *(.bss .bss.*)
 .bss.hwintflash
                0x20000008       0x5c ./vihal/core/src/hwintflash.o
                0x20000008                hwintflash
 .bss.hwpinctrl
                0x20000064        0x1 ./vihal/core/src/hwpins.o
                0x20000064                hwpinctrl
 *fill*         0x20000065        0x3 
 .bss.conuart   0x20000068       0x28 ./src/board_pins.o
                0x20000068                conuart
 .bss.gRtc      0x20000090       0x14 ./src/main.o
                0x20000090                gRtc
 .bss.hbcounter
                0x200000a4        0x4 ./src/main.o
                0x200000a4                hbcounter
 *(.gnu.linkonce.b.*)
 *(COMMON)
 *(.bss_end .bss_end.*)
 *(.dynsbss)
 *(.sbss .sbss.* .gnu.linkonce.sb.*)
 *(.scommon)
 *(.dynbss)

.noinit_DTCRAM
 *(.noinit_DTCRAM)

.noinit_ITCRAM
 *(.noinit_ITCRAM)

.noinit_RAM2
 *(.noinit_RAM2)

.noinit         0x200000a8        0x4 load address 0x08001ac4
                0x200000a8                _noinit = .
 *(.noinit .noinit.*)
 .noinit        0x200000a8        0x4 ./vihal/core/src/generic_defs.o
                0x200000a8                SystemCoreClock
                0x200000ac                . = ALIGN (0x4)
                0x200000ac                _end_noinit = .
                [!provide]                PROVIDE (end = _end_noinit)
                [!provide]                PROVIDE (_end = _end_noinit)
                0x200000ac                PROVIDE (__end = _end_noinit)
                [!provide]                PROVIDE (__end__ = _end_noinit)

._check_stack   0x200000ac      0x100 load address 0x08001ac4
                0x200001ac                . = (. + _Minimum_Stack_Size)
 *fill*         0x200000ac      0x100 

DISCARD
 libc.a(*)
 libm.a(*)
 libgcc.a(*)

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.stab.excl
 *(.stab.excl)

.stab.exclstr
 *(.stab.exclstr)

.stab.index
 *(.stab.index)

.stab.indexstr
 *(.stab.indexstr)

.comment        0x00000000       0x49
 *(.comment)
 .comment       0x00000000       0x49 ./vihal/core/src/cppinit.o
                                 0x4a (size before relaxing)
 .comment       0x00000049       0x4a ./vihal/core/src/generic_defs.o
 .comment       0x00000049       0x4a ./vihal/core/src/hwintflash.o
 .comment       0x00000049       0x4a ./vihal/core/src/hwpins.o
 .comment       0x00000049       0x4a ./vihal/core/src/hwuart.o
 .comment       0x00000049       0x4a ./vihal/core/src/mp_printf.o
 .comment       0x00000049       0x4a ./vihal/armm/core/clockcnt.o
 .comment       0x00000049       0x4a ./vihal/armm/core/vectors.o
 .comment       0x00000049       0x4a ./vihal/armm/STM32/src/hwclk_stm32.o
 .comment       0x00000049       0x4a ./vihal/armm/STM32/src/hwpins_stm32.o
 .comment       0x00000049       0x4a ./vihal/armm/STM32/src/hwrtc_stm32.o
 .comment       0x00000049       0x4a ./vihal/armm/STM32/src/hwuart_stm32.o
 .comment       0x00000049       0x4a ./vihal/armm/STM32/src/stm32_utils.o
 .comment       0x00000049       0x4a ./src/board_pins.o
 .comment       0x00000049       0x4a ./src/main.o
 .comment       0x00000049       0x4a ./src/startup_armm.o

.ARM.attributes
                0x00000000       0x2d
 .ARM.attributes
                0x00000000       0x2d ./vihal/core/src/cppinit.o
 .ARM.attributes
                0x0000002d       0x2d ./vihal/core/src/generic_defs.o
 .ARM.attributes
                0x0000005a       0x2d ./vihal/core/src/hwintflash.o
 .ARM.attributes
                0x00000087       0x2d ./vihal/core/src/hwpins.o
 .ARM.attributes
                0x000000b4       0x2d ./vihal/core/src/hwuart.o
 .ARM.attributes
                0x000000e1       0x2d ./vihal/core/src/mp_printf.o
 .ARM.attributes
                0x0000010e       0x2d ./vihal/armm/core/clockcnt.o
 .ARM.attributes
                0x0000013b       0x2d ./vihal/armm/core/vectors.o
 .ARM.attributes
                0x00000168       0x2d ./vihal/armm/STM32/src/hwclk_stm32.o
 .ARM.attributes
                0x00000195       0x2d ./vihal/armm/STM32/src/hwpins_stm32.o
 .ARM.attributes
                0x000001c2       0x2d ./vihal/armm/STM32/src/hwrtc_stm32.o
 .ARM.attributes
                0x000001ef       0x2d ./vihal/armm/STM32/src/hwuart_stm32.o
 .ARM.attributes
                0x0000021c       0x2d ./vihal/armm/STM32/src/stm32_utils.o
 .ARM.attributes
                0x00000249       0x2d ./src/board_pins.o
 .ARM.attributes
                0x00000276       0x2d ./src/main.o
 .ARM.attributes
                0x000002a3       0x2d ./src/startup_armm.o

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x00000000      0x428
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0x30 ./vihal/core/src/cppinit.o
 .debug_aranges
                0x00000030       0x18 ./vihal/core/src/generic_defs.o
 .debug_aranges
                0x00000048       0x58 ./vihal/core/src/hwintflash.o
 .debug_aranges
                0x000000a0       0x40 ./vihal/core/src/hwpins.o
 .debug_aranges
                0x000000e0       0x38 ./vihal/core/src/hwuart.o
 .debug_aranges
                0x00000118       0x70 ./vihal/core/src/mp_printf.o
 .debug_aranges
                0x00000188       0x20 ./vihal/armm/core/clockcnt.o
 .debug_aranges
                0x000001a8       0x68 ./vihal/armm/core/vectors.o
 .debug_aranges
                0x00000210       0x40 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_aranges
                0x00000250       0x68 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_aranges
                0x000002b8       0x68 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_aranges
                0x00000320       0x60 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_aranges
                0x00000380       0x28 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_aranges
                0x000003a8       0x30 ./src/board_pins.o
 .debug_aranges
                0x000003d8       0x28 ./src/main.o
 .debug_aranges
                0x00000400       0x28 ./src/startup_armm.o

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x00000000     0x9f7c
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000      0x2ca ./vihal/core/src/cppinit.o
 .debug_info    0x000002ca       0x43 ./vihal/core/src/generic_defs.o
 .debug_info    0x0000030d     0x119c ./vihal/core/src/hwintflash.o
 .debug_info    0x000014a9      0xa08 ./vihal/core/src/hwpins.o
 .debug_info    0x00001eb1      0xa6a ./vihal/core/src/hwuart.o
 .debug_info    0x0000291b      0xdd8 ./vihal/core/src/mp_printf.o
 .debug_info    0x000036f3      0x25e ./vihal/armm/core/clockcnt.o
 .debug_info    0x00003951      0x2d3 ./vihal/armm/core/vectors.o
 .debug_info    0x00003c24      0xa63 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_info    0x00004687      0xc80 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_info    0x00005307     0x183d ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_info    0x00006b44      0xf11 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_info    0x00007a55      0x466 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_info    0x00007ebb      0xc4a ./src/board_pins.o
 .debug_info    0x00008b05     0x1384 ./src/main.o
 .debug_info    0x00009e89       0xf3 ./src/startup_armm.o

.debug_abbrev   0x00000000     0x20c2
 *(.debug_abbrev)
 .debug_abbrev  0x00000000      0x15d ./vihal/core/src/cppinit.o
 .debug_abbrev  0x0000015d       0x40 ./vihal/core/src/generic_defs.o
 .debug_abbrev  0x0000019d      0x2a3 ./vihal/core/src/hwintflash.o
 .debug_abbrev  0x00000440      0x295 ./vihal/core/src/hwpins.o
 .debug_abbrev  0x000006d5      0x298 ./vihal/core/src/hwuart.o
 .debug_abbrev  0x0000096d      0x358 ./vihal/core/src/mp_printf.o
 .debug_abbrev  0x00000cc5       0xa7 ./vihal/armm/core/clockcnt.o
 .debug_abbrev  0x00000d6c      0x12b ./vihal/armm/core/vectors.o
 .debug_abbrev  0x00000e97      0x1fb ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_abbrev  0x00001092      0x2a9 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_abbrev  0x0000133b      0x3f4 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_abbrev  0x0000172f      0x2ba ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_abbrev  0x000019e9      0x105 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_abbrev  0x00001aee      0x277 ./src/board_pins.o
 .debug_abbrev  0x00001d65      0x2cb ./src/main.o
 .debug_abbrev  0x00002030       0x92 ./src/startup_armm.o

.debug_line     0x00000000     0x53ba
 *(.debug_line)
 .debug_line    0x00000000      0x3f4 ./vihal/core/src/cppinit.o
 .debug_line    0x000003f4       0x5e ./vihal/core/src/generic_defs.o
 .debug_line    0x00000452      0x635 ./vihal/core/src/hwintflash.o
 .debug_line    0x00000a87      0x38e ./vihal/core/src/hwpins.o
 .debug_line    0x00000e15      0x640 ./vihal/core/src/hwuart.o
 .debug_line    0x00001455      0xc22 ./vihal/core/src/mp_printf.o
 .debug_line    0x00002077      0x27f ./vihal/armm/core/clockcnt.o
 .debug_line    0x000022f6      0x46a ./vihal/armm/core/vectors.o
 .debug_line    0x00002760      0x661 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_line    0x00002dc1      0x630 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_line    0x000033f1      0x956 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_line    0x00003d47      0x8dd ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_line    0x00004624      0x292 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_line    0x000048b6      0x35c ./src/board_pins.o
 .debug_line    0x00004c12      0x516 ./src/main.o
 .debug_line    0x00005128      0x292 ./src/startup_armm.o

.debug_frame    0x00000000      0x8a4
 *(.debug_frame)
 .debug_frame   0x00000000       0x60 ./vihal/core/src/cppinit.o
 .debug_frame   0x00000060       0xe0 ./vihal/core/src/hwintflash.o
 .debug_frame   0x00000140       0x88 ./vihal/core/src/hwpins.o
 .debug_frame   0x000001c8       0x8c ./vihal/core/src/hwuart.o
 .debug_frame   0x00000254      0x180 ./vihal/core/src/mp_printf.o
 .debug_frame   0x000003d4       0x20 ./vihal/armm/core/clockcnt.o
 .debug_frame   0x000003f4       0xb0 ./vihal/armm/core/vectors.o
 .debug_frame   0x000004a4       0x70 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_frame   0x00000514       0xd0 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_frame   0x000005e4       0xd8 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_frame   0x000006bc       0xe0 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_frame   0x0000079c       0x30 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_frame   0x000007cc       0x50 ./src/board_pins.o
 .debug_frame   0x0000081c       0x48 ./src/main.o
 .debug_frame   0x00000864       0x40 ./src/startup_armm.o

.debug_str      0x00000000    0x7d9ca
 *(.debug_str)
 .debug_str     0x00000000     0x63d9 ./vihal/core/src/cppinit.o
                               0x661a (size before relaxing)
 .debug_str     0x000063d9      0x108 ./vihal/core/src/generic_defs.o
                               0x309b (size before relaxing)
 .debug_str     0x000064e1    0x742b3 ./vihal/core/src/hwintflash.o
                              0x77f53 (size before relaxing)
 .debug_str     0x0007a794      0x4e9 ./vihal/core/src/hwpins.o
                              0x77268 (size before relaxing)
 .debug_str     0x0007ac7d     0x15f2 ./vihal/core/src/hwuart.o
                              0x7b171 (size before relaxing)
 .debug_str     0x0007c26f      0x2de ./vihal/core/src/mp_printf.o
                              0x76f0d (size before relaxing)
 .debug_str     0x0007c54d      0x164 ./vihal/armm/core/clockcnt.o
                              0x768c8 (size before relaxing)
 .debug_str     0x0007c6b1      0x11a ./vihal/armm/core/vectors.o
                              0x7688a (size before relaxing)
 .debug_str     0x0007c7cb      0x3a5 ./vihal/armm/STM32/src/hwclk_stm32.o
                              0x76c3e (size before relaxing)
 .debug_str     0x0007cb70       0xab ./vihal/armm/STM32/src/hwpins_stm32.o
                              0x773e9 (size before relaxing)
 .debug_str     0x0007cc1b      0x95d ./vihal/armm/STM32/src/hwrtc_stm32.o
                              0x77422 (size before relaxing)
 .debug_str     0x0007d578      0x138 ./vihal/armm/STM32/src/hwuart_stm32.o
                              0x7b390 (size before relaxing)
 .debug_str     0x0007d6b0       0x7b ./vihal/armm/STM32/src/stm32_utils.o
                              0x76ac7 (size before relaxing)
 .debug_str     0x0007d72b       0xdd ./src/board_pins.o
                              0x77a19 (size before relaxing)
 .debug_str     0x0007d808      0x16d ./src/main.o
                              0x77fc8 (size before relaxing)
 .debug_str     0x0007d975       0x55 ./src/startup_armm.o
                              0x767c4 (size before relaxing)

.debug_loc      0x00000000     0x388e
 *(.debug_loc)
 .debug_loc     0x00000000      0x264 ./vihal/core/src/cppinit.o
 .debug_loc     0x00000264      0x47f ./vihal/core/src/hwintflash.o
 .debug_loc     0x000006e3      0x2a8 ./vihal/core/src/hwpins.o
 .debug_loc     0x0000098b      0x197 ./vihal/core/src/hwuart.o
 .debug_loc     0x00000b22     0x101b ./vihal/core/src/mp_printf.o
 .debug_loc     0x00001b3d      0x444 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_loc     0x00001f81      0x698 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_loc     0x00002619      0xb68 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_loc     0x00003181      0x633 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_loc     0x000037b4       0x25 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_loc     0x000037d9       0x90 ./src/board_pins.o
 .debug_loc     0x00003869       0x25 ./src/main.o

.debug_macinfo
 *(.debug_macinfo)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.debug_pubtypes
 *(.debug_pubtypes)

.debug_ranges   0x00000000      0x430
 *(.debug_ranges)
 .debug_ranges  0x00000000       0x50 ./vihal/core/src/cppinit.o
 .debug_ranges  0x00000050       0x48 ./vihal/core/src/hwintflash.o
 .debug_ranges  0x00000098       0x30 ./vihal/core/src/hwpins.o
 .debug_ranges  0x000000c8       0x28 ./vihal/core/src/hwuart.o
 .debug_ranges  0x000000f0      0x128 ./vihal/core/src/mp_printf.o
 .debug_ranges  0x00000218       0x10 ./vihal/armm/core/clockcnt.o
 .debug_ranges  0x00000228       0x58 ./vihal/armm/core/vectors.o
 .debug_ranges  0x00000280       0x30 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_ranges  0x000002b0       0x58 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_ranges  0x00000308       0x70 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_ranges  0x00000378       0x50 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_ranges  0x000003c8       0x18 ./vihal/armm/STM32/src/stm32_utils.o
 .debug_ranges  0x000003e0       0x20 ./src/board_pins.o
 .debug_ranges  0x00000400       0x18 ./src/main.o
 .debug_ranges  0x00000418       0x18 ./src/startup_armm.o

.debug_macro    0x00000000     0x1fd3
 *(.debug_macro)
 .debug_macro   0x00000000      0x13d ./vihal/core/src/cppinit.o
 .debug_macro   0x0000013d       0x22 ./vihal/core/src/cppinit.o
 .debug_macro   0x0000015f       0x5e ./vihal/core/src/cppinit.o
 .debug_macro   0x000001bd       0x18 ./vihal/core/src/cppinit.o
 .debug_macro   0x000001d5       0x94 ./vihal/core/src/cppinit.o
 .debug_macro   0x00000269       0x35 ./vihal/core/src/cppinit.o
 .debug_macro   0x0000029e       0x34 ./vihal/core/src/cppinit.o
 .debug_macro   0x000002d2       0x57 ./vihal/core/src/cppinit.o
 .debug_macro   0x00000329      0x17b ./vihal/core/src/cppinit.o
 .debug_macro   0x000004a4      0x364 ./vihal/core/src/cppinit.o
 .debug_macro   0x00000808       0x10 ./vihal/core/src/cppinit.o
 .debug_macro   0x00000818       0x16 ./vihal/core/src/cppinit.o
 .debug_macro   0x0000082e       0x43 ./vihal/core/src/cppinit.o
 .debug_macro   0x00000871       0x34 ./vihal/core/src/cppinit.o
 .debug_macro   0x000008a5       0x6a ./vihal/core/src/cppinit.o
 .debug_macro   0x0000090f       0x1c ./vihal/core/src/cppinit.o
 .debug_macro   0x0000092b       0x52 ./vihal/core/src/cppinit.o
 .debug_macro   0x0000097d       0x22 ./vihal/core/src/cppinit.o
 .debug_macro   0x0000099f       0x10 ./vihal/core/src/cppinit.o
 .debug_macro   0x000009af       0x52 ./vihal/core/src/cppinit.o
 .debug_macro   0x00000a01       0xd5 ./vihal/core/src/cppinit.o
 .debug_macro   0x00000ad6       0x1c ./vihal/core/src/cppinit.o
 .debug_macro   0x00000af2       0x3d ./vihal/core/src/cppinit.o
 .debug_macro   0x00000b2f       0x1a ./vihal/core/src/generic_defs.o
 .debug_macro   0x00000b49      0x1a7 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000cf0       0x2e ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000d1e       0x10 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000d2e       0x16 ./vihal/core/src/hwintflash.o
 .debug_macro   0x00000d44      0x102 ./vihal/core/src/hwpins.o
 .debug_macro   0x00000e46      0x2d8 ./vihal/core/src/hwuart.o
 .debug_macro   0x0000111e      0x15a ./vihal/core/src/mp_printf.o
 .debug_macro   0x00001278       0x16 ./vihal/core/src/mp_printf.o
 .debug_macro   0x0000128e       0x16 ./vihal/core/src/mp_printf.o
 .debug_macro   0x000012a4       0xee ./vihal/armm/core/clockcnt.o
 .debug_macro   0x00001392       0x10 ./vihal/armm/core/clockcnt.o
 .debug_macro   0x000013a2       0xdb ./vihal/armm/core/vectors.o
 .debug_macro   0x0000147d       0xf2 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x0000156f       0x16 ./vihal/armm/STM32/src/hwclk_stm32.o
 .debug_macro   0x00001585      0x108 ./vihal/armm/STM32/src/hwpins_stm32.o
 .debug_macro   0x0000168d      0x107 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x00001794       0x10 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x000017a4       0x10 ./vihal/armm/STM32/src/hwrtc_stm32.o
 .debug_macro   0x000017b4      0x2d3 ./vihal/armm/STM32/src/hwuart_stm32.o
 .debug_macro   0x00001a87       0xea ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00001b71       0x2e ./vihal/armm/STM32/src/stm32_utils.o
 .debug_macro   0x00001b9f      0x17c ./src/board_pins.o
 .debug_macro   0x00001d1b      0x1d3 ./src/main.o
 .debug_macro   0x00001eee       0xe5 ./src/startup_armm.o

.debug_addr
 *(.debug_addr)

.gnu.attributes
 *(.gnu.attributes)

/DISCARD/
 *(.note.GNU-stack)
 *(.gnu_debuglink)
 *(.gnu.lto_*)
OUTPUT(rolloCon.elf elf32-littlearm)
LOAD linker stubs
LOAD d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libc.a
LOAD d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/../../../../arm-none-eabi/lib/thumb/v7-m/nofp\libm.a
LOAD d:/programme/gcc-arm-none-eabi-10.3-2021.10/bin/../lib/gcc/arm-none-eabi/10.3.1/thumb/v7-m/nofp\libgcc.a
