
AIQ172115012026STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fb0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  08005180  08005180  00006180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005568  08005568  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005568  08005568  00006568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005570  08005570  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005570  08005570  00006570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005574  08005574  00006574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005578  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  2000005c  080055d4  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  080055d4  00007274  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ada0  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001904  00000000  00000000  00011e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009e8  00000000  00000000  00013730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007d3  00000000  00000000  00014118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002180c  00000000  00000000  000148eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d2d1  00000000  00000000  000360f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cba95  00000000  00000000  000433c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010ee5d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f68  00000000  00000000  0010eea0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009c  00000000  00000000  00111e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005168 	.word	0x08005168

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08005168 	.word	0x08005168

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_dmul>:
 80002c0:	b570      	push	{r4, r5, r6, lr}
 80002c2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002c6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ce:	bf1d      	ittte	ne
 80002d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002d4:	ea94 0f0c 	teqne	r4, ip
 80002d8:	ea95 0f0c 	teqne	r5, ip
 80002dc:	f000 f8de 	bleq	800049c <__aeabi_dmul+0x1dc>
 80002e0:	442c      	add	r4, r5
 80002e2:	ea81 0603 	eor.w	r6, r1, r3
 80002e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002f2:	bf18      	it	ne
 80002f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000300:	d038      	beq.n	8000374 <__aeabi_dmul+0xb4>
 8000302:	fba0 ce02 	umull	ip, lr, r0, r2
 8000306:	f04f 0500 	mov.w	r5, #0
 800030a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800030e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000312:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000316:	f04f 0600 	mov.w	r6, #0
 800031a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800031e:	f09c 0f00 	teq	ip, #0
 8000322:	bf18      	it	ne
 8000324:	f04e 0e01 	orrne.w	lr, lr, #1
 8000328:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800032c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000330:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000334:	d204      	bcs.n	8000340 <__aeabi_dmul+0x80>
 8000336:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800033a:	416d      	adcs	r5, r5
 800033c:	eb46 0606 	adc.w	r6, r6, r6
 8000340:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000344:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000348:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800034c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000350:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000354:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000358:	bf88      	it	hi
 800035a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800035e:	d81e      	bhi.n	800039e <__aeabi_dmul+0xde>
 8000360:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000378:	ea46 0101 	orr.w	r1, r6, r1
 800037c:	ea40 0002 	orr.w	r0, r0, r2
 8000380:	ea81 0103 	eor.w	r1, r1, r3
 8000384:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000388:	bfc2      	ittt	gt
 800038a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800038e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000392:	bd70      	popgt	{r4, r5, r6, pc}
 8000394:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000398:	f04f 0e00 	mov.w	lr, #0
 800039c:	3c01      	subs	r4, #1
 800039e:	f300 80ab 	bgt.w	80004f8 <__aeabi_dmul+0x238>
 80003a2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003a6:	bfde      	ittt	le
 80003a8:	2000      	movle	r0, #0
 80003aa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd70      	pople	{r4, r5, r6, pc}
 80003b0:	f1c4 0400 	rsb	r4, r4, #0
 80003b4:	3c20      	subs	r4, #32
 80003b6:	da35      	bge.n	8000424 <__aeabi_dmul+0x164>
 80003b8:	340c      	adds	r4, #12
 80003ba:	dc1b      	bgt.n	80003f4 <__aeabi_dmul+0x134>
 80003bc:	f104 0414 	add.w	r4, r4, #20
 80003c0:	f1c4 0520 	rsb	r5, r4, #32
 80003c4:	fa00 f305 	lsl.w	r3, r0, r5
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f205 	lsl.w	r2, r1, r5
 80003d0:	ea40 0002 	orr.w	r0, r0, r2
 80003d4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e0:	fa21 f604 	lsr.w	r6, r1, r4
 80003e4:	eb42 0106 	adc.w	r1, r2, r6
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 040c 	rsb	r4, r4, #12
 80003f8:	f1c4 0520 	rsb	r5, r4, #32
 80003fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000400:	fa20 f005 	lsr.w	r0, r0, r5
 8000404:	fa01 f204 	lsl.w	r2, r1, r4
 8000408:	ea40 0002 	orr.w	r0, r0, r2
 800040c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000410:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000414:	f141 0100 	adc.w	r1, r1, #0
 8000418:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800041c:	bf08      	it	eq
 800041e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000422:	bd70      	pop	{r4, r5, r6, pc}
 8000424:	f1c4 0520 	rsb	r5, r4, #32
 8000428:	fa00 f205 	lsl.w	r2, r0, r5
 800042c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000430:	fa20 f304 	lsr.w	r3, r0, r4
 8000434:	fa01 f205 	lsl.w	r2, r1, r5
 8000438:	ea43 0302 	orr.w	r3, r3, r2
 800043c:	fa21 f004 	lsr.w	r0, r1, r4
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000444:	fa21 f204 	lsr.w	r2, r1, r4
 8000448:	ea20 0002 	bic.w	r0, r0, r2
 800044c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000450:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000454:	bf08      	it	eq
 8000456:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800045a:	bd70      	pop	{r4, r5, r6, pc}
 800045c:	f094 0f00 	teq	r4, #0
 8000460:	d10f      	bne.n	8000482 <__aeabi_dmul+0x1c2>
 8000462:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000466:	0040      	lsls	r0, r0, #1
 8000468:	eb41 0101 	adc.w	r1, r1, r1
 800046c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000470:	bf08      	it	eq
 8000472:	3c01      	subeq	r4, #1
 8000474:	d0f7      	beq.n	8000466 <__aeabi_dmul+0x1a6>
 8000476:	ea41 0106 	orr.w	r1, r1, r6
 800047a:	f095 0f00 	teq	r5, #0
 800047e:	bf18      	it	ne
 8000480:	4770      	bxne	lr
 8000482:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000486:	0052      	lsls	r2, r2, #1
 8000488:	eb43 0303 	adc.w	r3, r3, r3
 800048c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000490:	bf08      	it	eq
 8000492:	3d01      	subeq	r5, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1c6>
 8000496:	ea43 0306 	orr.w	r3, r3, r6
 800049a:	4770      	bx	lr
 800049c:	ea94 0f0c 	teq	r4, ip
 80004a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004a4:	bf18      	it	ne
 80004a6:	ea95 0f0c 	teqne	r5, ip
 80004aa:	d00c      	beq.n	80004c6 <__aeabi_dmul+0x206>
 80004ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004b0:	bf18      	it	ne
 80004b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004b6:	d1d1      	bne.n	800045c <__aeabi_dmul+0x19c>
 80004b8:	ea81 0103 	eor.w	r1, r1, r3
 80004bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004c0:	f04f 0000 	mov.w	r0, #0
 80004c4:	bd70      	pop	{r4, r5, r6, pc}
 80004c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ca:	bf06      	itte	eq
 80004cc:	4610      	moveq	r0, r2
 80004ce:	4619      	moveq	r1, r3
 80004d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d4:	d019      	beq.n	800050a <__aeabi_dmul+0x24a>
 80004d6:	ea94 0f0c 	teq	r4, ip
 80004da:	d102      	bne.n	80004e2 <__aeabi_dmul+0x222>
 80004dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004e0:	d113      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004e2:	ea95 0f0c 	teq	r5, ip
 80004e6:	d105      	bne.n	80004f4 <__aeabi_dmul+0x234>
 80004e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ec:	bf1c      	itt	ne
 80004ee:	4610      	movne	r0, r2
 80004f0:	4619      	movne	r1, r3
 80004f2:	d10a      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004f4:	ea81 0103 	eor.w	r1, r1, r3
 80004f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004fc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd70      	pop	{r4, r5, r6, pc}
 800050a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800050e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000512:	bd70      	pop	{r4, r5, r6, pc}

08000514 <__aeabi_drsub>:
 8000514:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000518:	e002      	b.n	8000520 <__adddf3>
 800051a:	bf00      	nop

0800051c <__aeabi_dsub>:
 800051c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000520 <__adddf3>:
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000526:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800052a:	ea94 0f05 	teq	r4, r5
 800052e:	bf08      	it	eq
 8000530:	ea90 0f02 	teqeq	r0, r2
 8000534:	bf1f      	itttt	ne
 8000536:	ea54 0c00 	orrsne.w	ip, r4, r0
 800053a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800053e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000542:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000546:	f000 80e2 	beq.w	800070e <__adddf3+0x1ee>
 800054a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800054e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000552:	bfb8      	it	lt
 8000554:	426d      	neglt	r5, r5
 8000556:	dd0c      	ble.n	8000572 <__adddf3+0x52>
 8000558:	442c      	add	r4, r5
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	ea82 0000 	eor.w	r0, r2, r0
 8000566:	ea83 0101 	eor.w	r1, r3, r1
 800056a:	ea80 0202 	eor.w	r2, r0, r2
 800056e:	ea81 0303 	eor.w	r3, r1, r3
 8000572:	2d36      	cmp	r5, #54	@ 0x36
 8000574:	bf88      	it	hi
 8000576:	bd30      	pophi	{r4, r5, pc}
 8000578:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800057c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000580:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000584:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000588:	d002      	beq.n	8000590 <__adddf3+0x70>
 800058a:	4240      	negs	r0, r0
 800058c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000590:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000594:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000598:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800059c:	d002      	beq.n	80005a4 <__adddf3+0x84>
 800059e:	4252      	negs	r2, r2
 80005a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005a4:	ea94 0f05 	teq	r4, r5
 80005a8:	f000 80a7 	beq.w	80006fa <__adddf3+0x1da>
 80005ac:	f1a4 0401 	sub.w	r4, r4, #1
 80005b0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005b4:	db0d      	blt.n	80005d2 <__adddf3+0xb2>
 80005b6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005ba:	fa22 f205 	lsr.w	r2, r2, r5
 80005be:	1880      	adds	r0, r0, r2
 80005c0:	f141 0100 	adc.w	r1, r1, #0
 80005c4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005c8:	1880      	adds	r0, r0, r2
 80005ca:	fa43 f305 	asr.w	r3, r3, r5
 80005ce:	4159      	adcs	r1, r3
 80005d0:	e00e      	b.n	80005f0 <__adddf3+0xd0>
 80005d2:	f1a5 0520 	sub.w	r5, r5, #32
 80005d6:	f10e 0e20 	add.w	lr, lr, #32
 80005da:	2a01      	cmp	r2, #1
 80005dc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e0:	bf28      	it	cs
 80005e2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005e6:	fa43 f305 	asr.w	r3, r3, r5
 80005ea:	18c0      	adds	r0, r0, r3
 80005ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	d507      	bpl.n	8000606 <__adddf3+0xe6>
 80005f6:	f04f 0e00 	mov.w	lr, #0
 80005fa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005fe:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000602:	eb6e 0101 	sbc.w	r1, lr, r1
 8000606:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800060a:	d31b      	bcc.n	8000644 <__adddf3+0x124>
 800060c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000610:	d30c      	bcc.n	800062c <__adddf3+0x10c>
 8000612:	0849      	lsrs	r1, r1, #1
 8000614:	ea5f 0030 	movs.w	r0, r0, rrx
 8000618:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800061c:	f104 0401 	add.w	r4, r4, #1
 8000620:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000624:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000628:	f080 809a 	bcs.w	8000760 <__adddf3+0x240>
 800062c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000630:	bf08      	it	eq
 8000632:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000636:	f150 0000 	adcs.w	r0, r0, #0
 800063a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063e:	ea41 0105 	orr.w	r1, r1, r5
 8000642:	bd30      	pop	{r4, r5, pc}
 8000644:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000648:	4140      	adcs	r0, r0
 800064a:	eb41 0101 	adc.w	r1, r1, r1
 800064e:	3c01      	subs	r4, #1
 8000650:	bf28      	it	cs
 8000652:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000656:	d2e9      	bcs.n	800062c <__adddf3+0x10c>
 8000658:	f091 0f00 	teq	r1, #0
 800065c:	bf04      	itt	eq
 800065e:	4601      	moveq	r1, r0
 8000660:	2000      	moveq	r0, #0
 8000662:	fab1 f381 	clz	r3, r1
 8000666:	bf08      	it	eq
 8000668:	3320      	addeq	r3, #32
 800066a:	f1a3 030b 	sub.w	r3, r3, #11
 800066e:	f1b3 0220 	subs.w	r2, r3, #32
 8000672:	da0c      	bge.n	800068e <__adddf3+0x16e>
 8000674:	320c      	adds	r2, #12
 8000676:	dd08      	ble.n	800068a <__adddf3+0x16a>
 8000678:	f102 0c14 	add.w	ip, r2, #20
 800067c:	f1c2 020c 	rsb	r2, r2, #12
 8000680:	fa01 f00c 	lsl.w	r0, r1, ip
 8000684:	fa21 f102 	lsr.w	r1, r1, r2
 8000688:	e00c      	b.n	80006a4 <__adddf3+0x184>
 800068a:	f102 0214 	add.w	r2, r2, #20
 800068e:	bfd8      	it	le
 8000690:	f1c2 0c20 	rsble	ip, r2, #32
 8000694:	fa01 f102 	lsl.w	r1, r1, r2
 8000698:	fa20 fc0c 	lsr.w	ip, r0, ip
 800069c:	bfdc      	itt	le
 800069e:	ea41 010c 	orrle.w	r1, r1, ip
 80006a2:	4090      	lslle	r0, r2
 80006a4:	1ae4      	subs	r4, r4, r3
 80006a6:	bfa2      	ittt	ge
 80006a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006ac:	4329      	orrge	r1, r5
 80006ae:	bd30      	popge	{r4, r5, pc}
 80006b0:	ea6f 0404 	mvn.w	r4, r4
 80006b4:	3c1f      	subs	r4, #31
 80006b6:	da1c      	bge.n	80006f2 <__adddf3+0x1d2>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc0e      	bgt.n	80006da <__adddf3+0x1ba>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0220 	rsb	r2, r4, #32
 80006c4:	fa20 f004 	lsr.w	r0, r0, r4
 80006c8:	fa01 f302 	lsl.w	r3, r1, r2
 80006cc:	ea40 0003 	orr.w	r0, r0, r3
 80006d0:	fa21 f304 	lsr.w	r3, r1, r4
 80006d4:	ea45 0103 	orr.w	r1, r5, r3
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f1c4 040c 	rsb	r4, r4, #12
 80006de:	f1c4 0220 	rsb	r2, r4, #32
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ea:	ea40 0003 	orr.w	r0, r0, r3
 80006ee:	4629      	mov	r1, r5
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	fa21 f004 	lsr.w	r0, r1, r4
 80006f6:	4629      	mov	r1, r5
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f094 0f00 	teq	r4, #0
 80006fe:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000702:	bf06      	itte	eq
 8000704:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000708:	3401      	addeq	r4, #1
 800070a:	3d01      	subne	r5, #1
 800070c:	e74e      	b.n	80005ac <__adddf3+0x8c>
 800070e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000712:	bf18      	it	ne
 8000714:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000718:	d029      	beq.n	800076e <__adddf3+0x24e>
 800071a:	ea94 0f05 	teq	r4, r5
 800071e:	bf08      	it	eq
 8000720:	ea90 0f02 	teqeq	r0, r2
 8000724:	d005      	beq.n	8000732 <__adddf3+0x212>
 8000726:	ea54 0c00 	orrs.w	ip, r4, r0
 800072a:	bf04      	itt	eq
 800072c:	4619      	moveq	r1, r3
 800072e:	4610      	moveq	r0, r2
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	ea91 0f03 	teq	r1, r3
 8000736:	bf1e      	ittt	ne
 8000738:	2100      	movne	r1, #0
 800073a:	2000      	movne	r0, #0
 800073c:	bd30      	popne	{r4, r5, pc}
 800073e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000742:	d105      	bne.n	8000750 <__adddf3+0x230>
 8000744:	0040      	lsls	r0, r0, #1
 8000746:	4149      	adcs	r1, r1
 8000748:	bf28      	it	cs
 800074a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800074e:	bd30      	pop	{r4, r5, pc}
 8000750:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000754:	bf3c      	itt	cc
 8000756:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800075a:	bd30      	popcc	{r4, r5, pc}
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000760:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000764:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd30      	pop	{r4, r5, pc}
 800076e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000772:	bf1a      	itte	ne
 8000774:	4619      	movne	r1, r3
 8000776:	4610      	movne	r0, r2
 8000778:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800077c:	bf1c      	itt	ne
 800077e:	460b      	movne	r3, r1
 8000780:	4602      	movne	r2, r0
 8000782:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000786:	bf06      	itte	eq
 8000788:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800078c:	ea91 0f03 	teqeq	r1, r3
 8000790:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000794:	bd30      	pop	{r4, r5, pc}
 8000796:	bf00      	nop

08000798 <__aeabi_ui2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ac:	f04f 0500 	mov.w	r5, #0
 80007b0:	f04f 0100 	mov.w	r1, #0
 80007b4:	e750      	b.n	8000658 <__adddf3+0x138>
 80007b6:	bf00      	nop

080007b8 <__aeabi_i2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007cc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007d0:	bf48      	it	mi
 80007d2:	4240      	negmi	r0, r0
 80007d4:	f04f 0100 	mov.w	r1, #0
 80007d8:	e73e      	b.n	8000658 <__adddf3+0x138>
 80007da:	bf00      	nop

080007dc <__aeabi_f2d>:
 80007dc:	0042      	lsls	r2, r0, #1
 80007de:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ea:	bf1f      	itttt	ne
 80007ec:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007f0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007f4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007f8:	4770      	bxne	lr
 80007fa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007fe:	bf08      	it	eq
 8000800:	4770      	bxeq	lr
 8000802:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000806:	bf04      	itt	eq
 8000808:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800080c:	4770      	bxeq	lr
 800080e:	b530      	push	{r4, r5, lr}
 8000810:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000814:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000818:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800081c:	e71c      	b.n	8000658 <__adddf3+0x138>
 800081e:	bf00      	nop

08000820 <__aeabi_ul2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f04f 0500 	mov.w	r5, #0
 800082e:	e00a      	b.n	8000846 <__aeabi_l2d+0x16>

08000830 <__aeabi_l2d>:
 8000830:	ea50 0201 	orrs.w	r2, r0, r1
 8000834:	bf08      	it	eq
 8000836:	4770      	bxeq	lr
 8000838:	b530      	push	{r4, r5, lr}
 800083a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800083e:	d502      	bpl.n	8000846 <__aeabi_l2d+0x16>
 8000840:	4240      	negs	r0, r0
 8000842:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000846:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800084a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800084e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000852:	f43f aed8 	beq.w	8000606 <__adddf3+0xe6>
 8000856:	f04f 0203 	mov.w	r2, #3
 800085a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800085e:	bf18      	it	ne
 8000860:	3203      	addne	r2, #3
 8000862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000866:	bf18      	it	ne
 8000868:	3203      	addne	r2, #3
 800086a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800086e:	f1c2 0320 	rsb	r3, r2, #32
 8000872:	fa00 fc03 	lsl.w	ip, r0, r3
 8000876:	fa20 f002 	lsr.w	r0, r0, r2
 800087a:	fa01 fe03 	lsl.w	lr, r1, r3
 800087e:	ea40 000e 	orr.w	r0, r0, lr
 8000882:	fa21 f102 	lsr.w	r1, r1, r2
 8000886:	4414      	add	r4, r2
 8000888:	e6bd      	b.n	8000606 <__adddf3+0xe6>
 800088a:	bf00      	nop

0800088c <__aeabi_d2iz>:
 800088c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000890:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000894:	d215      	bcs.n	80008c2 <__aeabi_d2iz+0x36>
 8000896:	d511      	bpl.n	80008bc <__aeabi_d2iz+0x30>
 8000898:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800089c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008a0:	d912      	bls.n	80008c8 <__aeabi_d2iz+0x3c>
 80008a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80008b2:	fa23 f002 	lsr.w	r0, r3, r2
 80008b6:	bf18      	it	ne
 80008b8:	4240      	negne	r0, r0
 80008ba:	4770      	bx	lr
 80008bc:	f04f 0000 	mov.w	r0, #0
 80008c0:	4770      	bx	lr
 80008c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008c6:	d105      	bne.n	80008d4 <__aeabi_d2iz+0x48>
 80008c8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80008cc:	bf08      	it	eq
 80008ce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop

080008dc <__aeabi_uldivmod>:
 80008dc:	b953      	cbnz	r3, 80008f4 <__aeabi_uldivmod+0x18>
 80008de:	b94a      	cbnz	r2, 80008f4 <__aeabi_uldivmod+0x18>
 80008e0:	2900      	cmp	r1, #0
 80008e2:	bf08      	it	eq
 80008e4:	2800      	cmpeq	r0, #0
 80008e6:	bf1c      	itt	ne
 80008e8:	f04f 31ff 	movne.w	r1, #4294967295
 80008ec:	f04f 30ff 	movne.w	r0, #4294967295
 80008f0:	f000 b988 	b.w	8000c04 <__aeabi_idiv0>
 80008f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008fc:	f000 f806 	bl	800090c <__udivmoddi4>
 8000900:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000904:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000908:	b004      	add	sp, #16
 800090a:	4770      	bx	lr

0800090c <__udivmoddi4>:
 800090c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000910:	9d08      	ldr	r5, [sp, #32]
 8000912:	468e      	mov	lr, r1
 8000914:	4604      	mov	r4, r0
 8000916:	4688      	mov	r8, r1
 8000918:	2b00      	cmp	r3, #0
 800091a:	d14a      	bne.n	80009b2 <__udivmoddi4+0xa6>
 800091c:	428a      	cmp	r2, r1
 800091e:	4617      	mov	r7, r2
 8000920:	d962      	bls.n	80009e8 <__udivmoddi4+0xdc>
 8000922:	fab2 f682 	clz	r6, r2
 8000926:	b14e      	cbz	r6, 800093c <__udivmoddi4+0x30>
 8000928:	f1c6 0320 	rsb	r3, r6, #32
 800092c:	fa01 f806 	lsl.w	r8, r1, r6
 8000930:	fa20 f303 	lsr.w	r3, r0, r3
 8000934:	40b7      	lsls	r7, r6
 8000936:	ea43 0808 	orr.w	r8, r3, r8
 800093a:	40b4      	lsls	r4, r6
 800093c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000940:	fa1f fc87 	uxth.w	ip, r7
 8000944:	fbb8 f1fe 	udiv	r1, r8, lr
 8000948:	0c23      	lsrs	r3, r4, #16
 800094a:	fb0e 8811 	mls	r8, lr, r1, r8
 800094e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000952:	fb01 f20c 	mul.w	r2, r1, ip
 8000956:	429a      	cmp	r2, r3
 8000958:	d909      	bls.n	800096e <__udivmoddi4+0x62>
 800095a:	18fb      	adds	r3, r7, r3
 800095c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000960:	f080 80ea 	bcs.w	8000b38 <__udivmoddi4+0x22c>
 8000964:	429a      	cmp	r2, r3
 8000966:	f240 80e7 	bls.w	8000b38 <__udivmoddi4+0x22c>
 800096a:	3902      	subs	r1, #2
 800096c:	443b      	add	r3, r7
 800096e:	1a9a      	subs	r2, r3, r2
 8000970:	b2a3      	uxth	r3, r4
 8000972:	fbb2 f0fe 	udiv	r0, r2, lr
 8000976:	fb0e 2210 	mls	r2, lr, r0, r2
 800097a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800097e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000982:	459c      	cmp	ip, r3
 8000984:	d909      	bls.n	800099a <__udivmoddi4+0x8e>
 8000986:	18fb      	adds	r3, r7, r3
 8000988:	f100 32ff 	add.w	r2, r0, #4294967295
 800098c:	f080 80d6 	bcs.w	8000b3c <__udivmoddi4+0x230>
 8000990:	459c      	cmp	ip, r3
 8000992:	f240 80d3 	bls.w	8000b3c <__udivmoddi4+0x230>
 8000996:	443b      	add	r3, r7
 8000998:	3802      	subs	r0, #2
 800099a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800099e:	eba3 030c 	sub.w	r3, r3, ip
 80009a2:	2100      	movs	r1, #0
 80009a4:	b11d      	cbz	r5, 80009ae <__udivmoddi4+0xa2>
 80009a6:	40f3      	lsrs	r3, r6
 80009a8:	2200      	movs	r2, #0
 80009aa:	e9c5 3200 	strd	r3, r2, [r5]
 80009ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009b2:	428b      	cmp	r3, r1
 80009b4:	d905      	bls.n	80009c2 <__udivmoddi4+0xb6>
 80009b6:	b10d      	cbz	r5, 80009bc <__udivmoddi4+0xb0>
 80009b8:	e9c5 0100 	strd	r0, r1, [r5]
 80009bc:	2100      	movs	r1, #0
 80009be:	4608      	mov	r0, r1
 80009c0:	e7f5      	b.n	80009ae <__udivmoddi4+0xa2>
 80009c2:	fab3 f183 	clz	r1, r3
 80009c6:	2900      	cmp	r1, #0
 80009c8:	d146      	bne.n	8000a58 <__udivmoddi4+0x14c>
 80009ca:	4573      	cmp	r3, lr
 80009cc:	d302      	bcc.n	80009d4 <__udivmoddi4+0xc8>
 80009ce:	4282      	cmp	r2, r0
 80009d0:	f200 8105 	bhi.w	8000bde <__udivmoddi4+0x2d2>
 80009d4:	1a84      	subs	r4, r0, r2
 80009d6:	eb6e 0203 	sbc.w	r2, lr, r3
 80009da:	2001      	movs	r0, #1
 80009dc:	4690      	mov	r8, r2
 80009de:	2d00      	cmp	r5, #0
 80009e0:	d0e5      	beq.n	80009ae <__udivmoddi4+0xa2>
 80009e2:	e9c5 4800 	strd	r4, r8, [r5]
 80009e6:	e7e2      	b.n	80009ae <__udivmoddi4+0xa2>
 80009e8:	2a00      	cmp	r2, #0
 80009ea:	f000 8090 	beq.w	8000b0e <__udivmoddi4+0x202>
 80009ee:	fab2 f682 	clz	r6, r2
 80009f2:	2e00      	cmp	r6, #0
 80009f4:	f040 80a4 	bne.w	8000b40 <__udivmoddi4+0x234>
 80009f8:	1a8a      	subs	r2, r1, r2
 80009fa:	0c03      	lsrs	r3, r0, #16
 80009fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a00:	b280      	uxth	r0, r0
 8000a02:	b2bc      	uxth	r4, r7
 8000a04:	2101      	movs	r1, #1
 8000a06:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a0a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a12:	fb04 f20c 	mul.w	r2, r4, ip
 8000a16:	429a      	cmp	r2, r3
 8000a18:	d907      	bls.n	8000a2a <__udivmoddi4+0x11e>
 8000a1a:	18fb      	adds	r3, r7, r3
 8000a1c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a20:	d202      	bcs.n	8000a28 <__udivmoddi4+0x11c>
 8000a22:	429a      	cmp	r2, r3
 8000a24:	f200 80e0 	bhi.w	8000be8 <__udivmoddi4+0x2dc>
 8000a28:	46c4      	mov	ip, r8
 8000a2a:	1a9b      	subs	r3, r3, r2
 8000a2c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a30:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a34:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a38:	fb02 f404 	mul.w	r4, r2, r4
 8000a3c:	429c      	cmp	r4, r3
 8000a3e:	d907      	bls.n	8000a50 <__udivmoddi4+0x144>
 8000a40:	18fb      	adds	r3, r7, r3
 8000a42:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a46:	d202      	bcs.n	8000a4e <__udivmoddi4+0x142>
 8000a48:	429c      	cmp	r4, r3
 8000a4a:	f200 80ca 	bhi.w	8000be2 <__udivmoddi4+0x2d6>
 8000a4e:	4602      	mov	r2, r0
 8000a50:	1b1b      	subs	r3, r3, r4
 8000a52:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a56:	e7a5      	b.n	80009a4 <__udivmoddi4+0x98>
 8000a58:	f1c1 0620 	rsb	r6, r1, #32
 8000a5c:	408b      	lsls	r3, r1
 8000a5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a62:	431f      	orrs	r7, r3
 8000a64:	fa0e f401 	lsl.w	r4, lr, r1
 8000a68:	fa20 f306 	lsr.w	r3, r0, r6
 8000a6c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a70:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a74:	4323      	orrs	r3, r4
 8000a76:	fa00 f801 	lsl.w	r8, r0, r1
 8000a7a:	fa1f fc87 	uxth.w	ip, r7
 8000a7e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a82:	0c1c      	lsrs	r4, r3, #16
 8000a84:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a88:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a8c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a90:	45a6      	cmp	lr, r4
 8000a92:	fa02 f201 	lsl.w	r2, r2, r1
 8000a96:	d909      	bls.n	8000aac <__udivmoddi4+0x1a0>
 8000a98:	193c      	adds	r4, r7, r4
 8000a9a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a9e:	f080 809c 	bcs.w	8000bda <__udivmoddi4+0x2ce>
 8000aa2:	45a6      	cmp	lr, r4
 8000aa4:	f240 8099 	bls.w	8000bda <__udivmoddi4+0x2ce>
 8000aa8:	3802      	subs	r0, #2
 8000aaa:	443c      	add	r4, r7
 8000aac:	eba4 040e 	sub.w	r4, r4, lr
 8000ab0:	fa1f fe83 	uxth.w	lr, r3
 8000ab4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ab8:	fb09 4413 	mls	r4, r9, r3, r4
 8000abc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ac0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ac4:	45a4      	cmp	ip, r4
 8000ac6:	d908      	bls.n	8000ada <__udivmoddi4+0x1ce>
 8000ac8:	193c      	adds	r4, r7, r4
 8000aca:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ace:	f080 8082 	bcs.w	8000bd6 <__udivmoddi4+0x2ca>
 8000ad2:	45a4      	cmp	ip, r4
 8000ad4:	d97f      	bls.n	8000bd6 <__udivmoddi4+0x2ca>
 8000ad6:	3b02      	subs	r3, #2
 8000ad8:	443c      	add	r4, r7
 8000ada:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ade:	eba4 040c 	sub.w	r4, r4, ip
 8000ae2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ae6:	4564      	cmp	r4, ip
 8000ae8:	4673      	mov	r3, lr
 8000aea:	46e1      	mov	r9, ip
 8000aec:	d362      	bcc.n	8000bb4 <__udivmoddi4+0x2a8>
 8000aee:	d05f      	beq.n	8000bb0 <__udivmoddi4+0x2a4>
 8000af0:	b15d      	cbz	r5, 8000b0a <__udivmoddi4+0x1fe>
 8000af2:	ebb8 0203 	subs.w	r2, r8, r3
 8000af6:	eb64 0409 	sbc.w	r4, r4, r9
 8000afa:	fa04 f606 	lsl.w	r6, r4, r6
 8000afe:	fa22 f301 	lsr.w	r3, r2, r1
 8000b02:	431e      	orrs	r6, r3
 8000b04:	40cc      	lsrs	r4, r1
 8000b06:	e9c5 6400 	strd	r6, r4, [r5]
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	e74f      	b.n	80009ae <__udivmoddi4+0xa2>
 8000b0e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b12:	0c01      	lsrs	r1, r0, #16
 8000b14:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b18:	b280      	uxth	r0, r0
 8000b1a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b1e:	463b      	mov	r3, r7
 8000b20:	4638      	mov	r0, r7
 8000b22:	463c      	mov	r4, r7
 8000b24:	46b8      	mov	r8, r7
 8000b26:	46be      	mov	lr, r7
 8000b28:	2620      	movs	r6, #32
 8000b2a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b2e:	eba2 0208 	sub.w	r2, r2, r8
 8000b32:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b36:	e766      	b.n	8000a06 <__udivmoddi4+0xfa>
 8000b38:	4601      	mov	r1, r0
 8000b3a:	e718      	b.n	800096e <__udivmoddi4+0x62>
 8000b3c:	4610      	mov	r0, r2
 8000b3e:	e72c      	b.n	800099a <__udivmoddi4+0x8e>
 8000b40:	f1c6 0220 	rsb	r2, r6, #32
 8000b44:	fa2e f302 	lsr.w	r3, lr, r2
 8000b48:	40b7      	lsls	r7, r6
 8000b4a:	40b1      	lsls	r1, r6
 8000b4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b50:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b54:	430a      	orrs	r2, r1
 8000b56:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b5a:	b2bc      	uxth	r4, r7
 8000b5c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b60:	0c11      	lsrs	r1, r2, #16
 8000b62:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b66:	fb08 f904 	mul.w	r9, r8, r4
 8000b6a:	40b0      	lsls	r0, r6
 8000b6c:	4589      	cmp	r9, r1
 8000b6e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b72:	b280      	uxth	r0, r0
 8000b74:	d93e      	bls.n	8000bf4 <__udivmoddi4+0x2e8>
 8000b76:	1879      	adds	r1, r7, r1
 8000b78:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b7c:	d201      	bcs.n	8000b82 <__udivmoddi4+0x276>
 8000b7e:	4589      	cmp	r9, r1
 8000b80:	d81f      	bhi.n	8000bc2 <__udivmoddi4+0x2b6>
 8000b82:	eba1 0109 	sub.w	r1, r1, r9
 8000b86:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b8a:	fb09 f804 	mul.w	r8, r9, r4
 8000b8e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b92:	b292      	uxth	r2, r2
 8000b94:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b98:	4542      	cmp	r2, r8
 8000b9a:	d229      	bcs.n	8000bf0 <__udivmoddi4+0x2e4>
 8000b9c:	18ba      	adds	r2, r7, r2
 8000b9e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ba2:	d2c4      	bcs.n	8000b2e <__udivmoddi4+0x222>
 8000ba4:	4542      	cmp	r2, r8
 8000ba6:	d2c2      	bcs.n	8000b2e <__udivmoddi4+0x222>
 8000ba8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bac:	443a      	add	r2, r7
 8000bae:	e7be      	b.n	8000b2e <__udivmoddi4+0x222>
 8000bb0:	45f0      	cmp	r8, lr
 8000bb2:	d29d      	bcs.n	8000af0 <__udivmoddi4+0x1e4>
 8000bb4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bb8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bbc:	3801      	subs	r0, #1
 8000bbe:	46e1      	mov	r9, ip
 8000bc0:	e796      	b.n	8000af0 <__udivmoddi4+0x1e4>
 8000bc2:	eba7 0909 	sub.w	r9, r7, r9
 8000bc6:	4449      	add	r1, r9
 8000bc8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000bcc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bd0:	fb09 f804 	mul.w	r8, r9, r4
 8000bd4:	e7db      	b.n	8000b8e <__udivmoddi4+0x282>
 8000bd6:	4673      	mov	r3, lr
 8000bd8:	e77f      	b.n	8000ada <__udivmoddi4+0x1ce>
 8000bda:	4650      	mov	r0, sl
 8000bdc:	e766      	b.n	8000aac <__udivmoddi4+0x1a0>
 8000bde:	4608      	mov	r0, r1
 8000be0:	e6fd      	b.n	80009de <__udivmoddi4+0xd2>
 8000be2:	443b      	add	r3, r7
 8000be4:	3a02      	subs	r2, #2
 8000be6:	e733      	b.n	8000a50 <__udivmoddi4+0x144>
 8000be8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bec:	443b      	add	r3, r7
 8000bee:	e71c      	b.n	8000a2a <__udivmoddi4+0x11e>
 8000bf0:	4649      	mov	r1, r9
 8000bf2:	e79c      	b.n	8000b2e <__udivmoddi4+0x222>
 8000bf4:	eba1 0109 	sub.w	r1, r1, r9
 8000bf8:	46c4      	mov	ip, r8
 8000bfa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bfe:	fb09 f804 	mul.w	r8, r9, r4
 8000c02:	e7c4      	b.n	8000b8e <__udivmoddi4+0x282>

08000c04 <__aeabi_idiv0>:
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <print_string>:
I2C_HandleTypeDef hi2c1;
UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
// Print functions
void print_string(const char *str) {
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 8000c10:	6878      	ldr	r0, [r7, #4]
 8000c12:	f7ff fafd 	bl	8000210 <strlen>
 8000c16:	4603      	mov	r3, r0
 8000c18:	b29a      	uxth	r2, r3
 8000c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1e:	6879      	ldr	r1, [r7, #4]
 8000c20:	4803      	ldr	r0, [pc, #12]	@ (8000c30 <print_string+0x28>)
 8000c22:	f003 fa45 	bl	80040b0 <HAL_UART_Transmit>
}
 8000c26:	bf00      	nop
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	200000cc 	.word	0x200000cc

08000c34 <print_int>:

void print_int(int value) {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
    char buffer[12];
    sprintf(buffer, "%d", value);
 8000c3c:	f107 030c 	add.w	r3, r7, #12
 8000c40:	687a      	ldr	r2, [r7, #4]
 8000c42:	4906      	ldr	r1, [pc, #24]	@ (8000c5c <print_int+0x28>)
 8000c44:	4618      	mov	r0, r3
 8000c46:	f003 fdef 	bl	8004828 <siprintf>
    print_string(buffer);
 8000c4a:	f107 030c 	add.w	r3, r7, #12
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff ffda 	bl	8000c08 <print_string>
}
 8000c54:	bf00      	nop
 8000c56:	3718      	adds	r7, #24
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	08005180 	.word	0x08005180

08000c60 <print_float>:

void print_float(float value) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b08a      	sub	sp, #40	@ 0x28
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	ed87 0a01 	vstr	s0, [r7, #4]
    int integer = (int)value;
 8000c6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c72:	ee17 3a90 	vmov	r3, s15
 8000c76:	627b      	str	r3, [r7, #36]	@ 0x24
    int decimal = (int)(fabs(value - integer) * 100);
 8000c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c7a:	ee07 3a90 	vmov	s15, r3
 8000c7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c82:	ed97 7a01 	vldr	s14, [r7, #4]
 8000c86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c8a:	eef0 7ae7 	vabs.f32	s15, s15
 8000c8e:	ee17 0a90 	vmov	r0, s15
 8000c92:	f7ff fda3 	bl	80007dc <__aeabi_f2d>
 8000c96:	f04f 0200 	mov.w	r2, #0
 8000c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000cd0 <print_float+0x70>)
 8000c9c:	f7ff fb10 	bl	80002c0 <__aeabi_dmul>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	460b      	mov	r3, r1
 8000ca4:	4610      	mov	r0, r2
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	f7ff fdf0 	bl	800088c <__aeabi_d2iz>
 8000cac:	4603      	mov	r3, r0
 8000cae:	623b      	str	r3, [r7, #32]
    char buffer[20];
    sprintf(buffer, "%d.%02d", integer, decimal);
 8000cb0:	f107 000c 	add.w	r0, r7, #12
 8000cb4:	6a3b      	ldr	r3, [r7, #32]
 8000cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cb8:	4906      	ldr	r1, [pc, #24]	@ (8000cd4 <print_float+0x74>)
 8000cba:	f003 fdb5 	bl	8004828 <siprintf>
    print_string(buffer);
 8000cbe:	f107 030c 	add.w	r3, r7, #12
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff ffa0 	bl	8000c08 <print_string>
}
 8000cc8:	bf00      	nop
 8000cca:	3728      	adds	r7, #40	@ 0x28
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40590000 	.word	0x40590000
 8000cd4:	08005184 	.word	0x08005184

08000cd8 <print_hex>:

void print_hex(uint32_t value, int digits) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b086      	sub	sp, #24
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
    char buffer[10];
    int i;
    for (i = digits - 1; i >= 0; i--) {
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	3b01      	subs	r3, #1
 8000ce6:	617b      	str	r3, [r7, #20]
 8000ce8:	e019      	b.n	8000d1e <print_hex+0x46>
        uint8_t nibble = value & 0xF;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	f003 030f 	and.w	r3, r3, #15
 8000cf2:	74fb      	strb	r3, [r7, #19]
        buffer[i] = nibble < 10 ? '0' + nibble : 'A' + (nibble - 10);
 8000cf4:	7cfb      	ldrb	r3, [r7, #19]
 8000cf6:	2b09      	cmp	r3, #9
 8000cf8:	d803      	bhi.n	8000d02 <print_hex+0x2a>
 8000cfa:	7cfb      	ldrb	r3, [r7, #19]
 8000cfc:	3330      	adds	r3, #48	@ 0x30
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	e002      	b.n	8000d08 <print_hex+0x30>
 8000d02:	7cfb      	ldrb	r3, [r7, #19]
 8000d04:	3337      	adds	r3, #55	@ 0x37
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	f107 0108 	add.w	r1, r7, #8
 8000d0c:	697a      	ldr	r2, [r7, #20]
 8000d0e:	440a      	add	r2, r1
 8000d10:	7013      	strb	r3, [r2, #0]
        value >>= 4;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	091b      	lsrs	r3, r3, #4
 8000d16:	607b      	str	r3, [r7, #4]
    for (i = digits - 1; i >= 0; i--) {
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	3b01      	subs	r3, #1
 8000d1c:	617b      	str	r3, [r7, #20]
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	dae2      	bge.n	8000cea <print_hex+0x12>
    }
    buffer[digits] = '\0';
 8000d24:	f107 0208 	add.w	r2, r7, #8
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	701a      	strb	r2, [r3, #0]
    print_string(buffer);
 8000d30:	f107 0308 	add.w	r3, r7, #8
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff ff67 	bl	8000c08 <print_string>
}
 8000d3a:	bf00      	nop
 8000d3c:	3718      	adds	r7, #24
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <sensirion_crc8>:

// Sensirion CRC8 function (from official driver)
static uint8_t sensirion_crc8(const uint8_t *data, uint16_t count) {
 8000d42:	b480      	push	{r7}
 8000d44:	b085      	sub	sp, #20
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	807b      	strh	r3, [r7, #2]
    uint16_t current_byte;
    uint8_t crc = 0xFF;
 8000d4e:	23ff      	movs	r3, #255	@ 0xff
 8000d50:	737b      	strb	r3, [r7, #13]
    uint8_t crc_bit;

    for (current_byte = 0; current_byte < count; ++current_byte) {
 8000d52:	2300      	movs	r3, #0
 8000d54:	81fb      	strh	r3, [r7, #14]
 8000d56:	e022      	b.n	8000d9e <sensirion_crc8+0x5c>
        crc ^= data[current_byte];
 8000d58:	89fb      	ldrh	r3, [r7, #14]
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	781a      	ldrb	r2, [r3, #0]
 8000d60:	7b7b      	ldrb	r3, [r7, #13]
 8000d62:	4053      	eors	r3, r2
 8000d64:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8000d66:	2308      	movs	r3, #8
 8000d68:	733b      	strb	r3, [r7, #12]
 8000d6a:	e012      	b.n	8000d92 <sensirion_crc8+0x50>
            if (crc & 0x80) {
 8000d6c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	da08      	bge.n	8000d86 <sensirion_crc8+0x44>
                crc = (crc << 1) ^ 0x31;
 8000d74:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	b25b      	sxtb	r3, r3
 8000d7c:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8000d80:	b25b      	sxtb	r3, r3
 8000d82:	737b      	strb	r3, [r7, #13]
 8000d84:	e002      	b.n	8000d8c <sensirion_crc8+0x4a>
            } else {
                crc = (crc << 1);
 8000d86:	7b7b      	ldrb	r3, [r7, #13]
 8000d88:	005b      	lsls	r3, r3, #1
 8000d8a:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8000d8c:	7b3b      	ldrb	r3, [r7, #12]
 8000d8e:	3b01      	subs	r3, #1
 8000d90:	733b      	strb	r3, [r7, #12]
 8000d92:	7b3b      	ldrb	r3, [r7, #12]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d1e9      	bne.n	8000d6c <sensirion_crc8+0x2a>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8000d98:	89fb      	ldrh	r3, [r7, #14]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	81fb      	strh	r3, [r7, #14]
 8000d9e:	89fa      	ldrh	r2, [r7, #14]
 8000da0:	887b      	ldrh	r3, [r7, #2]
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d3d8      	bcc.n	8000d58 <sensirion_crc8+0x16>
            }
        }
    }
    return crc;
 8000da6:	7b7b      	ldrb	r3, [r7, #13]
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	3714      	adds	r7, #20
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr

08000db4 <I2C_Scan>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// I2C Scan function
void I2C_Scan(void) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
    uint8_t devices = 0;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	71fb      	strb	r3, [r7, #7]
    print_string("Scanning I2C bus...\r\n");
 8000dbe:	4819      	ldr	r0, [pc, #100]	@ (8000e24 <I2C_Scan+0x70>)
 8000dc0:	f7ff ff22 	bl	8000c08 <print_string>
    for (uint8_t addr = 1; addr < 127; addr++) {
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	71bb      	strb	r3, [r7, #6]
 8000dc8:	e01e      	b.n	8000e08 <I2C_Scan+0x54>
        HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 10);
 8000dca:	79bb      	ldrb	r3, [r7, #6]
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	b299      	uxth	r1, r3
 8000dd2:	230a      	movs	r3, #10
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	4814      	ldr	r0, [pc, #80]	@ (8000e28 <I2C_Scan+0x74>)
 8000dd8:	f001 fe7e 	bl	8002ad8 <HAL_I2C_IsDeviceReady>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	717b      	strb	r3, [r7, #5]
        if (status == HAL_OK) {
 8000de0:	797b      	ldrb	r3, [r7, #5]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d10d      	bne.n	8000e02 <I2C_Scan+0x4e>
            print_string("  Found device at: 0x");
 8000de6:	4811      	ldr	r0, [pc, #68]	@ (8000e2c <I2C_Scan+0x78>)
 8000de8:	f7ff ff0e 	bl	8000c08 <print_string>
            print_hex(addr, 2);
 8000dec:	79bb      	ldrb	r3, [r7, #6]
 8000dee:	2102      	movs	r1, #2
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff ff71 	bl	8000cd8 <print_hex>
            print_string("\r\n");
 8000df6:	480e      	ldr	r0, [pc, #56]	@ (8000e30 <I2C_Scan+0x7c>)
 8000df8:	f7ff ff06 	bl	8000c08 <print_string>
            devices++;
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	71fb      	strb	r3, [r7, #7]
    for (uint8_t addr = 1; addr < 127; addr++) {
 8000e02:	79bb      	ldrb	r3, [r7, #6]
 8000e04:	3301      	adds	r3, #1
 8000e06:	71bb      	strb	r3, [r7, #6]
 8000e08:	79bb      	ldrb	r3, [r7, #6]
 8000e0a:	2b7e      	cmp	r3, #126	@ 0x7e
 8000e0c:	d9dd      	bls.n	8000dca <I2C_Scan+0x16>
        }
    }
    if (devices == 0) {
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d102      	bne.n	8000e1a <I2C_Scan+0x66>
        print_string("  No I2C devices found!\r\n");
 8000e14:	4807      	ldr	r0, [pc, #28]	@ (8000e34 <I2C_Scan+0x80>)
 8000e16:	f7ff fef7 	bl	8000c08 <print_string>
    }
}
 8000e1a:	bf00      	nop
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	0800518c 	.word	0x0800518c
 8000e28:	20000078 	.word	0x20000078
 8000e2c:	080051a4 	.word	0x080051a4
 8000e30:	080051bc 	.word	0x080051bc
 8000e34:	080051c0 	.word	0x080051c0

08000e38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b088      	sub	sp, #32
 8000e3c:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  HAL_Init();
 8000e3e:	f000 fe93 	bl	8001b68 <HAL_Init>
  SystemClock_Config();
 8000e42:	f000 f971 	bl	8001128 <SystemClock_Config>
  MX_GPIO_Init();
 8000e46:	f000 fa35 	bl	80012b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e4a:	f000 fa09 	bl	8001260 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000e4e:	f000 f9d9 	bl	8001204 <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */

  float temperature = 0, humidity = 0;
 8000e52:	f04f 0300 	mov.w	r3, #0
 8000e56:	60bb      	str	r3, [r7, #8]
 8000e58:	f04f 0300 	mov.w	r3, #0
 8000e5c:	607b      	str	r3, [r7, #4]
  uint16_t sgp40_raw = 0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	807b      	strh	r3, [r7, #2]

  // Initialize LED
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000e62:	2201      	movs	r2, #1
 8000e64:	2120      	movs	r1, #32
 8000e66:	4891      	ldr	r0, [pc, #580]	@ (80010ac <main+0x274>)
 8000e68:	f001 f98e 	bl	8002188 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8000e6c:	20c8      	movs	r0, #200	@ 0xc8
 8000e6e:	f000 feed 	bl	8001c4c <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e72:	2200      	movs	r2, #0
 8000e74:	2120      	movs	r1, #32
 8000e76:	488d      	ldr	r0, [pc, #564]	@ (80010ac <main+0x274>)
 8000e78:	f001 f986 	bl	8002188 <HAL_GPIO_WritePin>

  print_string("\r\n\r\n");
 8000e7c:	488c      	ldr	r0, [pc, #560]	@ (80010b0 <main+0x278>)
 8000e7e:	f7ff fec3 	bl	8000c08 <print_string>
  print_string("==========================================\r\n");
 8000e82:	488c      	ldr	r0, [pc, #560]	@ (80010b4 <main+0x27c>)
 8000e84:	f7ff fec0 	bl	8000c08 <print_string>
  print_string("SHT41 + SGP40 Sensor System\r\n");
 8000e88:	488b      	ldr	r0, [pc, #556]	@ (80010b8 <main+0x280>)
 8000e8a:	f7ff febd 	bl	8000c08 <print_string>
  print_string("==========================================\r\n\r\n");
 8000e8e:	488b      	ldr	r0, [pc, #556]	@ (80010bc <main+0x284>)
 8000e90:	f7ff feba 	bl	8000c08 <print_string>

  // I2C Scan
  I2C_Scan();
 8000e94:	f7ff ff8e 	bl	8000db4 <I2C_Scan>

  // Warm-up period for SGP40
  print_string("\r\nWarming up SGP40 (10 seconds)...\r\n");
 8000e98:	4889      	ldr	r0, [pc, #548]	@ (80010c0 <main+0x288>)
 8000e9a:	f7ff feb5 	bl	8000c08 <print_string>
  for (int i = 0; i < 10; i++) {
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	61fb      	str	r3, [r7, #28]
 8000ea2:	e00d      	b.n	8000ec0 <main+0x88>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000ea4:	2120      	movs	r1, #32
 8000ea6:	4881      	ldr	r0, [pc, #516]	@ (80010ac <main+0x274>)
 8000ea8:	f001 f987 	bl	80021ba <HAL_GPIO_TogglePin>
      print_string(".");
 8000eac:	4885      	ldr	r0, [pc, #532]	@ (80010c4 <main+0x28c>)
 8000eae:	f7ff feab 	bl	8000c08 <print_string>
      HAL_Delay(1000);
 8000eb2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000eb6:	f000 fec9 	bl	8001c4c <HAL_Delay>
  for (int i = 0; i < 10; i++) {
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	61fb      	str	r3, [r7, #28]
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	2b09      	cmp	r3, #9
 8000ec4:	ddee      	ble.n	8000ea4 <main+0x6c>
  }
  print_string("\r\n\r\n");
 8000ec6:	487a      	ldr	r0, [pc, #488]	@ (80010b0 <main+0x278>)
 8000ec8:	f7ff fe9e 	bl	8000c08 <print_string>

  // Initialize SGP40
  if (SGP40_Init() != HAL_OK) {
 8000ecc:	f000 fc40 	bl	8001750 <SGP40_Init>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d008      	beq.n	8000ee8 <main+0xb0>
      print_string("WARNING: SGP40 initialization had issues!\r\n");
 8000ed6:	487c      	ldr	r0, [pc, #496]	@ (80010c8 <main+0x290>)
 8000ed8:	f7ff fe96 	bl	8000c08 <print_string>
      print_string("Will try to use it anyway...\r\n");
 8000edc:	487b      	ldr	r0, [pc, #492]	@ (80010cc <main+0x294>)
 8000ede:	f7ff fe93 	bl	8000c08 <print_string>
      // Force initialization flag to try using it
      sgp40_state.initialized = 1;
 8000ee2:	4b7b      	ldr	r3, [pc, #492]	@ (80010d0 <main+0x298>)
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	701a      	strb	r2, [r3, #0]
  }

  print_string("\r\n");
 8000ee8:	487a      	ldr	r0, [pc, #488]	@ (80010d4 <main+0x29c>)
 8000eea:	f7ff fe8d 	bl	8000c08 <print_string>
  print_string("Starting Continuous Measurements:\r\n");
 8000eee:	487a      	ldr	r0, [pc, #488]	@ (80010d8 <main+0x2a0>)
 8000ef0:	f7ff fe8a 	bl	8000c08 <print_string>
  print_string("=================================\r\n\r\n");
 8000ef4:	4879      	ldr	r0, [pc, #484]	@ (80010dc <main+0x2a4>)
 8000ef6:	f7ff fe87 	bl	8000c08 <print_string>

  uint32_t measurement_count = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	61bb      	str	r3, [r7, #24]
  uint32_t sgp40_success_count = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	617b      	str	r3, [r7, #20]
  uint32_t sgp40_error_count = 0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	613b      	str	r3, [r7, #16]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      measurement_count++;
 8000f06:	69bb      	ldr	r3, [r7, #24]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	61bb      	str	r3, [r7, #24]

      // Toggle LED
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000f0c:	2120      	movs	r1, #32
 8000f0e:	4867      	ldr	r0, [pc, #412]	@ (80010ac <main+0x274>)
 8000f10:	f001 f953 	bl	80021ba <HAL_GPIO_TogglePin>

      // Read SHT41
      if (SHT41_Read(&temperature, &humidity) == HAL_OK) {
 8000f14:	1d3a      	adds	r2, r7, #4
 8000f16:	f107 0308 	add.w	r3, r7, #8
 8000f1a:	4611      	mov	r1, r2
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f000 fa37 	bl	8001390 <SHT41_Read>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d11c      	bne.n	8000f62 <main+0x12a>
          print_string("[");
 8000f28:	486d      	ldr	r0, [pc, #436]	@ (80010e0 <main+0x2a8>)
 8000f2a:	f7ff fe6d 	bl	8000c08 <print_string>
          print_int(measurement_count);
 8000f2e:	69bb      	ldr	r3, [r7, #24]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff fe7f 	bl	8000c34 <print_int>
          print_string("] SHT41: ");
 8000f36:	486b      	ldr	r0, [pc, #428]	@ (80010e4 <main+0x2ac>)
 8000f38:	f7ff fe66 	bl	8000c08 <print_string>
          print_float(temperature);
 8000f3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f40:	eeb0 0a67 	vmov.f32	s0, s15
 8000f44:	f7ff fe8c 	bl	8000c60 <print_float>
          print_string("C, ");
 8000f48:	4867      	ldr	r0, [pc, #412]	@ (80010e8 <main+0x2b0>)
 8000f4a:	f7ff fe5d 	bl	8000c08 <print_string>
          print_float(humidity);
 8000f4e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f52:	eeb0 0a67 	vmov.f32	s0, s15
 8000f56:	f7ff fe83 	bl	8000c60 <print_float>
          print_string("% RH\r\n");
 8000f5a:	4864      	ldr	r0, [pc, #400]	@ (80010ec <main+0x2b4>)
 8000f5c:	f7ff fe54 	bl	8000c08 <print_string>
 8000f60:	e00d      	b.n	8000f7e <main+0x146>
      } else {
          print_string("[");
 8000f62:	485f      	ldr	r0, [pc, #380]	@ (80010e0 <main+0x2a8>)
 8000f64:	f7ff fe50 	bl	8000c08 <print_string>
          print_int(measurement_count);
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff fe62 	bl	8000c34 <print_int>
          print_string("] SHT41: ERROR\r\n");
 8000f70:	485f      	ldr	r0, [pc, #380]	@ (80010f0 <main+0x2b8>)
 8000f72:	f7ff fe49 	bl	8000c08 <print_string>
          temperature = SGP40_DEFAULT_TEMPERATURE;
 8000f76:	4b5f      	ldr	r3, [pc, #380]	@ (80010f4 <main+0x2bc>)
 8000f78:	60bb      	str	r3, [r7, #8]
          humidity = SGP40_DEFAULT_HUMIDITY;
 8000f7a:	4b5f      	ldr	r3, [pc, #380]	@ (80010f8 <main+0x2c0>)
 8000f7c:	607b      	str	r3, [r7, #4]
      }

      // Read SGP40 with SHT41 compensation
      if (sgp40_state.initialized) {
 8000f7e:	4b54      	ldr	r3, [pc, #336]	@ (80010d0 <main+0x298>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d072      	beq.n	800106c <main+0x234>
          if (SGP40_MeasureRaw(temperature, humidity, &sgp40_raw) == HAL_OK) {
 8000f86:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f8a:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f8e:	1cbb      	adds	r3, r7, #2
 8000f90:	4618      	mov	r0, r3
 8000f92:	eef0 0a47 	vmov.f32	s1, s14
 8000f96:	eeb0 0a67 	vmov.f32	s0, s15
 8000f9a:	f000 fb2d 	bl	80015f8 <SGP40_MeasureRaw>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d144      	bne.n	800102e <main+0x1f6>
              sgp40_success_count++;
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	617b      	str	r3, [r7, #20]

              print_string("[");
 8000faa:	484d      	ldr	r0, [pc, #308]	@ (80010e0 <main+0x2a8>)
 8000fac:	f7ff fe2c 	bl	8000c08 <print_string>
              print_int(measurement_count);
 8000fb0:	69bb      	ldr	r3, [r7, #24]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff fe3e 	bl	8000c34 <print_int>
              print_string("] SGP40: Raw=");
 8000fb8:	4850      	ldr	r0, [pc, #320]	@ (80010fc <main+0x2c4>)
 8000fba:	f7ff fe25 	bl	8000c08 <print_string>
              print_int(sgp40_raw);
 8000fbe:	887b      	ldrh	r3, [r7, #2]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff fe37 	bl	8000c34 <print_int>

              // Convert raw signal to VOC index (simplified)
              if (sgp40_raw > 10000) {
 8000fc6:	887b      	ldrh	r3, [r7, #2]
 8000fc8:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d921      	bls.n	8001014 <main+0x1dc>
                  float voc_index = (sgp40_raw - 20000) / 100.0f;
 8000fd0:	887b      	ldrh	r3, [r7, #2]
 8000fd2:	f5a3 439c 	sub.w	r3, r3, #19968	@ 0x4e00
 8000fd6:	3b20      	subs	r3, #32
 8000fd8:	ee07 3a90 	vmov	s15, r3
 8000fdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fe0:	eddf 6a47 	vldr	s13, [pc, #284]	@ 8001100 <main+0x2c8>
 8000fe4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fe8:	edc7 7a03 	vstr	s15, [r7, #12]
                  if (voc_index < 0) voc_index = 0;
 8000fec:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ff0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff8:	d502      	bpl.n	8001000 <main+0x1c8>
 8000ffa:	f04f 0300 	mov.w	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]

                  print_string(" (VOC Index");
 8001000:	4840      	ldr	r0, [pc, #256]	@ (8001104 <main+0x2cc>)
 8001002:	f7ff fe01 	bl	8000c08 <print_string>
                  print_float(voc_index);
 8001006:	ed97 0a03 	vldr	s0, [r7, #12]
 800100a:	f7ff fe29 	bl	8000c60 <print_float>
                  print_string(")");
 800100e:	483e      	ldr	r0, [pc, #248]	@ (8001108 <main+0x2d0>)
 8001010:	f7ff fdfa 	bl	8000c08 <print_string>
              }

              print_string(" [OK:");
 8001014:	483d      	ldr	r0, [pc, #244]	@ (800110c <main+0x2d4>)
 8001016:	f7ff fdf7 	bl	8000c08 <print_string>
              print_int(sgp40_success_count);
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff fe09 	bl	8000c34 <print_int>
              print_string("]\r\n");
 8001022:	483b      	ldr	r0, [pc, #236]	@ (8001110 <main+0x2d8>)
 8001024:	f7ff fdf0 	bl	8000c08 <print_string>

              sgp40_error_count = 0;
 8001028:	2300      	movs	r3, #0
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	e036      	b.n	800109c <main+0x264>
          } else {
              sgp40_error_count++;
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	3301      	adds	r3, #1
 8001032:	613b      	str	r3, [r7, #16]
              print_string("[");
 8001034:	482a      	ldr	r0, [pc, #168]	@ (80010e0 <main+0x2a8>)
 8001036:	f7ff fde7 	bl	8000c08 <print_string>
              print_int(measurement_count);
 800103a:	69bb      	ldr	r3, [r7, #24]
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff fdf9 	bl	8000c34 <print_int>
              print_string("] SGP40: ERROR [");
 8001042:	4834      	ldr	r0, [pc, #208]	@ (8001114 <main+0x2dc>)
 8001044:	f7ff fde0 	bl	8000c08 <print_string>
              print_int(sgp40_error_count);
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff fdf2 	bl	8000c34 <print_int>
              print_string("]\r\n");
 8001050:	482f      	ldr	r0, [pc, #188]	@ (8001110 <main+0x2d8>)
 8001052:	f7ff fdd9 	bl	8000c08 <print_string>

              // Re-initialize after too many errors
              if (sgp40_error_count > 10) {
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	2b0a      	cmp	r3, #10
 800105a:	d91f      	bls.n	800109c <main+0x264>
                  print_string("Re-initializing SGP40...\r\n");
 800105c:	482e      	ldr	r0, [pc, #184]	@ (8001118 <main+0x2e0>)
 800105e:	f7ff fdd3 	bl	8000c08 <print_string>
                  SGP40_Init();
 8001062:	f000 fb75 	bl	8001750 <SGP40_Init>
                  sgp40_error_count = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	613b      	str	r3, [r7, #16]
 800106a:	e017      	b.n	800109c <main+0x264>
              }
          }
      } else {
          // Try to initialize if not already
          if (measurement_count % 20 == 0) {
 800106c:	69b9      	ldr	r1, [r7, #24]
 800106e:	4b2b      	ldr	r3, [pc, #172]	@ (800111c <main+0x2e4>)
 8001070:	fba3 2301 	umull	r2, r3, r3, r1
 8001074:	091a      	lsrs	r2, r3, #4
 8001076:	4613      	mov	r3, r2
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	4413      	add	r3, r2
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	1aca      	subs	r2, r1, r3
 8001080:	2a00      	cmp	r2, #0
 8001082:	d101      	bne.n	8001088 <main+0x250>
              SGP40_Init();
 8001084:	f000 fb64 	bl	8001750 <SGP40_Init>
          }
          print_string("[");
 8001088:	4815      	ldr	r0, [pc, #84]	@ (80010e0 <main+0x2a8>)
 800108a:	f7ff fdbd 	bl	8000c08 <print_string>
          print_int(measurement_count);
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fdcf 	bl	8000c34 <print_int>
          print_string("] SGP40: Not initialized\r\n");
 8001096:	4822      	ldr	r0, [pc, #136]	@ (8001120 <main+0x2e8>)
 8001098:	f7ff fdb6 	bl	8000c08 <print_string>
      }

      print_string("-----\r\n\r\n");
 800109c:	4821      	ldr	r0, [pc, #132]	@ (8001124 <main+0x2ec>)
 800109e:	f7ff fdb3 	bl	8000c08 <print_string>

      HAL_Delay(2000);  // 2 second measurement interval
 80010a2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80010a6:	f000 fdd1 	bl	8001c4c <HAL_Delay>
      measurement_count++;
 80010aa:	e72c      	b.n	8000f06 <main+0xce>
 80010ac:	40020000 	.word	0x40020000
 80010b0:	080051dc 	.word	0x080051dc
 80010b4:	080051e4 	.word	0x080051e4
 80010b8:	08005214 	.word	0x08005214
 80010bc:	08005234 	.word	0x08005234
 80010c0:	08005264 	.word	0x08005264
 80010c4:	0800528c 	.word	0x0800528c
 80010c8:	08005290 	.word	0x08005290
 80010cc:	080052bc 	.word	0x080052bc
 80010d0:	20000114 	.word	0x20000114
 80010d4:	080051bc 	.word	0x080051bc
 80010d8:	080052dc 	.word	0x080052dc
 80010dc:	08005300 	.word	0x08005300
 80010e0:	08005328 	.word	0x08005328
 80010e4:	0800532c 	.word	0x0800532c
 80010e8:	08005338 	.word	0x08005338
 80010ec:	08005340 	.word	0x08005340
 80010f0:	08005348 	.word	0x08005348
 80010f4:	41c80000 	.word	0x41c80000
 80010f8:	42480000 	.word	0x42480000
 80010fc:	0800535c 	.word	0x0800535c
 8001100:	42c80000 	.word	0x42c80000
 8001104:	0800536c 	.word	0x0800536c
 8001108:	0800537c 	.word	0x0800537c
 800110c:	08005380 	.word	0x08005380
 8001110:	08005388 	.word	0x08005388
 8001114:	0800538c 	.word	0x0800538c
 8001118:	080053a0 	.word	0x080053a0
 800111c:	cccccccd 	.word	0xcccccccd
 8001120:	080053bc 	.word	0x080053bc
 8001124:	080053d8 	.word	0x080053d8

08001128 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b094      	sub	sp, #80	@ 0x50
 800112c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800112e:	f107 031c 	add.w	r3, r7, #28
 8001132:	2234      	movs	r2, #52	@ 0x34
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f003 fb98 	bl	800486c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800113c:	f107 0308 	add.w	r3, r7, #8
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 800114c:	2300      	movs	r3, #0
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	4b2a      	ldr	r3, [pc, #168]	@ (80011fc <SystemClock_Config+0xd4>)
 8001152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001154:	4a29      	ldr	r2, [pc, #164]	@ (80011fc <SystemClock_Config+0xd4>)
 8001156:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800115a:	6413      	str	r3, [r2, #64]	@ 0x40
 800115c:	4b27      	ldr	r3, [pc, #156]	@ (80011fc <SystemClock_Config+0xd4>)
 800115e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001160:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001164:	607b      	str	r3, [r7, #4]
 8001166:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001168:	2300      	movs	r3, #0
 800116a:	603b      	str	r3, [r7, #0]
 800116c:	4b24      	ldr	r3, [pc, #144]	@ (8001200 <SystemClock_Config+0xd8>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001174:	4a22      	ldr	r2, [pc, #136]	@ (8001200 <SystemClock_Config+0xd8>)
 8001176:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800117a:	6013      	str	r3, [r2, #0]
 800117c:	4b20      	ldr	r3, [pc, #128]	@ (8001200 <SystemClock_Config+0xd8>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001184:	603b      	str	r3, [r7, #0]
 8001186:	683b      	ldr	r3, [r7, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001188:	2302      	movs	r3, #2
 800118a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800118c:	2301      	movs	r3, #1
 800118e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001190:	2310      	movs	r3, #16
 8001192:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001194:	2302      	movs	r3, #2
 8001196:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001198:	2300      	movs	r3, #0
 800119a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800119c:	2310      	movs	r3, #16
 800119e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011a0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80011a4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011a6:	2304      	movs	r3, #4
 80011a8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80011aa:	2302      	movs	r3, #2
 80011ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011ae:	2302      	movs	r3, #2
 80011b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011b2:	f107 031c 	add.w	r3, r7, #28
 80011b6:	4618      	mov	r0, r3
 80011b8:	f002 fc8c 	bl	8003ad4 <HAL_RCC_OscConfig>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80011c2:	f000 fb71 	bl	80018a8 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011c6:	230f      	movs	r3, #15
 80011c8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ca:	2302      	movs	r3, #2
 80011cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011d8:	2300      	movs	r3, #0
 80011da:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011dc:	f107 0308 	add.w	r3, r7, #8
 80011e0:	2102      	movs	r1, #2
 80011e2:	4618      	mov	r0, r3
 80011e4:	f002 f92c 	bl	8003440 <HAL_RCC_ClockConfig>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80011ee:	f000 fb5b 	bl	80018a8 <Error_Handler>
  }
}
 80011f2:	bf00      	nop
 80011f4:	3750      	adds	r7, #80	@ 0x50
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40023800 	.word	0x40023800
 8001200:	40007000 	.word	0x40007000

08001204 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001208:	4b12      	ldr	r3, [pc, #72]	@ (8001254 <MX_I2C1_Init+0x50>)
 800120a:	4a13      	ldr	r2, [pc, #76]	@ (8001258 <MX_I2C1_Init+0x54>)
 800120c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800120e:	4b11      	ldr	r3, [pc, #68]	@ (8001254 <MX_I2C1_Init+0x50>)
 8001210:	4a12      	ldr	r2, [pc, #72]	@ (800125c <MX_I2C1_Init+0x58>)
 8001212:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001214:	4b0f      	ldr	r3, [pc, #60]	@ (8001254 <MX_I2C1_Init+0x50>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800121a:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <MX_I2C1_Init+0x50>)
 800121c:	2200      	movs	r2, #0
 800121e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001220:	4b0c      	ldr	r3, [pc, #48]	@ (8001254 <MX_I2C1_Init+0x50>)
 8001222:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001226:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001228:	4b0a      	ldr	r3, [pc, #40]	@ (8001254 <MX_I2C1_Init+0x50>)
 800122a:	2200      	movs	r2, #0
 800122c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800122e:	4b09      	ldr	r3, [pc, #36]	@ (8001254 <MX_I2C1_Init+0x50>)
 8001230:	2200      	movs	r2, #0
 8001232:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001234:	4b07      	ldr	r3, [pc, #28]	@ (8001254 <MX_I2C1_Init+0x50>)
 8001236:	2200      	movs	r2, #0
 8001238:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800123a:	4b06      	ldr	r3, [pc, #24]	@ (8001254 <MX_I2C1_Init+0x50>)
 800123c:	2200      	movs	r2, #0
 800123e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001240:	4804      	ldr	r0, [pc, #16]	@ (8001254 <MX_I2C1_Init+0x50>)
 8001242:	f000 ffd5 	bl	80021f0 <HAL_I2C_Init>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800124c:	f000 fb2c 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000078 	.word	0x20000078
 8001258:	40005400 	.word	0x40005400
 800125c:	000186a0 	.word	0x000186a0

08001260 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001264:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <MX_USART2_UART_Init+0x4c>)
 8001266:	4a12      	ldr	r2, [pc, #72]	@ (80012b0 <MX_USART2_UART_Init+0x50>)
 8001268:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800126a:	4b10      	ldr	r3, [pc, #64]	@ (80012ac <MX_USART2_UART_Init+0x4c>)
 800126c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001270:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001272:	4b0e      	ldr	r3, [pc, #56]	@ (80012ac <MX_USART2_UART_Init+0x4c>)
 8001274:	2200      	movs	r2, #0
 8001276:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001278:	4b0c      	ldr	r3, [pc, #48]	@ (80012ac <MX_USART2_UART_Init+0x4c>)
 800127a:	2200      	movs	r2, #0
 800127c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800127e:	4b0b      	ldr	r3, [pc, #44]	@ (80012ac <MX_USART2_UART_Init+0x4c>)
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001284:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <MX_USART2_UART_Init+0x4c>)
 8001286:	220c      	movs	r2, #12
 8001288:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800128a:	4b08      	ldr	r3, [pc, #32]	@ (80012ac <MX_USART2_UART_Init+0x4c>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001290:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <MX_USART2_UART_Init+0x4c>)
 8001292:	2200      	movs	r2, #0
 8001294:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001296:	4805      	ldr	r0, [pc, #20]	@ (80012ac <MX_USART2_UART_Init+0x4c>)
 8001298:	f002 feba 	bl	8004010 <HAL_UART_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012a2:	f000 fb01 	bl	80018a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200000cc 	.word	0x200000cc
 80012b0:	40004400 	.word	0x40004400

080012b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08a      	sub	sp, #40	@ 0x28
 80012b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
 80012c8:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	613b      	str	r3, [r7, #16]
 80012ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001384 <MX_GPIO_Init+0xd0>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a2c      	ldr	r2, [pc, #176]	@ (8001384 <MX_GPIO_Init+0xd0>)
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b2a      	ldr	r3, [pc, #168]	@ (8001384 <MX_GPIO_Init+0xd0>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0304 	and.w	r3, r3, #4
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60fb      	str	r3, [r7, #12]
 80012ea:	4b26      	ldr	r3, [pc, #152]	@ (8001384 <MX_GPIO_Init+0xd0>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ee:	4a25      	ldr	r2, [pc, #148]	@ (8001384 <MX_GPIO_Init+0xd0>)
 80012f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f6:	4b23      	ldr	r3, [pc, #140]	@ (8001384 <MX_GPIO_Init+0xd0>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001302:	2300      	movs	r3, #0
 8001304:	60bb      	str	r3, [r7, #8]
 8001306:	4b1f      	ldr	r3, [pc, #124]	@ (8001384 <MX_GPIO_Init+0xd0>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130a:	4a1e      	ldr	r2, [pc, #120]	@ (8001384 <MX_GPIO_Init+0xd0>)
 800130c:	f043 0301 	orr.w	r3, r3, #1
 8001310:	6313      	str	r3, [r2, #48]	@ 0x30
 8001312:	4b1c      	ldr	r3, [pc, #112]	@ (8001384 <MX_GPIO_Init+0xd0>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	60bb      	str	r3, [r7, #8]
 800131c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800131e:	2300      	movs	r3, #0
 8001320:	607b      	str	r3, [r7, #4]
 8001322:	4b18      	ldr	r3, [pc, #96]	@ (8001384 <MX_GPIO_Init+0xd0>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001326:	4a17      	ldr	r2, [pc, #92]	@ (8001384 <MX_GPIO_Init+0xd0>)
 8001328:	f043 0302 	orr.w	r3, r3, #2
 800132c:	6313      	str	r3, [r2, #48]	@ 0x30
 800132e:	4b15      	ldr	r3, [pc, #84]	@ (8001384 <MX_GPIO_Init+0xd0>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	607b      	str	r3, [r7, #4]
 8001338:	687b      	ldr	r3, [r7, #4]

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800133a:	2200      	movs	r2, #0
 800133c:	2120      	movs	r1, #32
 800133e:	4812      	ldr	r0, [pc, #72]	@ (8001388 <MX_GPIO_Init+0xd4>)
 8001340:	f000 ff22 	bl	8002188 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = B1_Pin;
 8001344:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001348:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800134a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800134e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001350:	2300      	movs	r3, #0
 8001352:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	4619      	mov	r1, r3
 800135a:	480c      	ldr	r0, [pc, #48]	@ (800138c <MX_GPIO_Init+0xd8>)
 800135c:	f000 fd80 	bl	8001e60 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LD2_Pin;
 8001360:	2320      	movs	r3, #32
 8001362:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001364:	2301      	movs	r3, #1
 8001366:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136c:	2300      	movs	r3, #0
 800136e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001370:	f107 0314 	add.w	r3, r7, #20
 8001374:	4619      	mov	r1, r3
 8001376:	4804      	ldr	r0, [pc, #16]	@ (8001388 <MX_GPIO_Init+0xd4>)
 8001378:	f000 fd72 	bl	8001e60 <HAL_GPIO_Init>
}
 800137c:	bf00      	nop
 800137e:	3728      	adds	r7, #40	@ 0x28
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	40023800 	.word	0x40023800
 8001388:	40020000 	.word	0x40020000
 800138c:	40020800 	.word	0x40020800

08001390 <SHT41_Read>:

/* USER CODE BEGIN 4 */

// Read SHT41 Temperature and Humidity
HAL_StatusTypeDef SHT41_Read(float *temperature, float *humidity) {
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af02      	add	r7, sp, #8
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
    uint8_t cmd = SHT41_MEAS_HIGH_PRECISION;
 800139a:	23fd      	movs	r3, #253	@ 0xfd
 800139c:	74fb      	strb	r3, [r7, #19]
    uint8_t data[6];

    if(HAL_I2C_Master_Transmit(&hi2c1, SHT41_ADDR << 1, &cmd, 1, 100) != HAL_OK) {
 800139e:	f107 0213 	add.w	r2, r7, #19
 80013a2:	2364      	movs	r3, #100	@ 0x64
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	2301      	movs	r3, #1
 80013a8:	2188      	movs	r1, #136	@ 0x88
 80013aa:	4838      	ldr	r0, [pc, #224]	@ (800148c <SHT41_Read+0xfc>)
 80013ac:	f001 f864 	bl	8002478 <HAL_I2C_Master_Transmit>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <SHT41_Read+0x2a>
        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e064      	b.n	8001484 <SHT41_Read+0xf4>
    }

    HAL_Delay(10);
 80013ba:	200a      	movs	r0, #10
 80013bc:	f000 fc46 	bl	8001c4c <HAL_Delay>

    if(HAL_I2C_Master_Receive(&hi2c1, SHT41_ADDR << 1, data, 6, 100) != HAL_OK) {
 80013c0:	f107 020c 	add.w	r2, r7, #12
 80013c4:	2364      	movs	r3, #100	@ 0x64
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	2306      	movs	r3, #6
 80013ca:	2188      	movs	r1, #136	@ 0x88
 80013cc:	482f      	ldr	r0, [pc, #188]	@ (800148c <SHT41_Read+0xfc>)
 80013ce:	f001 f951 	bl	8002674 <HAL_I2C_Master_Receive>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <SHT41_Read+0x4c>
        return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e053      	b.n	8001484 <SHT41_Read+0xf4>
    }

    uint16_t temp_raw = (data[0] << 8) | data[1];
 80013dc:	7b3b      	ldrb	r3, [r7, #12]
 80013de:	b21b      	sxth	r3, r3
 80013e0:	021b      	lsls	r3, r3, #8
 80013e2:	b21a      	sxth	r2, r3
 80013e4:	7b7b      	ldrb	r3, [r7, #13]
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	4313      	orrs	r3, r2
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	82fb      	strh	r3, [r7, #22]
    *temperature = -45.0f + (175.0f * temp_raw) / 65535.0f;
 80013ee:	8afb      	ldrh	r3, [r7, #22]
 80013f0:	ee07 3a90 	vmov	s15, r3
 80013f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013f8:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001490 <SHT41_Read+0x100>
 80013fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001400:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8001494 <SHT41_Read+0x104>
 8001404:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001408:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001498 <SHT41_Read+0x108>
 800140c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	edc3 7a00 	vstr	s15, [r3]

    uint16_t hum_raw = (data[3] << 8) | data[4];
 8001416:	7bfb      	ldrb	r3, [r7, #15]
 8001418:	b21b      	sxth	r3, r3
 800141a:	021b      	lsls	r3, r3, #8
 800141c:	b21a      	sxth	r2, r3
 800141e:	7c3b      	ldrb	r3, [r7, #16]
 8001420:	b21b      	sxth	r3, r3
 8001422:	4313      	orrs	r3, r2
 8001424:	b21b      	sxth	r3, r3
 8001426:	82bb      	strh	r3, [r7, #20]
    *humidity = -6.0f + (125.0f * hum_raw) / 65535.0f;
 8001428:	8abb      	ldrh	r3, [r7, #20]
 800142a:	ee07 3a90 	vmov	s15, r3
 800142e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001432:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800149c <SHT41_Read+0x10c>
 8001436:	ee27 7a87 	vmul.f32	s14, s15, s14
 800143a:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8001494 <SHT41_Read+0x104>
 800143e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001442:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8001446:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	edc3 7a00 	vstr	s15, [r3]

    if(*humidity < 0.0f) *humidity = 0.0f;
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	edd3 7a00 	vldr	s15, [r3]
 8001456:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800145a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800145e:	d503      	bpl.n	8001468 <SHT41_Read+0xd8>
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	f04f 0200 	mov.w	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
    if(*humidity > 100.0f) *humidity = 100.0f;
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	edd3 7a00 	vldr	s15, [r3]
 800146e:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80014a0 <SHT41_Read+0x110>
 8001472:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147a:	dd02      	ble.n	8001482 <SHT41_Read+0xf2>
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	4a09      	ldr	r2, [pc, #36]	@ (80014a4 <SHT41_Read+0x114>)
 8001480:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001482:	2300      	movs	r3, #0
}
 8001484:	4618      	mov	r0, r3
 8001486:	3718      	adds	r7, #24
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000078 	.word	0x20000078
 8001490:	432f0000 	.word	0x432f0000
 8001494:	477fff00 	.word	0x477fff00
 8001498:	42340000 	.word	0x42340000
 800149c:	42fa0000 	.word	0x42fa0000
 80014a0:	42c80000 	.word	0x42c80000
 80014a4:	42c80000 	.word	0x42c80000

080014a8 <sgp40_write_cmd>:

// Simple SGP40 I2C write
static HAL_StatusTypeDef sgp40_write_cmd(uint16_t command) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af02      	add	r7, sp, #8
 80014ae:	4603      	mov	r3, r0
 80014b0:	80fb      	strh	r3, [r7, #6]
    uint8_t buffer[2];
    buffer[0] = command >> 8;
 80014b2:	88fb      	ldrh	r3, [r7, #6]
 80014b4:	0a1b      	lsrs	r3, r3, #8
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	733b      	strb	r3, [r7, #12]
    buffer[1] = command & 0xFF;
 80014bc:	88fb      	ldrh	r3, [r7, #6]
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	737b      	strb	r3, [r7, #13]

    return HAL_I2C_Master_Transmit(&hi2c1, SGP40_ADDR << 1, buffer, 2, 100);
 80014c2:	f107 020c 	add.w	r2, r7, #12
 80014c6:	2364      	movs	r3, #100	@ 0x64
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	2302      	movs	r3, #2
 80014cc:	21b2      	movs	r1, #178	@ 0xb2
 80014ce:	4804      	ldr	r0, [pc, #16]	@ (80014e0 <sgp40_write_cmd+0x38>)
 80014d0:	f000 ffd2 	bl	8002478 <HAL_I2C_Master_Transmit>
 80014d4:	4603      	mov	r3, r0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3710      	adds	r7, #16
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000078 	.word	0x20000078

080014e4 <sgp40_read_word>:

// Simple SGP40 I2C read
static HAL_StatusTypeDef sgp40_read_word(uint16_t *data) {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af02      	add	r7, sp, #8
 80014ea:	6078      	str	r0, [r7, #4]
    uint8_t buffer[3];

    if (HAL_I2C_Master_Receive(&hi2c1, SGP40_ADDR << 1, buffer, 3, 100) != HAL_OK) {
 80014ec:	f107 020c 	add.w	r2, r7, #12
 80014f0:	2364      	movs	r3, #100	@ 0x64
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	2303      	movs	r3, #3
 80014f6:	21b2      	movs	r1, #178	@ 0xb2
 80014f8:	480b      	ldr	r0, [pc, #44]	@ (8001528 <sgp40_read_word+0x44>)
 80014fa:	f001 f8bb 	bl	8002674 <HAL_I2C_Master_Receive>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <sgp40_read_word+0x24>
        return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e00b      	b.n	8001520 <sgp40_read_word+0x3c>
    }

    *data = (buffer[0] << 8) | buffer[1];
 8001508:	7b3b      	ldrb	r3, [r7, #12]
 800150a:	b21b      	sxth	r3, r3
 800150c:	021b      	lsls	r3, r3, #8
 800150e:	b21a      	sxth	r2, r3
 8001510:	7b7b      	ldrb	r3, [r7, #13]
 8001512:	b21b      	sxth	r3, r3
 8001514:	4313      	orrs	r3, r2
 8001516:	b21b      	sxth	r3, r3
 8001518:	b29a      	uxth	r2, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	801a      	strh	r2, [r3, #0]
    // Ignore CRC for now
    return HAL_OK;
 800151e:	2300      	movs	r3, #0
}
 8001520:	4618      	mov	r0, r3
 8001522:	3710      	adds	r7, #16
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000078 	.word	0x20000078

0800152c <SGP40_GetSerial>:

// Get SGP40 Serial Number
static HAL_StatusTypeDef SGP40_GetSerial(uint16_t *serial) {
 800152c:	b580      	push	{r7, lr}
 800152e:	b088      	sub	sp, #32
 8001530:	af02      	add	r7, sp, #8
 8001532:	6078      	str	r0, [r7, #4]
    // Send get serial command
    if (sgp40_write_cmd(SGP40_CMD_GET_SERIAL) != HAL_OK) {
 8001534:	f243 6082 	movw	r0, #13954	@ 0x3682
 8001538:	f7ff ffb6 	bl	80014a8 <sgp40_write_cmd>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <SGP40_GetSerial+0x1a>
        return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e034      	b.n	80015b0 <SGP40_GetSerial+0x84>
    }

    HAL_Delay(1);
 8001546:	2001      	movs	r0, #1
 8001548:	f000 fb80 	bl	8001c4c <HAL_Delay>

    // Read 3 words (serial number)
    uint8_t buffer[9];
    if (HAL_I2C_Master_Receive(&hi2c1, SGP40_ADDR << 1, buffer, 9, 100) != HAL_OK) {
 800154c:	f107 020c 	add.w	r2, r7, #12
 8001550:	2364      	movs	r3, #100	@ 0x64
 8001552:	9300      	str	r3, [sp, #0]
 8001554:	2309      	movs	r3, #9
 8001556:	21b2      	movs	r1, #178	@ 0xb2
 8001558:	4817      	ldr	r0, [pc, #92]	@ (80015b8 <SGP40_GetSerial+0x8c>)
 800155a:	f001 f88b 	bl	8002674 <HAL_I2C_Master_Receive>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <SGP40_GetSerial+0x3c>
        return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e023      	b.n	80015b0 <SGP40_GetSerial+0x84>
    }

    // Extract serial numbers
    serial[0] = (buffer[0] << 8) | buffer[1];
 8001568:	7b3b      	ldrb	r3, [r7, #12]
 800156a:	b21b      	sxth	r3, r3
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	b21a      	sxth	r2, r3
 8001570:	7b7b      	ldrb	r3, [r7, #13]
 8001572:	b21b      	sxth	r3, r3
 8001574:	4313      	orrs	r3, r2
 8001576:	b21b      	sxth	r3, r3
 8001578:	b29a      	uxth	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	801a      	strh	r2, [r3, #0]
    serial[1] = (buffer[3] << 8) | buffer[4];
 800157e:	7bfb      	ldrb	r3, [r7, #15]
 8001580:	b21b      	sxth	r3, r3
 8001582:	021b      	lsls	r3, r3, #8
 8001584:	b21a      	sxth	r2, r3
 8001586:	7c3b      	ldrb	r3, [r7, #16]
 8001588:	b21b      	sxth	r3, r3
 800158a:	4313      	orrs	r3, r2
 800158c:	b21a      	sxth	r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	3302      	adds	r3, #2
 8001592:	b292      	uxth	r2, r2
 8001594:	801a      	strh	r2, [r3, #0]
    serial[2] = (buffer[6] << 8) | buffer[7];
 8001596:	7cbb      	ldrb	r3, [r7, #18]
 8001598:	b21b      	sxth	r3, r3
 800159a:	021b      	lsls	r3, r3, #8
 800159c:	b21a      	sxth	r2, r3
 800159e:	7cfb      	ldrb	r3, [r7, #19]
 80015a0:	b21b      	sxth	r3, r3
 80015a2:	4313      	orrs	r3, r2
 80015a4:	b21a      	sxth	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	3304      	adds	r3, #4
 80015aa:	b292      	uxth	r2, r2
 80015ac:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 80015ae:	2300      	movs	r3, #0
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3718      	adds	r7, #24
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000078 	.word	0x20000078

080015bc <SGP40_SelfTest>:

// Simplified Self Test (optional)
static HAL_StatusTypeDef SGP40_SelfTest(uint16_t *result) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
    // Send self-test command
    if (sgp40_write_cmd(SGP40_CMD_MEASURE_TEST) != HAL_OK) {
 80015c4:	f642 000e 	movw	r0, #10254	@ 0x280e
 80015c8:	f7ff ff6e 	bl	80014a8 <sgp40_write_cmd>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <SGP40_SelfTest+0x1a>
        return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e00b      	b.n	80015ee <SGP40_SelfTest+0x32>
    }

    HAL_Delay(250);
 80015d6:	20fa      	movs	r0, #250	@ 0xfa
 80015d8:	f000 fb38 	bl	8001c4c <HAL_Delay>

    // Read result
    if (sgp40_read_word(result) != HAL_OK) {
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f7ff ff81 	bl	80014e4 <sgp40_read_word>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <SGP40_SelfTest+0x30>
        return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e000      	b.n	80015ee <SGP40_SelfTest+0x32>
    }

    return HAL_OK;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
	...

080015f8 <SGP40_MeasureRaw>:

// SGP40 Measure Raw with Compensation
HAL_StatusTypeDef SGP40_MeasureRaw(float temperature, float humidity, uint16_t *raw_signal) {
 80015f8:	b590      	push	{r4, r7, lr}
 80015fa:	b08b      	sub	sp, #44	@ 0x2c
 80015fc:	af02      	add	r7, sp, #8
 80015fe:	ed87 0a03 	vstr	s0, [r7, #12]
 8001602:	edc7 0a02 	vstr	s1, [r7, #8]
 8001606:	6078      	str	r0, [r7, #4]
    uint8_t buffer[8];
    uint16_t index = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	83fb      	strh	r3, [r7, #30]

    // Command for raw measurement with compensation
    buffer[index++] = 0x26;  // MSB of command
 800160c:	8bfb      	ldrh	r3, [r7, #30]
 800160e:	1c5a      	adds	r2, r3, #1
 8001610:	83fa      	strh	r2, [r7, #30]
 8001612:	3320      	adds	r3, #32
 8001614:	443b      	add	r3, r7
 8001616:	2226      	movs	r2, #38	@ 0x26
 8001618:	f803 2c10 	strb.w	r2, [r3, #-16]
    buffer[index++] = 0x0F;  // LSB of command
 800161c:	8bfb      	ldrh	r3, [r7, #30]
 800161e:	1c5a      	adds	r2, r3, #1
 8001620:	83fa      	strh	r2, [r7, #30]
 8001622:	3320      	adds	r3, #32
 8001624:	443b      	add	r3, r7
 8001626:	220f      	movs	r2, #15
 8001628:	f803 2c10 	strb.w	r2, [r3, #-16]

    // Humidity compensation (convert to ticks)
    uint16_t hum_ticks = (uint16_t)((humidity * 65535.0f) / 100.0f);
 800162c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001630:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800173c <SGP40_MeasureRaw+0x144>
 8001634:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001638:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8001740 <SGP40_MeasureRaw+0x148>
 800163c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001640:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001644:	ee17 3a90 	vmov	r3, s15
 8001648:	83bb      	strh	r3, [r7, #28]
    buffer[index++] = hum_ticks >> 8;
 800164a:	8bbb      	ldrh	r3, [r7, #28]
 800164c:	0a1b      	lsrs	r3, r3, #8
 800164e:	b29a      	uxth	r2, r3
 8001650:	8bfb      	ldrh	r3, [r7, #30]
 8001652:	1c59      	adds	r1, r3, #1
 8001654:	83f9      	strh	r1, [r7, #30]
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	3320      	adds	r3, #32
 800165a:	443b      	add	r3, r7
 800165c:	f803 2c10 	strb.w	r2, [r3, #-16]
    buffer[index++] = hum_ticks & 0xFF;
 8001660:	8bfb      	ldrh	r3, [r7, #30]
 8001662:	1c5a      	adds	r2, r3, #1
 8001664:	83fa      	strh	r2, [r7, #30]
 8001666:	8bba      	ldrh	r2, [r7, #28]
 8001668:	b2d2      	uxtb	r2, r2
 800166a:	3320      	adds	r3, #32
 800166c:	443b      	add	r3, r7
 800166e:	f803 2c10 	strb.w	r2, [r3, #-16]
    buffer[index++] = sensirion_crc8(&buffer[2], 2);  // CRC for humidity
 8001672:	8bfb      	ldrh	r3, [r7, #30]
 8001674:	1c5a      	adds	r2, r3, #1
 8001676:	83fa      	strh	r2, [r7, #30]
 8001678:	461c      	mov	r4, r3
 800167a:	f107 0310 	add.w	r3, r7, #16
 800167e:	3302      	adds	r3, #2
 8001680:	2102      	movs	r1, #2
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff fb5d 	bl	8000d42 <sensirion_crc8>
 8001688:	4603      	mov	r3, r0
 800168a:	461a      	mov	r2, r3
 800168c:	f104 0320 	add.w	r3, r4, #32
 8001690:	443b      	add	r3, r7
 8001692:	f803 2c10 	strb.w	r2, [r3, #-16]

    // Temperature compensation (convert to ticks)
    uint16_t temp_ticks = (uint16_t)(((temperature + 45.0f) * 65535.0f) / 175.0f);
 8001696:	edd7 7a03 	vldr	s15, [r7, #12]
 800169a:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001744 <SGP40_MeasureRaw+0x14c>
 800169e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016a2:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800173c <SGP40_MeasureRaw+0x144>
 80016a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016aa:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8001748 <SGP40_MeasureRaw+0x150>
 80016ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016b6:	ee17 3a90 	vmov	r3, s15
 80016ba:	837b      	strh	r3, [r7, #26]
    buffer[index++] = temp_ticks >> 8;
 80016bc:	8b7b      	ldrh	r3, [r7, #26]
 80016be:	0a1b      	lsrs	r3, r3, #8
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	8bfb      	ldrh	r3, [r7, #30]
 80016c4:	1c59      	adds	r1, r3, #1
 80016c6:	83f9      	strh	r1, [r7, #30]
 80016c8:	b2d2      	uxtb	r2, r2
 80016ca:	3320      	adds	r3, #32
 80016cc:	443b      	add	r3, r7
 80016ce:	f803 2c10 	strb.w	r2, [r3, #-16]
    buffer[index++] = temp_ticks & 0xFF;
 80016d2:	8bfb      	ldrh	r3, [r7, #30]
 80016d4:	1c5a      	adds	r2, r3, #1
 80016d6:	83fa      	strh	r2, [r7, #30]
 80016d8:	8b7a      	ldrh	r2, [r7, #26]
 80016da:	b2d2      	uxtb	r2, r2
 80016dc:	3320      	adds	r3, #32
 80016de:	443b      	add	r3, r7
 80016e0:	f803 2c10 	strb.w	r2, [r3, #-16]
    buffer[index++] = sensirion_crc8(&buffer[5], 2);  // CRC for temperature
 80016e4:	8bfb      	ldrh	r3, [r7, #30]
 80016e6:	1c5a      	adds	r2, r3, #1
 80016e8:	83fa      	strh	r2, [r7, #30]
 80016ea:	461c      	mov	r4, r3
 80016ec:	f107 0310 	add.w	r3, r7, #16
 80016f0:	3305      	adds	r3, #5
 80016f2:	2102      	movs	r1, #2
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fb24 	bl	8000d42 <sensirion_crc8>
 80016fa:	4603      	mov	r3, r0
 80016fc:	461a      	mov	r2, r3
 80016fe:	f104 0320 	add.w	r3, r4, #32
 8001702:	443b      	add	r3, r7
 8001704:	f803 2c10 	strb.w	r2, [r3, #-16]

    // Send command with compensation data
    if (HAL_I2C_Master_Transmit(&hi2c1, SGP40_ADDR << 1, buffer, index, 100) != HAL_OK) {
 8001708:	8bfb      	ldrh	r3, [r7, #30]
 800170a:	f107 0210 	add.w	r2, r7, #16
 800170e:	2164      	movs	r1, #100	@ 0x64
 8001710:	9100      	str	r1, [sp, #0]
 8001712:	21b2      	movs	r1, #178	@ 0xb2
 8001714:	480d      	ldr	r0, [pc, #52]	@ (800174c <SGP40_MeasureRaw+0x154>)
 8001716:	f000 feaf 	bl	8002478 <HAL_I2C_Master_Transmit>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <SGP40_MeasureRaw+0x12c>
        return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e006      	b.n	8001732 <SGP40_MeasureRaw+0x13a>
    }

    // Wait for measurement
    HAL_Delay(30);
 8001724:	201e      	movs	r0, #30
 8001726:	f000 fa91 	bl	8001c4c <HAL_Delay>

    // Read raw signal
    return sgp40_read_word(raw_signal);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7ff feda 	bl	80014e4 <sgp40_read_word>
 8001730:	4603      	mov	r3, r0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3724      	adds	r7, #36	@ 0x24
 8001736:	46bd      	mov	sp, r7
 8001738:	bd90      	pop	{r4, r7, pc}
 800173a:	bf00      	nop
 800173c:	477fff00 	.word	0x477fff00
 8001740:	42c80000 	.word	0x42c80000
 8001744:	42340000 	.word	0x42340000
 8001748:	432f0000 	.word	0x432f0000
 800174c:	20000078 	.word	0x20000078

08001750 <SGP40_Init>:

// Initialize SGP40
HAL_StatusTypeDef SGP40_Init(void) {
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
    uint16_t test_result;
    uint16_t serial[3];

    print_string("Initializing SGP40...\r\n");
 8001756:	4844      	ldr	r0, [pc, #272]	@ (8001868 <SGP40_Init+0x118>)
 8001758:	f7ff fa56 	bl	8000c08 <print_string>

    // Wait for power stabilization
    HAL_Delay(100);
 800175c:	2064      	movs	r0, #100	@ 0x64
 800175e:	f000 fa75 	bl	8001c4c <HAL_Delay>

    // Try to get serial number first (basic communication test)
    print_string("  Testing basic communication... ");
 8001762:	4842      	ldr	r0, [pc, #264]	@ (800186c <SGP40_Init+0x11c>)
 8001764:	f7ff fa50 	bl	8000c08 <print_string>
    if (SGP40_GetSerial(serial) == HAL_OK) {
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fede 	bl	800152c <SGP40_GetSerial>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d121      	bne.n	80017ba <SGP40_Init+0x6a>
        print_string("OK\r\n");
 8001776:	483e      	ldr	r0, [pc, #248]	@ (8001870 <SGP40_Init+0x120>)
 8001778:	f7ff fa46 	bl	8000c08 <print_string>
        print_string("  Serial: ");
 800177c:	483d      	ldr	r0, [pc, #244]	@ (8001874 <SGP40_Init+0x124>)
 800177e:	f7ff fa43 	bl	8000c08 <print_string>
        print_hex(serial[0], 4);
 8001782:	88bb      	ldrh	r3, [r7, #4]
 8001784:	2104      	movs	r1, #4
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff faa6 	bl	8000cd8 <print_hex>
        print_hex(serial[1], 4);
 800178c:	88fb      	ldrh	r3, [r7, #6]
 800178e:	2104      	movs	r1, #4
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff faa1 	bl	8000cd8 <print_hex>
        print_hex(serial[2], 4);
 8001796:	893b      	ldrh	r3, [r7, #8]
 8001798:	2104      	movs	r1, #4
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fa9c 	bl	8000cd8 <print_hex>
        print_string("\r\n");
 80017a0:	4835      	ldr	r0, [pc, #212]	@ (8001878 <SGP40_Init+0x128>)
 80017a2:	f7ff fa31 	bl	8000c08 <print_string>
        print_string("  Check I2C connection and power\r\n");
        return HAL_ERROR;
    }

    // Try self-test (optional)
    print_string("  Running self-test... ");
 80017a6:	4835      	ldr	r0, [pc, #212]	@ (800187c <SGP40_Init+0x12c>)
 80017a8:	f7ff fa2e 	bl	8000c08 <print_string>
    uint8_t attempts = 3;
 80017ac:	2303      	movs	r3, #3
 80017ae:	737b      	strb	r3, [r7, #13]
    HAL_StatusTypeDef test_status = HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < attempts; i++) {
 80017b4:	2300      	movs	r3, #0
 80017b6:	73bb      	strb	r3, [r7, #14]
 80017b8:	e018      	b.n	80017ec <SGP40_Init+0x9c>
        print_string("FAILED\r\n");
 80017ba:	4831      	ldr	r0, [pc, #196]	@ (8001880 <SGP40_Init+0x130>)
 80017bc:	f7ff fa24 	bl	8000c08 <print_string>
        print_string("  Check I2C connection and power\r\n");
 80017c0:	4830      	ldr	r0, [pc, #192]	@ (8001884 <SGP40_Init+0x134>)
 80017c2:	f7ff fa21 	bl	8000c08 <print_string>
        return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e049      	b.n	800185e <SGP40_Init+0x10e>
        if (SGP40_SelfTest(&test_result) == HAL_OK) {
 80017ca:	f107 030a 	add.w	r3, r7, #10
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff fef4 	bl	80015bc <SGP40_SelfTest>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d102      	bne.n	80017e0 <SGP40_Init+0x90>
            test_status = HAL_OK;
 80017da:	2300      	movs	r3, #0
 80017dc:	73fb      	strb	r3, [r7, #15]
            break;
 80017de:	e009      	b.n	80017f4 <SGP40_Init+0xa4>
        }
        HAL_Delay(100);
 80017e0:	2064      	movs	r0, #100	@ 0x64
 80017e2:	f000 fa33 	bl	8001c4c <HAL_Delay>
    for (uint8_t i = 0; i < attempts; i++) {
 80017e6:	7bbb      	ldrb	r3, [r7, #14]
 80017e8:	3301      	adds	r3, #1
 80017ea:	73bb      	strb	r3, [r7, #14]
 80017ec:	7bba      	ldrb	r2, [r7, #14]
 80017ee:	7b7b      	ldrb	r3, [r7, #13]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d3ea      	bcc.n	80017ca <SGP40_Init+0x7a>
    }

    if (test_status != HAL_OK) {
 80017f4:	7bfb      	ldrb	r3, [r7, #15]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d006      	beq.n	8001808 <SGP40_Init+0xb8>
        print_string("SKIPPED (I2C error)\r\n");
 80017fa:	4823      	ldr	r0, [pc, #140]	@ (8001888 <SGP40_Init+0x138>)
 80017fc:	f7ff fa04 	bl	8000c08 <print_string>
        print_string("  Continuing without self-test...\r\n");
 8001800:	4822      	ldr	r0, [pc, #136]	@ (800188c <SGP40_Init+0x13c>)
 8001802:	f7ff fa01 	bl	8000c08 <print_string>
 8001806:	e015      	b.n	8001834 <SGP40_Init+0xe4>
    } else {
        print_string("Result: 0x");
 8001808:	4821      	ldr	r0, [pc, #132]	@ (8001890 <SGP40_Init+0x140>)
 800180a:	f7ff f9fd 	bl	8000c08 <print_string>
        print_hex(test_result, 4);
 800180e:	897b      	ldrh	r3, [r7, #10]
 8001810:	2104      	movs	r1, #4
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff fa60 	bl	8000cd8 <print_hex>

        if (test_result == 0xD400) {
 8001818:	897b      	ldrh	r3, [r7, #10]
 800181a:	f5b3 4f54 	cmp.w	r3, #54272	@ 0xd400
 800181e:	d103      	bne.n	8001828 <SGP40_Init+0xd8>
            print_string(" (PASS)\r\n");
 8001820:	481c      	ldr	r0, [pc, #112]	@ (8001894 <SGP40_Init+0x144>)
 8001822:	f7ff f9f1 	bl	8000c08 <print_string>
 8001826:	e005      	b.n	8001834 <SGP40_Init+0xe4>
        } else {
            print_string(" (Unexpected result)\r\n");
 8001828:	481b      	ldr	r0, [pc, #108]	@ (8001898 <SGP40_Init+0x148>)
 800182a:	f7ff f9ed 	bl	8000c08 <print_string>
            print_string("  Continuing anyway...\r\n");
 800182e:	481b      	ldr	r0, [pc, #108]	@ (800189c <SGP40_Init+0x14c>)
 8001830:	f7ff f9ea 	bl	8000c08 <print_string>
        }
    }

    // Mark as initialized
    sgp40_state.initialized = 1;
 8001834:	4b1a      	ldr	r3, [pc, #104]	@ (80018a0 <SGP40_Init+0x150>)
 8001836:	2201      	movs	r2, #1
 8001838:	701a      	strb	r2, [r3, #0]
    sgp40_state.last_measurement_time = HAL_GetTick();
 800183a:	f000 f9fb 	bl	8001c34 <HAL_GetTick>
 800183e:	4603      	mov	r3, r0
 8001840:	4a17      	ldr	r2, [pc, #92]	@ (80018a0 <SGP40_Init+0x150>)
 8001842:	6053      	str	r3, [r2, #4]

    // Store serial number
    sgp40_state.serial[0] = serial[0];
 8001844:	88ba      	ldrh	r2, [r7, #4]
 8001846:	4b16      	ldr	r3, [pc, #88]	@ (80018a0 <SGP40_Init+0x150>)
 8001848:	811a      	strh	r2, [r3, #8]
    sgp40_state.serial[1] = serial[1];
 800184a:	88fa      	ldrh	r2, [r7, #6]
 800184c:	4b14      	ldr	r3, [pc, #80]	@ (80018a0 <SGP40_Init+0x150>)
 800184e:	815a      	strh	r2, [r3, #10]
    sgp40_state.serial[2] = serial[2];
 8001850:	893a      	ldrh	r2, [r7, #8]
 8001852:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <SGP40_Init+0x150>)
 8001854:	819a      	strh	r2, [r3, #12]

    print_string("SGP40 Initialized!\r\n");
 8001856:	4813      	ldr	r0, [pc, #76]	@ (80018a4 <SGP40_Init+0x154>)
 8001858:	f7ff f9d6 	bl	8000c08 <print_string>
    return HAL_OK;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3710      	adds	r7, #16
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	080053e4 	.word	0x080053e4
 800186c:	080053fc 	.word	0x080053fc
 8001870:	08005420 	.word	0x08005420
 8001874:	08005428 	.word	0x08005428
 8001878:	080051bc 	.word	0x080051bc
 800187c:	08005464 	.word	0x08005464
 8001880:	08005434 	.word	0x08005434
 8001884:	08005440 	.word	0x08005440
 8001888:	0800547c 	.word	0x0800547c
 800188c:	08005494 	.word	0x08005494
 8001890:	080054b8 	.word	0x080054b8
 8001894:	080054c4 	.word	0x080054c4
 8001898:	080054d0 	.word	0x080054d0
 800189c:	080054e8 	.word	0x080054e8
 80018a0:	20000114 	.word	0x20000114
 80018a4:	08005504 	.word	0x08005504

080018a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018ac:	b672      	cpsid	i
}
 80018ae:	bf00      	nop
  __disable_irq();
  while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <Error_Handler+0x8>

080018b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	607b      	str	r3, [r7, #4]
 80018be:	4b10      	ldr	r3, [pc, #64]	@ (8001900 <HAL_MspInit+0x4c>)
 80018c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001900 <HAL_MspInit+0x4c>)
 80018c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001900 <HAL_MspInit+0x4c>)
 80018cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	603b      	str	r3, [r7, #0]
 80018da:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <HAL_MspInit+0x4c>)
 80018dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018de:	4a08      	ldr	r2, [pc, #32]	@ (8001900 <HAL_MspInit+0x4c>)
 80018e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80018e6:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <HAL_MspInit+0x4c>)
 80018e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ee:	603b      	str	r3, [r7, #0]
 80018f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80018f2:	2007      	movs	r0, #7
 80018f4:	f000 fa80 	bl	8001df8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018f8:	bf00      	nop
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40023800 	.word	0x40023800

08001904 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	@ 0x28
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a19      	ldr	r2, [pc, #100]	@ (8001988 <HAL_I2C_MspInit+0x84>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d12c      	bne.n	8001980 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	4b18      	ldr	r3, [pc, #96]	@ (800198c <HAL_I2C_MspInit+0x88>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192e:	4a17      	ldr	r2, [pc, #92]	@ (800198c <HAL_I2C_MspInit+0x88>)
 8001930:	f043 0302 	orr.w	r3, r3, #2
 8001934:	6313      	str	r3, [r2, #48]	@ 0x30
 8001936:	4b15      	ldr	r3, [pc, #84]	@ (800198c <HAL_I2C_MspInit+0x88>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193a:	f003 0302 	and.w	r3, r3, #2
 800193e:	613b      	str	r3, [r7, #16]
 8001940:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001942:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001946:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001948:	2312      	movs	r3, #18
 800194a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001950:	2303      	movs	r3, #3
 8001952:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001954:	2304      	movs	r3, #4
 8001956:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001958:	f107 0314 	add.w	r3, r7, #20
 800195c:	4619      	mov	r1, r3
 800195e:	480c      	ldr	r0, [pc, #48]	@ (8001990 <HAL_I2C_MspInit+0x8c>)
 8001960:	f000 fa7e 	bl	8001e60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001964:	2300      	movs	r3, #0
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	4b08      	ldr	r3, [pc, #32]	@ (800198c <HAL_I2C_MspInit+0x88>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196c:	4a07      	ldr	r2, [pc, #28]	@ (800198c <HAL_I2C_MspInit+0x88>)
 800196e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001972:	6413      	str	r3, [r2, #64]	@ 0x40
 8001974:	4b05      	ldr	r3, [pc, #20]	@ (800198c <HAL_I2C_MspInit+0x88>)
 8001976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001978:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001980:	bf00      	nop
 8001982:	3728      	adds	r7, #40	@ 0x28
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40005400 	.word	0x40005400
 800198c:	40023800 	.word	0x40023800
 8001990:	40020400 	.word	0x40020400

08001994 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	@ 0x28
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a19      	ldr	r2, [pc, #100]	@ (8001a18 <HAL_UART_MspInit+0x84>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d12b      	bne.n	8001a0e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	613b      	str	r3, [r7, #16]
 80019ba:	4b18      	ldr	r3, [pc, #96]	@ (8001a1c <HAL_UART_MspInit+0x88>)
 80019bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019be:	4a17      	ldr	r2, [pc, #92]	@ (8001a1c <HAL_UART_MspInit+0x88>)
 80019c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019c6:	4b15      	ldr	r3, [pc, #84]	@ (8001a1c <HAL_UART_MspInit+0x88>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ce:	613b      	str	r3, [r7, #16]
 80019d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
 80019d6:	4b11      	ldr	r3, [pc, #68]	@ (8001a1c <HAL_UART_MspInit+0x88>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	4a10      	ldr	r2, [pc, #64]	@ (8001a1c <HAL_UART_MspInit+0x88>)
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a1c <HAL_UART_MspInit+0x88>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019ee:	230c      	movs	r3, #12
 80019f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f2:	2302      	movs	r3, #2
 80019f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fa:	2303      	movs	r3, #3
 80019fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019fe:	2307      	movs	r3, #7
 8001a00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a02:	f107 0314 	add.w	r3, r7, #20
 8001a06:	4619      	mov	r1, r3
 8001a08:	4805      	ldr	r0, [pc, #20]	@ (8001a20 <HAL_UART_MspInit+0x8c>)
 8001a0a:	f000 fa29 	bl	8001e60 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001a0e:	bf00      	nop
 8001a10:	3728      	adds	r7, #40	@ 0x28
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40004400 	.word	0x40004400
 8001a1c:	40023800 	.word	0x40023800
 8001a20:	40020000 	.word	0x40020000

08001a24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a28:	bf00      	nop
 8001a2a:	e7fd      	b.n	8001a28 <NMI_Handler+0x4>

08001a2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a30:	bf00      	nop
 8001a32:	e7fd      	b.n	8001a30 <HardFault_Handler+0x4>

08001a34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a38:	bf00      	nop
 8001a3a:	e7fd      	b.n	8001a38 <MemManage_Handler+0x4>

08001a3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <BusFault_Handler+0x4>

08001a44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <UsageFault_Handler+0x4>

08001a4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a50:	bf00      	nop
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr

08001a76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a7a:	f000 f8c7 	bl	8001c0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
	...

08001a84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a8c:	4a14      	ldr	r2, [pc, #80]	@ (8001ae0 <_sbrk+0x5c>)
 8001a8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ae4 <_sbrk+0x60>)
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a98:	4b13      	ldr	r3, [pc, #76]	@ (8001ae8 <_sbrk+0x64>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d102      	bne.n	8001aa6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aa0:	4b11      	ldr	r3, [pc, #68]	@ (8001ae8 <_sbrk+0x64>)
 8001aa2:	4a12      	ldr	r2, [pc, #72]	@ (8001aec <_sbrk+0x68>)
 8001aa4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aa6:	4b10      	ldr	r3, [pc, #64]	@ (8001ae8 <_sbrk+0x64>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4413      	add	r3, r2
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d207      	bcs.n	8001ac4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab4:	f002 fee2 	bl	800487c <__errno>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	220c      	movs	r2, #12
 8001abc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001abe:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac2:	e009      	b.n	8001ad8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac4:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <_sbrk+0x64>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aca:	4b07      	ldr	r3, [pc, #28]	@ (8001ae8 <_sbrk+0x64>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	4a05      	ldr	r2, [pc, #20]	@ (8001ae8 <_sbrk+0x64>)
 8001ad4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20020000 	.word	0x20020000
 8001ae4:	00000400 	.word	0x00000400
 8001ae8:	20000124 	.word	0x20000124
 8001aec:	20000278 	.word	0x20000278

08001af0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001af4:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <SystemInit+0x20>)
 8001af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001afa:	4a05      	ldr	r2, [pc, #20]	@ (8001b10 <SystemInit+0x20>)
 8001afc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b18:	f7ff ffea 	bl	8001af0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b1c:	480c      	ldr	r0, [pc, #48]	@ (8001b50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b1e:	490d      	ldr	r1, [pc, #52]	@ (8001b54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b20:	4a0d      	ldr	r2, [pc, #52]	@ (8001b58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b24:	e002      	b.n	8001b2c <LoopCopyDataInit>

08001b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b2a:	3304      	adds	r3, #4

08001b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b30:	d3f9      	bcc.n	8001b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b32:	4a0a      	ldr	r2, [pc, #40]	@ (8001b5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b34:	4c0a      	ldr	r4, [pc, #40]	@ (8001b60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b38:	e001      	b.n	8001b3e <LoopFillZerobss>

08001b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b3c:	3204      	adds	r2, #4

08001b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b40:	d3fb      	bcc.n	8001b3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001b42:	f002 fea1 	bl	8004888 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b46:	f7ff f977 	bl	8000e38 <main>
  bx  lr    
 8001b4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b54:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001b58:	08005578 	.word	0x08005578
  ldr r2, =_sbss
 8001b5c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001b60:	20000274 	.word	0x20000274

08001b64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b64:	e7fe      	b.n	8001b64 <ADC_IRQHandler>
	...

08001b68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba8 <HAL_Init+0x40>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a0d      	ldr	r2, [pc, #52]	@ (8001ba8 <HAL_Init+0x40>)
 8001b72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b78:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba8 <HAL_Init+0x40>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba8 <HAL_Init+0x40>)
 8001b7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b84:	4b08      	ldr	r3, [pc, #32]	@ (8001ba8 <HAL_Init+0x40>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a07      	ldr	r2, [pc, #28]	@ (8001ba8 <HAL_Init+0x40>)
 8001b8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b90:	2003      	movs	r0, #3
 8001b92:	f000 f931 	bl	8001df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b96:	2000      	movs	r0, #0
 8001b98:	f000 f808 	bl	8001bac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b9c:	f7ff fe8a 	bl	80018b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40023c00 	.word	0x40023c00

08001bac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bb4:	4b12      	ldr	r3, [pc, #72]	@ (8001c00 <HAL_InitTick+0x54>)
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <HAL_InitTick+0x58>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f000 f93b 	bl	8001e46 <HAL_SYSTICK_Config>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e00e      	b.n	8001bf8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2b0f      	cmp	r3, #15
 8001bde:	d80a      	bhi.n	8001bf6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001be0:	2200      	movs	r2, #0
 8001be2:	6879      	ldr	r1, [r7, #4]
 8001be4:	f04f 30ff 	mov.w	r0, #4294967295
 8001be8:	f000 f911 	bl	8001e0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bec:	4a06      	ldr	r2, [pc, #24]	@ (8001c08 <HAL_InitTick+0x5c>)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	e000      	b.n	8001bf8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20000000 	.word	0x20000000
 8001c04:	20000008 	.word	0x20000008
 8001c08:	20000004 	.word	0x20000004

08001c0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c10:	4b06      	ldr	r3, [pc, #24]	@ (8001c2c <HAL_IncTick+0x20>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	461a      	mov	r2, r3
 8001c16:	4b06      	ldr	r3, [pc, #24]	@ (8001c30 <HAL_IncTick+0x24>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	4a04      	ldr	r2, [pc, #16]	@ (8001c30 <HAL_IncTick+0x24>)
 8001c1e:	6013      	str	r3, [r2, #0]
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	20000008 	.word	0x20000008
 8001c30:	20000128 	.word	0x20000128

08001c34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  return uwTick;
 8001c38:	4b03      	ldr	r3, [pc, #12]	@ (8001c48 <HAL_GetTick+0x14>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	20000128 	.word	0x20000128

08001c4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c54:	f7ff ffee 	bl	8001c34 <HAL_GetTick>
 8001c58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c64:	d005      	beq.n	8001c72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c66:	4b0a      	ldr	r3, [pc, #40]	@ (8001c90 <HAL_Delay+0x44>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	4413      	add	r3, r2
 8001c70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c72:	bf00      	nop
 8001c74:	f7ff ffde 	bl	8001c34 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d8f7      	bhi.n	8001c74 <HAL_Delay+0x28>
  {
  }
}
 8001c84:	bf00      	nop
 8001c86:	bf00      	nop
 8001c88:	3710      	adds	r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000008 	.word	0x20000008

08001c94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b085      	sub	sp, #20
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001caa:	68ba      	ldr	r2, [r7, #8]
 8001cac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cc6:	4a04      	ldr	r2, [pc, #16]	@ (8001cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	60d3      	str	r3, [r2, #12]
}
 8001ccc:	bf00      	nop
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ce0:	4b04      	ldr	r3, [pc, #16]	@ (8001cf4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	0a1b      	lsrs	r3, r3, #8
 8001ce6:	f003 0307 	and.w	r3, r3, #7
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	e000ed00 	.word	0xe000ed00

08001cf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	6039      	str	r1, [r7, #0]
 8001d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	db0a      	blt.n	8001d22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	490c      	ldr	r1, [pc, #48]	@ (8001d44 <__NVIC_SetPriority+0x4c>)
 8001d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d16:	0112      	lsls	r2, r2, #4
 8001d18:	b2d2      	uxtb	r2, r2
 8001d1a:	440b      	add	r3, r1
 8001d1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d20:	e00a      	b.n	8001d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	4908      	ldr	r1, [pc, #32]	@ (8001d48 <__NVIC_SetPriority+0x50>)
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	f003 030f 	and.w	r3, r3, #15
 8001d2e:	3b04      	subs	r3, #4
 8001d30:	0112      	lsls	r2, r2, #4
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	440b      	add	r3, r1
 8001d36:	761a      	strb	r2, [r3, #24]
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000e100 	.word	0xe000e100
 8001d48:	e000ed00 	.word	0xe000ed00

08001d4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b089      	sub	sp, #36	@ 0x24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	f1c3 0307 	rsb	r3, r3, #7
 8001d66:	2b04      	cmp	r3, #4
 8001d68:	bf28      	it	cs
 8001d6a:	2304      	movcs	r3, #4
 8001d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	3304      	adds	r3, #4
 8001d72:	2b06      	cmp	r3, #6
 8001d74:	d902      	bls.n	8001d7c <NVIC_EncodePriority+0x30>
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	3b03      	subs	r3, #3
 8001d7a:	e000      	b.n	8001d7e <NVIC_EncodePriority+0x32>
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d80:	f04f 32ff 	mov.w	r2, #4294967295
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	43da      	mvns	r2, r3
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	401a      	ands	r2, r3
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d94:	f04f 31ff 	mov.w	r1, #4294967295
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9e:	43d9      	mvns	r1, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da4:	4313      	orrs	r3, r2
         );
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3724      	adds	r7, #36	@ 0x24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
	...

08001db4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001dc4:	d301      	bcc.n	8001dca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e00f      	b.n	8001dea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dca:	4a0a      	ldr	r2, [pc, #40]	@ (8001df4 <SysTick_Config+0x40>)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dd2:	210f      	movs	r1, #15
 8001dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd8:	f7ff ff8e 	bl	8001cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ddc:	4b05      	ldr	r3, [pc, #20]	@ (8001df4 <SysTick_Config+0x40>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001de2:	4b04      	ldr	r3, [pc, #16]	@ (8001df4 <SysTick_Config+0x40>)
 8001de4:	2207      	movs	r2, #7
 8001de6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	e000e010 	.word	0xe000e010

08001df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7ff ff47 	bl	8001c94 <__NVIC_SetPriorityGrouping>
}
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b086      	sub	sp, #24
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	4603      	mov	r3, r0
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	607a      	str	r2, [r7, #4]
 8001e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e20:	f7ff ff5c 	bl	8001cdc <__NVIC_GetPriorityGrouping>
 8001e24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	68b9      	ldr	r1, [r7, #8]
 8001e2a:	6978      	ldr	r0, [r7, #20]
 8001e2c:	f7ff ff8e 	bl	8001d4c <NVIC_EncodePriority>
 8001e30:	4602      	mov	r2, r0
 8001e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e36:	4611      	mov	r1, r2
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff ff5d 	bl	8001cf8 <__NVIC_SetPriority>
}
 8001e3e:	bf00      	nop
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b082      	sub	sp, #8
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7ff ffb0 	bl	8001db4 <SysTick_Config>
 8001e54:	4603      	mov	r3, r0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
	...

08001e60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b089      	sub	sp, #36	@ 0x24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e72:	2300      	movs	r3, #0
 8001e74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
 8001e7a:	e165      	b.n	8002148 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	f040 8154 	bne.w	8002142 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f003 0303 	and.w	r3, r3, #3
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d005      	beq.n	8001eb2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d130      	bne.n	8001f14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	68da      	ldr	r2, [r3, #12]
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ee8:	2201      	movs	r2, #1
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	091b      	lsrs	r3, r3, #4
 8001efe:	f003 0201 	and.w	r2, r3, #1
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f003 0303 	and.w	r3, r3, #3
 8001f1c:	2b03      	cmp	r3, #3
 8001f1e:	d017      	beq.n	8001f50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	2203      	movs	r2, #3
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	4013      	ands	r3, r2
 8001f36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	689a      	ldr	r2, [r3, #8]
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 0303 	and.w	r3, r3, #3
 8001f58:	2b02      	cmp	r3, #2
 8001f5a:	d123      	bne.n	8001fa4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	08da      	lsrs	r2, r3, #3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3208      	adds	r2, #8
 8001f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	f003 0307 	and.w	r3, r3, #7
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	220f      	movs	r2, #15
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	691a      	ldr	r2, [r3, #16]
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	f003 0307 	and.w	r3, r3, #7
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	08da      	lsrs	r2, r3, #3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	3208      	adds	r2, #8
 8001f9e:	69b9      	ldr	r1, [r7, #24]
 8001fa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	2203      	movs	r2, #3
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 0203 	and.w	r2, r3, #3
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	f000 80ae 	beq.w	8002142 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	4b5d      	ldr	r3, [pc, #372]	@ (8002160 <HAL_GPIO_Init+0x300>)
 8001fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fee:	4a5c      	ldr	r2, [pc, #368]	@ (8002160 <HAL_GPIO_Init+0x300>)
 8001ff0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ff4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ff6:	4b5a      	ldr	r3, [pc, #360]	@ (8002160 <HAL_GPIO_Init+0x300>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ffa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002002:	4a58      	ldr	r2, [pc, #352]	@ (8002164 <HAL_GPIO_Init+0x304>)
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	089b      	lsrs	r3, r3, #2
 8002008:	3302      	adds	r3, #2
 800200a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	220f      	movs	r2, #15
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4013      	ands	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a4f      	ldr	r2, [pc, #316]	@ (8002168 <HAL_GPIO_Init+0x308>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d025      	beq.n	800207a <HAL_GPIO_Init+0x21a>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a4e      	ldr	r2, [pc, #312]	@ (800216c <HAL_GPIO_Init+0x30c>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d01f      	beq.n	8002076 <HAL_GPIO_Init+0x216>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a4d      	ldr	r2, [pc, #308]	@ (8002170 <HAL_GPIO_Init+0x310>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d019      	beq.n	8002072 <HAL_GPIO_Init+0x212>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a4c      	ldr	r2, [pc, #304]	@ (8002174 <HAL_GPIO_Init+0x314>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d013      	beq.n	800206e <HAL_GPIO_Init+0x20e>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a4b      	ldr	r2, [pc, #300]	@ (8002178 <HAL_GPIO_Init+0x318>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d00d      	beq.n	800206a <HAL_GPIO_Init+0x20a>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a4a      	ldr	r2, [pc, #296]	@ (800217c <HAL_GPIO_Init+0x31c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d007      	beq.n	8002066 <HAL_GPIO_Init+0x206>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a49      	ldr	r2, [pc, #292]	@ (8002180 <HAL_GPIO_Init+0x320>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d101      	bne.n	8002062 <HAL_GPIO_Init+0x202>
 800205e:	2306      	movs	r3, #6
 8002060:	e00c      	b.n	800207c <HAL_GPIO_Init+0x21c>
 8002062:	2307      	movs	r3, #7
 8002064:	e00a      	b.n	800207c <HAL_GPIO_Init+0x21c>
 8002066:	2305      	movs	r3, #5
 8002068:	e008      	b.n	800207c <HAL_GPIO_Init+0x21c>
 800206a:	2304      	movs	r3, #4
 800206c:	e006      	b.n	800207c <HAL_GPIO_Init+0x21c>
 800206e:	2303      	movs	r3, #3
 8002070:	e004      	b.n	800207c <HAL_GPIO_Init+0x21c>
 8002072:	2302      	movs	r3, #2
 8002074:	e002      	b.n	800207c <HAL_GPIO_Init+0x21c>
 8002076:	2301      	movs	r3, #1
 8002078:	e000      	b.n	800207c <HAL_GPIO_Init+0x21c>
 800207a:	2300      	movs	r3, #0
 800207c:	69fa      	ldr	r2, [r7, #28]
 800207e:	f002 0203 	and.w	r2, r2, #3
 8002082:	0092      	lsls	r2, r2, #2
 8002084:	4093      	lsls	r3, r2
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	4313      	orrs	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800208c:	4935      	ldr	r1, [pc, #212]	@ (8002164 <HAL_GPIO_Init+0x304>)
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	089b      	lsrs	r3, r3, #2
 8002092:	3302      	adds	r3, #2
 8002094:	69ba      	ldr	r2, [r7, #24]
 8002096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800209a:	4b3a      	ldr	r3, [pc, #232]	@ (8002184 <HAL_GPIO_Init+0x324>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	43db      	mvns	r3, r3
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	4013      	ands	r3, r2
 80020a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d003      	beq.n	80020be <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020be:	4a31      	ldr	r2, [pc, #196]	@ (8002184 <HAL_GPIO_Init+0x324>)
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020c4:	4b2f      	ldr	r3, [pc, #188]	@ (8002184 <HAL_GPIO_Init+0x324>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	43db      	mvns	r3, r3
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4013      	ands	r3, r2
 80020d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d003      	beq.n	80020e8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020e8:	4a26      	ldr	r2, [pc, #152]	@ (8002184 <HAL_GPIO_Init+0x324>)
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020ee:	4b25      	ldr	r3, [pc, #148]	@ (8002184 <HAL_GPIO_Init+0x324>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	43db      	mvns	r3, r3
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	4013      	ands	r3, r2
 80020fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	4313      	orrs	r3, r2
 8002110:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002112:	4a1c      	ldr	r2, [pc, #112]	@ (8002184 <HAL_GPIO_Init+0x324>)
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002118:	4b1a      	ldr	r3, [pc, #104]	@ (8002184 <HAL_GPIO_Init+0x324>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	43db      	mvns	r3, r3
 8002122:	69ba      	ldr	r2, [r7, #24]
 8002124:	4013      	ands	r3, r2
 8002126:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d003      	beq.n	800213c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002134:	69ba      	ldr	r2, [r7, #24]
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	4313      	orrs	r3, r2
 800213a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800213c:	4a11      	ldr	r2, [pc, #68]	@ (8002184 <HAL_GPIO_Init+0x324>)
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	3301      	adds	r3, #1
 8002146:	61fb      	str	r3, [r7, #28]
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	2b0f      	cmp	r3, #15
 800214c:	f67f ae96 	bls.w	8001e7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002150:	bf00      	nop
 8002152:	bf00      	nop
 8002154:	3724      	adds	r7, #36	@ 0x24
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40023800 	.word	0x40023800
 8002164:	40013800 	.word	0x40013800
 8002168:	40020000 	.word	0x40020000
 800216c:	40020400 	.word	0x40020400
 8002170:	40020800 	.word	0x40020800
 8002174:	40020c00 	.word	0x40020c00
 8002178:	40021000 	.word	0x40021000
 800217c:	40021400 	.word	0x40021400
 8002180:	40021800 	.word	0x40021800
 8002184:	40013c00 	.word	0x40013c00

08002188 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	460b      	mov	r3, r1
 8002192:	807b      	strh	r3, [r7, #2]
 8002194:	4613      	mov	r3, r2
 8002196:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002198:	787b      	ldrb	r3, [r7, #1]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d003      	beq.n	80021a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800219e:	887a      	ldrh	r2, [r7, #2]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021a4:	e003      	b.n	80021ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021a6:	887b      	ldrh	r3, [r7, #2]
 80021a8:	041a      	lsls	r2, r3, #16
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	619a      	str	r2, [r3, #24]
}
 80021ae:	bf00      	nop
 80021b0:	370c      	adds	r7, #12
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80021ba:	b480      	push	{r7}
 80021bc:	b085      	sub	sp, #20
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
 80021c2:	460b      	mov	r3, r1
 80021c4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	695b      	ldr	r3, [r3, #20]
 80021ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80021cc:	887a      	ldrh	r2, [r7, #2]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	4013      	ands	r3, r2
 80021d2:	041a      	lsls	r2, r3, #16
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	43d9      	mvns	r1, r3
 80021d8:	887b      	ldrh	r3, [r7, #2]
 80021da:	400b      	ands	r3, r1
 80021dc:	431a      	orrs	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	619a      	str	r2, [r3, #24]
}
 80021e2:	bf00      	nop
 80021e4:	3714      	adds	r7, #20
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
	...

080021f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e12b      	b.n	800245a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2b00      	cmp	r3, #0
 800220c:	d106      	bne.n	800221c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f7ff fb74 	bl	8001904 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2224      	movs	r2, #36	@ 0x24
 8002220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f022 0201 	bic.w	r2, r2, #1
 8002232:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002242:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002252:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002254:	f001 f9e6 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8002258:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	4a81      	ldr	r2, [pc, #516]	@ (8002464 <HAL_I2C_Init+0x274>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d807      	bhi.n	8002274 <HAL_I2C_Init+0x84>
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	4a80      	ldr	r2, [pc, #512]	@ (8002468 <HAL_I2C_Init+0x278>)
 8002268:	4293      	cmp	r3, r2
 800226a:	bf94      	ite	ls
 800226c:	2301      	movls	r3, #1
 800226e:	2300      	movhi	r3, #0
 8002270:	b2db      	uxtb	r3, r3
 8002272:	e006      	b.n	8002282 <HAL_I2C_Init+0x92>
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	4a7d      	ldr	r2, [pc, #500]	@ (800246c <HAL_I2C_Init+0x27c>)
 8002278:	4293      	cmp	r3, r2
 800227a:	bf94      	ite	ls
 800227c:	2301      	movls	r3, #1
 800227e:	2300      	movhi	r3, #0
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e0e7      	b.n	800245a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	4a78      	ldr	r2, [pc, #480]	@ (8002470 <HAL_I2C_Init+0x280>)
 800228e:	fba2 2303 	umull	r2, r3, r2, r3
 8002292:	0c9b      	lsrs	r3, r3, #18
 8002294:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68ba      	ldr	r2, [r7, #8]
 80022a6:	430a      	orrs	r2, r1
 80022a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	4a6a      	ldr	r2, [pc, #424]	@ (8002464 <HAL_I2C_Init+0x274>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d802      	bhi.n	80022c4 <HAL_I2C_Init+0xd4>
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	3301      	adds	r3, #1
 80022c2:	e009      	b.n	80022d8 <HAL_I2C_Init+0xe8>
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80022ca:	fb02 f303 	mul.w	r3, r2, r3
 80022ce:	4a69      	ldr	r2, [pc, #420]	@ (8002474 <HAL_I2C_Init+0x284>)
 80022d0:	fba2 2303 	umull	r2, r3, r2, r3
 80022d4:	099b      	lsrs	r3, r3, #6
 80022d6:	3301      	adds	r3, #1
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	6812      	ldr	r2, [r2, #0]
 80022dc:	430b      	orrs	r3, r1
 80022de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80022ea:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	495c      	ldr	r1, [pc, #368]	@ (8002464 <HAL_I2C_Init+0x274>)
 80022f4:	428b      	cmp	r3, r1
 80022f6:	d819      	bhi.n	800232c <HAL_I2C_Init+0x13c>
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	1e59      	subs	r1, r3, #1
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	fbb1 f3f3 	udiv	r3, r1, r3
 8002306:	1c59      	adds	r1, r3, #1
 8002308:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800230c:	400b      	ands	r3, r1
 800230e:	2b00      	cmp	r3, #0
 8002310:	d00a      	beq.n	8002328 <HAL_I2C_Init+0x138>
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	1e59      	subs	r1, r3, #1
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002320:	3301      	adds	r3, #1
 8002322:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002326:	e051      	b.n	80023cc <HAL_I2C_Init+0x1dc>
 8002328:	2304      	movs	r3, #4
 800232a:	e04f      	b.n	80023cc <HAL_I2C_Init+0x1dc>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d111      	bne.n	8002358 <HAL_I2C_Init+0x168>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	1e58      	subs	r0, r3, #1
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6859      	ldr	r1, [r3, #4]
 800233c:	460b      	mov	r3, r1
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	440b      	add	r3, r1
 8002342:	fbb0 f3f3 	udiv	r3, r0, r3
 8002346:	3301      	adds	r3, #1
 8002348:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800234c:	2b00      	cmp	r3, #0
 800234e:	bf0c      	ite	eq
 8002350:	2301      	moveq	r3, #1
 8002352:	2300      	movne	r3, #0
 8002354:	b2db      	uxtb	r3, r3
 8002356:	e012      	b.n	800237e <HAL_I2C_Init+0x18e>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	1e58      	subs	r0, r3, #1
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6859      	ldr	r1, [r3, #4]
 8002360:	460b      	mov	r3, r1
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	440b      	add	r3, r1
 8002366:	0099      	lsls	r1, r3, #2
 8002368:	440b      	add	r3, r1
 800236a:	fbb0 f3f3 	udiv	r3, r0, r3
 800236e:	3301      	adds	r3, #1
 8002370:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002374:	2b00      	cmp	r3, #0
 8002376:	bf0c      	ite	eq
 8002378:	2301      	moveq	r3, #1
 800237a:	2300      	movne	r3, #0
 800237c:	b2db      	uxtb	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <HAL_I2C_Init+0x196>
 8002382:	2301      	movs	r3, #1
 8002384:	e022      	b.n	80023cc <HAL_I2C_Init+0x1dc>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10e      	bne.n	80023ac <HAL_I2C_Init+0x1bc>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	1e58      	subs	r0, r3, #1
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6859      	ldr	r1, [r3, #4]
 8002396:	460b      	mov	r3, r1
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	440b      	add	r3, r1
 800239c:	fbb0 f3f3 	udiv	r3, r0, r3
 80023a0:	3301      	adds	r3, #1
 80023a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023aa:	e00f      	b.n	80023cc <HAL_I2C_Init+0x1dc>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	1e58      	subs	r0, r3, #1
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6859      	ldr	r1, [r3, #4]
 80023b4:	460b      	mov	r3, r1
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	440b      	add	r3, r1
 80023ba:	0099      	lsls	r1, r3, #2
 80023bc:	440b      	add	r3, r1
 80023be:	fbb0 f3f3 	udiv	r3, r0, r3
 80023c2:	3301      	adds	r3, #1
 80023c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	6809      	ldr	r1, [r1, #0]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69da      	ldr	r2, [r3, #28]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	431a      	orrs	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80023fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	6911      	ldr	r1, [r2, #16]
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	68d2      	ldr	r2, [r2, #12]
 8002406:	4311      	orrs	r1, r2
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	6812      	ldr	r2, [r2, #0]
 800240c:	430b      	orrs	r3, r1
 800240e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	695a      	ldr	r2, [r3, #20]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	431a      	orrs	r2, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	430a      	orrs	r2, r1
 800242a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f042 0201 	orr.w	r2, r2, #1
 800243a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2220      	movs	r2, #32
 8002446:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	000186a0 	.word	0x000186a0
 8002468:	001e847f 	.word	0x001e847f
 800246c:	003d08ff 	.word	0x003d08ff
 8002470:	431bde83 	.word	0x431bde83
 8002474:	10624dd3 	.word	0x10624dd3

08002478 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b088      	sub	sp, #32
 800247c:	af02      	add	r7, sp, #8
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	607a      	str	r2, [r7, #4]
 8002482:	461a      	mov	r2, r3
 8002484:	460b      	mov	r3, r1
 8002486:	817b      	strh	r3, [r7, #10]
 8002488:	4613      	mov	r3, r2
 800248a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800248c:	f7ff fbd2 	bl	8001c34 <HAL_GetTick>
 8002490:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b20      	cmp	r3, #32
 800249c:	f040 80e0 	bne.w	8002660 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	2319      	movs	r3, #25
 80024a6:	2201      	movs	r2, #1
 80024a8:	4970      	ldr	r1, [pc, #448]	@ (800266c <HAL_I2C_Master_Transmit+0x1f4>)
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f000 fd92 	bl	8002fd4 <I2C_WaitOnFlagUntilTimeout>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80024b6:	2302      	movs	r3, #2
 80024b8:	e0d3      	b.n	8002662 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d101      	bne.n	80024c8 <HAL_I2C_Master_Transmit+0x50>
 80024c4:	2302      	movs	r3, #2
 80024c6:	e0cc      	b.n	8002662 <HAL_I2C_Master_Transmit+0x1ea>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d007      	beq.n	80024ee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f042 0201 	orr.w	r2, r2, #1
 80024ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2221      	movs	r2, #33	@ 0x21
 8002502:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2210      	movs	r2, #16
 800250a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2200      	movs	r2, #0
 8002512:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	893a      	ldrh	r2, [r7, #8]
 800251e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002524:	b29a      	uxth	r2, r3
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	4a50      	ldr	r2, [pc, #320]	@ (8002670 <HAL_I2C_Master_Transmit+0x1f8>)
 800252e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002530:	8979      	ldrh	r1, [r7, #10]
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	6a3a      	ldr	r2, [r7, #32]
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f000 fbfc 	bl	8002d34 <I2C_MasterRequestWrite>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e08d      	b.n	8002662 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002546:	2300      	movs	r3, #0
 8002548:	613b      	str	r3, [r7, #16]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	695b      	ldr	r3, [r3, #20]
 8002550:	613b      	str	r3, [r7, #16]
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	613b      	str	r3, [r7, #16]
 800255a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800255c:	e066      	b.n	800262c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800255e:	697a      	ldr	r2, [r7, #20]
 8002560:	6a39      	ldr	r1, [r7, #32]
 8002562:	68f8      	ldr	r0, [r7, #12]
 8002564:	f000 fe50 	bl	8003208 <I2C_WaitOnTXEFlagUntilTimeout>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d00d      	beq.n	800258a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002572:	2b04      	cmp	r3, #4
 8002574:	d107      	bne.n	8002586 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002584:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e06b      	b.n	8002662 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800258e:	781a      	ldrb	r2, [r3, #0]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259a:	1c5a      	adds	r2, r3, #1
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	3b01      	subs	r3, #1
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025b2:	3b01      	subs	r3, #1
 80025b4:	b29a      	uxth	r2, r3
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	695b      	ldr	r3, [r3, #20]
 80025c0:	f003 0304 	and.w	r3, r3, #4
 80025c4:	2b04      	cmp	r3, #4
 80025c6:	d11b      	bne.n	8002600 <HAL_I2C_Master_Transmit+0x188>
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d017      	beq.n	8002600 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d4:	781a      	ldrb	r2, [r3, #0]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e0:	1c5a      	adds	r2, r3, #1
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	3b01      	subs	r3, #1
 80025ee:	b29a      	uxth	r2, r3
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f8:	3b01      	subs	r3, #1
 80025fa:	b29a      	uxth	r2, r3
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	6a39      	ldr	r1, [r7, #32]
 8002604:	68f8      	ldr	r0, [r7, #12]
 8002606:	f000 fe47 	bl	8003298 <I2C_WaitOnBTFFlagUntilTimeout>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00d      	beq.n	800262c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002614:	2b04      	cmp	r3, #4
 8002616:	d107      	bne.n	8002628 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002626:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e01a      	b.n	8002662 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002630:	2b00      	cmp	r3, #0
 8002632:	d194      	bne.n	800255e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002642:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2220      	movs	r2, #32
 8002648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2200      	movs	r2, #0
 8002650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2200      	movs	r2, #0
 8002658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800265c:	2300      	movs	r3, #0
 800265e:	e000      	b.n	8002662 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002660:	2302      	movs	r3, #2
  }
}
 8002662:	4618      	mov	r0, r3
 8002664:	3718      	adds	r7, #24
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	00100002 	.word	0x00100002
 8002670:	ffff0000 	.word	0xffff0000

08002674 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b08c      	sub	sp, #48	@ 0x30
 8002678:	af02      	add	r7, sp, #8
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	607a      	str	r2, [r7, #4]
 800267e:	461a      	mov	r2, r3
 8002680:	460b      	mov	r3, r1
 8002682:	817b      	strh	r3, [r7, #10]
 8002684:	4613      	mov	r3, r2
 8002686:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002688:	f7ff fad4 	bl	8001c34 <HAL_GetTick>
 800268c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b20      	cmp	r3, #32
 8002698:	f040 8217 	bne.w	8002aca <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800269c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269e:	9300      	str	r3, [sp, #0]
 80026a0:	2319      	movs	r3, #25
 80026a2:	2201      	movs	r2, #1
 80026a4:	497c      	ldr	r1, [pc, #496]	@ (8002898 <HAL_I2C_Master_Receive+0x224>)
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 fc94 	bl	8002fd4 <I2C_WaitOnFlagUntilTimeout>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80026b2:	2302      	movs	r3, #2
 80026b4:	e20a      	b.n	8002acc <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d101      	bne.n	80026c4 <HAL_I2C_Master_Receive+0x50>
 80026c0:	2302      	movs	r3, #2
 80026c2:	e203      	b.n	8002acc <HAL_I2C_Master_Receive+0x458>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d007      	beq.n	80026ea <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f042 0201 	orr.w	r2, r2, #1
 80026e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2222      	movs	r2, #34	@ 0x22
 80026fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2210      	movs	r2, #16
 8002706:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2200      	movs	r2, #0
 800270e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	893a      	ldrh	r2, [r7, #8]
 800271a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002720:	b29a      	uxth	r2, r3
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	4a5c      	ldr	r2, [pc, #368]	@ (800289c <HAL_I2C_Master_Receive+0x228>)
 800272a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800272c:	8979      	ldrh	r1, [r7, #10]
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f000 fb80 	bl	8002e38 <I2C_MasterRequestRead>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e1c4      	b.n	8002acc <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002746:	2b00      	cmp	r3, #0
 8002748:	d113      	bne.n	8002772 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800274a:	2300      	movs	r3, #0
 800274c:	623b      	str	r3, [r7, #32]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	695b      	ldr	r3, [r3, #20]
 8002754:	623b      	str	r3, [r7, #32]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	623b      	str	r3, [r7, #32]
 800275e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	e198      	b.n	8002aa4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002776:	2b01      	cmp	r3, #1
 8002778:	d11b      	bne.n	80027b2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002788:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800278a:	2300      	movs	r3, #0
 800278c:	61fb      	str	r3, [r7, #28]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	695b      	ldr	r3, [r3, #20]
 8002794:	61fb      	str	r3, [r7, #28]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	61fb      	str	r3, [r7, #28]
 800279e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ae:	601a      	str	r2, [r3, #0]
 80027b0:	e178      	b.n	8002aa4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d11b      	bne.n	80027f2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027c8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027d8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027da:	2300      	movs	r3, #0
 80027dc:	61bb      	str	r3, [r7, #24]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	695b      	ldr	r3, [r3, #20]
 80027e4:	61bb      	str	r3, [r7, #24]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	61bb      	str	r3, [r7, #24]
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	e158      	b.n	8002aa4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002800:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002802:	2300      	movs	r3, #0
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	617b      	str	r3, [r7, #20]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	617b      	str	r3, [r7, #20]
 8002816:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002818:	e144      	b.n	8002aa4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800281e:	2b03      	cmp	r3, #3
 8002820:	f200 80f1 	bhi.w	8002a06 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002828:	2b01      	cmp	r3, #1
 800282a:	d123      	bne.n	8002874 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800282c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800282e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002830:	68f8      	ldr	r0, [r7, #12]
 8002832:	f000 fd79 	bl	8003328 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e145      	b.n	8002acc <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	691a      	ldr	r2, [r3, #16]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002852:	1c5a      	adds	r2, r3, #1
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800285c:	3b01      	subs	r3, #1
 800285e:	b29a      	uxth	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002868:	b29b      	uxth	r3, r3
 800286a:	3b01      	subs	r3, #1
 800286c:	b29a      	uxth	r2, r3
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002872:	e117      	b.n	8002aa4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002878:	2b02      	cmp	r3, #2
 800287a:	d14e      	bne.n	800291a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800287c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287e:	9300      	str	r3, [sp, #0]
 8002880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002882:	2200      	movs	r2, #0
 8002884:	4906      	ldr	r1, [pc, #24]	@ (80028a0 <HAL_I2C_Master_Receive+0x22c>)
 8002886:	68f8      	ldr	r0, [r7, #12]
 8002888:	f000 fba4 	bl	8002fd4 <I2C_WaitOnFlagUntilTimeout>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d008      	beq.n	80028a4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e11a      	b.n	8002acc <HAL_I2C_Master_Receive+0x458>
 8002896:	bf00      	nop
 8002898:	00100002 	.word	0x00100002
 800289c:	ffff0000 	.word	0xffff0000
 80028a0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	691a      	ldr	r2, [r3, #16]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028be:	b2d2      	uxtb	r2, r2
 80028c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c6:	1c5a      	adds	r2, r3, #1
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028d0:	3b01      	subs	r3, #1
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028dc:	b29b      	uxth	r3, r3
 80028de:	3b01      	subs	r3, #1
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	691a      	ldr	r2, [r3, #16]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f0:	b2d2      	uxtb	r2, r2
 80028f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f8:	1c5a      	adds	r2, r3, #1
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002902:	3b01      	subs	r3, #1
 8002904:	b29a      	uxth	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800290e:	b29b      	uxth	r3, r3
 8002910:	3b01      	subs	r3, #1
 8002912:	b29a      	uxth	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002918:	e0c4      	b.n	8002aa4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002920:	2200      	movs	r2, #0
 8002922:	496c      	ldr	r1, [pc, #432]	@ (8002ad4 <HAL_I2C_Master_Receive+0x460>)
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f000 fb55 	bl	8002fd4 <I2C_WaitOnFlagUntilTimeout>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e0cb      	b.n	8002acc <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002942:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	691a      	ldr	r2, [r3, #16]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294e:	b2d2      	uxtb	r2, r2
 8002950:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002956:	1c5a      	adds	r2, r3, #1
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002960:	3b01      	subs	r3, #1
 8002962:	b29a      	uxth	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800296c:	b29b      	uxth	r3, r3
 800296e:	3b01      	subs	r3, #1
 8002970:	b29a      	uxth	r2, r3
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002978:	9300      	str	r3, [sp, #0]
 800297a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800297c:	2200      	movs	r2, #0
 800297e:	4955      	ldr	r1, [pc, #340]	@ (8002ad4 <HAL_I2C_Master_Receive+0x460>)
 8002980:	68f8      	ldr	r0, [r7, #12]
 8002982:	f000 fb27 	bl	8002fd4 <I2C_WaitOnFlagUntilTimeout>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e09d      	b.n	8002acc <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800299e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	691a      	ldr	r2, [r3, #16]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b2:	1c5a      	adds	r2, r3, #1
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029bc:	3b01      	subs	r3, #1
 80029be:	b29a      	uxth	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	3b01      	subs	r3, #1
 80029cc:	b29a      	uxth	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	691a      	ldr	r2, [r3, #16]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029dc:	b2d2      	uxtb	r2, r2
 80029de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e4:	1c5a      	adds	r2, r3, #1
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ee:	3b01      	subs	r3, #1
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	3b01      	subs	r3, #1
 80029fe:	b29a      	uxth	r2, r3
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002a04:	e04e      	b.n	8002aa4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a08:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f000 fc8c 	bl	8003328 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e058      	b.n	8002acc <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	691a      	ldr	r2, [r3, #16]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a24:	b2d2      	uxtb	r2, r2
 8002a26:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2c:	1c5a      	adds	r2, r3, #1
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a36:	3b01      	subs	r3, #1
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	3b01      	subs	r3, #1
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	f003 0304 	and.w	r3, r3, #4
 8002a56:	2b04      	cmp	r3, #4
 8002a58:	d124      	bne.n	8002aa4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a5e:	2b03      	cmp	r3, #3
 8002a60:	d107      	bne.n	8002a72 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a70:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	691a      	ldr	r2, [r3, #16]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7c:	b2d2      	uxtb	r2, r2
 8002a7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a84:	1c5a      	adds	r2, r3, #1
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	3b01      	subs	r3, #1
 8002a9e:	b29a      	uxth	r2, r3
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f47f aeb6 	bne.w	800281a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2220      	movs	r2, #32
 8002ab2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	e000      	b.n	8002acc <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002aca:	2302      	movs	r3, #2
  }
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3728      	adds	r7, #40	@ 0x28
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	00010004 	.word	0x00010004

08002ad8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b08a      	sub	sp, #40	@ 0x28
 8002adc:	af02      	add	r7, sp, #8
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	607a      	str	r2, [r7, #4]
 8002ae2:	603b      	str	r3, [r7, #0]
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002ae8:	f7ff f8a4 	bl	8001c34 <HAL_GetTick>
 8002aec:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b20      	cmp	r3, #32
 8002afc:	f040 8111 	bne.w	8002d22 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	2319      	movs	r3, #25
 8002b06:	2201      	movs	r2, #1
 8002b08:	4988      	ldr	r1, [pc, #544]	@ (8002d2c <HAL_I2C_IsDeviceReady+0x254>)
 8002b0a:	68f8      	ldr	r0, [r7, #12]
 8002b0c:	f000 fa62 	bl	8002fd4 <I2C_WaitOnFlagUntilTimeout>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002b16:	2302      	movs	r3, #2
 8002b18:	e104      	b.n	8002d24 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d101      	bne.n	8002b28 <HAL_I2C_IsDeviceReady+0x50>
 8002b24:	2302      	movs	r3, #2
 8002b26:	e0fd      	b.n	8002d24 <HAL_I2C_IsDeviceReady+0x24c>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d007      	beq.n	8002b4e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f042 0201 	orr.w	r2, r2, #1
 8002b4c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b5c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2224      	movs	r2, #36	@ 0x24
 8002b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	4a70      	ldr	r2, [pc, #448]	@ (8002d30 <HAL_I2C_IsDeviceReady+0x258>)
 8002b70:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b80:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	9300      	str	r3, [sp, #0]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	f000 fa20 	bl	8002fd4 <I2C_WaitOnFlagUntilTimeout>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00d      	beq.n	8002bb6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ba8:	d103      	bne.n	8002bb2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bb0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e0b6      	b.n	8002d24 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bb6:	897b      	ldrh	r3, [r7, #10]
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	461a      	mov	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002bc4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002bc6:	f7ff f835 	bl	8001c34 <HAL_GetTick>
 8002bca:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	bf0c      	ite	eq
 8002bda:	2301      	moveq	r3, #1
 8002bdc:	2300      	movne	r3, #0
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	695b      	ldr	r3, [r3, #20]
 8002be8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bf0:	bf0c      	ite	eq
 8002bf2:	2301      	moveq	r3, #1
 8002bf4:	2300      	movne	r3, #0
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002bfa:	e025      	b.n	8002c48 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002bfc:	f7ff f81a 	bl	8001c34 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d302      	bcc.n	8002c12 <HAL_I2C_IsDeviceReady+0x13a>
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d103      	bne.n	8002c1a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	22a0      	movs	r2, #160	@ 0xa0
 8002c16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	f003 0302 	and.w	r3, r3, #2
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	bf0c      	ite	eq
 8002c28:	2301      	moveq	r3, #1
 8002c2a:	2300      	movne	r3, #0
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c3e:	bf0c      	ite	eq
 8002c40:	2301      	moveq	r3, #1
 8002c42:	2300      	movne	r3, #0
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	2ba0      	cmp	r3, #160	@ 0xa0
 8002c52:	d005      	beq.n	8002c60 <HAL_I2C_IsDeviceReady+0x188>
 8002c54:	7dfb      	ldrb	r3, [r7, #23]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d102      	bne.n	8002c60 <HAL_I2C_IsDeviceReady+0x188>
 8002c5a:	7dbb      	ldrb	r3, [r7, #22]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d0cd      	beq.n	8002bfc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2220      	movs	r2, #32
 8002c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d129      	bne.n	8002cca <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c84:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c86:	2300      	movs	r3, #0
 8002c88:	613b      	str	r3, [r7, #16]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	695b      	ldr	r3, [r3, #20]
 8002c90:	613b      	str	r3, [r7, #16]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	699b      	ldr	r3, [r3, #24]
 8002c98:	613b      	str	r3, [r7, #16]
 8002c9a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	9300      	str	r3, [sp, #0]
 8002ca0:	2319      	movs	r3, #25
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	4921      	ldr	r1, [pc, #132]	@ (8002d2c <HAL_I2C_IsDeviceReady+0x254>)
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f000 f994 	bl	8002fd4 <I2C_WaitOnFlagUntilTimeout>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e036      	b.n	8002d24 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2220      	movs	r2, #32
 8002cba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	e02c      	b.n	8002d24 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cd8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ce2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	2319      	movs	r3, #25
 8002cea:	2201      	movs	r2, #1
 8002cec:	490f      	ldr	r1, [pc, #60]	@ (8002d2c <HAL_I2C_IsDeviceReady+0x254>)
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f000 f970 	bl	8002fd4 <I2C_WaitOnFlagUntilTimeout>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e012      	b.n	8002d24 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	3301      	adds	r3, #1
 8002d02:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	f4ff af32 	bcc.w	8002b72 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2220      	movs	r2, #32
 8002d12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e000      	b.n	8002d24 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002d22:	2302      	movs	r3, #2
  }
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3720      	adds	r7, #32
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	00100002 	.word	0x00100002
 8002d30:	ffff0000 	.word	0xffff0000

08002d34 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b088      	sub	sp, #32
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	603b      	str	r3, [r7, #0]
 8002d40:	460b      	mov	r3, r1
 8002d42:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d48:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	2b08      	cmp	r3, #8
 8002d4e:	d006      	beq.n	8002d5e <I2C_MasterRequestWrite+0x2a>
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d003      	beq.n	8002d5e <I2C_MasterRequestWrite+0x2a>
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002d5c:	d108      	bne.n	8002d70 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d6c:	601a      	str	r2, [r3, #0]
 8002d6e:	e00b      	b.n	8002d88 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d74:	2b12      	cmp	r3, #18
 8002d76:	d107      	bne.n	8002d88 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d86:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	9300      	str	r3, [sp, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f000 f91d 	bl	8002fd4 <I2C_WaitOnFlagUntilTimeout>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00d      	beq.n	8002dbc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002daa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dae:	d103      	bne.n	8002db8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002db6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e035      	b.n	8002e28 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002dc4:	d108      	bne.n	8002dd8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002dc6:	897b      	ldrh	r3, [r7, #10]
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	461a      	mov	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002dd4:	611a      	str	r2, [r3, #16]
 8002dd6:	e01b      	b.n	8002e10 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002dd8:	897b      	ldrh	r3, [r7, #10]
 8002dda:	11db      	asrs	r3, r3, #7
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	f003 0306 	and.w	r3, r3, #6
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	f063 030f 	orn	r3, r3, #15
 8002de8:	b2da      	uxtb	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	490e      	ldr	r1, [pc, #56]	@ (8002e30 <I2C_MasterRequestWrite+0xfc>)
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 f966 	bl	80030c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e010      	b.n	8002e28 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002e06:	897b      	ldrh	r3, [r7, #10]
 8002e08:	b2da      	uxtb	r2, r3
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	4907      	ldr	r1, [pc, #28]	@ (8002e34 <I2C_MasterRequestWrite+0x100>)
 8002e16:	68f8      	ldr	r0, [r7, #12]
 8002e18:	f000 f956 	bl	80030c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e000      	b.n	8002e28 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002e26:	2300      	movs	r3, #0
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	00010008 	.word	0x00010008
 8002e34:	00010002 	.word	0x00010002

08002e38 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b088      	sub	sp, #32
 8002e3c:	af02      	add	r7, sp, #8
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	607a      	str	r2, [r7, #4]
 8002e42:	603b      	str	r3, [r7, #0]
 8002e44:	460b      	mov	r3, r1
 8002e46:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002e5c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	2b08      	cmp	r3, #8
 8002e62:	d006      	beq.n	8002e72 <I2C_MasterRequestRead+0x3a>
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d003      	beq.n	8002e72 <I2C_MasterRequestRead+0x3a>
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e70:	d108      	bne.n	8002e84 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	e00b      	b.n	8002e9c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e88:	2b11      	cmp	r3, #17
 8002e8a:	d107      	bne.n	8002e9c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e9a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ea8:	68f8      	ldr	r0, [r7, #12]
 8002eaa:	f000 f893 	bl	8002fd4 <I2C_WaitOnFlagUntilTimeout>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00d      	beq.n	8002ed0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ebe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ec2:	d103      	bne.n	8002ecc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e079      	b.n	8002fc4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ed8:	d108      	bne.n	8002eec <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002eda:	897b      	ldrh	r3, [r7, #10]
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	f043 0301 	orr.w	r3, r3, #1
 8002ee2:	b2da      	uxtb	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	611a      	str	r2, [r3, #16]
 8002eea:	e05f      	b.n	8002fac <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002eec:	897b      	ldrh	r3, [r7, #10]
 8002eee:	11db      	asrs	r3, r3, #7
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	f003 0306 	and.w	r3, r3, #6
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	f063 030f 	orn	r3, r3, #15
 8002efc:	b2da      	uxtb	r2, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	4930      	ldr	r1, [pc, #192]	@ (8002fcc <I2C_MasterRequestRead+0x194>)
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 f8dc 	bl	80030c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e054      	b.n	8002fc4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002f1a:	897b      	ldrh	r3, [r7, #10]
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	4929      	ldr	r1, [pc, #164]	@ (8002fd0 <I2C_MasterRequestRead+0x198>)
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f000 f8cc 	bl	80030c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e044      	b.n	8002fc4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	613b      	str	r3, [r7, #16]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	695b      	ldr	r3, [r3, #20]
 8002f44:	613b      	str	r3, [r7, #16]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	699b      	ldr	r3, [r3, #24]
 8002f4c:	613b      	str	r3, [r7, #16]
 8002f4e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f5e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f6c:	68f8      	ldr	r0, [r7, #12]
 8002f6e:	f000 f831 	bl	8002fd4 <I2C_WaitOnFlagUntilTimeout>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d00d      	beq.n	8002f94 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f86:	d103      	bne.n	8002f90 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f8e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e017      	b.n	8002fc4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002f94:	897b      	ldrh	r3, [r7, #10]
 8002f96:	11db      	asrs	r3, r3, #7
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	f003 0306 	and.w	r3, r3, #6
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	f063 030e 	orn	r3, r3, #14
 8002fa4:	b2da      	uxtb	r2, r3
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	4907      	ldr	r1, [pc, #28]	@ (8002fd0 <I2C_MasterRequestRead+0x198>)
 8002fb2:	68f8      	ldr	r0, [r7, #12]
 8002fb4:	f000 f888 	bl	80030c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e000      	b.n	8002fc4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3718      	adds	r7, #24
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	00010008 	.word	0x00010008
 8002fd0:	00010002 	.word	0x00010002

08002fd4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	603b      	str	r3, [r7, #0]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fe4:	e048      	b.n	8003078 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fec:	d044      	beq.n	8003078 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fee:	f7fe fe21 	bl	8001c34 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	683a      	ldr	r2, [r7, #0]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d302      	bcc.n	8003004 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d139      	bne.n	8003078 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	0c1b      	lsrs	r3, r3, #16
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b01      	cmp	r3, #1
 800300c:	d10d      	bne.n	800302a <I2C_WaitOnFlagUntilTimeout+0x56>
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	43da      	mvns	r2, r3
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	4013      	ands	r3, r2
 800301a:	b29b      	uxth	r3, r3
 800301c:	2b00      	cmp	r3, #0
 800301e:	bf0c      	ite	eq
 8003020:	2301      	moveq	r3, #1
 8003022:	2300      	movne	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	461a      	mov	r2, r3
 8003028:	e00c      	b.n	8003044 <I2C_WaitOnFlagUntilTimeout+0x70>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	43da      	mvns	r2, r3
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	4013      	ands	r3, r2
 8003036:	b29b      	uxth	r3, r3
 8003038:	2b00      	cmp	r3, #0
 800303a:	bf0c      	ite	eq
 800303c:	2301      	moveq	r3, #1
 800303e:	2300      	movne	r3, #0
 8003040:	b2db      	uxtb	r3, r3
 8003042:	461a      	mov	r2, r3
 8003044:	79fb      	ldrb	r3, [r7, #7]
 8003046:	429a      	cmp	r2, r3
 8003048:	d116      	bne.n	8003078 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2200      	movs	r2, #0
 800304e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2220      	movs	r2, #32
 8003054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2200      	movs	r2, #0
 800305c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003064:	f043 0220 	orr.w	r2, r3, #32
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e023      	b.n	80030c0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	0c1b      	lsrs	r3, r3, #16
 800307c:	b2db      	uxtb	r3, r3
 800307e:	2b01      	cmp	r3, #1
 8003080:	d10d      	bne.n	800309e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	695b      	ldr	r3, [r3, #20]
 8003088:	43da      	mvns	r2, r3
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	4013      	ands	r3, r2
 800308e:	b29b      	uxth	r3, r3
 8003090:	2b00      	cmp	r3, #0
 8003092:	bf0c      	ite	eq
 8003094:	2301      	moveq	r3, #1
 8003096:	2300      	movne	r3, #0
 8003098:	b2db      	uxtb	r3, r3
 800309a:	461a      	mov	r2, r3
 800309c:	e00c      	b.n	80030b8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	43da      	mvns	r2, r3
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	4013      	ands	r3, r2
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	bf0c      	ite	eq
 80030b0:	2301      	moveq	r3, #1
 80030b2:	2300      	movne	r3, #0
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	461a      	mov	r2, r3
 80030b8:	79fb      	ldrb	r3, [r7, #7]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d093      	beq.n	8002fe6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030be:	2300      	movs	r3, #0
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3710      	adds	r7, #16
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
 80030d4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030d6:	e071      	b.n	80031bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030e6:	d123      	bne.n	8003130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030f6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003100:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2200      	movs	r2, #0
 8003106:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2220      	movs	r2, #32
 800310c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311c:	f043 0204 	orr.w	r2, r3, #4
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e067      	b.n	8003200 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003136:	d041      	beq.n	80031bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003138:	f7fe fd7c 	bl	8001c34 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	429a      	cmp	r2, r3
 8003146:	d302      	bcc.n	800314e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d136      	bne.n	80031bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	0c1b      	lsrs	r3, r3, #16
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b01      	cmp	r3, #1
 8003156:	d10c      	bne.n	8003172 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	695b      	ldr	r3, [r3, #20]
 800315e:	43da      	mvns	r2, r3
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	4013      	ands	r3, r2
 8003164:	b29b      	uxth	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	bf14      	ite	ne
 800316a:	2301      	movne	r3, #1
 800316c:	2300      	moveq	r3, #0
 800316e:	b2db      	uxtb	r3, r3
 8003170:	e00b      	b.n	800318a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	43da      	mvns	r2, r3
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	4013      	ands	r3, r2
 800317e:	b29b      	uxth	r3, r3
 8003180:	2b00      	cmp	r3, #0
 8003182:	bf14      	ite	ne
 8003184:	2301      	movne	r3, #1
 8003186:	2300      	moveq	r3, #0
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d016      	beq.n	80031bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2220      	movs	r2, #32
 8003198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a8:	f043 0220 	orr.w	r2, r3, #32
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e021      	b.n	8003200 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	0c1b      	lsrs	r3, r3, #16
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d10c      	bne.n	80031e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	43da      	mvns	r2, r3
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	4013      	ands	r3, r2
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	bf14      	ite	ne
 80031d8:	2301      	movne	r3, #1
 80031da:	2300      	moveq	r3, #0
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	e00b      	b.n	80031f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	43da      	mvns	r2, r3
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	4013      	ands	r3, r2
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	bf14      	ite	ne
 80031f2:	2301      	movne	r3, #1
 80031f4:	2300      	moveq	r3, #0
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	f47f af6d 	bne.w	80030d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	3710      	adds	r7, #16
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003214:	e034      	b.n	8003280 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003216:	68f8      	ldr	r0, [r7, #12]
 8003218:	f000 f8e3 	bl	80033e2 <I2C_IsAcknowledgeFailed>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e034      	b.n	8003290 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800322c:	d028      	beq.n	8003280 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800322e:	f7fe fd01 	bl	8001c34 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	68ba      	ldr	r2, [r7, #8]
 800323a:	429a      	cmp	r2, r3
 800323c:	d302      	bcc.n	8003244 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d11d      	bne.n	8003280 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800324e:	2b80      	cmp	r3, #128	@ 0x80
 8003250:	d016      	beq.n	8003280 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2220      	movs	r2, #32
 800325c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800326c:	f043 0220 	orr.w	r2, r3, #32
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e007      	b.n	8003290 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800328a:	2b80      	cmp	r3, #128	@ 0x80
 800328c:	d1c3      	bne.n	8003216 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	3710      	adds	r7, #16
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032a4:	e034      	b.n	8003310 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 f89b 	bl	80033e2 <I2C_IsAcknowledgeFailed>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e034      	b.n	8003320 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032bc:	d028      	beq.n	8003310 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032be:	f7fe fcb9 	bl	8001c34 <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	68ba      	ldr	r2, [r7, #8]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d302      	bcc.n	80032d4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d11d      	bne.n	8003310 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	f003 0304 	and.w	r3, r3, #4
 80032de:	2b04      	cmp	r3, #4
 80032e0:	d016      	beq.n	8003310 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2220      	movs	r2, #32
 80032ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fc:	f043 0220 	orr.w	r2, r3, #32
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e007      	b.n	8003320 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	f003 0304 	and.w	r3, r3, #4
 800331a:	2b04      	cmp	r3, #4
 800331c:	d1c3      	bne.n	80032a6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3710      	adds	r7, #16
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003334:	e049      	b.n	80033ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	695b      	ldr	r3, [r3, #20]
 800333c:	f003 0310 	and.w	r3, r3, #16
 8003340:	2b10      	cmp	r3, #16
 8003342:	d119      	bne.n	8003378 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f06f 0210 	mvn.w	r2, #16
 800334c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2200      	movs	r2, #0
 8003352:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2220      	movs	r2, #32
 8003358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e030      	b.n	80033da <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003378:	f7fe fc5c 	bl	8001c34 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	68ba      	ldr	r2, [r7, #8]
 8003384:	429a      	cmp	r2, r3
 8003386:	d302      	bcc.n	800338e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d11d      	bne.n	80033ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003398:	2b40      	cmp	r3, #64	@ 0x40
 800339a:	d016      	beq.n	80033ca <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2220      	movs	r2, #32
 80033a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b6:	f043 0220 	orr.w	r2, r3, #32
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e007      	b.n	80033da <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033d4:	2b40      	cmp	r3, #64	@ 0x40
 80033d6:	d1ae      	bne.n	8003336 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80033e2:	b480      	push	{r7}
 80033e4:	b083      	sub	sp, #12
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	695b      	ldr	r3, [r3, #20]
 80033f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033f8:	d11b      	bne.n	8003432 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003402:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2220      	movs	r2, #32
 800340e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341e:	f043 0204 	orr.w	r2, r3, #4
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e000      	b.n	8003434 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d101      	bne.n	8003454 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e0cc      	b.n	80035ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003454:	4b68      	ldr	r3, [pc, #416]	@ (80035f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 030f 	and.w	r3, r3, #15
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	429a      	cmp	r2, r3
 8003460:	d90c      	bls.n	800347c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003462:	4b65      	ldr	r3, [pc, #404]	@ (80035f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003464:	683a      	ldr	r2, [r7, #0]
 8003466:	b2d2      	uxtb	r2, r2
 8003468:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800346a:	4b63      	ldr	r3, [pc, #396]	@ (80035f8 <HAL_RCC_ClockConfig+0x1b8>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 030f 	and.w	r3, r3, #15
 8003472:	683a      	ldr	r2, [r7, #0]
 8003474:	429a      	cmp	r2, r3
 8003476:	d001      	beq.n	800347c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e0b8      	b.n	80035ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d020      	beq.n	80034ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0304 	and.w	r3, r3, #4
 8003490:	2b00      	cmp	r3, #0
 8003492:	d005      	beq.n	80034a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003494:	4b59      	ldr	r3, [pc, #356]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	4a58      	ldr	r2, [pc, #352]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 800349a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800349e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0308 	and.w	r3, r3, #8
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d005      	beq.n	80034b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034ac:	4b53      	ldr	r3, [pc, #332]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	4a52      	ldr	r2, [pc, #328]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 80034b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80034b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034b8:	4b50      	ldr	r3, [pc, #320]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	494d      	ldr	r1, [pc, #308]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d044      	beq.n	8003560 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d107      	bne.n	80034ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034de:	4b47      	ldr	r3, [pc, #284]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d119      	bne.n	800351e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e07f      	b.n	80035ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d003      	beq.n	80034fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034fa:	2b03      	cmp	r3, #3
 80034fc:	d107      	bne.n	800350e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034fe:	4b3f      	ldr	r3, [pc, #252]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d109      	bne.n	800351e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e06f      	b.n	80035ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800350e:	4b3b      	ldr	r3, [pc, #236]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e067      	b.n	80035ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800351e:	4b37      	ldr	r3, [pc, #220]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f023 0203 	bic.w	r2, r3, #3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	4934      	ldr	r1, [pc, #208]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 800352c:	4313      	orrs	r3, r2
 800352e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003530:	f7fe fb80 	bl	8001c34 <HAL_GetTick>
 8003534:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003536:	e00a      	b.n	800354e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003538:	f7fe fb7c 	bl	8001c34 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003546:	4293      	cmp	r3, r2
 8003548:	d901      	bls.n	800354e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e04f      	b.n	80035ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800354e:	4b2b      	ldr	r3, [pc, #172]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 020c 	and.w	r2, r3, #12
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	429a      	cmp	r2, r3
 800355e:	d1eb      	bne.n	8003538 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003560:	4b25      	ldr	r3, [pc, #148]	@ (80035f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 030f 	and.w	r3, r3, #15
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	429a      	cmp	r2, r3
 800356c:	d20c      	bcs.n	8003588 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800356e:	4b22      	ldr	r3, [pc, #136]	@ (80035f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003570:	683a      	ldr	r2, [r7, #0]
 8003572:	b2d2      	uxtb	r2, r2
 8003574:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003576:	4b20      	ldr	r3, [pc, #128]	@ (80035f8 <HAL_RCC_ClockConfig+0x1b8>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 030f 	and.w	r3, r3, #15
 800357e:	683a      	ldr	r2, [r7, #0]
 8003580:	429a      	cmp	r2, r3
 8003582:	d001      	beq.n	8003588 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e032      	b.n	80035ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0304 	and.w	r3, r3, #4
 8003590:	2b00      	cmp	r3, #0
 8003592:	d008      	beq.n	80035a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003594:	4b19      	ldr	r3, [pc, #100]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	4916      	ldr	r1, [pc, #88]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 80035a2:	4313      	orrs	r3, r2
 80035a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0308 	and.w	r3, r3, #8
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d009      	beq.n	80035c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035b2:	4b12      	ldr	r3, [pc, #72]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	00db      	lsls	r3, r3, #3
 80035c0:	490e      	ldr	r1, [pc, #56]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035c6:	f000 f855 	bl	8003674 <HAL_RCC_GetSysClockFreq>
 80035ca:	4602      	mov	r2, r0
 80035cc:	4b0b      	ldr	r3, [pc, #44]	@ (80035fc <HAL_RCC_ClockConfig+0x1bc>)
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	091b      	lsrs	r3, r3, #4
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	490a      	ldr	r1, [pc, #40]	@ (8003600 <HAL_RCC_ClockConfig+0x1c0>)
 80035d8:	5ccb      	ldrb	r3, [r1, r3]
 80035da:	fa22 f303 	lsr.w	r3, r2, r3
 80035de:	4a09      	ldr	r2, [pc, #36]	@ (8003604 <HAL_RCC_ClockConfig+0x1c4>)
 80035e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80035e2:	4b09      	ldr	r3, [pc, #36]	@ (8003608 <HAL_RCC_ClockConfig+0x1c8>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7fe fae0 	bl	8001bac <HAL_InitTick>

  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	40023c00 	.word	0x40023c00
 80035fc:	40023800 	.word	0x40023800
 8003600:	0800551c 	.word	0x0800551c
 8003604:	20000000 	.word	0x20000000
 8003608:	20000004 	.word	0x20000004

0800360c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003610:	4b03      	ldr	r3, [pc, #12]	@ (8003620 <HAL_RCC_GetHCLKFreq+0x14>)
 8003612:	681b      	ldr	r3, [r3, #0]
}
 8003614:	4618      	mov	r0, r3
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	20000000 	.word	0x20000000

08003624 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003628:	f7ff fff0 	bl	800360c <HAL_RCC_GetHCLKFreq>
 800362c:	4602      	mov	r2, r0
 800362e:	4b05      	ldr	r3, [pc, #20]	@ (8003644 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	0a9b      	lsrs	r3, r3, #10
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	4903      	ldr	r1, [pc, #12]	@ (8003648 <HAL_RCC_GetPCLK1Freq+0x24>)
 800363a:	5ccb      	ldrb	r3, [r1, r3]
 800363c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003640:	4618      	mov	r0, r3
 8003642:	bd80      	pop	{r7, pc}
 8003644:	40023800 	.word	0x40023800
 8003648:	0800552c 	.word	0x0800552c

0800364c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003650:	f7ff ffdc 	bl	800360c <HAL_RCC_GetHCLKFreq>
 8003654:	4602      	mov	r2, r0
 8003656:	4b05      	ldr	r3, [pc, #20]	@ (800366c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	0b5b      	lsrs	r3, r3, #13
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	4903      	ldr	r1, [pc, #12]	@ (8003670 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003662:	5ccb      	ldrb	r3, [r1, r3]
 8003664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003668:	4618      	mov	r0, r3
 800366a:	bd80      	pop	{r7, pc}
 800366c:	40023800 	.word	0x40023800
 8003670:	0800552c 	.word	0x0800552c

08003674 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003678:	b0ae      	sub	sp, #184	@ 0xb8
 800367a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800367c:	2300      	movs	r3, #0
 800367e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003682:	2300      	movs	r3, #0
 8003684:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003688:	2300      	movs	r3, #0
 800368a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800368e:	2300      	movs	r3, #0
 8003690:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003694:	2300      	movs	r3, #0
 8003696:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800369a:	4bcb      	ldr	r3, [pc, #812]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f003 030c 	and.w	r3, r3, #12
 80036a2:	2b0c      	cmp	r3, #12
 80036a4:	f200 8206 	bhi.w	8003ab4 <HAL_RCC_GetSysClockFreq+0x440>
 80036a8:	a201      	add	r2, pc, #4	@ (adr r2, 80036b0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80036aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ae:	bf00      	nop
 80036b0:	080036e5 	.word	0x080036e5
 80036b4:	08003ab5 	.word	0x08003ab5
 80036b8:	08003ab5 	.word	0x08003ab5
 80036bc:	08003ab5 	.word	0x08003ab5
 80036c0:	080036ed 	.word	0x080036ed
 80036c4:	08003ab5 	.word	0x08003ab5
 80036c8:	08003ab5 	.word	0x08003ab5
 80036cc:	08003ab5 	.word	0x08003ab5
 80036d0:	080036f5 	.word	0x080036f5
 80036d4:	08003ab5 	.word	0x08003ab5
 80036d8:	08003ab5 	.word	0x08003ab5
 80036dc:	08003ab5 	.word	0x08003ab5
 80036e0:	080038e5 	.word	0x080038e5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036e4:	4bb9      	ldr	r3, [pc, #740]	@ (80039cc <HAL_RCC_GetSysClockFreq+0x358>)
 80036e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80036ea:	e1e7      	b.n	8003abc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036ec:	4bb8      	ldr	r3, [pc, #736]	@ (80039d0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80036ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80036f2:	e1e3      	b.n	8003abc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036f4:	4bb4      	ldr	r3, [pc, #720]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003700:	4bb1      	ldr	r3, [pc, #708]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d071      	beq.n	80037f0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800370c:	4bae      	ldr	r3, [pc, #696]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	099b      	lsrs	r3, r3, #6
 8003712:	2200      	movs	r2, #0
 8003714:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003718:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800371c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003720:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003724:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003728:	2300      	movs	r3, #0
 800372a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800372e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003732:	4622      	mov	r2, r4
 8003734:	462b      	mov	r3, r5
 8003736:	f04f 0000 	mov.w	r0, #0
 800373a:	f04f 0100 	mov.w	r1, #0
 800373e:	0159      	lsls	r1, r3, #5
 8003740:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003744:	0150      	lsls	r0, r2, #5
 8003746:	4602      	mov	r2, r0
 8003748:	460b      	mov	r3, r1
 800374a:	4621      	mov	r1, r4
 800374c:	1a51      	subs	r1, r2, r1
 800374e:	6439      	str	r1, [r7, #64]	@ 0x40
 8003750:	4629      	mov	r1, r5
 8003752:	eb63 0301 	sbc.w	r3, r3, r1
 8003756:	647b      	str	r3, [r7, #68]	@ 0x44
 8003758:	f04f 0200 	mov.w	r2, #0
 800375c:	f04f 0300 	mov.w	r3, #0
 8003760:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003764:	4649      	mov	r1, r9
 8003766:	018b      	lsls	r3, r1, #6
 8003768:	4641      	mov	r1, r8
 800376a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800376e:	4641      	mov	r1, r8
 8003770:	018a      	lsls	r2, r1, #6
 8003772:	4641      	mov	r1, r8
 8003774:	1a51      	subs	r1, r2, r1
 8003776:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003778:	4649      	mov	r1, r9
 800377a:	eb63 0301 	sbc.w	r3, r3, r1
 800377e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003780:	f04f 0200 	mov.w	r2, #0
 8003784:	f04f 0300 	mov.w	r3, #0
 8003788:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800378c:	4649      	mov	r1, r9
 800378e:	00cb      	lsls	r3, r1, #3
 8003790:	4641      	mov	r1, r8
 8003792:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003796:	4641      	mov	r1, r8
 8003798:	00ca      	lsls	r2, r1, #3
 800379a:	4610      	mov	r0, r2
 800379c:	4619      	mov	r1, r3
 800379e:	4603      	mov	r3, r0
 80037a0:	4622      	mov	r2, r4
 80037a2:	189b      	adds	r3, r3, r2
 80037a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80037a6:	462b      	mov	r3, r5
 80037a8:	460a      	mov	r2, r1
 80037aa:	eb42 0303 	adc.w	r3, r2, r3
 80037ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80037b0:	f04f 0200 	mov.w	r2, #0
 80037b4:	f04f 0300 	mov.w	r3, #0
 80037b8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80037bc:	4629      	mov	r1, r5
 80037be:	024b      	lsls	r3, r1, #9
 80037c0:	4621      	mov	r1, r4
 80037c2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80037c6:	4621      	mov	r1, r4
 80037c8:	024a      	lsls	r2, r1, #9
 80037ca:	4610      	mov	r0, r2
 80037cc:	4619      	mov	r1, r3
 80037ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80037d2:	2200      	movs	r2, #0
 80037d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80037d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80037dc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80037e0:	f7fd f87c 	bl	80008dc <__aeabi_uldivmod>
 80037e4:	4602      	mov	r2, r0
 80037e6:	460b      	mov	r3, r1
 80037e8:	4613      	mov	r3, r2
 80037ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80037ee:	e067      	b.n	80038c0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037f0:	4b75      	ldr	r3, [pc, #468]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	099b      	lsrs	r3, r3, #6
 80037f6:	2200      	movs	r2, #0
 80037f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037fc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003800:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003804:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003808:	67bb      	str	r3, [r7, #120]	@ 0x78
 800380a:	2300      	movs	r3, #0
 800380c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800380e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003812:	4622      	mov	r2, r4
 8003814:	462b      	mov	r3, r5
 8003816:	f04f 0000 	mov.w	r0, #0
 800381a:	f04f 0100 	mov.w	r1, #0
 800381e:	0159      	lsls	r1, r3, #5
 8003820:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003824:	0150      	lsls	r0, r2, #5
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	4621      	mov	r1, r4
 800382c:	1a51      	subs	r1, r2, r1
 800382e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003830:	4629      	mov	r1, r5
 8003832:	eb63 0301 	sbc.w	r3, r3, r1
 8003836:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003838:	f04f 0200 	mov.w	r2, #0
 800383c:	f04f 0300 	mov.w	r3, #0
 8003840:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003844:	4649      	mov	r1, r9
 8003846:	018b      	lsls	r3, r1, #6
 8003848:	4641      	mov	r1, r8
 800384a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800384e:	4641      	mov	r1, r8
 8003850:	018a      	lsls	r2, r1, #6
 8003852:	4641      	mov	r1, r8
 8003854:	ebb2 0a01 	subs.w	sl, r2, r1
 8003858:	4649      	mov	r1, r9
 800385a:	eb63 0b01 	sbc.w	fp, r3, r1
 800385e:	f04f 0200 	mov.w	r2, #0
 8003862:	f04f 0300 	mov.w	r3, #0
 8003866:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800386a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800386e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003872:	4692      	mov	sl, r2
 8003874:	469b      	mov	fp, r3
 8003876:	4623      	mov	r3, r4
 8003878:	eb1a 0303 	adds.w	r3, sl, r3
 800387c:	623b      	str	r3, [r7, #32]
 800387e:	462b      	mov	r3, r5
 8003880:	eb4b 0303 	adc.w	r3, fp, r3
 8003884:	627b      	str	r3, [r7, #36]	@ 0x24
 8003886:	f04f 0200 	mov.w	r2, #0
 800388a:	f04f 0300 	mov.w	r3, #0
 800388e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003892:	4629      	mov	r1, r5
 8003894:	028b      	lsls	r3, r1, #10
 8003896:	4621      	mov	r1, r4
 8003898:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800389c:	4621      	mov	r1, r4
 800389e:	028a      	lsls	r2, r1, #10
 80038a0:	4610      	mov	r0, r2
 80038a2:	4619      	mov	r1, r3
 80038a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038a8:	2200      	movs	r2, #0
 80038aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80038ac:	677a      	str	r2, [r7, #116]	@ 0x74
 80038ae:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80038b2:	f7fd f813 	bl	80008dc <__aeabi_uldivmod>
 80038b6:	4602      	mov	r2, r0
 80038b8:	460b      	mov	r3, r1
 80038ba:	4613      	mov	r3, r2
 80038bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80038c0:	4b41      	ldr	r3, [pc, #260]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	0c1b      	lsrs	r3, r3, #16
 80038c6:	f003 0303 	and.w	r3, r3, #3
 80038ca:	3301      	adds	r3, #1
 80038cc:	005b      	lsls	r3, r3, #1
 80038ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80038d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80038d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80038da:	fbb2 f3f3 	udiv	r3, r2, r3
 80038de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80038e2:	e0eb      	b.n	8003abc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038e4:	4b38      	ldr	r3, [pc, #224]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038f0:	4b35      	ldr	r3, [pc, #212]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d06b      	beq.n	80039d4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038fc:	4b32      	ldr	r3, [pc, #200]	@ (80039c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	099b      	lsrs	r3, r3, #6
 8003902:	2200      	movs	r2, #0
 8003904:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003906:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003908:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800390a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800390e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003910:	2300      	movs	r3, #0
 8003912:	667b      	str	r3, [r7, #100]	@ 0x64
 8003914:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003918:	4622      	mov	r2, r4
 800391a:	462b      	mov	r3, r5
 800391c:	f04f 0000 	mov.w	r0, #0
 8003920:	f04f 0100 	mov.w	r1, #0
 8003924:	0159      	lsls	r1, r3, #5
 8003926:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800392a:	0150      	lsls	r0, r2, #5
 800392c:	4602      	mov	r2, r0
 800392e:	460b      	mov	r3, r1
 8003930:	4621      	mov	r1, r4
 8003932:	1a51      	subs	r1, r2, r1
 8003934:	61b9      	str	r1, [r7, #24]
 8003936:	4629      	mov	r1, r5
 8003938:	eb63 0301 	sbc.w	r3, r3, r1
 800393c:	61fb      	str	r3, [r7, #28]
 800393e:	f04f 0200 	mov.w	r2, #0
 8003942:	f04f 0300 	mov.w	r3, #0
 8003946:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800394a:	4659      	mov	r1, fp
 800394c:	018b      	lsls	r3, r1, #6
 800394e:	4651      	mov	r1, sl
 8003950:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003954:	4651      	mov	r1, sl
 8003956:	018a      	lsls	r2, r1, #6
 8003958:	4651      	mov	r1, sl
 800395a:	ebb2 0801 	subs.w	r8, r2, r1
 800395e:	4659      	mov	r1, fp
 8003960:	eb63 0901 	sbc.w	r9, r3, r1
 8003964:	f04f 0200 	mov.w	r2, #0
 8003968:	f04f 0300 	mov.w	r3, #0
 800396c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003970:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003974:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003978:	4690      	mov	r8, r2
 800397a:	4699      	mov	r9, r3
 800397c:	4623      	mov	r3, r4
 800397e:	eb18 0303 	adds.w	r3, r8, r3
 8003982:	613b      	str	r3, [r7, #16]
 8003984:	462b      	mov	r3, r5
 8003986:	eb49 0303 	adc.w	r3, r9, r3
 800398a:	617b      	str	r3, [r7, #20]
 800398c:	f04f 0200 	mov.w	r2, #0
 8003990:	f04f 0300 	mov.w	r3, #0
 8003994:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003998:	4629      	mov	r1, r5
 800399a:	024b      	lsls	r3, r1, #9
 800399c:	4621      	mov	r1, r4
 800399e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039a2:	4621      	mov	r1, r4
 80039a4:	024a      	lsls	r2, r1, #9
 80039a6:	4610      	mov	r0, r2
 80039a8:	4619      	mov	r1, r3
 80039aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039ae:	2200      	movs	r2, #0
 80039b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80039b2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80039b4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80039b8:	f7fc ff90 	bl	80008dc <__aeabi_uldivmod>
 80039bc:	4602      	mov	r2, r0
 80039be:	460b      	mov	r3, r1
 80039c0:	4613      	mov	r3, r2
 80039c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039c6:	e065      	b.n	8003a94 <HAL_RCC_GetSysClockFreq+0x420>
 80039c8:	40023800 	.word	0x40023800
 80039cc:	00f42400 	.word	0x00f42400
 80039d0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039d4:	4b3d      	ldr	r3, [pc, #244]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x458>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	099b      	lsrs	r3, r3, #6
 80039da:	2200      	movs	r2, #0
 80039dc:	4618      	mov	r0, r3
 80039de:	4611      	mov	r1, r2
 80039e0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80039e6:	2300      	movs	r3, #0
 80039e8:	657b      	str	r3, [r7, #84]	@ 0x54
 80039ea:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80039ee:	4642      	mov	r2, r8
 80039f0:	464b      	mov	r3, r9
 80039f2:	f04f 0000 	mov.w	r0, #0
 80039f6:	f04f 0100 	mov.w	r1, #0
 80039fa:	0159      	lsls	r1, r3, #5
 80039fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a00:	0150      	lsls	r0, r2, #5
 8003a02:	4602      	mov	r2, r0
 8003a04:	460b      	mov	r3, r1
 8003a06:	4641      	mov	r1, r8
 8003a08:	1a51      	subs	r1, r2, r1
 8003a0a:	60b9      	str	r1, [r7, #8]
 8003a0c:	4649      	mov	r1, r9
 8003a0e:	eb63 0301 	sbc.w	r3, r3, r1
 8003a12:	60fb      	str	r3, [r7, #12]
 8003a14:	f04f 0200 	mov.w	r2, #0
 8003a18:	f04f 0300 	mov.w	r3, #0
 8003a1c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003a20:	4659      	mov	r1, fp
 8003a22:	018b      	lsls	r3, r1, #6
 8003a24:	4651      	mov	r1, sl
 8003a26:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a2a:	4651      	mov	r1, sl
 8003a2c:	018a      	lsls	r2, r1, #6
 8003a2e:	4651      	mov	r1, sl
 8003a30:	1a54      	subs	r4, r2, r1
 8003a32:	4659      	mov	r1, fp
 8003a34:	eb63 0501 	sbc.w	r5, r3, r1
 8003a38:	f04f 0200 	mov.w	r2, #0
 8003a3c:	f04f 0300 	mov.w	r3, #0
 8003a40:	00eb      	lsls	r3, r5, #3
 8003a42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a46:	00e2      	lsls	r2, r4, #3
 8003a48:	4614      	mov	r4, r2
 8003a4a:	461d      	mov	r5, r3
 8003a4c:	4643      	mov	r3, r8
 8003a4e:	18e3      	adds	r3, r4, r3
 8003a50:	603b      	str	r3, [r7, #0]
 8003a52:	464b      	mov	r3, r9
 8003a54:	eb45 0303 	adc.w	r3, r5, r3
 8003a58:	607b      	str	r3, [r7, #4]
 8003a5a:	f04f 0200 	mov.w	r2, #0
 8003a5e:	f04f 0300 	mov.w	r3, #0
 8003a62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a66:	4629      	mov	r1, r5
 8003a68:	028b      	lsls	r3, r1, #10
 8003a6a:	4621      	mov	r1, r4
 8003a6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a70:	4621      	mov	r1, r4
 8003a72:	028a      	lsls	r2, r1, #10
 8003a74:	4610      	mov	r0, r2
 8003a76:	4619      	mov	r1, r3
 8003a78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a80:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003a82:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003a86:	f7fc ff29 	bl	80008dc <__aeabi_uldivmod>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	4613      	mov	r3, r2
 8003a90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003a94:	4b0d      	ldr	r3, [pc, #52]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x458>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	0f1b      	lsrs	r3, r3, #28
 8003a9a:	f003 0307 	and.w	r3, r3, #7
 8003a9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003aa2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003aa6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ab2:	e003      	b.n	8003abc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ab4:	4b06      	ldr	r3, [pc, #24]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003ab6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003aba:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003abc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	37b8      	adds	r7, #184	@ 0xb8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003aca:	bf00      	nop
 8003acc:	40023800 	.word	0x40023800
 8003ad0:	00f42400 	.word	0x00f42400

08003ad4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d101      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e28d      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	f000 8083 	beq.w	8003bfa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003af4:	4b94      	ldr	r3, [pc, #592]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f003 030c 	and.w	r3, r3, #12
 8003afc:	2b04      	cmp	r3, #4
 8003afe:	d019      	beq.n	8003b34 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003b00:	4b91      	ldr	r3, [pc, #580]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f003 030c 	and.w	r3, r3, #12
        || \
 8003b08:	2b08      	cmp	r3, #8
 8003b0a:	d106      	bne.n	8003b1a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003b0c:	4b8e      	ldr	r3, [pc, #568]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b18:	d00c      	beq.n	8003b34 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b1a:	4b8b      	ldr	r3, [pc, #556]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003b22:	2b0c      	cmp	r3, #12
 8003b24:	d112      	bne.n	8003b4c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b26:	4b88      	ldr	r3, [pc, #544]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b32:	d10b      	bne.n	8003b4c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b34:	4b84      	ldr	r3, [pc, #528]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d05b      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x124>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d157      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e25a      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b54:	d106      	bne.n	8003b64 <HAL_RCC_OscConfig+0x90>
 8003b56:	4b7c      	ldr	r3, [pc, #496]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a7b      	ldr	r2, [pc, #492]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b60:	6013      	str	r3, [r2, #0]
 8003b62:	e01d      	b.n	8003ba0 <HAL_RCC_OscConfig+0xcc>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b6c:	d10c      	bne.n	8003b88 <HAL_RCC_OscConfig+0xb4>
 8003b6e:	4b76      	ldr	r3, [pc, #472]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a75      	ldr	r2, [pc, #468]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b78:	6013      	str	r3, [r2, #0]
 8003b7a:	4b73      	ldr	r3, [pc, #460]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a72      	ldr	r2, [pc, #456]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b84:	6013      	str	r3, [r2, #0]
 8003b86:	e00b      	b.n	8003ba0 <HAL_RCC_OscConfig+0xcc>
 8003b88:	4b6f      	ldr	r3, [pc, #444]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a6e      	ldr	r2, [pc, #440]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b92:	6013      	str	r3, [r2, #0]
 8003b94:	4b6c      	ldr	r3, [pc, #432]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a6b      	ldr	r2, [pc, #428]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003b9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d013      	beq.n	8003bd0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba8:	f7fe f844 	bl	8001c34 <HAL_GetTick>
 8003bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bae:	e008      	b.n	8003bc2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bb0:	f7fe f840 	bl	8001c34 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b64      	cmp	r3, #100	@ 0x64
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e21f      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bc2:	4b61      	ldr	r3, [pc, #388]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d0f0      	beq.n	8003bb0 <HAL_RCC_OscConfig+0xdc>
 8003bce:	e014      	b.n	8003bfa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd0:	f7fe f830 	bl	8001c34 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bd8:	f7fe f82c 	bl	8001c34 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b64      	cmp	r3, #100	@ 0x64
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e20b      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bea:	4b57      	ldr	r3, [pc, #348]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1f0      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x104>
 8003bf6:	e000      	b.n	8003bfa <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d06f      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003c06:	4b50      	ldr	r3, [pc, #320]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 030c 	and.w	r3, r3, #12
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d017      	beq.n	8003c42 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003c12:	4b4d      	ldr	r3, [pc, #308]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 030c 	and.w	r3, r3, #12
        || \
 8003c1a:	2b08      	cmp	r3, #8
 8003c1c:	d105      	bne.n	8003c2a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003c1e:	4b4a      	ldr	r3, [pc, #296]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00b      	beq.n	8003c42 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c2a:	4b47      	ldr	r3, [pc, #284]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003c32:	2b0c      	cmp	r3, #12
 8003c34:	d11c      	bne.n	8003c70 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c36:	4b44      	ldr	r3, [pc, #272]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d116      	bne.n	8003c70 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c42:	4b41      	ldr	r3, [pc, #260]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d005      	beq.n	8003c5a <HAL_RCC_OscConfig+0x186>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d001      	beq.n	8003c5a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e1d3      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c5a:	4b3b      	ldr	r3, [pc, #236]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	00db      	lsls	r3, r3, #3
 8003c68:	4937      	ldr	r1, [pc, #220]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c6e:	e03a      	b.n	8003ce6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d020      	beq.n	8003cba <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c78:	4b34      	ldr	r3, [pc, #208]	@ (8003d4c <HAL_RCC_OscConfig+0x278>)
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c7e:	f7fd ffd9 	bl	8001c34 <HAL_GetTick>
 8003c82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c84:	e008      	b.n	8003c98 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c86:	f7fd ffd5 	bl	8001c34 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e1b4      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c98:	4b2b      	ldr	r3, [pc, #172]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0302 	and.w	r3, r3, #2
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d0f0      	beq.n	8003c86 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ca4:	4b28      	ldr	r3, [pc, #160]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	00db      	lsls	r3, r3, #3
 8003cb2:	4925      	ldr	r1, [pc, #148]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	600b      	str	r3, [r1, #0]
 8003cb8:	e015      	b.n	8003ce6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cba:	4b24      	ldr	r3, [pc, #144]	@ (8003d4c <HAL_RCC_OscConfig+0x278>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc0:	f7fd ffb8 	bl	8001c34 <HAL_GetTick>
 8003cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc8:	f7fd ffb4 	bl	8001c34 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e193      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cda:	4b1b      	ldr	r3, [pc, #108]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1f0      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0308 	and.w	r3, r3, #8
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d036      	beq.n	8003d60 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d016      	beq.n	8003d28 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cfa:	4b15      	ldr	r3, [pc, #84]	@ (8003d50 <HAL_RCC_OscConfig+0x27c>)
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d00:	f7fd ff98 	bl	8001c34 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d08:	f7fd ff94 	bl	8001c34 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e173      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003d48 <HAL_RCC_OscConfig+0x274>)
 8003d1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d0f0      	beq.n	8003d08 <HAL_RCC_OscConfig+0x234>
 8003d26:	e01b      	b.n	8003d60 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d28:	4b09      	ldr	r3, [pc, #36]	@ (8003d50 <HAL_RCC_OscConfig+0x27c>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d2e:	f7fd ff81 	bl	8001c34 <HAL_GetTick>
 8003d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d34:	e00e      	b.n	8003d54 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d36:	f7fd ff7d 	bl	8001c34 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d907      	bls.n	8003d54 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e15c      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
 8003d48:	40023800 	.word	0x40023800
 8003d4c:	42470000 	.word	0x42470000
 8003d50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d54:	4b8a      	ldr	r3, [pc, #552]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003d56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d1ea      	bne.n	8003d36 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0304 	and.w	r3, r3, #4
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f000 8097 	beq.w	8003e9c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d72:	4b83      	ldr	r3, [pc, #524]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d10f      	bne.n	8003d9e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60bb      	str	r3, [r7, #8]
 8003d82:	4b7f      	ldr	r3, [pc, #508]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d86:	4a7e      	ldr	r2, [pc, #504]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003d88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d8e:	4b7c      	ldr	r3, [pc, #496]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d96:	60bb      	str	r3, [r7, #8]
 8003d98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d9e:	4b79      	ldr	r3, [pc, #484]	@ (8003f84 <HAL_RCC_OscConfig+0x4b0>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d118      	bne.n	8003ddc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003daa:	4b76      	ldr	r3, [pc, #472]	@ (8003f84 <HAL_RCC_OscConfig+0x4b0>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a75      	ldr	r2, [pc, #468]	@ (8003f84 <HAL_RCC_OscConfig+0x4b0>)
 8003db0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003db4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003db6:	f7fd ff3d 	bl	8001c34 <HAL_GetTick>
 8003dba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dbc:	e008      	b.n	8003dd0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dbe:	f7fd ff39 	bl	8001c34 <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d901      	bls.n	8003dd0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e118      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dd0:	4b6c      	ldr	r3, [pc, #432]	@ (8003f84 <HAL_RCC_OscConfig+0x4b0>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d0f0      	beq.n	8003dbe <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d106      	bne.n	8003df2 <HAL_RCC_OscConfig+0x31e>
 8003de4:	4b66      	ldr	r3, [pc, #408]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003de6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003de8:	4a65      	ldr	r2, [pc, #404]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003dea:	f043 0301 	orr.w	r3, r3, #1
 8003dee:	6713      	str	r3, [r2, #112]	@ 0x70
 8003df0:	e01c      	b.n	8003e2c <HAL_RCC_OscConfig+0x358>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	2b05      	cmp	r3, #5
 8003df8:	d10c      	bne.n	8003e14 <HAL_RCC_OscConfig+0x340>
 8003dfa:	4b61      	ldr	r3, [pc, #388]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003dfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dfe:	4a60      	ldr	r2, [pc, #384]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003e00:	f043 0304 	orr.w	r3, r3, #4
 8003e04:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e06:	4b5e      	ldr	r3, [pc, #376]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e0a:	4a5d      	ldr	r2, [pc, #372]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003e0c:	f043 0301 	orr.w	r3, r3, #1
 8003e10:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e12:	e00b      	b.n	8003e2c <HAL_RCC_OscConfig+0x358>
 8003e14:	4b5a      	ldr	r3, [pc, #360]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e18:	4a59      	ldr	r2, [pc, #356]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003e1a:	f023 0301 	bic.w	r3, r3, #1
 8003e1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e20:	4b57      	ldr	r3, [pc, #348]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e24:	4a56      	ldr	r2, [pc, #344]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003e26:	f023 0304 	bic.w	r3, r3, #4
 8003e2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d015      	beq.n	8003e60 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e34:	f7fd fefe 	bl	8001c34 <HAL_GetTick>
 8003e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e3a:	e00a      	b.n	8003e52 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e3c:	f7fd fefa 	bl	8001c34 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e0d7      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e52:	4b4b      	ldr	r3, [pc, #300]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d0ee      	beq.n	8003e3c <HAL_RCC_OscConfig+0x368>
 8003e5e:	e014      	b.n	8003e8a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e60:	f7fd fee8 	bl	8001c34 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e66:	e00a      	b.n	8003e7e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e68:	f7fd fee4 	bl	8001c34 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e0c1      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e7e:	4b40      	ldr	r3, [pc, #256]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1ee      	bne.n	8003e68 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e8a:	7dfb      	ldrb	r3, [r7, #23]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d105      	bne.n	8003e9c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e90:	4b3b      	ldr	r3, [pc, #236]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e94:	4a3a      	ldr	r2, [pc, #232]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003e96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	699b      	ldr	r3, [r3, #24]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f000 80ad 	beq.w	8004000 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ea6:	4b36      	ldr	r3, [pc, #216]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f003 030c 	and.w	r3, r3, #12
 8003eae:	2b08      	cmp	r3, #8
 8003eb0:	d060      	beq.n	8003f74 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	699b      	ldr	r3, [r3, #24]
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d145      	bne.n	8003f46 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eba:	4b33      	ldr	r3, [pc, #204]	@ (8003f88 <HAL_RCC_OscConfig+0x4b4>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec0:	f7fd feb8 	bl	8001c34 <HAL_GetTick>
 8003ec4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ec8:	f7fd feb4 	bl	8001c34 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e093      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eda:	4b29      	ldr	r3, [pc, #164]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1f0      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69da      	ldr	r2, [r3, #28]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	431a      	orrs	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	019b      	lsls	r3, r3, #6
 8003ef6:	431a      	orrs	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003efc:	085b      	lsrs	r3, r3, #1
 8003efe:	3b01      	subs	r3, #1
 8003f00:	041b      	lsls	r3, r3, #16
 8003f02:	431a      	orrs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f08:	061b      	lsls	r3, r3, #24
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f10:	071b      	lsls	r3, r3, #28
 8003f12:	491b      	ldr	r1, [pc, #108]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f18:	4b1b      	ldr	r3, [pc, #108]	@ (8003f88 <HAL_RCC_OscConfig+0x4b4>)
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f1e:	f7fd fe89 	bl	8001c34 <HAL_GetTick>
 8003f22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f24:	e008      	b.n	8003f38 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f26:	f7fd fe85 	bl	8001c34 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e064      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f38:	4b11      	ldr	r3, [pc, #68]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d0f0      	beq.n	8003f26 <HAL_RCC_OscConfig+0x452>
 8003f44:	e05c      	b.n	8004000 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f46:	4b10      	ldr	r3, [pc, #64]	@ (8003f88 <HAL_RCC_OscConfig+0x4b4>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f4c:	f7fd fe72 	bl	8001c34 <HAL_GetTick>
 8003f50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f52:	e008      	b.n	8003f66 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f54:	f7fd fe6e 	bl	8001c34 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e04d      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f66:	4b06      	ldr	r3, [pc, #24]	@ (8003f80 <HAL_RCC_OscConfig+0x4ac>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d1f0      	bne.n	8003f54 <HAL_RCC_OscConfig+0x480>
 8003f72:	e045      	b.n	8004000 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	699b      	ldr	r3, [r3, #24]
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d107      	bne.n	8003f8c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e040      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
 8003f80:	40023800 	.word	0x40023800
 8003f84:	40007000 	.word	0x40007000
 8003f88:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800400c <HAL_RCC_OscConfig+0x538>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d030      	beq.n	8003ffc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d129      	bne.n	8003ffc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d122      	bne.n	8003ffc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003fc2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d119      	bne.n	8003ffc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd2:	085b      	lsrs	r3, r3, #1
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d10f      	bne.n	8003ffc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d107      	bne.n	8003ffc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d001      	beq.n	8004000 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e000      	b.n	8004002 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3718      	adds	r7, #24
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	40023800 	.word	0x40023800

08004010 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d101      	bne.n	8004022 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e042      	b.n	80040a8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b00      	cmp	r3, #0
 800402c:	d106      	bne.n	800403c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f7fd fcac 	bl	8001994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2224      	movs	r2, #36	@ 0x24
 8004040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68da      	ldr	r2, [r3, #12]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004052:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 f973 	bl	8004340 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	691a      	ldr	r2, [r3, #16]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004068:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	695a      	ldr	r2, [r3, #20]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004078:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	68da      	ldr	r2, [r3, #12]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004088:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2220      	movs	r2, #32
 8004094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2220      	movs	r2, #32
 800409c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3708      	adds	r7, #8
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b08a      	sub	sp, #40	@ 0x28
 80040b4:	af02      	add	r7, sp, #8
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	603b      	str	r3, [r7, #0]
 80040bc:	4613      	mov	r3, r2
 80040be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040c0:	2300      	movs	r3, #0
 80040c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2b20      	cmp	r3, #32
 80040ce:	d175      	bne.n	80041bc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d002      	beq.n	80040dc <HAL_UART_Transmit+0x2c>
 80040d6:	88fb      	ldrh	r3, [r7, #6]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d101      	bne.n	80040e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e06e      	b.n	80041be <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2221      	movs	r2, #33	@ 0x21
 80040ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040ee:	f7fd fda1 	bl	8001c34 <HAL_GetTick>
 80040f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	88fa      	ldrh	r2, [r7, #6]
 80040f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	88fa      	ldrh	r2, [r7, #6]
 80040fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004108:	d108      	bne.n	800411c <HAL_UART_Transmit+0x6c>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d104      	bne.n	800411c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004112:	2300      	movs	r3, #0
 8004114:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	61bb      	str	r3, [r7, #24]
 800411a:	e003      	b.n	8004124 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004120:	2300      	movs	r3, #0
 8004122:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004124:	e02e      	b.n	8004184 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	2200      	movs	r2, #0
 800412e:	2180      	movs	r1, #128	@ 0x80
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f000 f848 	bl	80041c6 <UART_WaitOnFlagUntilTimeout>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d005      	beq.n	8004148 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2220      	movs	r2, #32
 8004140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e03a      	b.n	80041be <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d10b      	bne.n	8004166 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	881b      	ldrh	r3, [r3, #0]
 8004152:	461a      	mov	r2, r3
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800415c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	3302      	adds	r3, #2
 8004162:	61bb      	str	r3, [r7, #24]
 8004164:	e007      	b.n	8004176 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	781a      	ldrb	r2, [r3, #0]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	3301      	adds	r3, #1
 8004174:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800417a:	b29b      	uxth	r3, r3
 800417c:	3b01      	subs	r3, #1
 800417e:	b29a      	uxth	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004188:	b29b      	uxth	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d1cb      	bne.n	8004126 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	2200      	movs	r2, #0
 8004196:	2140      	movs	r1, #64	@ 0x40
 8004198:	68f8      	ldr	r0, [r7, #12]
 800419a:	f000 f814 	bl	80041c6 <UART_WaitOnFlagUntilTimeout>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d005      	beq.n	80041b0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2220      	movs	r2, #32
 80041a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e006      	b.n	80041be <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2220      	movs	r2, #32
 80041b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80041b8:	2300      	movs	r3, #0
 80041ba:	e000      	b.n	80041be <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80041bc:	2302      	movs	r3, #2
  }
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3720      	adds	r7, #32
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b086      	sub	sp, #24
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	60f8      	str	r0, [r7, #12]
 80041ce:	60b9      	str	r1, [r7, #8]
 80041d0:	603b      	str	r3, [r7, #0]
 80041d2:	4613      	mov	r3, r2
 80041d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041d6:	e03b      	b.n	8004250 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041d8:	6a3b      	ldr	r3, [r7, #32]
 80041da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041de:	d037      	beq.n	8004250 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041e0:	f7fd fd28 	bl	8001c34 <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	6a3a      	ldr	r2, [r7, #32]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d302      	bcc.n	80041f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80041f0:	6a3b      	ldr	r3, [r7, #32]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e03a      	b.n	8004270 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	f003 0304 	and.w	r3, r3, #4
 8004204:	2b00      	cmp	r3, #0
 8004206:	d023      	beq.n	8004250 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	2b80      	cmp	r3, #128	@ 0x80
 800420c:	d020      	beq.n	8004250 <UART_WaitOnFlagUntilTimeout+0x8a>
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	2b40      	cmp	r3, #64	@ 0x40
 8004212:	d01d      	beq.n	8004250 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0308 	and.w	r3, r3, #8
 800421e:	2b08      	cmp	r3, #8
 8004220:	d116      	bne.n	8004250 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004222:	2300      	movs	r3, #0
 8004224:	617b      	str	r3, [r7, #20]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	617b      	str	r3, [r7, #20]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	617b      	str	r3, [r7, #20]
 8004236:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 f81d 	bl	8004278 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2208      	movs	r2, #8
 8004242:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e00f      	b.n	8004270 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	4013      	ands	r3, r2
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	429a      	cmp	r2, r3
 800425e:	bf0c      	ite	eq
 8004260:	2301      	moveq	r3, #1
 8004262:	2300      	movne	r3, #0
 8004264:	b2db      	uxtb	r3, r3
 8004266:	461a      	mov	r2, r3
 8004268:	79fb      	ldrb	r3, [r7, #7]
 800426a:	429a      	cmp	r2, r3
 800426c:	d0b4      	beq.n	80041d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3718      	adds	r7, #24
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004278:	b480      	push	{r7}
 800427a:	b095      	sub	sp, #84	@ 0x54
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	330c      	adds	r3, #12
 8004286:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800428a:	e853 3f00 	ldrex	r3, [r3]
 800428e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004292:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004296:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	330c      	adds	r3, #12
 800429e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80042a0:	643a      	str	r2, [r7, #64]	@ 0x40
 80042a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80042a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042a8:	e841 2300 	strex	r3, r2, [r1]
 80042ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1e5      	bne.n	8004280 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	3314      	adds	r3, #20
 80042ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042bc:	6a3b      	ldr	r3, [r7, #32]
 80042be:	e853 3f00 	ldrex	r3, [r3]
 80042c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	f023 0301 	bic.w	r3, r3, #1
 80042ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	3314      	adds	r3, #20
 80042d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042dc:	e841 2300 	strex	r3, r2, [r1]
 80042e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1e5      	bne.n	80042b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d119      	bne.n	8004324 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	330c      	adds	r3, #12
 80042f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	e853 3f00 	ldrex	r3, [r3]
 80042fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	f023 0310 	bic.w	r3, r3, #16
 8004306:	647b      	str	r3, [r7, #68]	@ 0x44
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	330c      	adds	r3, #12
 800430e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004310:	61ba      	str	r2, [r7, #24]
 8004312:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004314:	6979      	ldr	r1, [r7, #20]
 8004316:	69ba      	ldr	r2, [r7, #24]
 8004318:	e841 2300 	strex	r3, r2, [r1]
 800431c:	613b      	str	r3, [r7, #16]
   return(result);
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d1e5      	bne.n	80042f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2220      	movs	r2, #32
 8004328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004332:	bf00      	nop
 8004334:	3754      	adds	r7, #84	@ 0x54
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
	...

08004340 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004340:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004344:	b0c0      	sub	sp, #256	@ 0x100
 8004346:	af00      	add	r7, sp, #0
 8004348:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800434c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800435c:	68d9      	ldr	r1, [r3, #12]
 800435e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	ea40 0301 	orr.w	r3, r0, r1
 8004368:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800436a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	431a      	orrs	r2, r3
 8004378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	431a      	orrs	r2, r3
 8004380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004384:	69db      	ldr	r3, [r3, #28]
 8004386:	4313      	orrs	r3, r2
 8004388:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800438c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004398:	f021 010c 	bic.w	r1, r1, #12
 800439c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80043a6:	430b      	orrs	r3, r1
 80043a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80043b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ba:	6999      	ldr	r1, [r3, #24]
 80043bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	ea40 0301 	orr.w	r3, r0, r1
 80043c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	4b8f      	ldr	r3, [pc, #572]	@ (800460c <UART_SetConfig+0x2cc>)
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d005      	beq.n	80043e0 <UART_SetConfig+0xa0>
 80043d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	4b8d      	ldr	r3, [pc, #564]	@ (8004610 <UART_SetConfig+0x2d0>)
 80043dc:	429a      	cmp	r2, r3
 80043de:	d104      	bne.n	80043ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043e0:	f7ff f934 	bl	800364c <HAL_RCC_GetPCLK2Freq>
 80043e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80043e8:	e003      	b.n	80043f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80043ea:	f7ff f91b 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 80043ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043f6:	69db      	ldr	r3, [r3, #28]
 80043f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043fc:	f040 810c 	bne.w	8004618 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004400:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004404:	2200      	movs	r2, #0
 8004406:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800440a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800440e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004412:	4622      	mov	r2, r4
 8004414:	462b      	mov	r3, r5
 8004416:	1891      	adds	r1, r2, r2
 8004418:	65b9      	str	r1, [r7, #88]	@ 0x58
 800441a:	415b      	adcs	r3, r3
 800441c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800441e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004422:	4621      	mov	r1, r4
 8004424:	eb12 0801 	adds.w	r8, r2, r1
 8004428:	4629      	mov	r1, r5
 800442a:	eb43 0901 	adc.w	r9, r3, r1
 800442e:	f04f 0200 	mov.w	r2, #0
 8004432:	f04f 0300 	mov.w	r3, #0
 8004436:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800443a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800443e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004442:	4690      	mov	r8, r2
 8004444:	4699      	mov	r9, r3
 8004446:	4623      	mov	r3, r4
 8004448:	eb18 0303 	adds.w	r3, r8, r3
 800444c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004450:	462b      	mov	r3, r5
 8004452:	eb49 0303 	adc.w	r3, r9, r3
 8004456:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800445a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004466:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800446a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800446e:	460b      	mov	r3, r1
 8004470:	18db      	adds	r3, r3, r3
 8004472:	653b      	str	r3, [r7, #80]	@ 0x50
 8004474:	4613      	mov	r3, r2
 8004476:	eb42 0303 	adc.w	r3, r2, r3
 800447a:	657b      	str	r3, [r7, #84]	@ 0x54
 800447c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004480:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004484:	f7fc fa2a 	bl	80008dc <__aeabi_uldivmod>
 8004488:	4602      	mov	r2, r0
 800448a:	460b      	mov	r3, r1
 800448c:	4b61      	ldr	r3, [pc, #388]	@ (8004614 <UART_SetConfig+0x2d4>)
 800448e:	fba3 2302 	umull	r2, r3, r3, r2
 8004492:	095b      	lsrs	r3, r3, #5
 8004494:	011c      	lsls	r4, r3, #4
 8004496:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800449a:	2200      	movs	r2, #0
 800449c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80044a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80044a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80044a8:	4642      	mov	r2, r8
 80044aa:	464b      	mov	r3, r9
 80044ac:	1891      	adds	r1, r2, r2
 80044ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80044b0:	415b      	adcs	r3, r3
 80044b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80044b8:	4641      	mov	r1, r8
 80044ba:	eb12 0a01 	adds.w	sl, r2, r1
 80044be:	4649      	mov	r1, r9
 80044c0:	eb43 0b01 	adc.w	fp, r3, r1
 80044c4:	f04f 0200 	mov.w	r2, #0
 80044c8:	f04f 0300 	mov.w	r3, #0
 80044cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80044d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80044d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044d8:	4692      	mov	sl, r2
 80044da:	469b      	mov	fp, r3
 80044dc:	4643      	mov	r3, r8
 80044de:	eb1a 0303 	adds.w	r3, sl, r3
 80044e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044e6:	464b      	mov	r3, r9
 80044e8:	eb4b 0303 	adc.w	r3, fp, r3
 80044ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80044f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004500:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004504:	460b      	mov	r3, r1
 8004506:	18db      	adds	r3, r3, r3
 8004508:	643b      	str	r3, [r7, #64]	@ 0x40
 800450a:	4613      	mov	r3, r2
 800450c:	eb42 0303 	adc.w	r3, r2, r3
 8004510:	647b      	str	r3, [r7, #68]	@ 0x44
 8004512:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004516:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800451a:	f7fc f9df 	bl	80008dc <__aeabi_uldivmod>
 800451e:	4602      	mov	r2, r0
 8004520:	460b      	mov	r3, r1
 8004522:	4611      	mov	r1, r2
 8004524:	4b3b      	ldr	r3, [pc, #236]	@ (8004614 <UART_SetConfig+0x2d4>)
 8004526:	fba3 2301 	umull	r2, r3, r3, r1
 800452a:	095b      	lsrs	r3, r3, #5
 800452c:	2264      	movs	r2, #100	@ 0x64
 800452e:	fb02 f303 	mul.w	r3, r2, r3
 8004532:	1acb      	subs	r3, r1, r3
 8004534:	00db      	lsls	r3, r3, #3
 8004536:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800453a:	4b36      	ldr	r3, [pc, #216]	@ (8004614 <UART_SetConfig+0x2d4>)
 800453c:	fba3 2302 	umull	r2, r3, r3, r2
 8004540:	095b      	lsrs	r3, r3, #5
 8004542:	005b      	lsls	r3, r3, #1
 8004544:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004548:	441c      	add	r4, r3
 800454a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800454e:	2200      	movs	r2, #0
 8004550:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004554:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004558:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800455c:	4642      	mov	r2, r8
 800455e:	464b      	mov	r3, r9
 8004560:	1891      	adds	r1, r2, r2
 8004562:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004564:	415b      	adcs	r3, r3
 8004566:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004568:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800456c:	4641      	mov	r1, r8
 800456e:	1851      	adds	r1, r2, r1
 8004570:	6339      	str	r1, [r7, #48]	@ 0x30
 8004572:	4649      	mov	r1, r9
 8004574:	414b      	adcs	r3, r1
 8004576:	637b      	str	r3, [r7, #52]	@ 0x34
 8004578:	f04f 0200 	mov.w	r2, #0
 800457c:	f04f 0300 	mov.w	r3, #0
 8004580:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004584:	4659      	mov	r1, fp
 8004586:	00cb      	lsls	r3, r1, #3
 8004588:	4651      	mov	r1, sl
 800458a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800458e:	4651      	mov	r1, sl
 8004590:	00ca      	lsls	r2, r1, #3
 8004592:	4610      	mov	r0, r2
 8004594:	4619      	mov	r1, r3
 8004596:	4603      	mov	r3, r0
 8004598:	4642      	mov	r2, r8
 800459a:	189b      	adds	r3, r3, r2
 800459c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045a0:	464b      	mov	r3, r9
 80045a2:	460a      	mov	r2, r1
 80045a4:	eb42 0303 	adc.w	r3, r2, r3
 80045a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80045b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80045bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80045c0:	460b      	mov	r3, r1
 80045c2:	18db      	adds	r3, r3, r3
 80045c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045c6:	4613      	mov	r3, r2
 80045c8:	eb42 0303 	adc.w	r3, r2, r3
 80045cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80045d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80045d6:	f7fc f981 	bl	80008dc <__aeabi_uldivmod>
 80045da:	4602      	mov	r2, r0
 80045dc:	460b      	mov	r3, r1
 80045de:	4b0d      	ldr	r3, [pc, #52]	@ (8004614 <UART_SetConfig+0x2d4>)
 80045e0:	fba3 1302 	umull	r1, r3, r3, r2
 80045e4:	095b      	lsrs	r3, r3, #5
 80045e6:	2164      	movs	r1, #100	@ 0x64
 80045e8:	fb01 f303 	mul.w	r3, r1, r3
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	3332      	adds	r3, #50	@ 0x32
 80045f2:	4a08      	ldr	r2, [pc, #32]	@ (8004614 <UART_SetConfig+0x2d4>)
 80045f4:	fba2 2303 	umull	r2, r3, r2, r3
 80045f8:	095b      	lsrs	r3, r3, #5
 80045fa:	f003 0207 	and.w	r2, r3, #7
 80045fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4422      	add	r2, r4
 8004606:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004608:	e106      	b.n	8004818 <UART_SetConfig+0x4d8>
 800460a:	bf00      	nop
 800460c:	40011000 	.word	0x40011000
 8004610:	40011400 	.word	0x40011400
 8004614:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004618:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800461c:	2200      	movs	r2, #0
 800461e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004622:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004626:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800462a:	4642      	mov	r2, r8
 800462c:	464b      	mov	r3, r9
 800462e:	1891      	adds	r1, r2, r2
 8004630:	6239      	str	r1, [r7, #32]
 8004632:	415b      	adcs	r3, r3
 8004634:	627b      	str	r3, [r7, #36]	@ 0x24
 8004636:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800463a:	4641      	mov	r1, r8
 800463c:	1854      	adds	r4, r2, r1
 800463e:	4649      	mov	r1, r9
 8004640:	eb43 0501 	adc.w	r5, r3, r1
 8004644:	f04f 0200 	mov.w	r2, #0
 8004648:	f04f 0300 	mov.w	r3, #0
 800464c:	00eb      	lsls	r3, r5, #3
 800464e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004652:	00e2      	lsls	r2, r4, #3
 8004654:	4614      	mov	r4, r2
 8004656:	461d      	mov	r5, r3
 8004658:	4643      	mov	r3, r8
 800465a:	18e3      	adds	r3, r4, r3
 800465c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004660:	464b      	mov	r3, r9
 8004662:	eb45 0303 	adc.w	r3, r5, r3
 8004666:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800466a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004676:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800467a:	f04f 0200 	mov.w	r2, #0
 800467e:	f04f 0300 	mov.w	r3, #0
 8004682:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004686:	4629      	mov	r1, r5
 8004688:	008b      	lsls	r3, r1, #2
 800468a:	4621      	mov	r1, r4
 800468c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004690:	4621      	mov	r1, r4
 8004692:	008a      	lsls	r2, r1, #2
 8004694:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004698:	f7fc f920 	bl	80008dc <__aeabi_uldivmod>
 800469c:	4602      	mov	r2, r0
 800469e:	460b      	mov	r3, r1
 80046a0:	4b60      	ldr	r3, [pc, #384]	@ (8004824 <UART_SetConfig+0x4e4>)
 80046a2:	fba3 2302 	umull	r2, r3, r3, r2
 80046a6:	095b      	lsrs	r3, r3, #5
 80046a8:	011c      	lsls	r4, r3, #4
 80046aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046ae:	2200      	movs	r2, #0
 80046b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80046b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80046bc:	4642      	mov	r2, r8
 80046be:	464b      	mov	r3, r9
 80046c0:	1891      	adds	r1, r2, r2
 80046c2:	61b9      	str	r1, [r7, #24]
 80046c4:	415b      	adcs	r3, r3
 80046c6:	61fb      	str	r3, [r7, #28]
 80046c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046cc:	4641      	mov	r1, r8
 80046ce:	1851      	adds	r1, r2, r1
 80046d0:	6139      	str	r1, [r7, #16]
 80046d2:	4649      	mov	r1, r9
 80046d4:	414b      	adcs	r3, r1
 80046d6:	617b      	str	r3, [r7, #20]
 80046d8:	f04f 0200 	mov.w	r2, #0
 80046dc:	f04f 0300 	mov.w	r3, #0
 80046e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046e4:	4659      	mov	r1, fp
 80046e6:	00cb      	lsls	r3, r1, #3
 80046e8:	4651      	mov	r1, sl
 80046ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046ee:	4651      	mov	r1, sl
 80046f0:	00ca      	lsls	r2, r1, #3
 80046f2:	4610      	mov	r0, r2
 80046f4:	4619      	mov	r1, r3
 80046f6:	4603      	mov	r3, r0
 80046f8:	4642      	mov	r2, r8
 80046fa:	189b      	adds	r3, r3, r2
 80046fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004700:	464b      	mov	r3, r9
 8004702:	460a      	mov	r2, r1
 8004704:	eb42 0303 	adc.w	r3, r2, r3
 8004708:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800470c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004716:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004718:	f04f 0200 	mov.w	r2, #0
 800471c:	f04f 0300 	mov.w	r3, #0
 8004720:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004724:	4649      	mov	r1, r9
 8004726:	008b      	lsls	r3, r1, #2
 8004728:	4641      	mov	r1, r8
 800472a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800472e:	4641      	mov	r1, r8
 8004730:	008a      	lsls	r2, r1, #2
 8004732:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004736:	f7fc f8d1 	bl	80008dc <__aeabi_uldivmod>
 800473a:	4602      	mov	r2, r0
 800473c:	460b      	mov	r3, r1
 800473e:	4611      	mov	r1, r2
 8004740:	4b38      	ldr	r3, [pc, #224]	@ (8004824 <UART_SetConfig+0x4e4>)
 8004742:	fba3 2301 	umull	r2, r3, r3, r1
 8004746:	095b      	lsrs	r3, r3, #5
 8004748:	2264      	movs	r2, #100	@ 0x64
 800474a:	fb02 f303 	mul.w	r3, r2, r3
 800474e:	1acb      	subs	r3, r1, r3
 8004750:	011b      	lsls	r3, r3, #4
 8004752:	3332      	adds	r3, #50	@ 0x32
 8004754:	4a33      	ldr	r2, [pc, #204]	@ (8004824 <UART_SetConfig+0x4e4>)
 8004756:	fba2 2303 	umull	r2, r3, r2, r3
 800475a:	095b      	lsrs	r3, r3, #5
 800475c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004760:	441c      	add	r4, r3
 8004762:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004766:	2200      	movs	r2, #0
 8004768:	673b      	str	r3, [r7, #112]	@ 0x70
 800476a:	677a      	str	r2, [r7, #116]	@ 0x74
 800476c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004770:	4642      	mov	r2, r8
 8004772:	464b      	mov	r3, r9
 8004774:	1891      	adds	r1, r2, r2
 8004776:	60b9      	str	r1, [r7, #8]
 8004778:	415b      	adcs	r3, r3
 800477a:	60fb      	str	r3, [r7, #12]
 800477c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004780:	4641      	mov	r1, r8
 8004782:	1851      	adds	r1, r2, r1
 8004784:	6039      	str	r1, [r7, #0]
 8004786:	4649      	mov	r1, r9
 8004788:	414b      	adcs	r3, r1
 800478a:	607b      	str	r3, [r7, #4]
 800478c:	f04f 0200 	mov.w	r2, #0
 8004790:	f04f 0300 	mov.w	r3, #0
 8004794:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004798:	4659      	mov	r1, fp
 800479a:	00cb      	lsls	r3, r1, #3
 800479c:	4651      	mov	r1, sl
 800479e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047a2:	4651      	mov	r1, sl
 80047a4:	00ca      	lsls	r2, r1, #3
 80047a6:	4610      	mov	r0, r2
 80047a8:	4619      	mov	r1, r3
 80047aa:	4603      	mov	r3, r0
 80047ac:	4642      	mov	r2, r8
 80047ae:	189b      	adds	r3, r3, r2
 80047b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047b2:	464b      	mov	r3, r9
 80047b4:	460a      	mov	r2, r1
 80047b6:	eb42 0303 	adc.w	r3, r2, r3
 80047ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80047bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80047c6:	667a      	str	r2, [r7, #100]	@ 0x64
 80047c8:	f04f 0200 	mov.w	r2, #0
 80047cc:	f04f 0300 	mov.w	r3, #0
 80047d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80047d4:	4649      	mov	r1, r9
 80047d6:	008b      	lsls	r3, r1, #2
 80047d8:	4641      	mov	r1, r8
 80047da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047de:	4641      	mov	r1, r8
 80047e0:	008a      	lsls	r2, r1, #2
 80047e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80047e6:	f7fc f879 	bl	80008dc <__aeabi_uldivmod>
 80047ea:	4602      	mov	r2, r0
 80047ec:	460b      	mov	r3, r1
 80047ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004824 <UART_SetConfig+0x4e4>)
 80047f0:	fba3 1302 	umull	r1, r3, r3, r2
 80047f4:	095b      	lsrs	r3, r3, #5
 80047f6:	2164      	movs	r1, #100	@ 0x64
 80047f8:	fb01 f303 	mul.w	r3, r1, r3
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	011b      	lsls	r3, r3, #4
 8004800:	3332      	adds	r3, #50	@ 0x32
 8004802:	4a08      	ldr	r2, [pc, #32]	@ (8004824 <UART_SetConfig+0x4e4>)
 8004804:	fba2 2303 	umull	r2, r3, r2, r3
 8004808:	095b      	lsrs	r3, r3, #5
 800480a:	f003 020f 	and.w	r2, r3, #15
 800480e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4422      	add	r2, r4
 8004816:	609a      	str	r2, [r3, #8]
}
 8004818:	bf00      	nop
 800481a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800481e:	46bd      	mov	sp, r7
 8004820:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004824:	51eb851f 	.word	0x51eb851f

08004828 <siprintf>:
 8004828:	b40e      	push	{r1, r2, r3}
 800482a:	b510      	push	{r4, lr}
 800482c:	b09d      	sub	sp, #116	@ 0x74
 800482e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004830:	9002      	str	r0, [sp, #8]
 8004832:	9006      	str	r0, [sp, #24]
 8004834:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004838:	480a      	ldr	r0, [pc, #40]	@ (8004864 <siprintf+0x3c>)
 800483a:	9107      	str	r1, [sp, #28]
 800483c:	9104      	str	r1, [sp, #16]
 800483e:	490a      	ldr	r1, [pc, #40]	@ (8004868 <siprintf+0x40>)
 8004840:	f853 2b04 	ldr.w	r2, [r3], #4
 8004844:	9105      	str	r1, [sp, #20]
 8004846:	2400      	movs	r4, #0
 8004848:	a902      	add	r1, sp, #8
 800484a:	6800      	ldr	r0, [r0, #0]
 800484c:	9301      	str	r3, [sp, #4]
 800484e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004850:	f000 f994 	bl	8004b7c <_svfiprintf_r>
 8004854:	9b02      	ldr	r3, [sp, #8]
 8004856:	701c      	strb	r4, [r3, #0]
 8004858:	b01d      	add	sp, #116	@ 0x74
 800485a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800485e:	b003      	add	sp, #12
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	2000000c 	.word	0x2000000c
 8004868:	ffff0208 	.word	0xffff0208

0800486c <memset>:
 800486c:	4402      	add	r2, r0
 800486e:	4603      	mov	r3, r0
 8004870:	4293      	cmp	r3, r2
 8004872:	d100      	bne.n	8004876 <memset+0xa>
 8004874:	4770      	bx	lr
 8004876:	f803 1b01 	strb.w	r1, [r3], #1
 800487a:	e7f9      	b.n	8004870 <memset+0x4>

0800487c <__errno>:
 800487c:	4b01      	ldr	r3, [pc, #4]	@ (8004884 <__errno+0x8>)
 800487e:	6818      	ldr	r0, [r3, #0]
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	2000000c 	.word	0x2000000c

08004888 <__libc_init_array>:
 8004888:	b570      	push	{r4, r5, r6, lr}
 800488a:	4d0d      	ldr	r5, [pc, #52]	@ (80048c0 <__libc_init_array+0x38>)
 800488c:	4c0d      	ldr	r4, [pc, #52]	@ (80048c4 <__libc_init_array+0x3c>)
 800488e:	1b64      	subs	r4, r4, r5
 8004890:	10a4      	asrs	r4, r4, #2
 8004892:	2600      	movs	r6, #0
 8004894:	42a6      	cmp	r6, r4
 8004896:	d109      	bne.n	80048ac <__libc_init_array+0x24>
 8004898:	4d0b      	ldr	r5, [pc, #44]	@ (80048c8 <__libc_init_array+0x40>)
 800489a:	4c0c      	ldr	r4, [pc, #48]	@ (80048cc <__libc_init_array+0x44>)
 800489c:	f000 fc64 	bl	8005168 <_init>
 80048a0:	1b64      	subs	r4, r4, r5
 80048a2:	10a4      	asrs	r4, r4, #2
 80048a4:	2600      	movs	r6, #0
 80048a6:	42a6      	cmp	r6, r4
 80048a8:	d105      	bne.n	80048b6 <__libc_init_array+0x2e>
 80048aa:	bd70      	pop	{r4, r5, r6, pc}
 80048ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80048b0:	4798      	blx	r3
 80048b2:	3601      	adds	r6, #1
 80048b4:	e7ee      	b.n	8004894 <__libc_init_array+0xc>
 80048b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80048ba:	4798      	blx	r3
 80048bc:	3601      	adds	r6, #1
 80048be:	e7f2      	b.n	80048a6 <__libc_init_array+0x1e>
 80048c0:	08005570 	.word	0x08005570
 80048c4:	08005570 	.word	0x08005570
 80048c8:	08005570 	.word	0x08005570
 80048cc:	08005574 	.word	0x08005574

080048d0 <__retarget_lock_acquire_recursive>:
 80048d0:	4770      	bx	lr

080048d2 <__retarget_lock_release_recursive>:
 80048d2:	4770      	bx	lr

080048d4 <_free_r>:
 80048d4:	b538      	push	{r3, r4, r5, lr}
 80048d6:	4605      	mov	r5, r0
 80048d8:	2900      	cmp	r1, #0
 80048da:	d041      	beq.n	8004960 <_free_r+0x8c>
 80048dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048e0:	1f0c      	subs	r4, r1, #4
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	bfb8      	it	lt
 80048e6:	18e4      	addlt	r4, r4, r3
 80048e8:	f000 f8e0 	bl	8004aac <__malloc_lock>
 80048ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004964 <_free_r+0x90>)
 80048ee:	6813      	ldr	r3, [r2, #0]
 80048f0:	b933      	cbnz	r3, 8004900 <_free_r+0x2c>
 80048f2:	6063      	str	r3, [r4, #4]
 80048f4:	6014      	str	r4, [r2, #0]
 80048f6:	4628      	mov	r0, r5
 80048f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80048fc:	f000 b8dc 	b.w	8004ab8 <__malloc_unlock>
 8004900:	42a3      	cmp	r3, r4
 8004902:	d908      	bls.n	8004916 <_free_r+0x42>
 8004904:	6820      	ldr	r0, [r4, #0]
 8004906:	1821      	adds	r1, r4, r0
 8004908:	428b      	cmp	r3, r1
 800490a:	bf01      	itttt	eq
 800490c:	6819      	ldreq	r1, [r3, #0]
 800490e:	685b      	ldreq	r3, [r3, #4]
 8004910:	1809      	addeq	r1, r1, r0
 8004912:	6021      	streq	r1, [r4, #0]
 8004914:	e7ed      	b.n	80048f2 <_free_r+0x1e>
 8004916:	461a      	mov	r2, r3
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	b10b      	cbz	r3, 8004920 <_free_r+0x4c>
 800491c:	42a3      	cmp	r3, r4
 800491e:	d9fa      	bls.n	8004916 <_free_r+0x42>
 8004920:	6811      	ldr	r1, [r2, #0]
 8004922:	1850      	adds	r0, r2, r1
 8004924:	42a0      	cmp	r0, r4
 8004926:	d10b      	bne.n	8004940 <_free_r+0x6c>
 8004928:	6820      	ldr	r0, [r4, #0]
 800492a:	4401      	add	r1, r0
 800492c:	1850      	adds	r0, r2, r1
 800492e:	4283      	cmp	r3, r0
 8004930:	6011      	str	r1, [r2, #0]
 8004932:	d1e0      	bne.n	80048f6 <_free_r+0x22>
 8004934:	6818      	ldr	r0, [r3, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	6053      	str	r3, [r2, #4]
 800493a:	4408      	add	r0, r1
 800493c:	6010      	str	r0, [r2, #0]
 800493e:	e7da      	b.n	80048f6 <_free_r+0x22>
 8004940:	d902      	bls.n	8004948 <_free_r+0x74>
 8004942:	230c      	movs	r3, #12
 8004944:	602b      	str	r3, [r5, #0]
 8004946:	e7d6      	b.n	80048f6 <_free_r+0x22>
 8004948:	6820      	ldr	r0, [r4, #0]
 800494a:	1821      	adds	r1, r4, r0
 800494c:	428b      	cmp	r3, r1
 800494e:	bf04      	itt	eq
 8004950:	6819      	ldreq	r1, [r3, #0]
 8004952:	685b      	ldreq	r3, [r3, #4]
 8004954:	6063      	str	r3, [r4, #4]
 8004956:	bf04      	itt	eq
 8004958:	1809      	addeq	r1, r1, r0
 800495a:	6021      	streq	r1, [r4, #0]
 800495c:	6054      	str	r4, [r2, #4]
 800495e:	e7ca      	b.n	80048f6 <_free_r+0x22>
 8004960:	bd38      	pop	{r3, r4, r5, pc}
 8004962:	bf00      	nop
 8004964:	20000270 	.word	0x20000270

08004968 <sbrk_aligned>:
 8004968:	b570      	push	{r4, r5, r6, lr}
 800496a:	4e0f      	ldr	r6, [pc, #60]	@ (80049a8 <sbrk_aligned+0x40>)
 800496c:	460c      	mov	r4, r1
 800496e:	6831      	ldr	r1, [r6, #0]
 8004970:	4605      	mov	r5, r0
 8004972:	b911      	cbnz	r1, 800497a <sbrk_aligned+0x12>
 8004974:	f000 fba4 	bl	80050c0 <_sbrk_r>
 8004978:	6030      	str	r0, [r6, #0]
 800497a:	4621      	mov	r1, r4
 800497c:	4628      	mov	r0, r5
 800497e:	f000 fb9f 	bl	80050c0 <_sbrk_r>
 8004982:	1c43      	adds	r3, r0, #1
 8004984:	d103      	bne.n	800498e <sbrk_aligned+0x26>
 8004986:	f04f 34ff 	mov.w	r4, #4294967295
 800498a:	4620      	mov	r0, r4
 800498c:	bd70      	pop	{r4, r5, r6, pc}
 800498e:	1cc4      	adds	r4, r0, #3
 8004990:	f024 0403 	bic.w	r4, r4, #3
 8004994:	42a0      	cmp	r0, r4
 8004996:	d0f8      	beq.n	800498a <sbrk_aligned+0x22>
 8004998:	1a21      	subs	r1, r4, r0
 800499a:	4628      	mov	r0, r5
 800499c:	f000 fb90 	bl	80050c0 <_sbrk_r>
 80049a0:	3001      	adds	r0, #1
 80049a2:	d1f2      	bne.n	800498a <sbrk_aligned+0x22>
 80049a4:	e7ef      	b.n	8004986 <sbrk_aligned+0x1e>
 80049a6:	bf00      	nop
 80049a8:	2000026c 	.word	0x2000026c

080049ac <_malloc_r>:
 80049ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80049b0:	1ccd      	adds	r5, r1, #3
 80049b2:	f025 0503 	bic.w	r5, r5, #3
 80049b6:	3508      	adds	r5, #8
 80049b8:	2d0c      	cmp	r5, #12
 80049ba:	bf38      	it	cc
 80049bc:	250c      	movcc	r5, #12
 80049be:	2d00      	cmp	r5, #0
 80049c0:	4606      	mov	r6, r0
 80049c2:	db01      	blt.n	80049c8 <_malloc_r+0x1c>
 80049c4:	42a9      	cmp	r1, r5
 80049c6:	d904      	bls.n	80049d2 <_malloc_r+0x26>
 80049c8:	230c      	movs	r3, #12
 80049ca:	6033      	str	r3, [r6, #0]
 80049cc:	2000      	movs	r0, #0
 80049ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004aa8 <_malloc_r+0xfc>
 80049d6:	f000 f869 	bl	8004aac <__malloc_lock>
 80049da:	f8d8 3000 	ldr.w	r3, [r8]
 80049de:	461c      	mov	r4, r3
 80049e0:	bb44      	cbnz	r4, 8004a34 <_malloc_r+0x88>
 80049e2:	4629      	mov	r1, r5
 80049e4:	4630      	mov	r0, r6
 80049e6:	f7ff ffbf 	bl	8004968 <sbrk_aligned>
 80049ea:	1c43      	adds	r3, r0, #1
 80049ec:	4604      	mov	r4, r0
 80049ee:	d158      	bne.n	8004aa2 <_malloc_r+0xf6>
 80049f0:	f8d8 4000 	ldr.w	r4, [r8]
 80049f4:	4627      	mov	r7, r4
 80049f6:	2f00      	cmp	r7, #0
 80049f8:	d143      	bne.n	8004a82 <_malloc_r+0xd6>
 80049fa:	2c00      	cmp	r4, #0
 80049fc:	d04b      	beq.n	8004a96 <_malloc_r+0xea>
 80049fe:	6823      	ldr	r3, [r4, #0]
 8004a00:	4639      	mov	r1, r7
 8004a02:	4630      	mov	r0, r6
 8004a04:	eb04 0903 	add.w	r9, r4, r3
 8004a08:	f000 fb5a 	bl	80050c0 <_sbrk_r>
 8004a0c:	4581      	cmp	r9, r0
 8004a0e:	d142      	bne.n	8004a96 <_malloc_r+0xea>
 8004a10:	6821      	ldr	r1, [r4, #0]
 8004a12:	1a6d      	subs	r5, r5, r1
 8004a14:	4629      	mov	r1, r5
 8004a16:	4630      	mov	r0, r6
 8004a18:	f7ff ffa6 	bl	8004968 <sbrk_aligned>
 8004a1c:	3001      	adds	r0, #1
 8004a1e:	d03a      	beq.n	8004a96 <_malloc_r+0xea>
 8004a20:	6823      	ldr	r3, [r4, #0]
 8004a22:	442b      	add	r3, r5
 8004a24:	6023      	str	r3, [r4, #0]
 8004a26:	f8d8 3000 	ldr.w	r3, [r8]
 8004a2a:	685a      	ldr	r2, [r3, #4]
 8004a2c:	bb62      	cbnz	r2, 8004a88 <_malloc_r+0xdc>
 8004a2e:	f8c8 7000 	str.w	r7, [r8]
 8004a32:	e00f      	b.n	8004a54 <_malloc_r+0xa8>
 8004a34:	6822      	ldr	r2, [r4, #0]
 8004a36:	1b52      	subs	r2, r2, r5
 8004a38:	d420      	bmi.n	8004a7c <_malloc_r+0xd0>
 8004a3a:	2a0b      	cmp	r2, #11
 8004a3c:	d917      	bls.n	8004a6e <_malloc_r+0xc2>
 8004a3e:	1961      	adds	r1, r4, r5
 8004a40:	42a3      	cmp	r3, r4
 8004a42:	6025      	str	r5, [r4, #0]
 8004a44:	bf18      	it	ne
 8004a46:	6059      	strne	r1, [r3, #4]
 8004a48:	6863      	ldr	r3, [r4, #4]
 8004a4a:	bf08      	it	eq
 8004a4c:	f8c8 1000 	streq.w	r1, [r8]
 8004a50:	5162      	str	r2, [r4, r5]
 8004a52:	604b      	str	r3, [r1, #4]
 8004a54:	4630      	mov	r0, r6
 8004a56:	f000 f82f 	bl	8004ab8 <__malloc_unlock>
 8004a5a:	f104 000b 	add.w	r0, r4, #11
 8004a5e:	1d23      	adds	r3, r4, #4
 8004a60:	f020 0007 	bic.w	r0, r0, #7
 8004a64:	1ac2      	subs	r2, r0, r3
 8004a66:	bf1c      	itt	ne
 8004a68:	1a1b      	subne	r3, r3, r0
 8004a6a:	50a3      	strne	r3, [r4, r2]
 8004a6c:	e7af      	b.n	80049ce <_malloc_r+0x22>
 8004a6e:	6862      	ldr	r2, [r4, #4]
 8004a70:	42a3      	cmp	r3, r4
 8004a72:	bf0c      	ite	eq
 8004a74:	f8c8 2000 	streq.w	r2, [r8]
 8004a78:	605a      	strne	r2, [r3, #4]
 8004a7a:	e7eb      	b.n	8004a54 <_malloc_r+0xa8>
 8004a7c:	4623      	mov	r3, r4
 8004a7e:	6864      	ldr	r4, [r4, #4]
 8004a80:	e7ae      	b.n	80049e0 <_malloc_r+0x34>
 8004a82:	463c      	mov	r4, r7
 8004a84:	687f      	ldr	r7, [r7, #4]
 8004a86:	e7b6      	b.n	80049f6 <_malloc_r+0x4a>
 8004a88:	461a      	mov	r2, r3
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	42a3      	cmp	r3, r4
 8004a8e:	d1fb      	bne.n	8004a88 <_malloc_r+0xdc>
 8004a90:	2300      	movs	r3, #0
 8004a92:	6053      	str	r3, [r2, #4]
 8004a94:	e7de      	b.n	8004a54 <_malloc_r+0xa8>
 8004a96:	230c      	movs	r3, #12
 8004a98:	6033      	str	r3, [r6, #0]
 8004a9a:	4630      	mov	r0, r6
 8004a9c:	f000 f80c 	bl	8004ab8 <__malloc_unlock>
 8004aa0:	e794      	b.n	80049cc <_malloc_r+0x20>
 8004aa2:	6005      	str	r5, [r0, #0]
 8004aa4:	e7d6      	b.n	8004a54 <_malloc_r+0xa8>
 8004aa6:	bf00      	nop
 8004aa8:	20000270 	.word	0x20000270

08004aac <__malloc_lock>:
 8004aac:	4801      	ldr	r0, [pc, #4]	@ (8004ab4 <__malloc_lock+0x8>)
 8004aae:	f7ff bf0f 	b.w	80048d0 <__retarget_lock_acquire_recursive>
 8004ab2:	bf00      	nop
 8004ab4:	20000268 	.word	0x20000268

08004ab8 <__malloc_unlock>:
 8004ab8:	4801      	ldr	r0, [pc, #4]	@ (8004ac0 <__malloc_unlock+0x8>)
 8004aba:	f7ff bf0a 	b.w	80048d2 <__retarget_lock_release_recursive>
 8004abe:	bf00      	nop
 8004ac0:	20000268 	.word	0x20000268

08004ac4 <__ssputs_r>:
 8004ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ac8:	688e      	ldr	r6, [r1, #8]
 8004aca:	461f      	mov	r7, r3
 8004acc:	42be      	cmp	r6, r7
 8004ace:	680b      	ldr	r3, [r1, #0]
 8004ad0:	4682      	mov	sl, r0
 8004ad2:	460c      	mov	r4, r1
 8004ad4:	4690      	mov	r8, r2
 8004ad6:	d82d      	bhi.n	8004b34 <__ssputs_r+0x70>
 8004ad8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004adc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004ae0:	d026      	beq.n	8004b30 <__ssputs_r+0x6c>
 8004ae2:	6965      	ldr	r5, [r4, #20]
 8004ae4:	6909      	ldr	r1, [r1, #16]
 8004ae6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004aea:	eba3 0901 	sub.w	r9, r3, r1
 8004aee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004af2:	1c7b      	adds	r3, r7, #1
 8004af4:	444b      	add	r3, r9
 8004af6:	106d      	asrs	r5, r5, #1
 8004af8:	429d      	cmp	r5, r3
 8004afa:	bf38      	it	cc
 8004afc:	461d      	movcc	r5, r3
 8004afe:	0553      	lsls	r3, r2, #21
 8004b00:	d527      	bpl.n	8004b52 <__ssputs_r+0x8e>
 8004b02:	4629      	mov	r1, r5
 8004b04:	f7ff ff52 	bl	80049ac <_malloc_r>
 8004b08:	4606      	mov	r6, r0
 8004b0a:	b360      	cbz	r0, 8004b66 <__ssputs_r+0xa2>
 8004b0c:	6921      	ldr	r1, [r4, #16]
 8004b0e:	464a      	mov	r2, r9
 8004b10:	f000 fae6 	bl	80050e0 <memcpy>
 8004b14:	89a3      	ldrh	r3, [r4, #12]
 8004b16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004b1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b1e:	81a3      	strh	r3, [r4, #12]
 8004b20:	6126      	str	r6, [r4, #16]
 8004b22:	6165      	str	r5, [r4, #20]
 8004b24:	444e      	add	r6, r9
 8004b26:	eba5 0509 	sub.w	r5, r5, r9
 8004b2a:	6026      	str	r6, [r4, #0]
 8004b2c:	60a5      	str	r5, [r4, #8]
 8004b2e:	463e      	mov	r6, r7
 8004b30:	42be      	cmp	r6, r7
 8004b32:	d900      	bls.n	8004b36 <__ssputs_r+0x72>
 8004b34:	463e      	mov	r6, r7
 8004b36:	6820      	ldr	r0, [r4, #0]
 8004b38:	4632      	mov	r2, r6
 8004b3a:	4641      	mov	r1, r8
 8004b3c:	f000 faa6 	bl	800508c <memmove>
 8004b40:	68a3      	ldr	r3, [r4, #8]
 8004b42:	1b9b      	subs	r3, r3, r6
 8004b44:	60a3      	str	r3, [r4, #8]
 8004b46:	6823      	ldr	r3, [r4, #0]
 8004b48:	4433      	add	r3, r6
 8004b4a:	6023      	str	r3, [r4, #0]
 8004b4c:	2000      	movs	r0, #0
 8004b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b52:	462a      	mov	r2, r5
 8004b54:	f000 fad2 	bl	80050fc <_realloc_r>
 8004b58:	4606      	mov	r6, r0
 8004b5a:	2800      	cmp	r0, #0
 8004b5c:	d1e0      	bne.n	8004b20 <__ssputs_r+0x5c>
 8004b5e:	6921      	ldr	r1, [r4, #16]
 8004b60:	4650      	mov	r0, sl
 8004b62:	f7ff feb7 	bl	80048d4 <_free_r>
 8004b66:	230c      	movs	r3, #12
 8004b68:	f8ca 3000 	str.w	r3, [sl]
 8004b6c:	89a3      	ldrh	r3, [r4, #12]
 8004b6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b72:	81a3      	strh	r3, [r4, #12]
 8004b74:	f04f 30ff 	mov.w	r0, #4294967295
 8004b78:	e7e9      	b.n	8004b4e <__ssputs_r+0x8a>
	...

08004b7c <_svfiprintf_r>:
 8004b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b80:	4698      	mov	r8, r3
 8004b82:	898b      	ldrh	r3, [r1, #12]
 8004b84:	061b      	lsls	r3, r3, #24
 8004b86:	b09d      	sub	sp, #116	@ 0x74
 8004b88:	4607      	mov	r7, r0
 8004b8a:	460d      	mov	r5, r1
 8004b8c:	4614      	mov	r4, r2
 8004b8e:	d510      	bpl.n	8004bb2 <_svfiprintf_r+0x36>
 8004b90:	690b      	ldr	r3, [r1, #16]
 8004b92:	b973      	cbnz	r3, 8004bb2 <_svfiprintf_r+0x36>
 8004b94:	2140      	movs	r1, #64	@ 0x40
 8004b96:	f7ff ff09 	bl	80049ac <_malloc_r>
 8004b9a:	6028      	str	r0, [r5, #0]
 8004b9c:	6128      	str	r0, [r5, #16]
 8004b9e:	b930      	cbnz	r0, 8004bae <_svfiprintf_r+0x32>
 8004ba0:	230c      	movs	r3, #12
 8004ba2:	603b      	str	r3, [r7, #0]
 8004ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba8:	b01d      	add	sp, #116	@ 0x74
 8004baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bae:	2340      	movs	r3, #64	@ 0x40
 8004bb0:	616b      	str	r3, [r5, #20]
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bb6:	2320      	movs	r3, #32
 8004bb8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004bbc:	f8cd 800c 	str.w	r8, [sp, #12]
 8004bc0:	2330      	movs	r3, #48	@ 0x30
 8004bc2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004d60 <_svfiprintf_r+0x1e4>
 8004bc6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004bca:	f04f 0901 	mov.w	r9, #1
 8004bce:	4623      	mov	r3, r4
 8004bd0:	469a      	mov	sl, r3
 8004bd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004bd6:	b10a      	cbz	r2, 8004bdc <_svfiprintf_r+0x60>
 8004bd8:	2a25      	cmp	r2, #37	@ 0x25
 8004bda:	d1f9      	bne.n	8004bd0 <_svfiprintf_r+0x54>
 8004bdc:	ebba 0b04 	subs.w	fp, sl, r4
 8004be0:	d00b      	beq.n	8004bfa <_svfiprintf_r+0x7e>
 8004be2:	465b      	mov	r3, fp
 8004be4:	4622      	mov	r2, r4
 8004be6:	4629      	mov	r1, r5
 8004be8:	4638      	mov	r0, r7
 8004bea:	f7ff ff6b 	bl	8004ac4 <__ssputs_r>
 8004bee:	3001      	adds	r0, #1
 8004bf0:	f000 80a7 	beq.w	8004d42 <_svfiprintf_r+0x1c6>
 8004bf4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004bf6:	445a      	add	r2, fp
 8004bf8:	9209      	str	r2, [sp, #36]	@ 0x24
 8004bfa:	f89a 3000 	ldrb.w	r3, [sl]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f000 809f 	beq.w	8004d42 <_svfiprintf_r+0x1c6>
 8004c04:	2300      	movs	r3, #0
 8004c06:	f04f 32ff 	mov.w	r2, #4294967295
 8004c0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c0e:	f10a 0a01 	add.w	sl, sl, #1
 8004c12:	9304      	str	r3, [sp, #16]
 8004c14:	9307      	str	r3, [sp, #28]
 8004c16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004c1a:	931a      	str	r3, [sp, #104]	@ 0x68
 8004c1c:	4654      	mov	r4, sl
 8004c1e:	2205      	movs	r2, #5
 8004c20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c24:	484e      	ldr	r0, [pc, #312]	@ (8004d60 <_svfiprintf_r+0x1e4>)
 8004c26:	f7fb fafb 	bl	8000220 <memchr>
 8004c2a:	9a04      	ldr	r2, [sp, #16]
 8004c2c:	b9d8      	cbnz	r0, 8004c66 <_svfiprintf_r+0xea>
 8004c2e:	06d0      	lsls	r0, r2, #27
 8004c30:	bf44      	itt	mi
 8004c32:	2320      	movmi	r3, #32
 8004c34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c38:	0711      	lsls	r1, r2, #28
 8004c3a:	bf44      	itt	mi
 8004c3c:	232b      	movmi	r3, #43	@ 0x2b
 8004c3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c42:	f89a 3000 	ldrb.w	r3, [sl]
 8004c46:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c48:	d015      	beq.n	8004c76 <_svfiprintf_r+0xfa>
 8004c4a:	9a07      	ldr	r2, [sp, #28]
 8004c4c:	4654      	mov	r4, sl
 8004c4e:	2000      	movs	r0, #0
 8004c50:	f04f 0c0a 	mov.w	ip, #10
 8004c54:	4621      	mov	r1, r4
 8004c56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c5a:	3b30      	subs	r3, #48	@ 0x30
 8004c5c:	2b09      	cmp	r3, #9
 8004c5e:	d94b      	bls.n	8004cf8 <_svfiprintf_r+0x17c>
 8004c60:	b1b0      	cbz	r0, 8004c90 <_svfiprintf_r+0x114>
 8004c62:	9207      	str	r2, [sp, #28]
 8004c64:	e014      	b.n	8004c90 <_svfiprintf_r+0x114>
 8004c66:	eba0 0308 	sub.w	r3, r0, r8
 8004c6a:	fa09 f303 	lsl.w	r3, r9, r3
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	9304      	str	r3, [sp, #16]
 8004c72:	46a2      	mov	sl, r4
 8004c74:	e7d2      	b.n	8004c1c <_svfiprintf_r+0xa0>
 8004c76:	9b03      	ldr	r3, [sp, #12]
 8004c78:	1d19      	adds	r1, r3, #4
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	9103      	str	r1, [sp, #12]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	bfbb      	ittet	lt
 8004c82:	425b      	neglt	r3, r3
 8004c84:	f042 0202 	orrlt.w	r2, r2, #2
 8004c88:	9307      	strge	r3, [sp, #28]
 8004c8a:	9307      	strlt	r3, [sp, #28]
 8004c8c:	bfb8      	it	lt
 8004c8e:	9204      	strlt	r2, [sp, #16]
 8004c90:	7823      	ldrb	r3, [r4, #0]
 8004c92:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c94:	d10a      	bne.n	8004cac <_svfiprintf_r+0x130>
 8004c96:	7863      	ldrb	r3, [r4, #1]
 8004c98:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c9a:	d132      	bne.n	8004d02 <_svfiprintf_r+0x186>
 8004c9c:	9b03      	ldr	r3, [sp, #12]
 8004c9e:	1d1a      	adds	r2, r3, #4
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	9203      	str	r2, [sp, #12]
 8004ca4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004ca8:	3402      	adds	r4, #2
 8004caa:	9305      	str	r3, [sp, #20]
 8004cac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004d70 <_svfiprintf_r+0x1f4>
 8004cb0:	7821      	ldrb	r1, [r4, #0]
 8004cb2:	2203      	movs	r2, #3
 8004cb4:	4650      	mov	r0, sl
 8004cb6:	f7fb fab3 	bl	8000220 <memchr>
 8004cba:	b138      	cbz	r0, 8004ccc <_svfiprintf_r+0x150>
 8004cbc:	9b04      	ldr	r3, [sp, #16]
 8004cbe:	eba0 000a 	sub.w	r0, r0, sl
 8004cc2:	2240      	movs	r2, #64	@ 0x40
 8004cc4:	4082      	lsls	r2, r0
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	3401      	adds	r4, #1
 8004cca:	9304      	str	r3, [sp, #16]
 8004ccc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cd0:	4824      	ldr	r0, [pc, #144]	@ (8004d64 <_svfiprintf_r+0x1e8>)
 8004cd2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004cd6:	2206      	movs	r2, #6
 8004cd8:	f7fb faa2 	bl	8000220 <memchr>
 8004cdc:	2800      	cmp	r0, #0
 8004cde:	d036      	beq.n	8004d4e <_svfiprintf_r+0x1d2>
 8004ce0:	4b21      	ldr	r3, [pc, #132]	@ (8004d68 <_svfiprintf_r+0x1ec>)
 8004ce2:	bb1b      	cbnz	r3, 8004d2c <_svfiprintf_r+0x1b0>
 8004ce4:	9b03      	ldr	r3, [sp, #12]
 8004ce6:	3307      	adds	r3, #7
 8004ce8:	f023 0307 	bic.w	r3, r3, #7
 8004cec:	3308      	adds	r3, #8
 8004cee:	9303      	str	r3, [sp, #12]
 8004cf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cf2:	4433      	add	r3, r6
 8004cf4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cf6:	e76a      	b.n	8004bce <_svfiprintf_r+0x52>
 8004cf8:	fb0c 3202 	mla	r2, ip, r2, r3
 8004cfc:	460c      	mov	r4, r1
 8004cfe:	2001      	movs	r0, #1
 8004d00:	e7a8      	b.n	8004c54 <_svfiprintf_r+0xd8>
 8004d02:	2300      	movs	r3, #0
 8004d04:	3401      	adds	r4, #1
 8004d06:	9305      	str	r3, [sp, #20]
 8004d08:	4619      	mov	r1, r3
 8004d0a:	f04f 0c0a 	mov.w	ip, #10
 8004d0e:	4620      	mov	r0, r4
 8004d10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d14:	3a30      	subs	r2, #48	@ 0x30
 8004d16:	2a09      	cmp	r2, #9
 8004d18:	d903      	bls.n	8004d22 <_svfiprintf_r+0x1a6>
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d0c6      	beq.n	8004cac <_svfiprintf_r+0x130>
 8004d1e:	9105      	str	r1, [sp, #20]
 8004d20:	e7c4      	b.n	8004cac <_svfiprintf_r+0x130>
 8004d22:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d26:	4604      	mov	r4, r0
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e7f0      	b.n	8004d0e <_svfiprintf_r+0x192>
 8004d2c:	ab03      	add	r3, sp, #12
 8004d2e:	9300      	str	r3, [sp, #0]
 8004d30:	462a      	mov	r2, r5
 8004d32:	4b0e      	ldr	r3, [pc, #56]	@ (8004d6c <_svfiprintf_r+0x1f0>)
 8004d34:	a904      	add	r1, sp, #16
 8004d36:	4638      	mov	r0, r7
 8004d38:	f3af 8000 	nop.w
 8004d3c:	1c42      	adds	r2, r0, #1
 8004d3e:	4606      	mov	r6, r0
 8004d40:	d1d6      	bne.n	8004cf0 <_svfiprintf_r+0x174>
 8004d42:	89ab      	ldrh	r3, [r5, #12]
 8004d44:	065b      	lsls	r3, r3, #25
 8004d46:	f53f af2d 	bmi.w	8004ba4 <_svfiprintf_r+0x28>
 8004d4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d4c:	e72c      	b.n	8004ba8 <_svfiprintf_r+0x2c>
 8004d4e:	ab03      	add	r3, sp, #12
 8004d50:	9300      	str	r3, [sp, #0]
 8004d52:	462a      	mov	r2, r5
 8004d54:	4b05      	ldr	r3, [pc, #20]	@ (8004d6c <_svfiprintf_r+0x1f0>)
 8004d56:	a904      	add	r1, sp, #16
 8004d58:	4638      	mov	r0, r7
 8004d5a:	f000 f879 	bl	8004e50 <_printf_i>
 8004d5e:	e7ed      	b.n	8004d3c <_svfiprintf_r+0x1c0>
 8004d60:	08005534 	.word	0x08005534
 8004d64:	0800553e 	.word	0x0800553e
 8004d68:	00000000 	.word	0x00000000
 8004d6c:	08004ac5 	.word	0x08004ac5
 8004d70:	0800553a 	.word	0x0800553a

08004d74 <_printf_common>:
 8004d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d78:	4616      	mov	r6, r2
 8004d7a:	4698      	mov	r8, r3
 8004d7c:	688a      	ldr	r2, [r1, #8]
 8004d7e:	690b      	ldr	r3, [r1, #16]
 8004d80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d84:	4293      	cmp	r3, r2
 8004d86:	bfb8      	it	lt
 8004d88:	4613      	movlt	r3, r2
 8004d8a:	6033      	str	r3, [r6, #0]
 8004d8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d90:	4607      	mov	r7, r0
 8004d92:	460c      	mov	r4, r1
 8004d94:	b10a      	cbz	r2, 8004d9a <_printf_common+0x26>
 8004d96:	3301      	adds	r3, #1
 8004d98:	6033      	str	r3, [r6, #0]
 8004d9a:	6823      	ldr	r3, [r4, #0]
 8004d9c:	0699      	lsls	r1, r3, #26
 8004d9e:	bf42      	ittt	mi
 8004da0:	6833      	ldrmi	r3, [r6, #0]
 8004da2:	3302      	addmi	r3, #2
 8004da4:	6033      	strmi	r3, [r6, #0]
 8004da6:	6825      	ldr	r5, [r4, #0]
 8004da8:	f015 0506 	ands.w	r5, r5, #6
 8004dac:	d106      	bne.n	8004dbc <_printf_common+0x48>
 8004dae:	f104 0a19 	add.w	sl, r4, #25
 8004db2:	68e3      	ldr	r3, [r4, #12]
 8004db4:	6832      	ldr	r2, [r6, #0]
 8004db6:	1a9b      	subs	r3, r3, r2
 8004db8:	42ab      	cmp	r3, r5
 8004dba:	dc26      	bgt.n	8004e0a <_printf_common+0x96>
 8004dbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004dc0:	6822      	ldr	r2, [r4, #0]
 8004dc2:	3b00      	subs	r3, #0
 8004dc4:	bf18      	it	ne
 8004dc6:	2301      	movne	r3, #1
 8004dc8:	0692      	lsls	r2, r2, #26
 8004dca:	d42b      	bmi.n	8004e24 <_printf_common+0xb0>
 8004dcc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004dd0:	4641      	mov	r1, r8
 8004dd2:	4638      	mov	r0, r7
 8004dd4:	47c8      	blx	r9
 8004dd6:	3001      	adds	r0, #1
 8004dd8:	d01e      	beq.n	8004e18 <_printf_common+0xa4>
 8004dda:	6823      	ldr	r3, [r4, #0]
 8004ddc:	6922      	ldr	r2, [r4, #16]
 8004dde:	f003 0306 	and.w	r3, r3, #6
 8004de2:	2b04      	cmp	r3, #4
 8004de4:	bf02      	ittt	eq
 8004de6:	68e5      	ldreq	r5, [r4, #12]
 8004de8:	6833      	ldreq	r3, [r6, #0]
 8004dea:	1aed      	subeq	r5, r5, r3
 8004dec:	68a3      	ldr	r3, [r4, #8]
 8004dee:	bf0c      	ite	eq
 8004df0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004df4:	2500      	movne	r5, #0
 8004df6:	4293      	cmp	r3, r2
 8004df8:	bfc4      	itt	gt
 8004dfa:	1a9b      	subgt	r3, r3, r2
 8004dfc:	18ed      	addgt	r5, r5, r3
 8004dfe:	2600      	movs	r6, #0
 8004e00:	341a      	adds	r4, #26
 8004e02:	42b5      	cmp	r5, r6
 8004e04:	d11a      	bne.n	8004e3c <_printf_common+0xc8>
 8004e06:	2000      	movs	r0, #0
 8004e08:	e008      	b.n	8004e1c <_printf_common+0xa8>
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	4652      	mov	r2, sl
 8004e0e:	4641      	mov	r1, r8
 8004e10:	4638      	mov	r0, r7
 8004e12:	47c8      	blx	r9
 8004e14:	3001      	adds	r0, #1
 8004e16:	d103      	bne.n	8004e20 <_printf_common+0xac>
 8004e18:	f04f 30ff 	mov.w	r0, #4294967295
 8004e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e20:	3501      	adds	r5, #1
 8004e22:	e7c6      	b.n	8004db2 <_printf_common+0x3e>
 8004e24:	18e1      	adds	r1, r4, r3
 8004e26:	1c5a      	adds	r2, r3, #1
 8004e28:	2030      	movs	r0, #48	@ 0x30
 8004e2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e2e:	4422      	add	r2, r4
 8004e30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004e38:	3302      	adds	r3, #2
 8004e3a:	e7c7      	b.n	8004dcc <_printf_common+0x58>
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	4622      	mov	r2, r4
 8004e40:	4641      	mov	r1, r8
 8004e42:	4638      	mov	r0, r7
 8004e44:	47c8      	blx	r9
 8004e46:	3001      	adds	r0, #1
 8004e48:	d0e6      	beq.n	8004e18 <_printf_common+0xa4>
 8004e4a:	3601      	adds	r6, #1
 8004e4c:	e7d9      	b.n	8004e02 <_printf_common+0x8e>
	...

08004e50 <_printf_i>:
 8004e50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e54:	7e0f      	ldrb	r7, [r1, #24]
 8004e56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e58:	2f78      	cmp	r7, #120	@ 0x78
 8004e5a:	4691      	mov	r9, r2
 8004e5c:	4680      	mov	r8, r0
 8004e5e:	460c      	mov	r4, r1
 8004e60:	469a      	mov	sl, r3
 8004e62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e66:	d807      	bhi.n	8004e78 <_printf_i+0x28>
 8004e68:	2f62      	cmp	r7, #98	@ 0x62
 8004e6a:	d80a      	bhi.n	8004e82 <_printf_i+0x32>
 8004e6c:	2f00      	cmp	r7, #0
 8004e6e:	f000 80d1 	beq.w	8005014 <_printf_i+0x1c4>
 8004e72:	2f58      	cmp	r7, #88	@ 0x58
 8004e74:	f000 80b8 	beq.w	8004fe8 <_printf_i+0x198>
 8004e78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e80:	e03a      	b.n	8004ef8 <_printf_i+0xa8>
 8004e82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e86:	2b15      	cmp	r3, #21
 8004e88:	d8f6      	bhi.n	8004e78 <_printf_i+0x28>
 8004e8a:	a101      	add	r1, pc, #4	@ (adr r1, 8004e90 <_printf_i+0x40>)
 8004e8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e90:	08004ee9 	.word	0x08004ee9
 8004e94:	08004efd 	.word	0x08004efd
 8004e98:	08004e79 	.word	0x08004e79
 8004e9c:	08004e79 	.word	0x08004e79
 8004ea0:	08004e79 	.word	0x08004e79
 8004ea4:	08004e79 	.word	0x08004e79
 8004ea8:	08004efd 	.word	0x08004efd
 8004eac:	08004e79 	.word	0x08004e79
 8004eb0:	08004e79 	.word	0x08004e79
 8004eb4:	08004e79 	.word	0x08004e79
 8004eb8:	08004e79 	.word	0x08004e79
 8004ebc:	08004ffb 	.word	0x08004ffb
 8004ec0:	08004f27 	.word	0x08004f27
 8004ec4:	08004fb5 	.word	0x08004fb5
 8004ec8:	08004e79 	.word	0x08004e79
 8004ecc:	08004e79 	.word	0x08004e79
 8004ed0:	0800501d 	.word	0x0800501d
 8004ed4:	08004e79 	.word	0x08004e79
 8004ed8:	08004f27 	.word	0x08004f27
 8004edc:	08004e79 	.word	0x08004e79
 8004ee0:	08004e79 	.word	0x08004e79
 8004ee4:	08004fbd 	.word	0x08004fbd
 8004ee8:	6833      	ldr	r3, [r6, #0]
 8004eea:	1d1a      	adds	r2, r3, #4
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	6032      	str	r2, [r6, #0]
 8004ef0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ef4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e09c      	b.n	8005036 <_printf_i+0x1e6>
 8004efc:	6833      	ldr	r3, [r6, #0]
 8004efe:	6820      	ldr	r0, [r4, #0]
 8004f00:	1d19      	adds	r1, r3, #4
 8004f02:	6031      	str	r1, [r6, #0]
 8004f04:	0606      	lsls	r6, r0, #24
 8004f06:	d501      	bpl.n	8004f0c <_printf_i+0xbc>
 8004f08:	681d      	ldr	r5, [r3, #0]
 8004f0a:	e003      	b.n	8004f14 <_printf_i+0xc4>
 8004f0c:	0645      	lsls	r5, r0, #25
 8004f0e:	d5fb      	bpl.n	8004f08 <_printf_i+0xb8>
 8004f10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f14:	2d00      	cmp	r5, #0
 8004f16:	da03      	bge.n	8004f20 <_printf_i+0xd0>
 8004f18:	232d      	movs	r3, #45	@ 0x2d
 8004f1a:	426d      	negs	r5, r5
 8004f1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f20:	4858      	ldr	r0, [pc, #352]	@ (8005084 <_printf_i+0x234>)
 8004f22:	230a      	movs	r3, #10
 8004f24:	e011      	b.n	8004f4a <_printf_i+0xfa>
 8004f26:	6821      	ldr	r1, [r4, #0]
 8004f28:	6833      	ldr	r3, [r6, #0]
 8004f2a:	0608      	lsls	r0, r1, #24
 8004f2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f30:	d402      	bmi.n	8004f38 <_printf_i+0xe8>
 8004f32:	0649      	lsls	r1, r1, #25
 8004f34:	bf48      	it	mi
 8004f36:	b2ad      	uxthmi	r5, r5
 8004f38:	2f6f      	cmp	r7, #111	@ 0x6f
 8004f3a:	4852      	ldr	r0, [pc, #328]	@ (8005084 <_printf_i+0x234>)
 8004f3c:	6033      	str	r3, [r6, #0]
 8004f3e:	bf14      	ite	ne
 8004f40:	230a      	movne	r3, #10
 8004f42:	2308      	moveq	r3, #8
 8004f44:	2100      	movs	r1, #0
 8004f46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004f4a:	6866      	ldr	r6, [r4, #4]
 8004f4c:	60a6      	str	r6, [r4, #8]
 8004f4e:	2e00      	cmp	r6, #0
 8004f50:	db05      	blt.n	8004f5e <_printf_i+0x10e>
 8004f52:	6821      	ldr	r1, [r4, #0]
 8004f54:	432e      	orrs	r6, r5
 8004f56:	f021 0104 	bic.w	r1, r1, #4
 8004f5a:	6021      	str	r1, [r4, #0]
 8004f5c:	d04b      	beq.n	8004ff6 <_printf_i+0x1a6>
 8004f5e:	4616      	mov	r6, r2
 8004f60:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f64:	fb03 5711 	mls	r7, r3, r1, r5
 8004f68:	5dc7      	ldrb	r7, [r0, r7]
 8004f6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f6e:	462f      	mov	r7, r5
 8004f70:	42bb      	cmp	r3, r7
 8004f72:	460d      	mov	r5, r1
 8004f74:	d9f4      	bls.n	8004f60 <_printf_i+0x110>
 8004f76:	2b08      	cmp	r3, #8
 8004f78:	d10b      	bne.n	8004f92 <_printf_i+0x142>
 8004f7a:	6823      	ldr	r3, [r4, #0]
 8004f7c:	07df      	lsls	r7, r3, #31
 8004f7e:	d508      	bpl.n	8004f92 <_printf_i+0x142>
 8004f80:	6923      	ldr	r3, [r4, #16]
 8004f82:	6861      	ldr	r1, [r4, #4]
 8004f84:	4299      	cmp	r1, r3
 8004f86:	bfde      	ittt	le
 8004f88:	2330      	movle	r3, #48	@ 0x30
 8004f8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f92:	1b92      	subs	r2, r2, r6
 8004f94:	6122      	str	r2, [r4, #16]
 8004f96:	f8cd a000 	str.w	sl, [sp]
 8004f9a:	464b      	mov	r3, r9
 8004f9c:	aa03      	add	r2, sp, #12
 8004f9e:	4621      	mov	r1, r4
 8004fa0:	4640      	mov	r0, r8
 8004fa2:	f7ff fee7 	bl	8004d74 <_printf_common>
 8004fa6:	3001      	adds	r0, #1
 8004fa8:	d14a      	bne.n	8005040 <_printf_i+0x1f0>
 8004faa:	f04f 30ff 	mov.w	r0, #4294967295
 8004fae:	b004      	add	sp, #16
 8004fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fb4:	6823      	ldr	r3, [r4, #0]
 8004fb6:	f043 0320 	orr.w	r3, r3, #32
 8004fba:	6023      	str	r3, [r4, #0]
 8004fbc:	4832      	ldr	r0, [pc, #200]	@ (8005088 <_printf_i+0x238>)
 8004fbe:	2778      	movs	r7, #120	@ 0x78
 8004fc0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004fc4:	6823      	ldr	r3, [r4, #0]
 8004fc6:	6831      	ldr	r1, [r6, #0]
 8004fc8:	061f      	lsls	r7, r3, #24
 8004fca:	f851 5b04 	ldr.w	r5, [r1], #4
 8004fce:	d402      	bmi.n	8004fd6 <_printf_i+0x186>
 8004fd0:	065f      	lsls	r7, r3, #25
 8004fd2:	bf48      	it	mi
 8004fd4:	b2ad      	uxthmi	r5, r5
 8004fd6:	6031      	str	r1, [r6, #0]
 8004fd8:	07d9      	lsls	r1, r3, #31
 8004fda:	bf44      	itt	mi
 8004fdc:	f043 0320 	orrmi.w	r3, r3, #32
 8004fe0:	6023      	strmi	r3, [r4, #0]
 8004fe2:	b11d      	cbz	r5, 8004fec <_printf_i+0x19c>
 8004fe4:	2310      	movs	r3, #16
 8004fe6:	e7ad      	b.n	8004f44 <_printf_i+0xf4>
 8004fe8:	4826      	ldr	r0, [pc, #152]	@ (8005084 <_printf_i+0x234>)
 8004fea:	e7e9      	b.n	8004fc0 <_printf_i+0x170>
 8004fec:	6823      	ldr	r3, [r4, #0]
 8004fee:	f023 0320 	bic.w	r3, r3, #32
 8004ff2:	6023      	str	r3, [r4, #0]
 8004ff4:	e7f6      	b.n	8004fe4 <_printf_i+0x194>
 8004ff6:	4616      	mov	r6, r2
 8004ff8:	e7bd      	b.n	8004f76 <_printf_i+0x126>
 8004ffa:	6833      	ldr	r3, [r6, #0]
 8004ffc:	6825      	ldr	r5, [r4, #0]
 8004ffe:	6961      	ldr	r1, [r4, #20]
 8005000:	1d18      	adds	r0, r3, #4
 8005002:	6030      	str	r0, [r6, #0]
 8005004:	062e      	lsls	r6, r5, #24
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	d501      	bpl.n	800500e <_printf_i+0x1be>
 800500a:	6019      	str	r1, [r3, #0]
 800500c:	e002      	b.n	8005014 <_printf_i+0x1c4>
 800500e:	0668      	lsls	r0, r5, #25
 8005010:	d5fb      	bpl.n	800500a <_printf_i+0x1ba>
 8005012:	8019      	strh	r1, [r3, #0]
 8005014:	2300      	movs	r3, #0
 8005016:	6123      	str	r3, [r4, #16]
 8005018:	4616      	mov	r6, r2
 800501a:	e7bc      	b.n	8004f96 <_printf_i+0x146>
 800501c:	6833      	ldr	r3, [r6, #0]
 800501e:	1d1a      	adds	r2, r3, #4
 8005020:	6032      	str	r2, [r6, #0]
 8005022:	681e      	ldr	r6, [r3, #0]
 8005024:	6862      	ldr	r2, [r4, #4]
 8005026:	2100      	movs	r1, #0
 8005028:	4630      	mov	r0, r6
 800502a:	f7fb f8f9 	bl	8000220 <memchr>
 800502e:	b108      	cbz	r0, 8005034 <_printf_i+0x1e4>
 8005030:	1b80      	subs	r0, r0, r6
 8005032:	6060      	str	r0, [r4, #4]
 8005034:	6863      	ldr	r3, [r4, #4]
 8005036:	6123      	str	r3, [r4, #16]
 8005038:	2300      	movs	r3, #0
 800503a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800503e:	e7aa      	b.n	8004f96 <_printf_i+0x146>
 8005040:	6923      	ldr	r3, [r4, #16]
 8005042:	4632      	mov	r2, r6
 8005044:	4649      	mov	r1, r9
 8005046:	4640      	mov	r0, r8
 8005048:	47d0      	blx	sl
 800504a:	3001      	adds	r0, #1
 800504c:	d0ad      	beq.n	8004faa <_printf_i+0x15a>
 800504e:	6823      	ldr	r3, [r4, #0]
 8005050:	079b      	lsls	r3, r3, #30
 8005052:	d413      	bmi.n	800507c <_printf_i+0x22c>
 8005054:	68e0      	ldr	r0, [r4, #12]
 8005056:	9b03      	ldr	r3, [sp, #12]
 8005058:	4298      	cmp	r0, r3
 800505a:	bfb8      	it	lt
 800505c:	4618      	movlt	r0, r3
 800505e:	e7a6      	b.n	8004fae <_printf_i+0x15e>
 8005060:	2301      	movs	r3, #1
 8005062:	4632      	mov	r2, r6
 8005064:	4649      	mov	r1, r9
 8005066:	4640      	mov	r0, r8
 8005068:	47d0      	blx	sl
 800506a:	3001      	adds	r0, #1
 800506c:	d09d      	beq.n	8004faa <_printf_i+0x15a>
 800506e:	3501      	adds	r5, #1
 8005070:	68e3      	ldr	r3, [r4, #12]
 8005072:	9903      	ldr	r1, [sp, #12]
 8005074:	1a5b      	subs	r3, r3, r1
 8005076:	42ab      	cmp	r3, r5
 8005078:	dcf2      	bgt.n	8005060 <_printf_i+0x210>
 800507a:	e7eb      	b.n	8005054 <_printf_i+0x204>
 800507c:	2500      	movs	r5, #0
 800507e:	f104 0619 	add.w	r6, r4, #25
 8005082:	e7f5      	b.n	8005070 <_printf_i+0x220>
 8005084:	08005545 	.word	0x08005545
 8005088:	08005556 	.word	0x08005556

0800508c <memmove>:
 800508c:	4288      	cmp	r0, r1
 800508e:	b510      	push	{r4, lr}
 8005090:	eb01 0402 	add.w	r4, r1, r2
 8005094:	d902      	bls.n	800509c <memmove+0x10>
 8005096:	4284      	cmp	r4, r0
 8005098:	4623      	mov	r3, r4
 800509a:	d807      	bhi.n	80050ac <memmove+0x20>
 800509c:	1e43      	subs	r3, r0, #1
 800509e:	42a1      	cmp	r1, r4
 80050a0:	d008      	beq.n	80050b4 <memmove+0x28>
 80050a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80050a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80050aa:	e7f8      	b.n	800509e <memmove+0x12>
 80050ac:	4402      	add	r2, r0
 80050ae:	4601      	mov	r1, r0
 80050b0:	428a      	cmp	r2, r1
 80050b2:	d100      	bne.n	80050b6 <memmove+0x2a>
 80050b4:	bd10      	pop	{r4, pc}
 80050b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80050ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80050be:	e7f7      	b.n	80050b0 <memmove+0x24>

080050c0 <_sbrk_r>:
 80050c0:	b538      	push	{r3, r4, r5, lr}
 80050c2:	4d06      	ldr	r5, [pc, #24]	@ (80050dc <_sbrk_r+0x1c>)
 80050c4:	2300      	movs	r3, #0
 80050c6:	4604      	mov	r4, r0
 80050c8:	4608      	mov	r0, r1
 80050ca:	602b      	str	r3, [r5, #0]
 80050cc:	f7fc fcda 	bl	8001a84 <_sbrk>
 80050d0:	1c43      	adds	r3, r0, #1
 80050d2:	d102      	bne.n	80050da <_sbrk_r+0x1a>
 80050d4:	682b      	ldr	r3, [r5, #0]
 80050d6:	b103      	cbz	r3, 80050da <_sbrk_r+0x1a>
 80050d8:	6023      	str	r3, [r4, #0]
 80050da:	bd38      	pop	{r3, r4, r5, pc}
 80050dc:	20000264 	.word	0x20000264

080050e0 <memcpy>:
 80050e0:	440a      	add	r2, r1
 80050e2:	4291      	cmp	r1, r2
 80050e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80050e8:	d100      	bne.n	80050ec <memcpy+0xc>
 80050ea:	4770      	bx	lr
 80050ec:	b510      	push	{r4, lr}
 80050ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050f6:	4291      	cmp	r1, r2
 80050f8:	d1f9      	bne.n	80050ee <memcpy+0xe>
 80050fa:	bd10      	pop	{r4, pc}

080050fc <_realloc_r>:
 80050fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005100:	4607      	mov	r7, r0
 8005102:	4614      	mov	r4, r2
 8005104:	460d      	mov	r5, r1
 8005106:	b921      	cbnz	r1, 8005112 <_realloc_r+0x16>
 8005108:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800510c:	4611      	mov	r1, r2
 800510e:	f7ff bc4d 	b.w	80049ac <_malloc_r>
 8005112:	b92a      	cbnz	r2, 8005120 <_realloc_r+0x24>
 8005114:	f7ff fbde 	bl	80048d4 <_free_r>
 8005118:	4625      	mov	r5, r4
 800511a:	4628      	mov	r0, r5
 800511c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005120:	f000 f81a 	bl	8005158 <_malloc_usable_size_r>
 8005124:	4284      	cmp	r4, r0
 8005126:	4606      	mov	r6, r0
 8005128:	d802      	bhi.n	8005130 <_realloc_r+0x34>
 800512a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800512e:	d8f4      	bhi.n	800511a <_realloc_r+0x1e>
 8005130:	4621      	mov	r1, r4
 8005132:	4638      	mov	r0, r7
 8005134:	f7ff fc3a 	bl	80049ac <_malloc_r>
 8005138:	4680      	mov	r8, r0
 800513a:	b908      	cbnz	r0, 8005140 <_realloc_r+0x44>
 800513c:	4645      	mov	r5, r8
 800513e:	e7ec      	b.n	800511a <_realloc_r+0x1e>
 8005140:	42b4      	cmp	r4, r6
 8005142:	4622      	mov	r2, r4
 8005144:	4629      	mov	r1, r5
 8005146:	bf28      	it	cs
 8005148:	4632      	movcs	r2, r6
 800514a:	f7ff ffc9 	bl	80050e0 <memcpy>
 800514e:	4629      	mov	r1, r5
 8005150:	4638      	mov	r0, r7
 8005152:	f7ff fbbf 	bl	80048d4 <_free_r>
 8005156:	e7f1      	b.n	800513c <_realloc_r+0x40>

08005158 <_malloc_usable_size_r>:
 8005158:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800515c:	1f18      	subs	r0, r3, #4
 800515e:	2b00      	cmp	r3, #0
 8005160:	bfbc      	itt	lt
 8005162:	580b      	ldrlt	r3, [r1, r0]
 8005164:	18c0      	addlt	r0, r0, r3
 8005166:	4770      	bx	lr

08005168 <_init>:
 8005168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800516a:	bf00      	nop
 800516c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800516e:	bc08      	pop	{r3}
 8005170:	469e      	mov	lr, r3
 8005172:	4770      	bx	lr

08005174 <_fini>:
 8005174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005176:	bf00      	nop
 8005178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800517a:	bc08      	pop	{r3}
 800517c:	469e      	mov	lr, r3
 800517e:	4770      	bx	lr
