

================================================================
== Vitis HLS Report for 'compute_add_Pipeline_execute'
================================================================
* Date:           Tue May  7 18:00:52 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vmul2
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.291 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4103|     4103|  13.675 us|  13.675 us|  4103|  4103|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- execute  |     4101|     4101|         8|          4|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1_stream, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%size_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_load" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 15 'read' 'size_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_3 = load i31 %i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 18 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast_i = zext i31 %i_3" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 19 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln61 = icmp_slt  i32 %i_cast_i, i32 %size_load_read" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 21 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc.0.i.compute_add.exit_crit_edge.exitStub, void %for.inc.0.split.i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 22 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln61_1)   --->   "%i_4 = or i31 %i_3, i31 2" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 23 'or' 'i_4' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln61_1)   --->   "%zext_ln61 = zext i31 %i_4" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 24 'zext' 'zext_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.88ns) (out node of the LUT)   --->   "%icmp_ln61_1 = icmp_slt  i32 %zext_ln61, i32 %size_load_read" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 25 'icmp' 'icmp_ln61_1' <Predicate = (icmp_ln61)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_1, void %for.inc.0.i.compute_add.exit_crit_edge.exitStub, void %for.inc.1.i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 26 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 27 [1/1] (1.21ns)   --->   "%in1_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:65]   --->   Operation 27 'read' 'in1_stream_read' <Predicate = (icmp_ln61)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (1.21ns)   --->   "%in2_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:65]   --->   Operation 28 'read' 'in2_stream_read' <Predicate = (icmp_ln61)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : [1/1] (0.45ns)   --->   Input mux for Operation 29 '%mul_ln65 = mul i32 %in2_stream_read, i32 %in1_stream_read'
ST_3 : Operation 29 [2/2] (1.83ns)   --->   "%mul_ln65 = mul i32 %in2_stream_read, i32 %in1_stream_read" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:65]   --->   Operation 29 'mul' 'mul_ln65' <Predicate = (icmp_ln61)> <Delay = 1.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.21ns)   --->   "%in1_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:66]   --->   Operation 30 'read' 'in1_stream_read_1' <Predicate = (icmp_ln61)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (1.21ns)   --->   "%in2_stream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:66]   --->   Operation 31 'read' 'in2_stream_read_1' <Predicate = (icmp_ln61)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 32 [1/2] (2.29ns)   --->   "%mul_ln65 = mul i32 %in2_stream_read, i32 %in1_stream_read" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:65]   --->   Operation 32 'mul' 'mul_ln65' <Predicate = (icmp_ln61)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.45ns)   --->   Input mux for Operation 33 '%mul_ln66 = mul i32 %in2_stream_read_1, i32 %in1_stream_read_1'
ST_4 : Operation 33 [2/2] (1.83ns)   --->   "%mul_ln66 = mul i32 %in2_stream_read_1, i32 %in1_stream_read_1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:66]   --->   Operation 33 'mul' 'mul_ln66' <Predicate = (icmp_ln61)> <Delay = 1.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (1.21ns)   --->   "%in1_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:65]   --->   Operation 34 'read' 'in1_stream_read_2' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (1.21ns)   --->   "%in2_stream_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:65]   --->   Operation 35 'read' 'in2_stream_read_2' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 36 [1/1] (0.87ns)   --->   "%i_5 = add i31 %i_3, i31 4" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 36 'add' 'i_5' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln61 = store i31 %i_5, i31 %i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 37 'store' 'store_ln61' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 38 [1/1] (1.21ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %mul_ln65" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:65]   --->   Operation 38 'write' 'write_ln65' <Predicate = (icmp_ln61)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 39 [1/2] (2.29ns)   --->   "%mul_ln66 = mul i32 %in2_stream_read_1, i32 %in1_stream_read_1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:66]   --->   Operation 39 'mul' 'mul_ln66' <Predicate = (icmp_ln61)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.45ns)   --->   Input mux for Operation 40 '%mul_ln65_1 = mul i32 %in2_stream_read_2, i32 %in1_stream_read_2'
ST_5 : Operation 40 [2/2] (1.83ns)   --->   "%mul_ln65_1 = mul i32 %in2_stream_read_2, i32 %in1_stream_read_2" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:65]   --->   Operation 40 'mul' 'mul_ln65_1' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 1.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (1.21ns)   --->   "%in1_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in1_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:66]   --->   Operation 41 'read' 'in1_stream_read_3' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 42 [1/1] (1.21ns)   --->   "%in2_stream_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in2_stream" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:66]   --->   Operation 42 'read' 'in2_stream_read_3' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:62]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 44 'specloopname' 'specloopname_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (1.21ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %mul_ln66" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:66]   --->   Operation 45 'write' 'write_ln66' <Predicate = (icmp_ln61)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 46 [1/2] (2.29ns)   --->   "%mul_ln65_1 = mul i32 %in2_stream_read_2, i32 %in1_stream_read_2" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:65]   --->   Operation 46 'mul' 'mul_ln65_1' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.45ns)   --->   Input mux for Operation 47 '%mul_ln66_1 = mul i32 %in2_stream_read_3, i32 %in1_stream_read_3'
ST_6 : Operation 47 [2/2] (1.83ns)   --->   "%mul_ln66_1 = mul i32 %in2_stream_read_3, i32 %in1_stream_read_3" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:66]   --->   Operation 47 'mul' 'mul_ln66_1' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 1.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (!icmp_ln61_1) | (!icmp_ln61)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 48 [1/1] (1.21ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %mul_ln65_1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:65]   --->   Operation 48 'write' 'write_ln65' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 49 [1/2] (2.29ns)   --->   "%mul_ln66_1 = mul i32 %in2_stream_read_3, i32 %in1_stream_read_3" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:66]   --->   Operation 49 'mul' 'mul_ln66_1' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 50 [1/1] (1.21ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %mul_ln66_1" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:66]   --->   Operation 50 'write' 'write_ln66' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc.0.i" [/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul2/vmul2.cpp:61]   --->   Operation 51 'br' 'br_ln61' <Predicate = (icmp_ln61 & icmp_ln61_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in2_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011110000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
size_load_read         (read             ) [ 000000000]
store_ln0              (store            ) [ 000000000]
br_ln0                 (br               ) [ 000000000]
i_3                    (load             ) [ 001110000]
i_cast_i               (zext             ) [ 000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000]
icmp_ln61              (icmp             ) [ 011111111]
br_ln61                (br               ) [ 000000000]
i_4                    (or               ) [ 000000000]
zext_ln61              (zext             ) [ 000000000]
icmp_ln61_1            (icmp             ) [ 011111111]
br_ln61                (br               ) [ 000000000]
in1_stream_read        (read             ) [ 000110000]
in2_stream_read        (read             ) [ 000110000]
in1_stream_read_1      (read             ) [ 010011000]
in2_stream_read_1      (read             ) [ 010011000]
mul_ln65               (mul              ) [ 010001000]
in1_stream_read_2      (read             ) [ 011001100]
in2_stream_read_2      (read             ) [ 011001100]
i_5                    (add              ) [ 000000000]
store_ln61             (store            ) [ 000000000]
write_ln65             (write            ) [ 000000000]
mul_ln66               (mul              ) [ 001000100]
in1_stream_read_3      (read             ) [ 001100110]
in2_stream_read_3      (read             ) [ 001100110]
speclooptripcount_ln62 (speclooptripcount) [ 000000000]
specloopname_ln61      (specloopname     ) [ 000000000]
write_ln66             (write            ) [ 000000000]
mul_ln65_1             (mul              ) [ 000100010]
write_ln65             (write            ) [ 000000000]
mul_ln66_1             (mul              ) [ 000010001]
write_ln66             (write            ) [ 000000000]
br_ln61                (br               ) [ 000000000]
ret_ln0                (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="size_load_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_load_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_stream_read/2 in1_stream_read_1/3 in1_stream_read_2/4 in1_stream_read_3/5 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_stream_read/2 in2_stream_read_1/3 in2_stream_read_2/4 in2_stream_read_3/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="1"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln65/5 write_ln66/6 write_ln65/7 write_ln66/8 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="0" index="1" bw="32" slack="1"/>
<pin id="76" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln65/3 mul_ln66/4 mul_ln65_1/5 mul_ln66_1/6 "/>
</bind>
</comp>

<comp id="77" class="1005" name="reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in1_stream_read in1_stream_read_2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in2_stream_read in2_stream_read_2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in1_stream_read_1 in1_stream_read_3 "/>
</bind>
</comp>

<comp id="92" class="1005" name="reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in2_stream_read_1 in2_stream_read_3 "/>
</bind>
</comp>

<comp id="97" class="1005" name="reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln65 mul_ln66 mul_ln65_1 mul_ln66_1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="31" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_3_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="31" slack="0"/>
<pin id="109" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_cast_i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln61_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="31" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln61_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln61_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="3"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln61_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="31" slack="0"/>
<pin id="143" dir="0" index="1" bw="31" slack="3"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_3_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="3"/>
<pin id="155" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="icmp_ln61_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="162" class="1005" name="icmp_ln61_1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="3"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="80"><net_src comp="54" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="60" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="90"><net_src comp="54" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="95"><net_src comp="60" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="100"><net_src comp="73" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="48" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="107" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="48" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="136" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="44" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="156"><net_src comp="107" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="161"><net_src comp="114" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="130" pin="2"/><net_sink comp="162" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {5 6 7 8 }
 - Input state : 
	Port: compute_add_Pipeline_execute : size_load | {1 }
	Port: compute_add_Pipeline_execute : in1_stream | {2 3 4 5 }
	Port: compute_add_Pipeline_execute : in2_stream | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		i_cast_i : 2
		icmp_ln61 : 3
		br_ln61 : 4
		i_4 : 2
		zext_ln61 : 2
		icmp_ln61_1 : 3
		br_ln61 : 4
	State 2
	State 3
	State 4
		store_ln61 : 1
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_73         |    3    |   165   |    49   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln61_fu_114     |    0    |    0    |    39   |
|          |     icmp_ln61_1_fu_130    |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|    add   |         i_5_fu_136        |    0    |    0    |    38   |
|----------|---------------------------|---------|---------|---------|
|          | size_load_read_read_fu_48 |    0    |    0    |    0    |
|   read   |       grp_read_fu_54      |    0    |    0    |    0    |
|          |       grp_read_fu_60      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |      grp_write_fu_66      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      i_cast_i_fu_110      |    0    |    0    |    0    |
|          |      zext_ln61_fu_126     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    or    |         i_4_fu_120        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |   165   |   165   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_3_reg_153    |   31   |
|     i_reg_146     |   31   |
|icmp_ln61_1_reg_162|    1   |
| icmp_ln61_reg_158 |    1   |
|       reg_77      |   32   |
|       reg_82      |   32   |
|       reg_87      |   32   |
|       reg_92      |   32   |
|       reg_97      |   32   |
+-------------------+--------+
|       Total       |   224  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_73 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_73 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  0.774  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |   165  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   224  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   389  |   183  |
+-----------+--------+--------+--------+--------+
