0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/tahir/Desktop/Counter_modelsim/counter_tb.v,1595880854,verilog,,,,counter_tb,,,,,,,,
C:/Users/tahir/Desktop/Xilinx_Counter_for_Arty_S7_25/Counter.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/tahir/Desktop/Xilinx_Counter_for_Arty_S7_25/Counter.srcs/sources_1/imports/Counter for Max1000/counter_for_FPGA.v,1584478308,verilog,,C:/Users/tahir/Desktop/Counter_modelsim/counter_tb.v,,counter,,,,,,,,
