 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU_8bit_top
Version: V-2023.12-SP5
Date   : Sun Dec 15 05:01:29 2024
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwp12ttc
Wire Load Model Mode: segmented

  Startpoint: iControl/REG/rdataout1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iControl/ALU/res_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU_8bit_top       TSMC32K_Lowk_Conservative
                                           tcbn40lpbwp12ttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iControl/REG/rdataout1_reg[1]/CP (DFQD4BWP12T)          0.00       0.00 r
  iControl/REG/rdataout1_reg[1]/Q (DFQD4BWP12T)           0.09       0.09 f
  U638/ZN (CKND3BWP12T)                                   0.03       0.13 r
  U925/ZN (CKND2D0BWP12T)                                 0.07       0.19 f
  U707/Z (AO21D1BWP12T)                                   0.08       0.27 f
  U614/ZN (ND2D1BWP12T)                                   0.02       0.29 r
  U613/ZN (ND2D1BWP12T)                                   0.03       0.33 f
  U1037/ZN (ND2D1BWP12T)                                  0.03       0.36 r
  U1393/ZN (ND3D1BWP12T)                                  0.04       0.39 f
  U658/Z (AO31D1BWP12T)                                   0.07       0.47 f
  U699/ZN (INVD1BWP12T)                                   0.02       0.49 r
  U698/Z (OR2D1BWP12T)                                    0.04       0.53 r
  U702/ZN (TPND2D2BWP12T)                                 0.02       0.55 f
  U1556/Z (AO221D1BWP12T)                                 0.11       0.66 f
  U1432/Z (MUX2D1BWP12T)                                  0.06       0.71 f
  U644/ZN (AOI221D1BWP12T)                                0.07       0.79 r
  U641/ZN (ND3D1BWP12T)                                   0.05       0.84 f
  iControl/ALU/res_reg[6]/D (DFCNQD1BWP12T)               0.00       0.84 f
  data arrival time                                                  0.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.15       0.85
  iControl/ALU/res_reg[6]/CP (DFCNQD1BWP12T)              0.00       0.85 r
  library setup time                                     -0.01       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : CPU_8bit_top
Version: V-2023.12-SP5
Date   : Sun Dec 15 05:01:29 2024
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwp12ttc
Wire Load Model Mode: segmented

  Startpoint: iControl/REG/rdataout2_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iControl/REG/rdataout2_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU_8bit_top       TSMC32K_Lowk_Conservative
                                           tcbn40lpbwp12ttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iControl/REG/rdataout2_reg[1]/CP (DFQD1BWP12T)          0.00       0.00 r
  iControl/REG/rdataout2_reg[1]/Q (DFQD1BWP12T)           0.10       0.10 f
  U1158/ZN (INVD1BWP12T)                                  0.03       0.13 r
  U1289/ZN (MUX2ND0BWP12T)                                0.04       0.16 f
  iControl/REG/rdataout2_reg[1]/D (DFQD1BWP12T)           0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  iControl/REG/rdataout2_reg[1]/CP (DFQD1BWP12T)          0.00       0.15 r
  library hold time                                       0.01       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
