.ALIASES
V_V1            V1(+=N14484 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS14307@SOURCE.VSIN.Normal(chips)
R_R1            R1(1=N14484 2=N14516 ) CN @TEST.SCHEMATIC1(sch_1):INS14356@ANALOG.R.Normal(chips)
R_R2            R2(1=N14455 2=N14520 ) CN @TEST.SCHEMATIC1(sch_1):INS14372@ANALOG.R.Normal(chips)
C_C1            C1(1=0 2=N14516 ) CN @TEST.SCHEMATIC1(sch_1):INS14397@ANALOG.C.Normal(chips)
C_C2            C2(1=0 2=N14520 ) CN @TEST.SCHEMATIC1(sch_1):INS14413@ANALOG.C.Normal(chips)
L_L1            L1(1=N14516 2=N14520 ) CN @TEST.SCHEMATIC1(sch_1):INS14500@ANALOG.L.Normal(chips)
L_L2            L2(1=N14455 2=0 ) CN @TEST.SCHEMATIC1(sch_1):INS14751@ANALOG.L.Normal(chips)
.ENDALIASES
