<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>TLBIMVAIS</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">TLBIMVAIS, TLB Invalidate by VA, Inner Shareable</h1><p>The TLBIMVAIS characteristics are:</p><h2>Purpose</h2>
        <p>Invalidate all cached copies of translation table entries from TLBs that meet the following requirements:</p>

      
        <ul>
<li>The entry is a stage 1 translation table entry.
</li><li>The entry would be used to translate the specified address, and one of the following applies:<ul>
<li>The entry is from a level of lookup above the final level and matches the specified ASID.
</li><li>The entry is a global entry from the final level of lookup.
</li><li>The entry is a non-global entry from the final level of lookup that matches the specified ASID.
</li></ul>

</li><li>If EL2 is implemented and enabled in the current Security state, the entry would be used with the current VMID.
</li></ul>

      
        <p>From the entries that match these requirements, the entries that are invalidated are required for the following translation regime:</p>

      
        <ul>
<li>If executed at Secure EL1 when EL3 is using AArch64, the Secure EL1&amp;0 translation regime.
</li><li>If executed in Secure state when EL3 is using AArch32, the Secure PL1&amp;0 translation regime.
</li><li>If executed in Non-secure state, the Non-secure PL1&amp;0 translation regime.
</li></ul>

      
        <p>The invalidation applies to all PEs in the same Inner Shareable shareability domain as the PE that executes this System instruction.</p>
      <h2>Configuration</h2><p>This instruction is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to TLBIMVAIS are <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Attributes</h2>
        <p>TLBIMVAIS is a 32-bit System instruction.</p>
      <h2>Field descriptions</h2><p>The TLBIMVAIS input value bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="20"><a href="#VA_31">VA</a></td><td class="lr" colspan="4"><a href="#0_11">RES0</a></td><td class="lr" colspan="8"><a href="#ASID_7">ASID</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="VA_31">VA, bits [31:12]
                  </h4>
          
  <p>Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this System instruction.</p>

          
            
  

          <h4 id="0_11">
                Bits [11:8]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="ASID_7">ASID, bits [7:0]
                  </h4>
          
  <p>ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this System instruction.</p>
<p>Global TLB entries that match the VA value will be affected by this System instruction, regardless of the value of the ASID field.</p>

          
            
  

          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Executing the TLBIMVAIS instruction</h2><p>Accesses to this instruction use the following encodings:</p><h4 class="assembler">MCR{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1000</td><td>0b0011</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T8 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T8 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TTLB == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TTLBIS == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TTLB == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR2.TTLBIS == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        TLBIMVAIS(R[t]);
elsif PSTATE.EL == EL2 then
    TLBIMVAIS(R[t]);
elsif PSTATE.EL == EL3 then
    TLBIMVAIS(R[t]);
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
