 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : rop3_lut256
Version: O-2018.06
Date   : Wed Oct 24 20:32:27 2018
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Mode[6] (input port clocked by clk)
  Endpoint: Result_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_lut256        8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.90       0.90 f
  Mode[6] (in)                             0.00       0.90 f
  U1020/Y (INVX0_HVT)                      0.02       0.92 r
  U1055/Y (NAND2X0_HVT)                    0.09       1.01 f
  U1077/Y (INVX0_HVT)                      0.11       1.11 r
  U1242/Y (OA221X1_HVT)                    0.16       1.27 r
  U1243/Y (AO221X1_HVT)                    0.11       1.38 r
  U1245/Y (AO222X1_HVT)                    0.17       1.55 r
  Result_reg_3_/D (DFFX1_HVT)              0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                    1.80       1.80
  clock network delay (ideal)              0.00       1.80
  Result_reg_3_/CLK (DFFX1_HVT)            0.00       1.80 r
  library setup time                      -0.10       1.70
  data required time                                  1.70
  -----------------------------------------------------------
  data required time                                  1.70
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: Mode[6] (input port clocked by clk)
  Endpoint: Result_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_lut256        8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.90       0.90 f
  Mode[6] (in)                             0.00       0.90 f
  U1020/Y (INVX0_HVT)                      0.02       0.92 r
  U1055/Y (NAND2X0_HVT)                    0.09       1.01 f
  U1078/Y (INVX0_HVT)                      0.11       1.11 r
  U1247/Y (OA221X1_HVT)                    0.16       1.27 r
  U1248/Y (AO221X1_HVT)                    0.11       1.38 r
  U1250/Y (AO222X1_HVT)                    0.17       1.55 r
  Result_reg_2_/D (DFFX1_HVT)              0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                    1.80       1.80
  clock network delay (ideal)              0.00       1.80
  Result_reg_2_/CLK (DFFX1_HVT)            0.00       1.80 r
  library setup time                      -0.10       1.70
  data required time                                  1.70
  -----------------------------------------------------------
  data required time                                  1.70
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: Mode[6] (input port clocked by clk)
  Endpoint: Result_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_lut256        8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.90       0.90 f
  Mode[6] (in)                             0.00       0.90 f
  U1020/Y (INVX0_HVT)                      0.02       0.92 r
  U1055/Y (NAND2X0_HVT)                    0.09       1.01 f
  U1079/Y (INVX0_HVT)                      0.11       1.11 r
  U1252/Y (OA221X1_HVT)                    0.16       1.27 r
  U1253/Y (AO221X1_HVT)                    0.11       1.38 r
  U1255/Y (AO222X1_HVT)                    0.17       1.55 r
  Result_reg_1_/D (DFFX1_HVT)              0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                    1.80       1.80
  clock network delay (ideal)              0.00       1.80
  Result_reg_1_/CLK (DFFX1_HVT)            0.00       1.80 r
  library setup time                      -0.10       1.70
  data required time                                  1.70
  -----------------------------------------------------------
  data required time                                  1.70
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: Mode[6] (input port clocked by clk)
  Endpoint: Result_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rop3_lut256        8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.90       0.90 f
  Mode[6] (in)                             0.00       0.90 f
  U1020/Y (INVX0_HVT)                      0.02       0.92 r
  U1055/Y (NAND2X0_HVT)                    0.09       1.01 f
  U1080/Y (INVX0_HVT)                      0.11       1.11 r
  U1257/Y (OA221X1_HVT)                    0.16       1.27 r
  U1258/Y (AO221X1_HVT)                    0.11       1.38 r
  U1260/Y (AO222X1_HVT)                    0.17       1.55 r
  Result_reg_0_/D (DFFX1_HVT)              0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                    1.80       1.80
  clock network delay (ideal)              0.00       1.80
  Result_reg_0_/CLK (DFFX1_HVT)            0.00       1.80 r
  library setup time                      -0.10       1.70
  data required time                                  1.70
  -----------------------------------------------------------
  data required time                                  1.70
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         0.15


1
