
---------- Begin Simulation Statistics ----------
final_tick                               740078800000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 568096                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869304                       # Number of bytes of host memory used
host_op_rate                                   579999                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2446.64                       # Real time elapsed on the host
host_tick_rate                               47708056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1389925336                       # Number of instructions simulated
sim_ops                                    1419047911                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.116724                       # Number of seconds simulated
sim_ticks                                116724353000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       212350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        424642                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.937949                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      46598729                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     46627662                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           25                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      4603671                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     70607848                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits          347                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          753                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          406                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      88623182                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2439910                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       138977037                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      139058379                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      4604474                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53637645                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     16366494                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           31                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    127136782                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    315428060                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    322269902                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    215084500                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.498341                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.419013                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    117744049     54.74%     54.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     38041986     17.69%     72.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     15280559      7.10%     79.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      9673442      4.50%     84.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      5337495      2.48%     86.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6271994      2.92%     89.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3574797      1.66%     91.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2793684      1.30%     92.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     16366494      7.61%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    215084500                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1357208                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       279642860                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            78336346                       # Number of loads committed
system.switch_cpus_1.commit.membars                26                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    214400314     66.53%     66.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        37751      0.01%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           14      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            2      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           21      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           39      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           36      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc           26      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     78336346     24.31%     90.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     29495344      9.15%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    322269902                       # Class of committed instruction
system.switch_cpus_1.commit.refs            107831690                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts             267                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         314925333                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           321767175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.741283                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.741283                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     72389458                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          462                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     44768736                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    487345327                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       64681246                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        80006165                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      4632794                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1611                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     11700624                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  4                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          88623182                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78975060                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           147585472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1904524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            495274782                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          522                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        16142                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       9266472                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.379626                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     81174814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     49038986                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.121557                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    233410288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.163305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.987252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      126676859     54.27%     54.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       20684512      8.86%     63.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8867667      3.80%     66.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11655971      4.99%     71.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       11491587      4.92%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       10809793      4.63%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3781370      1.62%     83.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6693898      2.87%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       32748631     14.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    233410288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 38418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      5491576                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       67367975                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              830989                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.769461                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          141087009                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         34259112                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      30518826                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    104942895                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           64                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1628524                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     39687773                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    449394811                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    106827897                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      7776089                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    413078317                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       518643                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      3215969                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      4632794                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      4150755                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1635542                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7527416                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        53155                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        30436                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       864017                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     26606549                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     10192429                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        30436                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      2936950                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2554626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       395411382                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           395337209                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.616152                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       243633422                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.693465                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            396905559                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      551143211                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     298563835                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.349013                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.349013                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         2183      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    276609637     65.73%     65.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        38040      0.01%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           46      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           19      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            9      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            9      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            6      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           26      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           49      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           44      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            3      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc           33      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     65.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    109119799     25.93%     91.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     35084503      8.34%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    420854406                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           5623194                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013361                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1561236     27.76%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            5      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            1      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     27.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      3791738     67.43%     95.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       270214      4.81%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    426473836                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1081078973                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    395335987                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    575387746                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        448563758                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       420854406                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           64                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    126796646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       339688                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     92151903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    233410288                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.803067                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.914195                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     83573720     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     41158795     17.63%     53.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     35912090     15.39%     68.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     26667234     11.43%     80.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     22935523      9.83%     90.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     10488707      4.49%     94.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      7286887      3.12%     97.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      3135876      1.34%     99.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2251456      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    233410288                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.802770                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses         1581                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads         3009                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses         1222                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes         2641                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  4                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     18314752                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     12312487                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    104942895                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     39687773                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     286344822                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes          104                       # number of misc regfile writes
system.switch_cpus_1.numCycles              233448706                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      39191208                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    352685197                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     11679095                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       69988531                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     20404935                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       118757                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    802724385                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    474732396                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    525174277                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        85610912                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      3952708                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      4632794                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     33979419                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      172489080                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    630181822                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         7416                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          162                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        48415260                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups         1912                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          648122090                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         917193290                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads           1303                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes           229                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4945485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          426                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9890844                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            426                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              92696                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       145243                       # Transaction distribution
system.membus.trans_dist::CleanEvict            66945                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101398                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101398                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         92696                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18199                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       618575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 618575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21717568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21717568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            212293                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  212293    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              212293                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1052764500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1023784500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 740078800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 740078800000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4164618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3225091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          681                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1932147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           760852                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          760852                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           682                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4163937                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        19838                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        19838                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14833881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14835925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    512296768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              512383936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          212611                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9295552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5157971                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000089                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009443                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5157511     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    460      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5157971                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8026059524                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7397102999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1023995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst          226                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      4731150                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4731376                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst          226                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      4731150                       # number of overall hits
system.l2.overall_hits::total                 4731376                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          456                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       193639                       # number of demand (read+write) misses
system.l2.demand_misses::total                 194095                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          456                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       193639                       # number of overall misses
system.l2.overall_misses::total                194095                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     41908500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  16647978499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16689886999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     41908500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  16647978499                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16689886999                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          682                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4924789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4925471                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          682                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4924789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4925471                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.668622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.039319                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039406                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.668622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.039319                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039406                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 91904.605263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 85974.305274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85988.237713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 91904.605263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 85974.305274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85988.237713                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              145243                       # number of writebacks
system.l2.writebacks::total                    145243                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       193639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            194095                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       193639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           194095                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     37358500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  14711588000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14748946500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     37358500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  14711588000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14748946500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.668622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.039319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039406                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.668622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.039319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.039406                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 81926.535088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 75974.302697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75988.286664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 81926.535088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 75974.302697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75988.286664                       # average overall mshr miss latency
system.l2.replacements                         212611                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3079848                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3079848                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3079848                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3079848                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          681                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              681                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          681                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          681                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       659454                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                659454                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       101398                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101398                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   8703128500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8703128500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       760852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            760852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.133269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.133269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85831.362552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85831.362552                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       101398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   7689148001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7689148001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.133269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.133269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75831.357630                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75831.357630                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          226                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                226                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     41908500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41908500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          682                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            682                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.668622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.668622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 91904.605263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91904.605263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     37358500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37358500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.668622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.668622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 81926.535088                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81926.535088                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      4071696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4071696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        92241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           92241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   7944849999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7944849999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      4163937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4163937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.022152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.022152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 86131.438287                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86131.438287                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        92241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        92241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   7022439999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7022439999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.022152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.022152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 76131.438287                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76131.438287                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data         1639                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1639                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data        18199                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           18199                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data        19838                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19838                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.917381                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.917381                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data        18199                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        18199                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data    355695249                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    355695249                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.917381                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.917381                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19544.768888                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19544.768888                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65535.630376                       # Cycle average of tags in use
system.l2.tags.total_refs                    12981407                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    279592                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.429823                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2933.697213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.210821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14182.020235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  9109.202117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    76.248675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 39234.251315                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.044765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.216400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.138995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.001163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.598667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          522                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        49049                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997040                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 158463400                       # Number of tag accesses
system.l2.tags.data_accesses                158463400                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        29120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     12392896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12422016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        29120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9295552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9295552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       193639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              194094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       145243                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             145243                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       249477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    106172325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             106421802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       249477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           249477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       79636783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79636783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       79636783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       249477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    106172325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            186058585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    193357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016733854500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8502                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8502                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              541554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137094                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      194094                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     145243                       # Number of write requests accepted
system.mem_ctrls.readBursts                    194094                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145243                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    282                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8893                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3150070500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  969060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6784045500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16253.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35003.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       161                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   164492                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  112832                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                194094                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145243                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    806                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        61693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    351.692412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.070223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.103420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19806     32.10%     32.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13206     21.41%     53.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6698     10.86%     64.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4485      7.27%     71.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3484      5.65%     77.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2582      4.19%     81.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2050      3.32%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1975      3.20%     87.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7407     12.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        61693                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.795460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.702049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8428     99.13%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           39      0.46%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           13      0.15%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8502                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.079864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.743174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     28.614365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63           8501     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2624-2687            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8502                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12403968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9293632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12422016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9295552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       106.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    106.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  116753406000                       # Total gap between requests
system.mem_ctrls.avgGap                     344063.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        29120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     12374848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9293632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 249476.645203593449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 106017704.805782899261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79620334.241647064686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       193639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145243                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     18506000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   6765539500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2848965714000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     40672.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     34938.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19615167.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            218869560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            116320545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           694407840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          379144260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9214068240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14250746130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32821523040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57695079615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        494.284853                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  85101159500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3897660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27725533500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            221675580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            117804390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           689409840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          378867600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9214068240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13403672550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33534848160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57560346360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.130567                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  86972002000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3897660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25854704750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000003543                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78974108                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1153977653                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000003543                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78974108                       # number of overall hits
system.cpu.icache.overall_hits::total      1153977653                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1623                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          949                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2572                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1623                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          949                       # number of overall misses
system.cpu.icache.overall_misses::total          2572                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     61580999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61580999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     61580999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61580999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000005166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78975057                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1153980225                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000005166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78975057                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1153980225                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 64890.409905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23942.845645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 64890.409905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23942.845645                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          702                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1792                       # number of writebacks
system.cpu.icache.writebacks::total              1792                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          267                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          267                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          267                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          267                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          682                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          682                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          682                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          682                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     45356499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45356499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     45356499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45356499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 66505.130499                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66505.130499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 66505.130499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66505.130499                       # average overall mshr miss latency
system.cpu.icache.replacements                   1792                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000003543                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78974108                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1153977653                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1623                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          949                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2572                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     61580999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61580999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000005166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78975057                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1153980225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 64890.409905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23942.845645                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          682                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          682                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     45356499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45356499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 66505.130499                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66505.130499                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.653000                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1153979957                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2304                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          500859.356337                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   474.463177                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    24.189823                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.926686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.047246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4615923204                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4615923204                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    357759140                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     21958789                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    108066015                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        487783944                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    357760378                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     21958789                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    108066143                       # number of overall hits
system.cpu.dcache.overall_hits::total       487785310                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     13702703                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       996517                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      8588535                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       23287755                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     13702706                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       996517                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      8588739                       # number of overall misses
system.cpu.dcache.overall_misses::total      23287962                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15416871000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 214814606507                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 230231477507                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15416871000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 214814606507                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 230231477507                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    371461843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22955306                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    116654550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    511071699                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    371463084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22955306                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    116654882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    511073272                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.036889                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.043411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.073624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045567                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.036888                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.043411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.073625                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045567                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15470.755642                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 25011.786819                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9886.374943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15470.755642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 25011.192738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9886.287066                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     12453014                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        15850                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1721988                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             232                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.231766                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    68.318966                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16927846                       # number of writebacks
system.cpu.dcache.writebacks::total          16927846                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      3644096                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3644096                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      3644096                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3644096                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       996517                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4944439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5940956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       996517                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4944626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5941143                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14420354000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  76362867306                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  90783221306                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14420354000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  76365291306                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  90785645306                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.043411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.042385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011625                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.043411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.042387                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011625                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14470.755642                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 15444.192416                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15280.911238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14470.755642                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 15444.098564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15280.838267                       # average overall mshr miss latency
system.cpu.dcache.replacements               19643338                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    259021849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     18721034                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     80201607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       357944490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10670797                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       789694                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6957358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18417849                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11253041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 146685241500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 157938282500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    269692646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19510728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     87158965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    376362339                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040475                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.079824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048936                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14249.875268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21083.468969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8575.283818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2793609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2793609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       789694                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4163749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4953443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  10463347000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  58145746500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  68609093500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.040475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.047772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013161                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 13249.875268                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 13964.757842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13850.788936                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     98737291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3237755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     27864408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      129839454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2992486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       206823                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1611550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4810859                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4163830000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  67499542683                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  71663372683                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    101729777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3444578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     29475958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    134650313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.060043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.054673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20132.335379                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 41884.857859                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14896.169828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data       850487                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       850487                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       206823                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       761063                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       967886                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3957007000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  17606925482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21563932482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.060043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.025820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19132.335379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 23134.649145                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22279.413569                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1238                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data          128                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1366                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data          204                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          207                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1241                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data          332                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1573                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002417                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.614458                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.131596                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data          187                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          187                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data      2424000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2424000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.563253                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.118881                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 12962.566845                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12962.566845                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        39420                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data        19627                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        59047                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data    629822324                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    629822324                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        39420                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data        19627                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        59047                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data 32089.586998                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 10666.457635                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data        19627                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        19627                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data    610195324                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    610195324                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.332396                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data 31089.586998                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31089.586998                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           76                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          112                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       357000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       357000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.162791                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058824                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data        51000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        51000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.023256                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008403                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           76                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          102                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           507429374                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19643850                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.831462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   353.589144                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    77.664245                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    80.740611                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.690604                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.151688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.157697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2063937822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2063937822                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 740078800000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 510990799500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 229088000500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
