<stg><name>sha3_256_hw_Pipeline_VITIS_LOOP_472_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln470 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i.i:0 %i_2 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i:1 %icmp_ln472 = icmp_eq  i5 %i_2, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln472"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i:2 %add_ln472 = add i5 %i_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln472"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:3 %br_ln472 = br i1 %icmp_ln472, void %for.inc.i.i.split, void %VITIS_LOOP_477_2.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i.i.split:0 %zext_ln472 = zext i5 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln472"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i.split:1 %specpipeline_ln470 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln470"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i.split:2 %speclooptripcount_ln470 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln470"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:3 %specloopname_ln472 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln472"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:4 %s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln472

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
for.inc.i.i.split:5 %store_ln473 = store i64 0, i5 %s_addr

]]></Node>
<StgValue><ssdm name="store_ln473"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.split:6 %store_ln470 = store i5 %add_ln472, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.split:7 %br_ln472 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
VITIS_LOOP_477_2.i.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="s" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="i" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="StgValue_29" to="store_ln470" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="i" to="store_ln470" fromId="4" toId="5">
</dataflow>
<dataflow id="32" from="i" to="i_2" fromId="4" toId="7">
</dataflow>
<dataflow id="33" from="i_2" to="icmp_ln472" fromId="7" toId="8">
</dataflow>
<dataflow id="35" from="StgValue_34" to="icmp_ln472" fromId="34" toId="8">
</dataflow>
<dataflow id="36" from="i_2" to="add_ln472" fromId="7" toId="9">
</dataflow>
<dataflow id="38" from="StgValue_37" to="add_ln472" fromId="37" toId="9">
</dataflow>
<dataflow id="39" from="icmp_ln472" to="br_ln472" fromId="8" toId="10">
</dataflow>
<dataflow id="40" from="i_2" to="zext_ln472" fromId="7" toId="11">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecPipeline" to="specpipeline_ln470" fromId="41" toId="12">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specpipeline_ln470" fromId="43" toId="12">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specpipeline_ln470" fromId="45" toId="12">
</dataflow>
<dataflow id="47" from="StgValue_45" to="specpipeline_ln470" fromId="45" toId="12">
</dataflow>
<dataflow id="48" from="StgValue_45" to="specpipeline_ln470" fromId="45" toId="12">
</dataflow>
<dataflow id="50" from="empty_12" to="specpipeline_ln470" fromId="49" toId="12">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln470" fromId="51" toId="13">
</dataflow>
<dataflow id="54" from="StgValue_53" to="speclooptripcount_ln470" fromId="53" toId="13">
</dataflow>
<dataflow id="55" from="StgValue_53" to="speclooptripcount_ln470" fromId="53" toId="13">
</dataflow>
<dataflow id="56" from="StgValue_53" to="speclooptripcount_ln470" fromId="53" toId="13">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopName" to="specloopname_ln472" fromId="57" toId="14">
</dataflow>
<dataflow id="60" from="empty_11" to="specloopname_ln472" fromId="59" toId="14">
</dataflow>
<dataflow id="61" from="s" to="s_addr" fromId="26" toId="15">
</dataflow>
<dataflow id="63" from="StgValue_62" to="s_addr" fromId="62" toId="15">
</dataflow>
<dataflow id="64" from="zext_ln472" to="s_addr" fromId="11" toId="15">
</dataflow>
<dataflow id="65" from="StgValue_62" to="store_ln473" fromId="62" toId="16">
</dataflow>
<dataflow id="66" from="s_addr" to="store_ln473" fromId="15" toId="16">
</dataflow>
<dataflow id="67" from="add_ln472" to="store_ln470" fromId="9" toId="17">
</dataflow>
<dataflow id="68" from="i" to="store_ln470" fromId="4" toId="17">
</dataflow>
<dataflow id="69" from="icmp_ln472" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
