<?xml version="1.0" encoding="utf-8"?>
<component name="atmega_nodir_wb8_wrapper" version="1.0">
    <description>
        Convert atmega bus EMI to wishbone8 bus.
        Modified version for UNIOC-NG without buffer direction pin.
    </description>

    <hdl_files>
        <hdl_file filename="atmega_nodir_wb8_wrapper.vhd" istop="1"/>
    </hdl_files>

    <interfaces>
        <interface name="emi" class="gls">
            <ports>
                <port name="Address_H" type="EXPORT" size="7" dir="in">
                    <pin num="0"><connect instance_dest="unioc_ng" interface_dest="fpga" port_dest="data_fpga_8" pin_dest="0"/></pin>
                    <pin num="1"><connect instance_dest="unioc_ng" interface_dest="fpga" port_dest="data_fpga_9" pin_dest="0"/></pin>
                    <pin num="2"><connect instance_dest="unioc_ng" interface_dest="fpga" port_dest="data_fpga_10" pin_dest="0"/></pin>
                    <pin num="3"><connect instance_dest="unioc_ng" interface_dest="fpga" port_dest="data_fpga_11" pin_dest="0"/></pin>
                    <pin num="4"><connect instance_dest="unioc_ng" interface_dest="fpga" port_dest="data_fpga_12" pin_dest="0"/></pin>
                    <pin num="5"><connect instance_dest="unioc_ng" interface_dest="fpga" port_dest="data_fpga_13" pin_dest="0"/></pin>
                    <pin num="6"><connect instance_dest="unioc_ng" interface_dest="fpga" port_dest="data_fpga_14" pin_dest="0"/></pin>
                </port>
                <port name="DA" type="EXPORT" size="8" dir="inout">
                    <pin num="0"><connect instance_dest="unioc_ng"  interface_dest="fpga" port_dest="AD_fpga_0" pin_dest="0"/></pin>
                    <pin num="1"><connect instance_dest="unioc_ng"  interface_dest="fpga" port_dest="AD_fpga_1" pin_dest="0"/></pin>
                    <pin num="2"><connect instance_dest="unioc_ng"  interface_dest="fpga" port_dest="AD_fpga_2" pin_dest="0"/></pin>
                    <pin num="3"><connect instance_dest="unioc_ng"  interface_dest="fpga" port_dest="AD_fpga_3" pin_dest="0"/></pin>
                    <pin num="4"><connect instance_dest="unioc_ng"  interface_dest="fpga" port_dest="AD_fpga_4" pin_dest="0"/></pin>
                    <pin num="5"><connect instance_dest="unioc_ng"  interface_dest="fpga" port_dest="AD_fpga_5" pin_dest="0"/></pin>
                    <pin num="6"><connect instance_dest="unioc_ng"  interface_dest="fpga" port_dest="AD_fpga_6" pin_dest="0"/></pin>
                    <pin num="7"><connect instance_dest="unioc_ng"  interface_dest="fpga" port_dest="AD_fpga_7" pin_dest="0"/></pin>
                </port>                                                                            
                <port name="ALE" type="EXPORT" size="1" dir="in">
                    <pin num="0"><connect instance_dest="unioc_ng" interface_dest="fpga" port_dest="ALE_3V" pin_dest="0"/></pin>
                </port>
                <port name="RD" type="EXPORT" size="1" dir="in">
                    <pin num="0"><connect instance_dest="unioc_ng" interface_dest="fpga" port_dest="RD_fpga" pin_dest="0"/></pin>
                </port>
                <port name="WR" type="EXPORT" size="1" dir="in">
                    <pin num="0"><connect instance_dest="unioc_ng" interface_dest="fpga" port_dest="WR_fpga" pin_dest="0"/></pin>
                </port>
            </ports>
        </interface>

        <interface name="candr" class="clk_rst">
            <ports>
                <port name="reset" type="RST" size="1" dir="in"/>
                <port name="clk" type="CLK" size="1" dir="in"/>
            </ports>
        </interface>

        <interface clockandreset="candr" name="mwb8" class="master" bus="wishbone8">
            <ports>
                <port name="wbm_address" type="ADR" size="15" dir="out"/>
                <port name="wbm_readdata" type="DAT_I" size="8" dir="in"/>
                <port name="wbm_writedata" type="DAT_O" size="8" dir="out"/>
                <port name="wbm_strobe" type="STB" size="1" dir="out"/>
                <port name="wbm_write" type="WE" size="1" dir="out"/>
                <port name="wbm_ack" type="ACK" size="1" dir="in"/>
                <port name="wbm_cycle" type="CYC" size="1" dir="out"/>
            </ports>
        </interface>

    </interfaces>

</component>
