Start generating at 2019-05-07 17:36
Instance: clk_200M (D:\example_ziguang\ddr3_ov5640_hdmi\ipcore\clk_200M)
Model: Logos PLL, Version 1.4
Family: Logos
Device: PGL22G
Package: BG324
Speed Grade: -7
Create directory 'rtl' ...
Copy 'ipml_pll_wrapper_v1_4.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4.v.xml' to 'clk_200M.v' ...
Found module 'clk_200M' in file 'clk_200M.v'.
Copy 'ipml_pll_wrapper_v1_4_tb.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4_tb.v.xml' to 'clk_200M_tb.v' ...
Generate template file 'clk_200M_tmpl.v' ...
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
