// Seed: 2652163704
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    output supply0 id_7
    , id_11,
    output wor id_8,
    output supply0 id_9
);
  wire id_12;
  assign id_9 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  tri0  id_6,
    input  uwire id_7,
    output wire  id_8,
    output uwire id_9
);
  assign id_9 = 1;
  module_0(
      id_2, id_6, id_5, id_7, id_9, id_6, id_7, id_1, id_1, id_1
  );
endmodule
