$comment
	File created using the following command:
		vcd file designB.msim.vcd -direction
$end
$date
	Sun Sep 08 21:32:26 2019
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module designB_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var wire 1 $ pin_name4 $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + pin_name4~output_o $end
$var wire 1 , a~input_o $end
$var wire 1 - b~input_o $end
$var wire 1 . c~input_o $end
$var wire 1 / inst~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
1&
x'
1(
1)
1*
1+
0,
0-
0.
0/
$end
#20000
1#
1.
1/
0+
0$
#40000
1"
0#
1-
0.
#60000
1#
1.
0/
1+
1$
#80000
1!
0"
0#
1,
0-
0.
1/
0+
0$
#100000
1#
1.
0/
1+
1$
#120000
1"
0#
1-
0.
#140000
1#
1.
1/
0+
0$
#160000
