INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gavin/OneDrive/Desktop/System Verilog/Test/Getting_Started/Getting_Started.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
