static int F_1 ( void )\r\n{\r\nint V_1 ;\r\nT_1 V_2 ;\r\nstruct V_3 * V_4 ;\r\nF_2 ( V_5 -> V_6 , V_7 , & V_2 ) ;\r\nV_2 &= ~ ( 0xfffffff0 ) ;\r\nV_4 = F_3 ( V_5 -> V_8 -> V_9 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_5 -> V_8 -> V_10 ; V_1 ++ ) {\r\nif ( V_2 == V_4 [ V_1 ] . V_11 ) {\r\nV_5 -> V_12 =\r\nV_5 -> V_13 = ( void * ) ( V_4 + V_1 ) ;\r\nV_5 -> V_14 = V_1 ;\r\nreturn V_4 [ V_1 ] . V_15 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_4 ( struct V_16 * V_17 )\r\n{\r\nT_1 V_2 ;\r\nF_2 ( V_5 -> V_6 , V_18 , & V_2 ) ;\r\nV_2 &= 0xfffffff0 ;\r\nV_2 |= ( 1 << 0 | 1 << 1 ) ;\r\nF_5 ( V_5 -> V_6 , V_19 , V_2 ) ;\r\n}\r\nstatic void F_6 ( void )\r\n{\r\nstruct V_3 * V_12 ;\r\nT_1 V_2 ;\r\nV_12 = F_3 ( V_5 -> V_12 ) ;\r\nF_2 ( V_5 -> V_6 , V_18 , & V_2 ) ;\r\nF_5 ( V_5 -> V_6 , V_19 ,\r\n( ( V_2 & 0xffffff00 ) | 0x00000001 | 0x00000002 ) ) ;\r\nF_2 ( V_5 -> V_6 , V_7 , & V_2 ) ;\r\nF_5 ( V_5 -> V_6 , V_7 ,\r\n( ( V_2 & 0x00000ff0 ) | V_12 -> V_11 ) ) ;\r\n}\r\nstatic int F_7 ( void )\r\n{\r\nT_1 V_2 ;\r\nstruct V_3 * V_13 ;\r\nV_13 = F_3 ( V_5 -> V_13 ) ;\r\nF_2 ( V_5 -> V_6 , V_7 , & V_2 ) ;\r\nV_2 = ( ( ( V_2 & 0x00000ff0 ) | ( V_5 -> V_20 & 0xfffff000 ) )\r\n| ( V_13 -> V_11 & 0xf ) ) ;\r\nF_5 ( V_5 -> V_6 , V_7 , V_2 ) ;\r\nF_2 ( V_5 -> V_6 , V_18 , & V_2 ) ;\r\nF_5 ( V_5 -> V_6 , V_18 , ( ( V_2 & 0xffffff00 ) | 0x00000010 ) ) ;\r\nF_2 ( V_5 -> V_6 , V_21 , & V_2 ) ;\r\nV_5 -> V_22 = ( V_2 & V_23 ) ;\r\n#if 0\r\nif (agp_bridge->type == ALI_M1541) {\r\nu32 nlvm_addr = 0;\r\nswitch (current_size->size_value) {\r\ncase 0: break;\r\ncase 1: nlvm_addr = 0x100000;break;\r\ncase 2: nlvm_addr = 0x200000;break;\r\ncase 3: nlvm_addr = 0x400000;break;\r\ncase 4: nlvm_addr = 0x800000;break;\r\ncase 6: nlvm_addr = 0x1000000;break;\r\ncase 7: nlvm_addr = 0x2000000;break;\r\ncase 8: nlvm_addr = 0x4000000;break;\r\ncase 9: nlvm_addr = 0x8000000;break;\r\ncase 10: nlvm_addr = 0x10000000;break;\r\ndefault: break;\r\n}\r\nnlvm_addr--;\r\nnlvm_addr&=0xfff00000;\r\nnlvm_addr+= agp_bridge->gart_bus_addr;\r\nnlvm_addr|=(agp_bridge->gart_bus_addr>>12);\r\ndev_info(&agp_bridge->dev->dev, "nlvm top &base = %8x\n",\r\nnlvm_addr);\r\n}\r\n#endif\r\nF_2 ( V_5 -> V_6 , V_18 , & V_2 ) ;\r\nV_2 &= 0xffffff7f ;\r\nF_5 ( V_5 -> V_6 , V_18 , V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_8 ( void )\r\n{\r\nint V_1 , V_24 ;\r\nT_1 V_2 ;\r\nF_9 () ;\r\nV_24 = 1 << F_3 ( V_5 -> V_13 ) -> V_25 ;\r\nfor ( V_1 = 0 ; V_1 < V_26 * V_24 ; V_1 += V_26 ) {\r\nF_2 ( V_5 -> V_6 , V_27 ,\r\n& V_2 ) ;\r\nF_5 ( V_5 -> V_6 , V_27 ,\r\n( ( ( V_2 & V_28 ) |\r\n( V_5 -> V_20 + V_1 ) ) |\r\nV_29 ) ) ;\r\n}\r\n}\r\nstatic struct V_30 * F_10 ( struct V_31 * V_32 )\r\n{\r\nstruct V_30 * V_30 = F_11 ( V_5 ) ;\r\nT_1 V_2 ;\r\nif ( ! V_30 )\r\nreturn NULL ;\r\nF_2 ( V_5 -> V_6 , V_27 , & V_2 ) ;\r\nF_5 ( V_5 -> V_6 , V_27 ,\r\n( ( ( V_2 & V_28 ) |\r\nF_12 ( V_30 ) ) | V_29 ) ) ;\r\nreturn V_30 ;\r\n}\r\nstatic void F_13 ( struct V_30 * V_30 , int V_33 )\r\n{\r\nif ( V_30 ) {\r\nif ( V_33 & V_34 ) {\r\nF_9 () ;\r\nF_14 ( V_30 , V_33 ) ;\r\n} else\r\nF_14 ( V_30 , V_33 ) ;\r\n}\r\n}\r\nstatic void F_15 ( struct V_30 * V_30 , int V_33 )\r\n{\r\nT_1 V_2 ;\r\nif ( V_30 == NULL )\r\nreturn;\r\nif ( V_33 & V_34 ) {\r\nF_9 () ;\r\nF_2 ( V_5 -> V_6 , V_27 , & V_2 ) ;\r\nF_5 ( V_5 -> V_6 , V_27 ,\r\n( ( ( V_2 & V_28 ) |\r\nF_12 ( V_30 ) ) | V_29 ) ) ;\r\n}\r\nF_14 ( V_30 , V_33 ) ;\r\n}\r\nstatic int T_2 F_16 ( struct V_35 * V_36 ,\r\nconst struct V_37 * V_38 )\r\n{\r\nstruct V_39 * V_40 = V_41 ;\r\nstruct V_31 * V_32 ;\r\nT_3 V_42 , V_43 ;\r\nint V_44 ;\r\nV_43 = F_17 ( V_36 , V_45 ) ;\r\nif ( ! V_43 )\r\nreturn - V_46 ;\r\nfor ( V_44 = 0 ; V_40 [ V_44 ] . V_47 ; V_44 ++ ) {\r\nif ( V_36 -> V_48 == V_40 [ V_44 ] . V_49 )\r\ngoto V_50;\r\n}\r\nF_18 ( & V_36 -> V_6 , L_1 ,\r\nV_36 -> V_51 , V_36 -> V_48 ) ;\r\nreturn - V_46 ;\r\nV_50:\r\nV_32 = F_19 () ;\r\nif ( ! V_32 )\r\nreturn - V_52 ;\r\nV_32 -> V_6 = V_36 ;\r\nV_32 -> V_53 = V_43 ;\r\nswitch ( V_36 -> V_48 ) {\r\ncase V_54 :\r\nV_32 -> V_8 = & V_55 ;\r\nbreak;\r\ncase V_56 :\r\nF_20 ( V_36 , 0xFB , & V_42 ) ;\r\nswitch ( V_42 ) {\r\ncase 0x31 :\r\nV_40 [ V_44 ] . V_47 = L_2 ;\r\nbreak;\r\ncase 0x32 :\r\nV_40 [ V_44 ] . V_47 = L_3 ;\r\nbreak;\r\ncase 0x41 :\r\nV_40 [ V_44 ] . V_47 = L_4 ;\r\nbreak;\r\ncase 0x43 :\r\nV_40 [ V_44 ] . V_47 = L_5 ;\r\nbreak;\r\ncase 0x47 :\r\nV_40 [ V_44 ] . V_47 = L_6 ;\r\nbreak;\r\ncase 0x51 :\r\nV_40 [ V_44 ] . V_47 = L_7 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\ndefault:\r\nV_32 -> V_8 = & V_57 ;\r\n}\r\nF_21 ( & V_36 -> V_6 , L_8 , V_40 [ V_44 ] . V_47 ) ;\r\nF_2 ( V_36 ,\r\nV_32 -> V_53 + V_58 ,\r\n& V_32 -> V_59 ) ;\r\nF_22 ( V_36 , V_32 ) ;\r\nreturn F_23 ( V_32 ) ;\r\n}\r\nstatic void T_4 F_24 ( struct V_35 * V_36 )\r\n{\r\nstruct V_31 * V_32 = F_25 ( V_36 ) ;\r\nF_26 ( V_32 ) ;\r\nF_27 ( V_32 ) ;\r\n}\r\nstatic int T_5 F_28 ( void )\r\n{\r\nif ( V_60 )\r\nreturn - V_61 ;\r\nreturn F_29 ( & V_62 ) ;\r\n}\r\nstatic void T_6 F_30 ( void )\r\n{\r\nF_31 ( & V_62 ) ;\r\n}
