# NTHU Logic Design

## LAB
* [Lab1 Fibonacci Detector](https://github.com/twweeb/NTHU-LogicDesign/tree/master/Fibonacci%20number%20detector)

* [Lab2 Applications of Multiplexer](https://github.com/twweeb/NTHU-LogicDesign/tree/master/Applications%20of%20Multiplexer)

* [Lab3 Pattern Detector](https://github.com/twweeb/NTHU-LogicDesign/tree/master/Pattern%20Detector)

* [Lab4 Matrix Operation](https://github.com/twweeb/NTHU-LogicDesign/tree/master/Matrix%20Operations)
 
## LAB review
* [Lab1 Review](https://hackmd.io/s/B1agh8cIN)

* [Lab2 Review](https://hackmd.io/s/HJh1jrPY4)

* [Lab3 Review](https://hackmd.io/s/B1t8rJssE)


## Tools
* [如何進入工作站 - Windows版](https://hackmd.io/s/HJYRdltHE)

* [如何進入工作站 - MacOSX](https://hackmd.io/s/SJgSBIYS4)

* [MOSS 抄襲偵測](https://hackmd.io/s/HJvqIGerE)

* [工作站指令](https://hackmd.io/s/Bk__YUWIE)

* [工作站操作懶人包](https://hackmd.io/s/BkSo6SZ84)

* [Design Vision Synthesis Tool (Combinational)](https://hackmd.io/s/r1Z2XpxuN)

* [nWave Tutorial](https://hackmd.io/s/HkTX3I75V) 

* [Design Vision Synthesis Tool (Sequential)](https://hackmd.io/s/HkllSD79E)

## 教材
* [Verilog 基本介紹](https://hackmd.io/RJ6j1NjvTU65ahr-PW5GBg?fbclid=IwAR384DjhuGixiGOpxl6HYU6HHRmehSqi1XDmcvM7b5Nwijuv8Vx_5RhUrRs)

* [型別介紹](https://hackmd.io/s/HkErL41NN)

* [Verilog Gate Level Modeling](https://hackmd.io/s/B1jH4RR7N) 

* [Verilog Dataflow Modeling](https://hackmd.io/s/rkYxtKJEN)

* [Verilog Behavioral Modeling](https://hackmd.io/s/SJgJ5z_BV)

* [Testbench 介紹](https://hackmd.io/s/SyzYAhjSV)

* [Seqeuntial Circuit Tutorial](https://hackmd.io/s/HJRwmu3KN)

* [Lab Report](https://hackmd.io/s/SkdRKawB4)<-<font color = red> Important </font>




