/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000000000.0;
	SIMULATION_TIME = 1000000000.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("Clock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Output_LN0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Output_LN1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Output_LN2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Output_LN3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Output_UN0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Output_UN1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Output_UN2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Output_UN3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Start_Bit")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Status_Light")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Stop_Bit")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("UART_RX")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("UART_Clock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

GROUP("Lower_Nibble")
{
	MEMBERS = "Output_LN0", "Output_LN1", "Output_LN2", "Output_LN3";
}

GROUP("Upper_Nibble")
{
	MEMBERS = "Output_UN0", "Output_UN1", "Output_UN2", "Output_UN3";
}

TRANSITION_LIST("Clock")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 524;
			LEVEL 0 FOR 500000.0;
			LEVEL 1 FOR 500000.0;
		}
		LEVEL 0 FOR 500000.0;
		LEVEL 1 FOR 500000.0;
		NODE
		{
			REPEAT = 83;
			LEVEL 0 FOR 500000.0;
			LEVEL 1 FOR 500000.0;
		}
		LEVEL 0 FOR 500000.0;
		LEVEL 1 FOR 500000.0;
		NODE
		{
			REPEAT = 391;
			LEVEL 0 FOR 500000.0;
			LEVEL 1 FOR 500000.0;
		}
	}
}

TRANSITION_LIST("Output_LN0")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 502500031.8;
		LEVEL 0 FOR 409000000.0;
		LEVEL 1 FOR 88499968.2;
	}
}

TRANSITION_LIST("Output_LN1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 502500030.7;
		LEVEL 1 FOR 497499969.3;
	}
}

TRANSITION_LIST("Output_LN2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 502500031.3;
		LEVEL 1 FOR 409000000.0;
		LEVEL 0 FOR 88499968.7;
	}
}

TRANSITION_LIST("Output_LN3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 502500026.6;
		LEVEL 1 FOR 497499973.4;
	}
}

TRANSITION_LIST("Output_UN0")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 502500032.0;
		LEVEL 0 FOR 497499968.0;
	}
}

TRANSITION_LIST("Output_UN1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 502500032.2;
		LEVEL 0 FOR 409000000.0;
		LEVEL 1 FOR 88499967.8;
	}
}

TRANSITION_LIST("Output_UN2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 502500031.3;
		LEVEL 0 FOR 409000000.0;
		LEVEL 1 FOR 88499968.7;
	}
}

TRANSITION_LIST("Output_UN3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 502500033.0;
		LEVEL 0 FOR 497499967.0;
	}
}

TRANSITION_LIST("Start_Bit")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 214500025.7;
		LEVEL 1 FOR 1000000.0;
		LEVEL 0 FOR 408000000.0;
		LEVEL 1 FOR 1000000.0;
		LEVEL 0 FOR 375499974.3;
	}
}

TRANSITION_LIST("Status_Light")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 49500019.3;
		LEVEL 1 FOR 16000000.0;
		LEVEL 0 FOR 134000000.0;
		LEVEL 1 FOR 303999999.7;
		LEVEL 0 FOR 105000000.3;
		LEVEL 1 FOR 303999999.7;
		LEVEL 0 FOR 87499981.0;
	}
}

TRANSITION_LIST("Stop_Bit")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 502500026.2;
		LEVEL 1 FOR 1000000.0;
		LEVEL 0 FOR 408000000.0;
		LEVEL 1 FOR 1000000.0;
		LEVEL 0 FOR 87499973.8;
	}
}

TRANSITION_LIST("UART_RX")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 49185920.0;
		LEVEL 0 FOR 3242880.0;
		LEVEL 1 FOR 146800640.0;
		LEVEL 0 FOR 188743680.0;
		LEVEL 1 FOR 220200960.0;
		LEVEL 0 FOR 52428800.0;
		LEVEL 1 FOR 83886080.0;
		LEVEL 0 FOR 31457280.0;
		LEVEL 1 FOR 52428800.0;
		LEVEL 0 FOR 31457280.0;
		LEVEL 1 FOR 140167680.0;
	}
}

TRANSITION_LIST("UART_Clock")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 31;
			LEVEL 0 FOR 16000000.0;
			LEVEL 1 FOR 16000000.0;
		}
		LEVEL 0 FOR 8000000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "Clock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "UART_RX";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "UART_Clock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Upper_Nibble";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
	CHILDREN = 4, 5, 6, 7;
}

DISPLAY_LINE
{
	CHANNEL = "Output_UN0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "Output_UN1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "Output_UN2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "Output_UN3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "Lower_Nibble";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
	CHILDREN = 9, 10, 11, 12;
}

DISPLAY_LINE
{
	CHANNEL = "Output_LN0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 8;
}

DISPLAY_LINE
{
	CHANNEL = "Output_LN1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 8;
}

DISPLAY_LINE
{
	CHANNEL = "Output_LN2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 8;
}

DISPLAY_LINE
{
	CHANNEL = "Output_LN3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 8;
}

DISPLAY_LINE
{
	CHANNEL = "Status_Light";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Start_Bit";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Stop_Bit";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

TIME_BAR
{
	TIME = 618659840000;
	MASTER = TRUE;
}
;
