Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5ad20b16100945a0bc7b78d66c84a9fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot arbiter_tb_behav xil_defaultlib.arbiter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture moore_dynamicpriority of entity xil_defaultlib.arbiter [arbiter_default]
Compiling architecture behavioral of entity xil_defaultlib.arbiter_tb
Built simulation snapshot arbiter_tb_behav
