<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_in_dp.v.html" target="file-frame">third_party/tests/utd-sv/fpu_in_dp.v</a>
time_elapsed: 0.054s
ram usage: 11624 KB
</pre>
<pre class="log">

module fpu_in_dp (
	fp_data_rdy,
	fpio_data_px2_116_112,
	fpio_data_px2_79_72,
	fpio_data_px2_67_0,
	inq_fwrd,
	inq_fwrd_inv,
	inq_bp,
	inq_bp_inv,
	inq_dout,
	rclk,
	fp_op_in_7in,
	inq_id,
	inq_rnd_mode,
	inq_fcc,
	inq_op,
	inq_in1_exp_neq_ffs,
	inq_in1_exp_eq_0,
	inq_in1_53_0_neq_0,
	inq_in1_50_0_neq_0,
	inq_in1_53_32_neq_0,
	inq_in1,
	inq_in2_exp_neq_ffs,
	inq_in2_exp_eq_0,
	inq_in2_53_0_neq_0,
	inq_in2_50_0_neq_0,
	inq_in2_53_32_neq_0,
	inq_in2,
	fp_id_in,
	fp_rnd_mode_in,
	fp_fcc_in,
	fp_op_in,
	fp_src1_in,
	fp_src2_in,
	se,
	si,
	so
);
	input fp_data_rdy;
	input [116:112] fpio_data_px2_116_112;
	input [79:72] fpio_data_px2_79_72;
	input [67:0] fpio_data_px2_67_0;
	input inq_fwrd;
	input inq_fwrd_inv;
	input inq_bp;
	input inq_bp_inv;
	input [154:0] inq_dout;
	input rclk;
	output fp_op_in_7in;
	output [4:0] inq_id;
	output [1:0] inq_rnd_mode;
	output [1:0] inq_fcc;
	output [7:0] inq_op;
	output inq_in1_exp_neq_ffs;
	output inq_in1_exp_eq_0;
	output inq_in1_53_0_neq_0;
	output inq_in1_50_0_neq_0;
	output inq_in1_53_32_neq_0;
	output [63:0] inq_in1;
	output inq_in2_exp_neq_ffs;
	output inq_in2_exp_eq_0;
	output inq_in2_53_0_neq_0;
	output inq_in2_50_0_neq_0;
	output inq_in2_53_32_neq_0;
	output [63:0] inq_in2;
	output [4:0] fp_id_in;
	output [1:0] fp_rnd_mode_in;
	output [1:0] fp_fcc_in;
	output [7:0] fp_op_in;
	output [68:0] fp_src1_in;
	output [68:0] fp_src2_in;
	input se;
	input si;
	output so;
	wire [154:0] inq_dout;
	wire [4:0] fp_id_in;
	wire [7:0] fp_op_in;
	wire fp_op_in_7;
	wire fp_op_in_7_inv;
	wire fp_op_in_7in;
	wire [1:0] fp_fcc_in;
	wire [1:0] fp_rnd_mode_in;
	wire [63:0] fp_srca_in;
	wire fp_srca_53_0_neq_0;
	wire fp_srca_50_0_neq_0;
	wire fp_srca_53_32_neq_0;
	wire fp_srca_exp_eq_0;
	wire fp_srca_exp_neq_ffs;
	wire [68:0] fp_srcb_in;
	wire [68:0] fp_src1_in;
	wire [68:0] fp_src2_in;
	wire [154:0] inq_din_d1;
	wire [154:0] inq_data;
	wire [4:0] inq_id;
	wire [1:0] inq_rnd_mode;
	wire [1:0] inq_fcc;
	wire [7:0] inq_op;
	wire inq_in1_exp_neq_ffs;
	wire inq_in1_exp_eq_0;
	wire inq_in1_53_0_neq_0;
	wire inq_in1_50_0_neq_0;
	wire inq_in1_53_32_neq_0;
	wire [63:0] inq_in1;
	wire inq_in2_exp_neq_ffs;
	wire inq_in2_exp_eq_0;
	wire inq_in2_53_0_neq_0;
	wire inq_in2_50_0_neq_0;
	wire inq_in2_53_32_neq_0;
	wire [63:0] inq_in2;
	wire clk;
	wire se_l;
	assign se_l = ~se;
	clken_buf ckbuf_in_dp(
		.clk(clk),
		.rclk(rclk),
		.enb_l(1&#39;b0),
		.tmb_l(se_l)
	);
	dff_s #(5) i_fp_id_in(
		.din(fpio_data_px2_116_112[116:112]),
		.clk(clk),
		.q(fp_id_in[4:0]),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(8) i_fp_op_in(
		.din(fpio_data_px2_79_72[79:72]),
		.clk(clk),
		.q(fp_op_in[7:0]),
		.se(se),
		.si(),
		.so()
	);
	assign fp_op_in_7in = fp_op_in[7];
	assign fp_op_in_7 = fp_op_in[7];
	assign fp_op_in_7_inv = ~fp_op_in[7];
	dff_s #(2) i_fp_fcc_in(
		.din(fpio_data_px2_67_0[67:66]),
		.clk(clk),
		.q(fp_fcc_in[1:0]),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(2) i_fp_rnd_mode_in(
		.din(fpio_data_px2_67_0[65:64]),
		.clk(clk),
		.q(fp_rnd_mode_in[1:0]),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(64) i_fp_srca_in(
		.din(fpio_data_px2_67_0[63:0]),
		.clk(clk),
		.q(fp_srca_in[63:0]),
		.se(se),
		.si(),
		.so()
	);
	assign fp_srca_53_0_neq_0 = |fp_srca_in[53:0];
	assign fp_srca_50_0_neq_0 = |fp_srca_in[50:0];
	assign fp_srca_53_32_neq_0 = |fp_srca_in[53:32];
	assign fp_srca_exp_eq_0 = !(|fp_srca_in[62:55] || (fp_op_in[1] &amp;&amp; |fp_srca_in[54:52]));
	assign fp_srca_exp_neq_ffs = !(&amp;fp_srca_in[62:55] &amp;&amp; (fp_op_in[0] || &amp;fp_srca_in[54:52]));
	dffe_s #(69) i_fp_srcb_in(
		.din({fp_srca_exp_neq_ffs, fp_srca_exp_eq_0, fp_srca_53_0_neq_0, fp_srca_50_0_neq_0, fp_srca_53_32_neq_0, fp_srca_in[63:0]}),
		.en(fp_data_rdy),
		.clk(clk),
		.q(fp_srcb_in[68:0]),
		.se(se),
		.si(),
		.so()
	);
	assign fp_src1_in[68:0] = (({69 {fp_op_in_7_inv}} &amp; {fp_srca_exp_neq_ffs, fp_srca_exp_eq_0, fp_srca_53_0_neq_0, fp_srca_50_0_neq_0, fp_srca_53_32_neq_0, fp_srca_in[63:0]}) | ({69 {fp_op_in_7}} &amp; 69&#39;h180000000000000000));
	assign fp_src2_in[68:0] = (({69 {fp_op_in_7_inv}} &amp; fp_srcb_in[68:0]) | ({69 {fp_op_in_7}} &amp; {fp_srca_exp_neq_ffs, fp_srca_exp_eq_0, fp_srca_53_0_neq_0, fp_srca_50_0_neq_0, fp_srca_53_32_neq_0, fp_srca_in[63:0]}));
	dff_s #(155) i_inq_din_d1(
		.din({fp_id_in[4:0], fp_rnd_mode_in[1:0], fp_fcc_in[1:0], fp_op_in[7:0], fp_src1_in[68:0], fp_src2_in[68:0]}),
		.clk(clk),
		.q(inq_din_d1[154:0]),
		.se(se),
		.si(),
		.so()
	);
	assign inq_data[154:0] = (({155 {inq_fwrd}} &amp; {fp_id_in[4:0], fp_rnd_mode_in[1:0], fp_fcc_in[1:0], fp_op_in[7:0], fp_src1_in[68:0], fp_src2_in[68:0]}) | ({155 {inq_fwrd_inv}} &amp; (({155 {inq_bp}} &amp; inq_din_d1[154:0]) | ({155 {inq_bp_inv}} &amp; inq_dout[154:0]))));
	assign inq_id[4:0] = inq_data[154:150];
	assign inq_rnd_mode[1:0] = inq_data[149:148];
	assign inq_fcc[1:0] = inq_data[147:146];
	assign inq_op[7:0] = inq_data[145:138];
	assign inq_in1_exp_neq_ffs = inq_data[137];
	assign inq_in1_exp_eq_0 = inq_data[136];
	assign inq_in1_53_0_neq_0 = inq_data[135];
	assign inq_in1_50_0_neq_0 = inq_data[134];
	assign inq_in1_53_32_neq_0 = inq_data[133];
	assign inq_in1[63:0] = inq_data[132:69];
	assign inq_in2_exp_neq_ffs = inq_data[68];
	assign inq_in2_exp_eq_0 = inq_data[67];
	assign inq_in2_53_0_neq_0 = inq_data[66];
	assign inq_in2_50_0_neq_0 = inq_data[65];
	assign inq_in2_53_32_neq_0 = inq_data[64];
	assign inq_in2[63:0] = inq_data[63:0];
endmodule

</pre>
</body>