simulation dir -->
C:\Users\Turog\sims_projects\fpga_sensor\Vivado_src\fifo_readout_simulayion_attempt4



actual Bitstream gen
V1 --> C:\Users\Turog\sims_projects\fpga_sensor\Vivado_src\Working_Sendout_fifo_PipeBT

--> C:\Users\Turog\sims_projects\fpga_sensor\Vivado_src\fifo_send_data_bitstream_attempt1