{"vcs1":{"timestamp_begin":1761009271.710718421, "rt":0.71, "ut":0.17, "st":0.16}}
{"vcselab":{"timestamp_begin":1761009272.535633252, "rt":0.57, "ut":0.25, "st":0.13}}
{"link":{"timestamp_begin":1761009273.195814558, "rt":0.70, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1761009271.282069159}
{"VCS_COMP_START_TIME": 1761009271.282069159}
{"VCS_COMP_END_TIME": 1761009274.280696788}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+r+w-memcbk -debug_region+cell +incdir+../hdl ../hdl/fifo.sv ../hvl/vcs/fifo_tb.sv -top fifo_tb -o vcs/fifo_simv"}
{"vcs1": {"peak_mem": 292508}}
{"vcselab": {"peak_mem": 154928}}
