`timescale 1 ps / 1ps
module module_0 (
    output [id_1 : id_1] id_2,
    input logic id_3,
    output logic [id_2 : 1] id_4,
    input id_5,
    input logic id_6
);
  id_7 id_8 (
      .id_5(id_2),
      .id_6(id_4)
  );
endmodule
