// Seed: 565136697
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wire id_5,
    input uwire id_6,
    output wor id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10,
    output tri1 id_11,
    input wire id_12,
    input supply1 id_13
);
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1
    , id_20,
    output wand id_2,
    output wire id_3,
    input supply1 id_4,
    input wor id_5,
    output tri1 id_6,
    output tri0 id_7,
    input tri id_8,
    input supply1 id_9,
    input wor id_10,
    input wire id_11,
    input supply0 id_12,
    output uwire id_13,
    inout tri id_14,
    input tri1 id_15,
    input wor id_16,
    output uwire id_17,
    input tri0 id_18
);
  assign id_20 = id_18 & id_10;
  assign id_7  = id_4;
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_8,
      id_3,
      id_18,
      id_14,
      id_0,
      id_14,
      id_16,
      id_12,
      id_7,
      id_9,
      id_4
  );
  assign modCall_1.type_2 = 0;
  id_22(
      .id_0(1'b0),
      .id_1(1 == ""),
      .id_2(id_8),
      .id_3(1),
      .id_4(id_18),
      .id_5(id_0),
      .id_6(id_20),
      .id_7(id_12),
      .id_8(id_12),
      .id_9(id_17),
      .id_10(id_20),
      .id_11(id_14#(.id_12(1))),
      .id_13(1),
      .id_14(1),
      .id_15(1 == id_18),
      .id_16(1 ^ 1),
      .id_17(id_8),
      .id_18(1),
      .id_19(1'b0),
      .id_20(1),
      .id_21(1),
      .id_22(1),
      .id_23(id_16),
      .id_24(id_16),
      .id_25(1),
      .id_26(1'b0),
      .id_27(1)
  );
endmodule
