$date
	Mon Feb 03 16:11:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sevenseg_modded_tb $end
$var wire 7 ! seg [6:0] $end
$var wire 4 " an [3:0] $end
$var reg 1 # clk $end
$var reg 4 $ number [3:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 4 % number [3:0] $end
$var reg 4 & an [3:0] $end
$var reg 2 ' counter [1:0] $end
$var reg 4 ( digit [3:0] $end
$var reg 7 ) seg [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000000 )
b0 (
b0 '
b1110 &
b0 %
b0 $
0#
b1110 "
b1000000 !
$end
#5000
b1 '
1#
#10000
0#
#15000
b10 '
1#
#20000
0#
b1000 $
b1000 %
#25000
b11 '
1#
#30000
0#
#35000
b1101 "
b1101 &
b0 '
1#
#40000
0#
b100 $
b100 %
#45000
b1 '
1#
#50000
0#
#55000
b10 '
1#
#60000
0#
b10 $
b10 %
#65000
b101111 !
b101111 )
b10 (
b11 '
1#
#70000
0#
#75000
b1011 "
b1011 &
b0 '
1#
#80000
0#
b1 $
b1 %
#85000
b1 '
1#
#90000
0#
#95000
b10 '
1#
#100000
0#
b1111 $
b1111 %
#105000
b1000110 !
b1000110 )
b100 (
b11 '
1#
#110000
0#
#115000
b1000111 !
b1000111 )
b1000 (
b111 "
b111 &
b0 '
1#
#120000
0#
b0 $
b0 %
#125000
b1 '
1#
#130000
0#
#135000
b10 '
1#
#140000
0#
#145000
b11 '
1#
#150000
0#
#155000
b1110 "
b1110 &
b0 '
1#
#160000
0#
#165000
b1 '
1#
#170000
0#
