`timescale 1ns / 1ps


module delay_line3_behavior(
    input Clk,
    input ShiftIn,
    output ShiftOut
    );

    reg [2:0] shift_reg;
    
    always @(posedge Clk)
        shift_reg <= {shift_reg[1:0], ShiftIn};
    assign ShiftOut = shift_reg[2];
endmodule
