<html><body>
<pre>
 
cpldfit:  version P.28xd                            Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date: 12-13-2012,  5:20PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
45 /72  ( 62%) 129 /360  ( 36%) 65 /216 ( 30%)   41 /72  ( 57%) 14 /34  ( 41%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          11/18       23/54       53/90       5/ 9
FB2          18/18*      19/54       37/90       6/ 9
FB3           0/18        0/54        0/90       1/ 9
FB4          16/18       23/54       39/90       2/ 7
             -----       -----       -----      -----    
             45/72       65/216     129/360     14/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Signal 'lowClk' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Signal 'rst' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    7           7    |  I/O              :    10      28
Output        :    4           4    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    2           2    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     14          14

** Power Data **

There are 45 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
*************************  Summary of Mapped Logic  ************************

** 4 Outputs **

Signal                                      Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                        Pts   Inps          No.  Type    Use     Mode Rate State
getRand                                     1     2     FB1_2   1    I/O     O       STD  FAST RESET
larm                                        1     2     FB2_2   35   I/O     O       STD  FAST 
okLmp                                       1     2     FB2_8   38   I/O     O       STD  FAST 
sendEnable                                  4     13    FB4_2   25   I/O     O       STD  FAST RESET

** 41 Buried Nodes **

Signal                                      Total Total Loc     Pwr  Reg Init
Name                                        Pts   Inps          Mode State
XLXI_1/state_FSM_FFd2                       18    12    FB1_1   STD  RESET
XLXI_1/nextSig                              8     11    FB1_3   STD  RESET
XLXN_61                                     2     3     FB1_8   STD  RESET
XLXI_12/state_FSM_FFd5                      2     2     FB1_9   STD  RESET
XLXI_12/state_FSM_FFd4                      2     2     FB1_10  STD  RESET
XLXI_12/state_FSM_FFd3                      2     2     FB1_11  STD  RESET
XLXN_83<2>                                  3     3     FB1_12  STD  RESET
XLXN_83<1>                                  3     3     FB1_13  STD  RESET
XLXN_83<0>                                  3     3     FB1_14  STD  RESET
XLXI_1/state_FSM_FFd3                       9     12    FB1_17  STD  RESET
XLXI_12/state_FSM_FFd9                      2     3     FB2_1   STD  RESET
XLXI_12/state_FSM_FFd8                      2     3     FB2_3   STD  RESET
XLXI_12/state_FSM_FFd7                      2     3     FB2_4   STD  RESET
XLXI_12/state_FSM_FFd6                      2     3     FB2_5   STD  RESET
XLXI_12/state_FSM_FFd2                      2     2     FB2_6   STD  RESET
XLXI_12/state_FSM_FFd17                     2     3     FB2_7   STD  RESET
XLXI_12/state_FSM_FFd16                     2     3     FB2_9   STD  RESET
XLXI_12/state_FSM_FFd15                     2     3     FB2_10  STD  RESET
XLXI_12/state_FSM_FFd14                     2     3     FB2_11  STD  RESET
XLXI_12/state_FSM_FFd13                     2     3     FB2_12  STD  RESET
XLXI_12/state_FSM_FFd12                     2     3     FB2_13  STD  RESET
XLXI_12/state_FSM_FFd11                     2     3     FB2_14  STD  RESET
XLXI_12/state_FSM_FFd10                     2     3     FB2_15  STD  RESET
XLXN_83<3>                                  3     3     FB2_16  STD  RESET
XLXI_12/state_FSM_FFd19                     3     9     FB2_17  STD  SET
XLXI_12/state_FSM_FFd18                     3     10    FB2_18  STD  RESET
XLXI_9/timer<5>/XLXI_9/timer<5>_RSTF__$INT  1     2     FB4_4   STD  
XLXI_9/timer<0>                             1     1     FB4_5   STD  RESET
XLXI_1/alarm                                1     10    FB4_6   STD  RESET
XLXN_84/XLXN_84_RSTF                        2     3     FB4_7   STD  
XLXN_84                                     2     4     FB4_8   STD  RESET
XLXI_9/timer<5>                             2     6     FB4_9   STD  RESET
XLXI_9/timer<4>                             2     5     FB4_10  STD  RESET
XLXI_9/timer<3>                             2     4     FB4_11  STD  RESET
XLXI_9/timer<2>                             2     3     FB4_12  STD  RESET
XLXI_9/timer<1>                             2     2     FB4_13  STD  RESET
XLXI_1/state_FSM_FFd7                       3     13    FB4_14  STD  SET
XLXI_1/state_FSM_FFd1                       3     9     FB4_15  STD  RESET
XLXI_1/count<1>                             3     16    FB4_16  STD  RESET
XLXI_1/count<0>                             4     16    FB4_17  STD  RESET

Signal                                      Total Total Loc     Pwr  Reg Init
Name                                        Pts   Inps          Mode State
XLXI_1/state_FSM_FFd4                       5     10    FB4_18  STD  RESET

** 10 Inputs **

Signal                                      Loc     Pin  Pin     Pin     
Name                                                No.  Type    Use     
data<3>                                     FB1_5   2    I/O     I
sendDone                                    FB1_8   4    I/O     I
clk                                         FB1_9   5~   GCK/I/O GCK
lowClk                                      FB1_11  6~   GCK/I/O GCK
data<0>                                     FB2_6   37   I/O     I
rst                                         FB2_9   39~  GSR/I/O GSR/I
data<1>                                     FB2_11  40   GTS/I/O I
data<2>                                     FB2_17  44   I/O     I
rcv                                         FB3_17  22   I/O     I
trig                                        FB4_5   26   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               23/31
Number of signals used by logic mapping into function block:  23
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXI_1/state_FSM_FFd2
                     18      13<-   0   0     FB1_1         (b)     (b)
getRand               1       0   /\4   0     FB1_2   1     I/O     O
XLXI_1/nextSig        8       3<-   0   0     FB1_3         (b)     (b)
(unused)              0       0   /\3   2     FB1_4         (b)     (b)
(unused)              0       0     0   5     FB1_5   2     I/O     I
(unused)              0       0     0   5     FB1_6   3     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
XLXN_61               2       0     0   3     FB1_8   4     I/O     I
XLXI_12/state_FSM_FFd5
                      2       0     0   3     FB1_9   5     GCK/I/O GCK
XLXI_12/state_FSM_FFd4
                      2       0     0   3     FB1_10        (b)     (b)
XLXI_12/state_FSM_FFd3
                      2       0     0   3     FB1_11  6     GCK/I/O GCK
XLXN_83<2>            3       0     0   2     FB1_12        (b)     (b)
XLXN_83<1>            3       0     0   2     FB1_13        (b)     (b)
XLXN_83<0>            3       0     0   2     FB1_14  7     GCK/I/O (b)
(unused)              0       0   \/3   2     FB1_15  8     I/O     (b)
(unused)              0       0   \/5   0     FB1_16        (b)     (b)
XLXI_1/state_FSM_FFd3
                      9       8<- \/4   0     FB1_17  9     I/O     (b)
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_1/nextSig           9: XLXN_61               17: data<1> 
  2: XLXI_1/state_FSM_FFd2   10: XLXN_83<0>            18: data<2> 
  3: XLXI_1/state_FSM_FFd3   11: XLXN_83<1>            19: data<3> 
  4: XLXI_1/state_FSM_FFd4   12: XLXN_83<2>            20: rcv 
  5: XLXI_1/state_FSM_FFd7   13: XLXN_83<3>            21: rst 
  6: XLXI_12/state_FSM_FFd4  14: XLXN_84               22: sendEnable 
  7: XLXI_12/state_FSM_FFd5  15: XLXN_84/XLXN_84_RSTF  23: trig 
  8: XLXI_12/state_FSM_FFd6  16: data<0>              

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_1/state_FSM_FFd2 
                     .XX.....XXXXX..XXXX...X................. 12
getRand              ....X.................X................. 2
XLXI_1/nextSig       ..X.....XXXXX..XXXX.X................... 11
XLXN_61              X.X..................X.................. 3
XLXI_12/state_FSM_FFd5 
                     .......X......X......................... 2
XLXI_12/state_FSM_FFd4 
                     ......X.......X......................... 2
XLXI_12/state_FSM_FFd3 
                     .....X........X......................... 2
XLXN_83<2>           .....X........X....X.................... 3
XLXN_83<1>           ......X.......X....X.................... 3
XLXN_83<0>           .......X......X....X.................... 3
XLXI_1/state_FSM_FFd3 
                     ..XX....XXXXXX.XXXX..................... 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               19/35
Number of signals used by logic mapping into function block:  19
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXI_12/state_FSM_FFd9
                      2       0     0   3     FB2_1         (b)     (b)
larm                  1       0     0   4     FB2_2   35    I/O     O
XLXI_12/state_FSM_FFd8
                      2       0     0   3     FB2_3         (b)     (b)
XLXI_12/state_FSM_FFd7
                      2       0     0   3     FB2_4         (b)     (b)
XLXI_12/state_FSM_FFd6
                      2       0     0   3     FB2_5   36    I/O     (b)
XLXI_12/state_FSM_FFd2
                      2       0     0   3     FB2_6   37    I/O     I
XLXI_12/state_FSM_FFd17
                      2       0     0   3     FB2_7         (b)     (b)
okLmp                 1       0     0   4     FB2_8   38    I/O     O
XLXI_12/state_FSM_FFd16
                      2       0     0   3     FB2_9   39    GSR/I/O GSR/I
XLXI_12/state_FSM_FFd15
                      2       0     0   3     FB2_10        (b)     (b)
XLXI_12/state_FSM_FFd14
                      2       0     0   3     FB2_11  40    GTS/I/O I
XLXI_12/state_FSM_FFd13
                      2       0     0   3     FB2_12        (b)     (b)
XLXI_12/state_FSM_FFd12
                      2       0     0   3     FB2_13        (b)     (b)
XLXI_12/state_FSM_FFd11
                      2       0     0   3     FB2_14  42    GTS/I/O (b)
XLXI_12/state_FSM_FFd10
                      2       0     0   3     FB2_15  43    I/O     (b)
XLXN_83<3>            3       0     0   2     FB2_16        (b)     (b)
XLXI_12/state_FSM_FFd19
                      3       0     0   2     FB2_17  44    I/O     I
XLXI_12/state_FSM_FFd18
                      3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_1/alarm              8: XLXI_12/state_FSM_FFd15  14: XLXI_12/state_FSM_FFd3 
  2: XLXI_1/state_FSM_FFd7     9: XLXI_12/state_FSM_FFd16  15: XLXI_12/state_FSM_FFd7 
  3: XLXI_12/state_FSM_FFd10  10: XLXI_12/state_FSM_FFd17  16: XLXI_12/state_FSM_FFd8 
  4: XLXI_12/state_FSM_FFd11  11: XLXI_12/state_FSM_FFd18  17: XLXI_12/state_FSM_FFd9 
  5: XLXI_12/state_FSM_FFd12  12: XLXI_12/state_FSM_FFd19  18: XLXN_84/XLXN_84_RSTF 
  6: XLXI_12/state_FSM_FFd13  13: XLXI_12/state_FSM_FFd2   19: rcv 
  7: XLXI_12/state_FSM_FFd14 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_12/state_FSM_FFd9 
                     ..X..............XX..................... 3
larm                 XX...................................... 2
XLXI_12/state_FSM_FFd8 
                     ................XXX..................... 3
XLXI_12/state_FSM_FFd7 
                     ...............X.XX..................... 3
XLXI_12/state_FSM_FFd6 
                     ..............X..XX..................... 3
XLXI_12/state_FSM_FFd2 
                     .............X...X...................... 2
XLXI_12/state_FSM_FFd17 
                     ..........X......XX..................... 3
okLmp                XX...................................... 2
XLXI_12/state_FSM_FFd16 
                     .........X.......XX..................... 3
XLXI_12/state_FSM_FFd15 
                     ........X........XX..................... 3
XLXI_12/state_FSM_FFd14 
                     .......X.........XX..................... 3
XLXI_12/state_FSM_FFd13 
                     ......X..........XX..................... 3
XLXI_12/state_FSM_FFd12 
                     .....X...........XX..................... 3
XLXI_12/state_FSM_FFd11 
                     ....X............XX..................... 3
XLXI_12/state_FSM_FFd10 
                     ...X.............XX..................... 3
XLXN_83<3>           .............X...XX..................... 3
XLXI_12/state_FSM_FFd19 
                     ...X.X.X.X.X..X.XXX..................... 9
XLXI_12/state_FSM_FFd18 
                     ..X.X.X.X.XXX..X.XX..................... 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
(unused)              0       0     0   5     FB3_15  20    I/O     
(unused)              0       0     0   5     FB3_16  24    I/O     
(unused)              0       0     0   5     FB3_17  22    I/O     I
(unused)              0       0     0   5     FB3_18        (b)     
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               23/31
Number of signals used by logic mapping into function block:  23
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
sendEnable            4       0     0   1     FB4_2   25    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
XLXI_9/timer<5>/XLXI_9/timer<5>_RSTF__$INT
                      1       0     0   4     FB4_4         (b)     (b)
XLXI_9/timer<0>       1       0     0   4     FB4_5   26    I/O     I
XLXI_1/alarm          1       0     0   4     FB4_6         (b)     (b)
XLXN_84/XLXN_84_RSTF
                      2       0     0   3     FB4_7         (b)     (b)
XLXN_84               2       0     0   3     FB4_8   27    I/O     (b)
XLXI_9/timer<5>       2       0     0   3     FB4_9         (b)     (b)
XLXI_9/timer<4>       2       0     0   3     FB4_10        (b)     (b)
XLXI_9/timer<3>       2       0     0   3     FB4_11  28    I/O     (b)
XLXI_9/timer<2>       2       0     0   3     FB4_12        (b)     (b)
XLXI_9/timer<1>       2       0     0   3     FB4_13        (b)     (b)
XLXI_1/state_FSM_FFd7
                      3       0     0   2     FB4_14  29    I/O     (b)
XLXI_1/state_FSM_FFd1
                      3       0     0   2     FB4_15  33    I/O     (b)
XLXI_1/count<1>       3       0     0   2     FB4_16        (b)     (b)
XLXI_1/count<0>       4       0     0   1     FB4_17  34    I/O     (b)
XLXI_1/state_FSM_FFd4
                      5       0     0   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_1/count<0>          9: XLXI_9/timer<0>                             17: XLXN_84/XLXN_84_RSTF 
  2: XLXI_1/count<1>         10: XLXI_9/timer<1>                             18: getRand 
  3: XLXI_1/state_FSM_FFd1   11: XLXI_9/timer<2>                             19: rcv 
  4: XLXI_1/state_FSM_FFd2   12: XLXI_9/timer<3>                             20: rst 
  5: XLXI_1/state_FSM_FFd3   13: XLXI_9/timer<4>                             21: sendDone 
  6: XLXI_1/state_FSM_FFd4   14: XLXI_9/timer<5>                             22: sendEnable 
  7: XLXI_1/state_FSM_FFd7   15: XLXI_9/timer<5>/XLXI_9/timer<5>_RSTF__$INT  23: trig 
  8: XLXI_12/state_FSM_FFd2  16: XLXN_84                                    

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
sendEnable           XX...X..XXXXXX.X.X..XX.................. 13
XLXI_9/timer<5>/XLXI_9/timer<5>_RSTF__$INT 
                     ...X.................X.................. 2
XLXI_9/timer<0>      ..............X......................... 1
XLXI_1/alarm         XX...X..XXXXXX.X........................ 10
XLXN_84/XLXN_84_RSTF 
                     ....XX.............X.................... 3
XLXN_84              .......X.......XX.X..................... 4
XLXI_9/timer<5>      ........XXXXX.X......................... 6
XLXI_9/timer<4>      ........XXXX..X......................... 5
XLXI_9/timer<3>      ........XXX...X......................... 4
XLXI_9/timer<2>      ........XX....X......................... 3
XLXI_9/timer<1>      ........X.....X......................... 2
XLXI_1/state_FSM_FFd7 
                     XXX..XX.XXXXXX.X......X................. 13
XLXI_1/state_FSM_FFd1 
                     ..XX....XXXXXX........X................. 9
XLXI_1/count<1>      XXXXXXX.XXXXXX.X...X.X.................. 16
XLXI_1/count<0>      XXXXXXX.XXXXXX.X...X.X.................. 16
XLXI_1/state_FSM_FFd4 
                     .....X..XXXXXX.X....XX.................. 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********









FDCPE_XLXI_1/alarm: FDCPE port map (XLXI_1/alarm,'1',clk,NOT rst,'0',XLXI_1/alarm_CE);
XLXI_1/alarm_CE <= (XLXI_1/state_FSM_FFd4 AND NOT XLXN_84 AND 
	XLXI_1/count(0) AND XLXI_1/count(1) AND XLXI_9/timer(0) AND 
	XLXI_9/timer(1) AND XLXI_9/timer(2) AND XLXI_9/timer(3) AND 
	XLXI_9/timer(4) AND XLXI_9/timer(5));

FTCPE_XLXI_1/count0: FTCPE port map (XLXI_1/count(0),XLXI_1/count_T(0),clk,'0','0',rst);
XLXI_1/count_T(0) <= ((NOT sendEnable AND NOT XLXI_1/state_FSM_FFd4 AND 
	NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/state_FSM_FFd7 AND XLXI_1/count(0) AND 
	NOT XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd1)
	OR (XLXI_1/state_FSM_FFd4 AND NOT XLXN_84 AND 
	NOT XLXI_1/count(0) AND XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
	XLXI_9/timer(5))
	OR (NOT sendEnable AND XLXI_1/state_FSM_FFd4 AND NOT XLXN_84 AND 
	NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/state_FSM_FFd7 AND NOT XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/count(1) AND NOT XLXI_1/state_FSM_FFd1 AND XLXI_9/timer(0) AND 
	XLXI_9/timer(1) AND XLXI_9/timer(2) AND XLXI_9/timer(3) AND 
	XLXI_9/timer(4) AND XLXI_9/timer(5)));

FTCPE_XLXI_1/count1: FTCPE port map (XLXI_1/count(1),XLXI_1/count_T(1),clk,'0','0',rst);
XLXI_1/count_T(1) <= ((NOT sendEnable AND NOT XLXI_1/state_FSM_FFd4 AND 
	NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/state_FSM_FFd7 AND NOT XLXI_1/state_FSM_FFd2 AND 
	XLXI_1/count(1) AND NOT XLXI_1/state_FSM_FFd1)
	OR (XLXI_1/state_FSM_FFd4 AND NOT XLXN_84 AND 
	XLXI_1/count(0) AND NOT XLXI_1/count(1) AND XLXI_9/timer(0) AND 
	XLXI_9/timer(1) AND XLXI_9/timer(2) AND XLXI_9/timer(3) AND 
	XLXI_9/timer(4) AND XLXI_9/timer(5)));

FTCPE_XLXI_1/nextSig: FTCPE port map (XLXI_1/nextSig,XLXI_1/nextSig_T,clk,'0','0');
XLXI_1/nextSig_T <= ((NOT XLXN_83(0) AND rst AND NOT XLXN_61 AND 
	XLXI_1/state_FSM_FFd3 AND data(0))
	OR (XLXN_83(3) AND rst AND NOT XLXN_61 AND 
	XLXI_1/state_FSM_FFd3 AND NOT data(3))
	OR (NOT XLXN_83(3) AND rst AND NOT XLXN_61 AND 
	XLXI_1/state_FSM_FFd3 AND data(3))
	OR (XLXN_83(0) AND rst AND NOT XLXN_61 AND 
	XLXI_1/state_FSM_FFd3 AND NOT data(0))
	OR (XLXN_83(1) AND rst AND NOT XLXN_61 AND 
	XLXI_1/state_FSM_FFd3 AND data(1))
	OR (NOT XLXN_83(1) AND rst AND NOT XLXN_61 AND 
	XLXI_1/state_FSM_FFd3 AND NOT data(1))
	OR (XLXN_83(2) AND rst AND NOT XLXN_61 AND 
	XLXI_1/state_FSM_FFd3 AND data(2))
	OR (NOT XLXN_83(2) AND rst AND NOT XLXN_61 AND 
	XLXI_1/state_FSM_FFd3 AND NOT data(2)));

FTCPE_XLXI_1/state_FSM_FFd1: FTCPE port map (XLXI_1/state_FSM_FFd1,XLXI_1/state_FSM_FFd1_T,clk,NOT rst,'0');
XLXI_1/state_FSM_FFd1_T <= ((trig AND XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd1)
	OR (NOT trig AND XLXI_1/state_FSM_FFd1 AND XLXI_9/timer(0) AND 
	XLXI_9/timer(1) AND XLXI_9/timer(2) AND XLXI_9/timer(3) AND 
	XLXI_9/timer(4) AND XLXI_9/timer(5))
	OR (NOT XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_9/timer(0) AND XLXI_9/timer(1) AND XLXI_9/timer(2) AND 
	XLXI_9/timer(3) AND XLXI_9/timer(4) AND XLXI_9/timer(5)));

FDCPE_XLXI_1/state_FSM_FFd2: FDCPE port map (XLXI_1/state_FSM_FFd2,XLXI_1/state_FSM_FFd2_D,clk,NOT rst,'0');
XLXI_1/state_FSM_FFd2_D <= ((XLXN_83(0) AND XLXN_83(1) AND NOT XLXN_83(2) AND 
	XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND data(0) AND data(2) AND 
	data(3) AND NOT data(1))
	OR (XLXN_83(0) AND NOT XLXN_83(1) AND NOT XLXN_83(2) AND 
	XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND data(0) AND data(2) AND 
	data(3) AND data(1))
	OR (NOT XLXN_83(0) AND XLXN_83(1) AND XLXN_83(2) AND 
	XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND NOT data(0) AND NOT data(2) AND 
	data(3) AND NOT data(1))
	OR (NOT XLXN_83(0) AND NOT XLXN_83(1) AND XLXN_83(2) AND 
	XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND NOT data(0) AND NOT data(2) AND 
	data(3) AND data(1))
	OR (XLXI_1/state_FSM_FFd3.EXP)
	OR (XLXN_83(0) AND XLXN_83(1) AND XLXN_83(2) AND 
	NOT XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND data(0) AND NOT data(2) AND 
	NOT data(3) AND NOT data(1))
	OR (XLXN_83(0) AND XLXN_83(1) AND NOT XLXN_83(2) AND 
	NOT XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND data(0) AND data(2) AND 
	NOT data(3) AND NOT data(1))
	OR (XLXN_83(0) AND NOT XLXN_83(1) AND XLXN_83(2) AND 
	NOT XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND data(0) AND NOT data(2) AND 
	NOT data(3) AND data(1))
	OR (NOT XLXN_83(0) AND XLXN_83(1) AND NOT XLXN_83(2) AND 
	XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND NOT data(0) AND data(2) AND 
	data(3) AND NOT data(1))
	OR (NOT XLXN_83(0) AND NOT XLXN_83(1) AND NOT XLXN_83(2) AND 
	XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND NOT data(0) AND data(2) AND 
	data(3) AND data(1))
	OR (XLXN_83(0) AND NOT XLXN_83(1) AND NOT XLXN_83(2) AND 
	NOT XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND data(0) AND data(2) AND 
	NOT data(3) AND data(1))
	OR (NOT XLXN_83(0) AND XLXN_83(1) AND XLXN_83(2) AND 
	NOT XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND NOT data(0) AND NOT data(2) AND 
	NOT data(3) AND NOT data(1))
	OR (NOT XLXN_83(0) AND XLXN_83(1) AND NOT XLXN_83(2) AND 
	NOT XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND NOT data(0) AND data(2) AND 
	NOT data(3) AND NOT data(1))
	OR (NOT XLXN_83(0) AND NOT XLXN_83(1) AND XLXN_83(2) AND 
	NOT XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND NOT data(0) AND NOT data(2) AND 
	NOT data(3) AND data(1))
	OR (NOT XLXN_83(0) AND NOT XLXN_83(1) AND NOT XLXN_83(2) AND 
	NOT XLXN_83(3) AND XLXI_1/state_FSM_FFd3 AND NOT data(0) AND data(2) AND 
	NOT data(3) AND data(1)));

FDCPE_XLXI_1/state_FSM_FFd3: FDCPE port map (XLXI_1/state_FSM_FFd3,XLXI_1/state_FSM_FFd3_D,clk,NOT rst,'0');
XLXI_1/state_FSM_FFd3_D <= ((EXP7_.EXP)
	OR (XLXN_83(0) AND NOT XLXN_61 AND XLXI_1/state_FSM_FFd3 AND 
	NOT data(0))
	OR (XLXN_83(1) AND NOT XLXN_61 AND XLXI_1/state_FSM_FFd3 AND 
	data(1))
	OR (NOT XLXN_83(1) AND NOT XLXN_61 AND XLXI_1/state_FSM_FFd3 AND 
	NOT data(1))
	OR (XLXN_83(2) AND NOT XLXN_61 AND XLXI_1/state_FSM_FFd3 AND 
	data(2))
	OR (NOT XLXN_83(2) AND NOT XLXN_61 AND XLXI_1/state_FSM_FFd3 AND 
	NOT data(2))
	OR (XLXI_1/state_FSM_FFd4 AND XLXN_84));

FTCPE_XLXI_1/state_FSM_FFd4: FTCPE port map (XLXI_1/state_FSM_FFd4,XLXI_1/state_FSM_FFd4_T,clk,NOT rst,'0');
XLXI_1/state_FSM_FFd4_T <= ((sendEnable AND NOT XLXI_1/state_FSM_FFd4 AND sendDone)
	OR (NOT sendEnable AND XLXI_1/state_FSM_FFd4 AND XLXN_84)
	OR (XLXI_1/state_FSM_FFd4 AND XLXN_84 AND NOT sendDone)
	OR (NOT sendEnable AND XLXI_1/state_FSM_FFd4 AND 
	XLXI_9/timer(0) AND XLXI_9/timer(1) AND XLXI_9/timer(2) AND 
	XLXI_9/timer(3) AND XLXI_9/timer(4) AND XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd4 AND XLXI_9/timer(0) AND 
	XLXI_9/timer(1) AND XLXI_9/timer(2) AND XLXI_9/timer(3) AND 
	XLXI_9/timer(4) AND XLXI_9/timer(5) AND NOT sendDone));

FDCPE_XLXI_1/state_FSM_FFd7: FDCPE port map (XLXI_1/state_FSM_FFd7,XLXI_1/state_FSM_FFd7_D,clk,'0',NOT rst);
XLXI_1/state_FSM_FFd7_D <= ((trig AND XLXI_1/state_FSM_FFd7)
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_9/timer(0) AND 
	XLXI_9/timer(1) AND XLXI_9/timer(2) AND XLXI_9/timer(3) AND 
	XLXI_9/timer(4) AND XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd4 AND NOT XLXN_84 AND 
	XLXI_1/count(0) AND XLXI_1/count(1) AND XLXI_9/timer(0) AND 
	XLXI_9/timer(1) AND XLXI_9/timer(2) AND XLXI_9/timer(3) AND 
	XLXI_9/timer(4) AND XLXI_9/timer(5)));

FDCPE_XLXI_12/state_FSM_FFd10: FDCPE port map (XLXI_12/state_FSM_FFd10,XLXI_12/state_FSM_FFd10_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd10_D <= (rcv AND XLXI_12/state_FSM_FFd11);

FDCPE_XLXI_12/state_FSM_FFd11: FDCPE port map (XLXI_12/state_FSM_FFd11,XLXI_12/state_FSM_FFd11_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd11_D <= (NOT rcv AND XLXI_12/state_FSM_FFd12);

FDCPE_XLXI_12/state_FSM_FFd12: FDCPE port map (XLXI_12/state_FSM_FFd12,XLXI_12/state_FSM_FFd12_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd12_D <= (rcv AND XLXI_12/state_FSM_FFd13);

FDCPE_XLXI_12/state_FSM_FFd13: FDCPE port map (XLXI_12/state_FSM_FFd13,XLXI_12/state_FSM_FFd13_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd13_D <= (NOT rcv AND XLXI_12/state_FSM_FFd14);

FDCPE_XLXI_12/state_FSM_FFd14: FDCPE port map (XLXI_12/state_FSM_FFd14,XLXI_12/state_FSM_FFd14_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd14_D <= (rcv AND XLXI_12/state_FSM_FFd15);

FDCPE_XLXI_12/state_FSM_FFd15: FDCPE port map (XLXI_12/state_FSM_FFd15,XLXI_12/state_FSM_FFd15_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd15_D <= (NOT rcv AND XLXI_12/state_FSM_FFd16);

FDCPE_XLXI_12/state_FSM_FFd16: FDCPE port map (XLXI_12/state_FSM_FFd16,XLXI_12/state_FSM_FFd16_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd16_D <= (rcv AND XLXI_12/state_FSM_FFd17);

FDCPE_XLXI_12/state_FSM_FFd17: FDCPE port map (XLXI_12/state_FSM_FFd17,XLXI_12/state_FSM_FFd17_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd17_D <= (NOT rcv AND XLXI_12/state_FSM_FFd18);

FDCPE_XLXI_12/state_FSM_FFd18: FDCPE port map (XLXI_12/state_FSM_FFd18,XLXI_12/state_FSM_FFd18_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd18_D <= ((NOT rcv)
	OR (NOT XLXI_12/state_FSM_FFd10 AND NOT XLXI_12/state_FSM_FFd12 AND 
	NOT XLXI_12/state_FSM_FFd14 AND NOT XLXI_12/state_FSM_FFd16 AND NOT XLXI_12/state_FSM_FFd18 AND 
	NOT XLXI_12/state_FSM_FFd19 AND NOT XLXI_12/state_FSM_FFd2 AND NOT XLXI_12/state_FSM_FFd8));

FDCPE_XLXI_12/state_FSM_FFd19: FDCPE port map (XLXI_12/state_FSM_FFd19,XLXI_12/state_FSM_FFd19_D,lowClk,'0',XLXN_84/XLXN_84_RSTF);
XLXI_12/state_FSM_FFd19_D <= ((rcv)
	OR (NOT XLXI_12/state_FSM_FFd11 AND NOT XLXI_12/state_FSM_FFd13 AND 
	NOT XLXI_12/state_FSM_FFd15 AND NOT XLXI_12/state_FSM_FFd17 AND NOT XLXI_12/state_FSM_FFd19 AND 
	NOT XLXI_12/state_FSM_FFd7 AND NOT XLXI_12/state_FSM_FFd9));

FDCPE_XLXI_12/state_FSM_FFd2: FDCPE port map (XLXI_12/state_FSM_FFd2,XLXI_12/state_FSM_FFd3,lowClk,XLXN_84/XLXN_84_RSTF,'0');

FDCPE_XLXI_12/state_FSM_FFd3: FDCPE port map (XLXI_12/state_FSM_FFd3,XLXI_12/state_FSM_FFd4,lowClk,XLXN_84/XLXN_84_RSTF,'0');

FDCPE_XLXI_12/state_FSM_FFd4: FDCPE port map (XLXI_12/state_FSM_FFd4,XLXI_12/state_FSM_FFd5,lowClk,XLXN_84/XLXN_84_RSTF,'0');

FDCPE_XLXI_12/state_FSM_FFd5: FDCPE port map (XLXI_12/state_FSM_FFd5,XLXI_12/state_FSM_FFd6,lowClk,XLXN_84/XLXN_84_RSTF,'0');

FDCPE_XLXI_12/state_FSM_FFd6: FDCPE port map (XLXI_12/state_FSM_FFd6,XLXI_12/state_FSM_FFd6_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd6_D <= (rcv AND XLXI_12/state_FSM_FFd7);

FDCPE_XLXI_12/state_FSM_FFd7: FDCPE port map (XLXI_12/state_FSM_FFd7,XLXI_12/state_FSM_FFd7_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd7_D <= (NOT rcv AND XLXI_12/state_FSM_FFd8);

FDCPE_XLXI_12/state_FSM_FFd8: FDCPE port map (XLXI_12/state_FSM_FFd8,XLXI_12/state_FSM_FFd8_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd8_D <= (rcv AND XLXI_12/state_FSM_FFd9);

FDCPE_XLXI_12/state_FSM_FFd9: FDCPE port map (XLXI_12/state_FSM_FFd9,XLXI_12/state_FSM_FFd9_D,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXI_12/state_FSM_FFd9_D <= (NOT rcv AND XLXI_12/state_FSM_FFd10);

FTCPE_XLXI_9/timer0: FTCPE port map (XLXI_9/timer(0),'1',lowClk,NOT XLXI_9/timer(5)/XLXI_9/timer(5)_RSTF__$INT,'0');

FTCPE_XLXI_9/timer1: FTCPE port map (XLXI_9/timer(1),XLXI_9/timer(0),lowClk,NOT XLXI_9/timer(5)/XLXI_9/timer(5)_RSTF__$INT,'0');

FTCPE_XLXI_9/timer2: FTCPE port map (XLXI_9/timer(2),XLXI_9/timer_T(2),lowClk,NOT XLXI_9/timer(5)/XLXI_9/timer(5)_RSTF__$INT,'0');
XLXI_9/timer_T(2) <= (XLXI_9/timer(0) AND XLXI_9/timer(1));

FTCPE_XLXI_9/timer3: FTCPE port map (XLXI_9/timer(3),XLXI_9/timer_T(3),lowClk,NOT XLXI_9/timer(5)/XLXI_9/timer(5)_RSTF__$INT,'0');
XLXI_9/timer_T(3) <= (XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2));

FTCPE_XLXI_9/timer4: FTCPE port map (XLXI_9/timer(4),XLXI_9/timer_T(4),lowClk,NOT XLXI_9/timer(5)/XLXI_9/timer(5)_RSTF__$INT,'0');
XLXI_9/timer_T(4) <= (XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3));


XLXI_9/timer(5)/XLXI_9/timer(5)_RSTF__$INT <= (NOT sendEnable AND NOT XLXI_1/state_FSM_FFd2);

FTCPE_XLXI_9/timer5: FTCPE port map (XLXI_9/timer(5),XLXI_9/timer_T(5),lowClk,NOT XLXI_9/timer(5)/XLXI_9/timer(5)_RSTF__$INT,'0');
XLXI_9/timer_T(5) <= (XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4));

FTCPE_XLXN_61: FTCPE port map (XLXN_61,'1',XLXN_61_C,sendEnable,'0');
XLXN_61_C <= (XLXI_1/state_FSM_FFd3 AND XLXI_1/nextSig);

FDCPE_XLXN_830: FDCPE port map (XLXN_83(0),rcv,lowClk,XLXN_84/XLXN_84_RSTF,'0',XLXI_12/state_FSM_FFd6);

FDCPE_XLXN_831: FDCPE port map (XLXN_83(1),rcv,lowClk,XLXN_84/XLXN_84_RSTF,'0',XLXI_12/state_FSM_FFd5);

FDCPE_XLXN_832: FDCPE port map (XLXN_83(2),rcv,lowClk,XLXN_84/XLXN_84_RSTF,'0',XLXI_12/state_FSM_FFd4);

FDCPE_XLXN_833: FDCPE port map (XLXN_83(3),rcv,lowClk,XLXN_84/XLXN_84_RSTF,'0',XLXI_12/state_FSM_FFd3);

FTCPE_XLXN_84: FTCPE port map (XLXN_84,XLXN_84_T,lowClk,XLXN_84/XLXN_84_RSTF,'0');
XLXN_84_T <= (NOT rcv AND NOT XLXN_84 AND XLXI_12/state_FSM_FFd2);


XLXN_84/XLXN_84_RSTF <= ((NOT rst)
	OR (NOT XLXI_1/state_FSM_FFd4 AND NOT XLXI_1/state_FSM_FFd3));

FDCPE_getRand: FDCPE port map (getRand,getRand_D,clk,NOT rst,'0');
getRand_D <= (NOT trig AND XLXI_1/state_FSM_FFd7);


larm <= (XLXI_1/state_FSM_FFd7 AND XLXI_1/alarm);


okLmp <= (XLXI_1/state_FSM_FFd7 AND NOT XLXI_1/alarm);

FDCPE_sendEnable: FDCPE port map (sendEnable,sendEnable_D,clk,NOT rst,'0');
sendEnable_D <= ((getRand)
	OR (sendEnable AND NOT sendDone)
	OR (XLXI_1/state_FSM_FFd4 AND NOT XLXN_84 AND 
	NOT XLXI_1/count(0) AND XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
	XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd4 AND NOT XLXN_84 AND 
	NOT XLXI_1/count(1) AND XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
	XLXI_9/timer(5)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 getRand                          23 GND                           
  2 data<3>                          24 KPR                           
  3 KPR                              25 sendEnable                    
  4 sendDone                         26 trig                          
  5 clk                              27 KPR                           
  6 lowClk                           28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 KPR                              34 KPR                           
 13 KPR                              35 larm                          
 14 KPR                              36 KPR                           
 15 TDI                              37 data<0>                       
 16 TMS                              38 okLmp                         
 17 TCK                              39 rst                           
 18 KPR                              40 data<1>                       
 19 KPR                              41 VCC                           
 20 KPR                              42 KPR                           
 21 VCC                              43 KPR                           
 22 rcv                              44 data<2>                       


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
