

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                         2.73MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
ae008759f1abdc1b7253e48ce8ab2958  /home/gpuser/Documents/gpgpu-sim_UVM_rdma/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_rdma/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_rdma/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_DJSqvJ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5G3qHI"
Running: cat _ptx_5G3qHI | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rPWsTH
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_rPWsTH --output-file  /dev/null 2> _ptx_5G3qHIinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5G3qHI _ptx2_rPWsTH _ptx_5G3qHIinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 100059
gpu_sim_insn = 103760320
gpu_ipc =    1036.9913
gpu_tot_sim_cycle = 322209
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     322.0280
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 73422
gpu_stall_icnt2sh    = 209742
partiton_reqs_in_parallel = 2127876
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.2662
partiton_level_parallism_total  =       6.6040
partiton_reqs_in_parallel_util = 2127876
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 98278
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.6516
partiton_level_parallism_util_total  =      21.6516
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =     107.2663 GB/Sec
L2_BW_total  =      33.3106 GB/Sec
gpu_total_sim_rate=224104

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 11495
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12429
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1922129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12429
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2435, 3141, 3150, 3146, 3150, 3141, 3152, 2521, 2514, 3139, 3153, 3142, 3148, 3139, 3148, 2522, 2506, 3136, 3141, 3135, 3143, 3139, 3142, 2518, 2513, 3141, 3146, 3141, 3146, 3144, 3149, 2519, 2262, 2830, 2834, 2827, 2833, 2828, 2831, 2268, 2264, 2837, 2837, 2834, 2836, 2829, 2834, 2273, 2266, 2833, 2840, 2829, 2839, 2824, 2836, 2270, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 115554
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75969
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34699
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153149	W0_Idle:448912	W0_Scoreboard:1814727	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 521 
maxdqlatency = 0 
maxmflatency = 12379 
averagemflatency = 1335 
max_icnt2mem_latency = 12075 
max_icnt2sh_latency = 322208 
mrq_lat_table:19159 	1647 	1353 	3383 	4886 	5511 	3401 	3724 	3025 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42909 	20137 	3829 	17181 	20471 	8219 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	26081 	3795 	504 	190 	31525 	1818 	1947 	6188 	20189 	13017 	7856 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24597 	35354 	24261 	1521 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	6996 	20140 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	52 	24 	22 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        53        55        67        69        42        44        66        69        68        67        51        59        68        70        55        53 
dram[1]:        52        55        67        70        43        44        66        66        68        70        58        63        68        70        55        53 
dram[2]:        51        54        66        69        43        41        66        65        67        67        60        60        68        70        55        53 
dram[3]:        53        56        68        69        68        70        66        69        68        68        59        62        68        70        55        53 
dram[4]:        53        55        67        70        68        70        67        66        68        70        59        64        68        70        55        57 
dram[5]:        55        57        67        69        68        70        65        61        66        69        58        55        68        70        60        57 
dram[6]:        55        59        68        69        68        70        66        67        68        69        55        60        68        70        59        58 
dram[7]:        55        56        67        68        68        70        68        66        68        70        55        59        68        70        59        57 
dram[8]:        55        57        67        70        55        57        65        66        67        68        52        55        68        70        55        53 
dram[9]:        57        61        67        70        51        52        66        67        67        68        55        59        68        70        55        53 
dram[10]:        55        57        66        69        47        44        67        66        68        67        59        61        68        70        55        53 
maximum service time to same row:
dram[0]:     18569     18424     18678     18830     17582     17741     18264     17786     21729     21709     27438     27386     30411     29712     25544     25424 
dram[1]:     18722     18913     18741     18733     18221     17735     17786     17781     21715     21707     27192     27453     29808     26916     25612     25465 
dram[2]:     18530     18659     18518     18595     17735     17585     18001     17788     21727     21727     27284     27418     29873     29898     24864     25609 
dram[3]:     18830     18742     18589     18720     17585     17748     18264     17638     21719     21725     27418     27346     26305     29913     25673     25539 
dram[4]:     18931     18914     18715     18371     18228     17452     18001     17783     21761     21736     27369     27529     29829     26918     26363     26371 
dram[5]:     18857     18660     18137     18264     17496     17593     18267     17807     21724     21724     27384     27449     26673     26565     26157     26816 
dram[6]:     18729     18525     18414     18762     18216     17754     17782     17798     21746     21763     27418     27332     26314     26079     27091     26927 
dram[7]:     18828     18664     19060     19012     17735     17583     18001     17786     21834     21756     27368     27546     26275     26045     27587     27555 
dram[8]:     18647     18422     18536     18752     17583     17742     18266     17785     21722     21706     27438     27425     26309     26046     25543     25424 
dram[9]:     18570     18526     18664     18622     18218     17733     17783     17799     21732     21708     27434     27404     26256     26060     25612     25464 
dram[10]:     18704     18668     18520     18599     17733     17583     17999     17783     21731     21670     27424     27494     29871     29794     24863     25576 
average row accesses per activate:
dram[0]: 15.937500 14.277778 27.200001 27.799999 15.647058 15.941176 24.727272 24.727272 22.000000 22.166666 16.266666 18.692308 17.200001 14.388889 10.320000 10.280000 
dram[1]: 15.750000 16.062500 27.200001 27.500000 15.705882 15.882353 24.727272 24.727272 18.357143 22.250000 16.133333 19.000000 16.250000 16.062500 12.900000 12.045455 
dram[2]: 12.900000 14.333333 27.100000 27.299999 14.157895 15.470589 24.727272 24.363636 21.500000 21.416666 16.266666 18.692308 21.583334 22.000000 11.521739 11.565217 
dram[3]: 16.062500 14.333333 27.200001 27.600000 17.533333 18.000000 20.538462 20.769230 23.636364 23.727272 16.200001 19.000000 17.133333 19.692308 10.680000 10.875000 
dram[4]: 18.285715 18.071428 27.500000 27.400000 17.733334 18.066668 24.909090 24.727272 19.538462 24.090910 16.200001 19.076923 23.545454 23.454546  9.961538 12.181818 
dram[5]: 16.000000 16.125000 27.299999 27.600000 17.666666 17.933332 24.272728 29.111111 23.363636 23.636364 16.466667 18.692308 23.454546 23.818182 10.115385 10.076923 
dram[6]: 18.142857 15.937500 27.600000 28.000000 17.666666 17.933332 20.461538 24.636364 23.363636 23.545454 16.066668 19.000000 23.272728 23.454546 12.090909 11.521739 
dram[7]: 16.866667 19.307692 27.900000 27.900000 17.866667 20.846153 30.444445 30.333334 23.181818 24.000000 16.200001 18.692308 23.545454 23.636364 10.480000 10.600000 
dram[8]: 15.812500 14.277778 27.500000 27.900000 15.647058 16.058823 20.769230 24.181818 21.500000 21.666666 14.294118 18.538462 17.333334 16.250000 10.400000 10.916667 
dram[9]: 15.812500 16.000000 27.500000 28.200001 15.764706 15.705882 20.846153 25.272728 21.166666 21.666666 16.266666 19.153847 16.312500 16.312500 13.100000 10.875000 
dram[10]: 15.812500 14.055555 27.600000 27.799999 15.764706 15.411765 25.090910 24.909090 21.500000 21.666666 16.266666 18.846153 21.500000 21.916666 11.434783 10.560000 
average row locality = 46092/2559 = 18.011723
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[1]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[2]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[3]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[4]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       145       145 
dram[5]:       144       144       144       144       144       144       143       143       128       128       128       128       143       143       145       145 
dram[6]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[7]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[8]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[9]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[10]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2238/2234 = 1.00
number of total write accesses:
dram[0]:       110       113       128       134       122       127       129       129       136       138       116       115       116       117       114       113 
dram[1]:       108       113       128       131       123       126       129       129       129       139       114       119       118       115       114       121 
dram[2]:       114       114       127       129       125       119       129       125       130       129       116       115       117       122       121       122 
dram[3]:       113       114       128       132       119       126       124       127       132       133       115       119       115       114       123       117 
dram[4]:       112       109       131       130       122       127       131       129       126       137       115       120       117       116       114       123 
dram[5]:       112       114       129       132       121       125       124       119       129       132       119       115       115       119       118       117 
dram[6]:       110       111       132       136       121       125       124       129       129       131       113       119       113       115       121       120 
dram[7]:       109       107       135       135       124       127       132       131       127       136       115       115       116       117       117       120 
dram[8]:       109       113       131       135       122       129       128       124       130       132       115       113       117       117       115       117 
dram[9]:       109       112       131       138       124       123       129       136       126       132       116       121       118       118       117       116 
dram[10]:       109       109       132       134       124       118       134       132       130       132       116       117       115       120       118       120 
total reads: 21502
bank skew: 139/107 = 1.30
chip skew: 1966/1940 = 1.01
average mf latency per bank:
dram[0]:       3393      3362      3866      3897      5494      5444      3848      3808      3094      3041      2585      2644      2031      2057      1957      1937
dram[1]:       3360      3389      3785      3900      5487      5551      3688      3670      3129      3076      2584      2584      1991      2062      1947      1891
dram[2]:       3273      3316      3847      3943      5358      5581      3731      3836      3140      3161      2569      2623      2023      2037      1934      1921
dram[3]:       3147      3193      3890      3933      5508      5372      3852      3816      3074      3005      2594      2640      2004      2029      1874      1903
dram[4]:       3249      3362      3752      3915      5377      5389      3636      3610      3072      2991      2547      2514      1965      2014      1903      1887
dram[5]:       3221      3246      3871      3951      5349      5425      3769      3864      3128      3160      2525      2612      1992      2038      1934      1936
dram[6]:       3213      3327      3942      3995      5412      5388      3848      3731      3095      3092      2613      2611      1972      2013      1890      1898
dram[7]:       3220      3310      3878      3975      5230      5262      3677      3697      3160      3049      2536      2598      1949      2022      1950      1977
dram[8]:       3295      3297      3946      3972      5379      5352      3762      3795      3178      3168      2562      2608      2000      2047      1999      1977
dram[9]:       3402      3474      3968      3960      5362      5477      3725      3663      3144      3106      2576      2589      1931      1956      1978      1948
dram[10]:       3427      3546      3879      3995      5319      5560      3664      3731      3161      3135      2523      2541      2015      2038      1957      1973
maximum mf latency per bank:
dram[0]:      12322     12363      6397      6419      6734      6607      6517      6550      4182      4459      4590      3834      3357      3790      2875      2820
dram[1]:      12282     12241      6459      6506      6427      6471      6576      6496      4446      4198      4159      3825      3836      3427      2894      2850
dram[2]:      12219     12296      6420      6474      6747      6672      6450      6283      4147      3737      4062      3303      3168      4089      2926      2850
dram[3]:      12292     12296      6601      6534      6436      6426      6223      6130      4181      3916      3598      3595      4066      3176      2906      2808
dram[4]:      12179     12221      6567      6488      6450      6464      6114      6003      3925      3944      4156      3232      3401      3457      2932      2882
dram[5]:      11951     12010      6558      6441      6685      6591      6020      6137      4932      3759      4064      3341      3543      4039      2933      2825
dram[6]:      12295     12335      6605      6539      6504      6593      6587      6622      4417      4667      3382      3723      4085      3028      2932      2814
dram[7]:      12336     12328      6486      6495      6471      6486      6586      6484      4675      4150      4386      3081      3314      3344      3102      3008
dram[8]:      12318     12345      6455      6434      6720      6608      6536      6554      4953      4428      4592      3790      3527      3815      2856      2783
dram[9]:      12317     12379      6476      6564      6501      6534      6602      6627      4414      4711      3320      3796      3841      2910      2877      2814
dram[10]:      12333     12326      6504      6526      6473      6497      6618      6512      4681      4183      4417      3070      3150      3369      3076      2979
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185794 n_nop=172398 n_act=246 n_pre=230 n_req=4192 n_rd=8940 n_write=3980 bw_util=0.1391
n_activity=43810 dram_eff=0.5898
bk0: 580a 181915i bk1: 576a 181467i bk2: 576a 181090i bk3: 576a 180459i bk4: 576a 181425i bk5: 576a 180808i bk6: 572a 181465i bk7: 572a 180953i bk8: 512a 181342i bk9: 512a 180715i bk10: 512a 181417i bk11: 512a 181407i bk12: 568a 181814i bk13: 568a 181435i bk14: 576a 181578i bk15: 576a 181263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21281
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185794 n_nop=172432 n_act=236 n_pre=220 n_req=4190 n_rd=8936 n_write=3970 bw_util=0.1389
n_activity=43230 dram_eff=0.5971
bk0: 576a 182030i bk1: 576a 181613i bk2: 576a 181202i bk3: 576a 180536i bk4: 576a 181445i bk5: 576a 180839i bk6: 572a 181765i bk7: 572a 181104i bk8: 512a 181366i bk9: 512a 180782i bk10: 512a 181667i bk11: 512a 181295i bk12: 568a 181833i bk13: 568a 181361i bk14: 576a 181945i bk15: 576a 181229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20323
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185794 n_nop=172434 n_act=238 n_pre=222 n_req=4188 n_rd=8936 n_write=3964 bw_util=0.1389
n_activity=43803 dram_eff=0.589
bk0: 576a 181637i bk1: 576a 181327i bk2: 576a 181098i bk3: 576a 180719i bk4: 576a 181579i bk5: 576a 181085i bk6: 572a 181438i bk7: 572a 180964i bk8: 512a 181420i bk9: 512a 180925i bk10: 512a 181731i bk11: 512a 181282i bk12: 568a 181747i bk13: 568a 181356i bk14: 576a 181459i bk15: 576a 181120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18243
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185794 n_nop=172429 n_act=237 n_pre=221 n_req=4185 n_rd=8936 n_write=3971 bw_util=0.1389
n_activity=43185 dram_eff=0.5978
bk0: 576a 181953i bk1: 576a 181482i bk2: 576a 181139i bk3: 576a 180539i bk4: 576a 181529i bk5: 576a 180924i bk6: 572a 181522i bk7: 572a 180987i bk8: 512a 181404i bk9: 512a 181016i bk10: 512a 181657i bk11: 512a 181195i bk12: 568a 181724i bk13: 568a 181365i bk14: 576a 181564i bk15: 576a 181048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19641
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185794 n_nop=172437 n_act=222 n_pre=206 n_req=4195 n_rd=8944 n_write=3985 bw_util=0.1392
n_activity=43472 dram_eff=0.5948
bk0: 576a 181705i bk1: 576a 181466i bk2: 576a 181060i bk3: 576a 180557i bk4: 576a 181522i bk5: 576a 180859i bk6: 572a 181591i bk7: 572a 180994i bk8: 512a 181452i bk9: 512a 181021i bk10: 512a 181481i bk11: 512a 181161i bk12: 568a 181805i bk13: 568a 181350i bk14: 580a 181591i bk15: 580a 181255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.19359
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185794 n_nop=172453 n_act=226 n_pre=210 n_req=4178 n_rd=8952 n_write=3953 bw_util=0.1389
n_activity=43956 dram_eff=0.5872
bk0: 576a 181999i bk1: 576a 181660i bk2: 576a 181072i bk3: 576a 180671i bk4: 576a 181414i bk5: 576a 180812i bk6: 572a 181651i bk7: 572a 180944i bk8: 512a 181673i bk9: 512a 181106i bk10: 512a 181453i bk11: 512a 181254i bk12: 572a 182021i bk13: 572a 181492i bk14: 580a 181463i bk15: 580a 181152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18437
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185794 n_nop=172466 n_act=221 n_pre=205 n_req=4185 n_rd=8944 n_write=3958 bw_util=0.1389
n_activity=43363 dram_eff=0.5951
bk0: 576a 181968i bk1: 576a 181487i bk2: 576a 181157i bk3: 576a 180519i bk4: 576a 181540i bk5: 576a 180911i bk6: 568a 181599i bk7: 568a 181064i bk8: 512a 181678i bk9: 512a 181121i bk10: 512a 181648i bk11: 512a 181197i bk12: 572a 181931i bk13: 572a 181637i bk14: 580a 181434i bk15: 580a 181282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16389
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185794 n_nop=172440 n_act=216 n_pre=200 n_req=4199 n_rd=8944 n_write=3994 bw_util=0.1393
n_activity=43283 dram_eff=0.5978
bk0: 576a 181761i bk1: 576a 181470i bk2: 576a 180976i bk3: 576a 180582i bk4: 576a 181493i bk5: 576a 181034i bk6: 568a 181649i bk7: 568a 181239i bk8: 512a 181562i bk9: 512a 180971i bk10: 512a 181692i bk11: 512a 181111i bk12: 572a 181802i bk13: 572a 181409i bk14: 580a 181316i bk15: 580a 181011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18487
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185794 n_nop=172400 n_act=246 n_pre=230 n_req=4183 n_rd=8944 n_write=3974 bw_util=0.1391
n_activity=44229 dram_eff=0.5841
bk0: 576a 182156i bk1: 576a 181563i bk2: 576a 181052i bk3: 576a 180705i bk4: 576a 181566i bk5: 576a 180934i bk6: 568a 181467i bk7: 568a 181119i bk8: 512a 181509i bk9: 512a 180936i bk10: 512a 181355i bk11: 512a 181469i bk12: 572a 181893i bk13: 572a 181276i bk14: 580a 181602i bk15: 580a 181319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16936
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185794 n_nop=172392 n_act=238 n_pre=222 n_req=4202 n_rd=8944 n_write=3998 bw_util=0.1393
n_activity=43431 dram_eff=0.596
bk0: 576a 181950i bk1: 576a 181539i bk2: 576a 181229i bk3: 576a 180649i bk4: 576a 181568i bk5: 576a 180942i bk6: 568a 181476i bk7: 568a 181124i bk8: 512a 181608i bk9: 512a 181165i bk10: 512a 181508i bk11: 512a 181120i bk12: 572a 181677i bk13: 572a 181336i bk14: 580a 181474i bk15: 580a 180952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20673
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185794 n_nop=172408 n_act=234 n_pre=218 n_req=4195 n_rd=8940 n_write=3994 bw_util=0.1392
n_activity=43835 dram_eff=0.5901
bk0: 576a 181826i bk1: 576a 181627i bk2: 576a 181086i bk3: 576a 180517i bk4: 576a 181396i bk5: 576a 181170i bk6: 568a 181331i bk7: 568a 180953i bk8: 512a 181351i bk9: 512a 180891i bk10: 512a 181763i bk11: 512a 181169i bk12: 572a 181563i bk13: 572a 181386i bk14: 580a 181537i bk15: 576a 181010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.18334

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5100, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2145, Reservation_fails = 0
L2_cache_bank[1]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2178, Reservation_fails = 2
L2_cache_bank[2]: Access = 5037, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2080, Reservation_fails = 0
L2_cache_bank[3]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2205, Reservation_fails = 2
L2_cache_bank[4]: Access = 5047, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2090, Reservation_fails = 1
L2_cache_bank[5]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2195, Reservation_fails = 3
L2_cache_bank[6]: Access = 5042, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2099, Reservation_fails = 0
L2_cache_bank[7]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2183, Reservation_fails = 4
L2_cache_bank[8]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2110, Reservation_fails = 0
L2_cache_bank[9]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2213, Reservation_fails = 4
L2_cache_bank[10]: Access = 5077, Miss = 1119, Miss_rate = 0.220, Pending_hits = 2139, Reservation_fails = 0
L2_cache_bank[11]: Access = 5243, Miss = 1119, Miss_rate = 0.213, Pending_hits = 2216, Reservation_fails = 3
L2_cache_bank[12]: Access = 5068, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2125, Reservation_fails = 0
L2_cache_bank[13]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2191, Reservation_fails = 2
L2_cache_bank[14]: Access = 5071, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2108, Reservation_fails = 1
L2_cache_bank[15]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2218, Reservation_fails = 2
L2_cache_bank[16]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2147, Reservation_fails = 0
L2_cache_bank[17]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2178, Reservation_fails = 2
L2_cache_bank[18]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2124, Reservation_fails = 0
L2_cache_bank[19]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2191, Reservation_fails = 3
L2_cache_bank[20]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2125, Reservation_fails = 2
L2_cache_bank[21]: Access = 5217, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2200, Reservation_fails = 2
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 47460
L2_total_cache_reservation_fails = 33
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13292
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.7029
	minimum = 6
	maximum = 896
Network latency average = 15.2709
	minimum = 6
	maximum = 844
Slowest packet = 32428
Flit latency average = 14.1374
	minimum = 6
	maximum = 841
Slowest flit = 66297
Fragmentation average = 0.0298227
	minimum = 0
	maximum = 830
Injected packet rate average = 0.022634
	minimum = 0.0189239 (at node 15)
	maximum = 0.0261997 (at node 39)
Accepted packet rate average = 0.022634
	minimum = 0.0189239 (at node 15)
	maximum = 0.0261997 (at node 39)
Injected flit rate average = 0.0483821
	minimum = 0.0288181 (at node 22)
	maximum = 0.0731672 (at node 43)
Accepted flit rate average= 0.0483821
	minimum = 0.0377429 (at node 34)
	maximum = 0.0591404 (at node 20)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.7029 (1 samples)
	minimum = 6 (1 samples)
	maximum = 896 (1 samples)
Network latency average = 15.2709 (1 samples)
	minimum = 6 (1 samples)
	maximum = 844 (1 samples)
Flit latency average = 14.1374 (1 samples)
	minimum = 6 (1 samples)
	maximum = 841 (1 samples)
Fragmentation average = 0.0298227 (1 samples)
	minimum = 0 (1 samples)
	maximum = 830 (1 samples)
Injected packet rate average = 0.022634 (1 samples)
	minimum = 0.0189239 (1 samples)
	maximum = 0.0261997 (1 samples)
Accepted packet rate average = 0.022634 (1 samples)
	minimum = 0.0189239 (1 samples)
	maximum = 0.0261997 (1 samples)
Injected flit rate average = 0.0483821 (1 samples)
	minimum = 0.0288181 (1 samples)
	maximum = 0.0731672 (1 samples)
Accepted flit rate average = 0.0483821 (1 samples)
	minimum = 0.0377429 (1 samples)
	maximum = 0.0591404 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 43 sec (463 sec)
gpgpu_simulation_rate = 224104 (inst/sec)
gpgpu_simulation_rate = 695 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 3864 Tlb_hit: 1196 Tlb_miss: 2668 Tlb_hit_rate: 0.309524
Shader1: Tlb_access: 4336 Tlb_hit: 1290 Tlb_miss: 3046 Tlb_hit_rate: 0.297509
Shader2: Tlb_access: 4068 Tlb_hit: 862 Tlb_miss: 3206 Tlb_hit_rate: 0.211898
Shader3: Tlb_access: 4216 Tlb_hit: 1016 Tlb_miss: 3200 Tlb_hit_rate: 0.240987
Shader4: Tlb_access: 3880 Tlb_hit: 1072 Tlb_miss: 2808 Tlb_hit_rate: 0.276289
Shader5: Tlb_access: 3888 Tlb_hit: 1182 Tlb_miss: 2706 Tlb_hit_rate: 0.304012
Shader6: Tlb_access: 3924 Tlb_hit: 1056 Tlb_miss: 2868 Tlb_hit_rate: 0.269113
Shader7: Tlb_access: 4124 Tlb_hit: 1030 Tlb_miss: 3094 Tlb_hit_rate: 0.249758
Shader8: Tlb_access: 4132 Tlb_hit: 1164 Tlb_miss: 2968 Tlb_hit_rate: 0.281704
Shader9: Tlb_access: 4184 Tlb_hit: 1580 Tlb_miss: 2604 Tlb_hit_rate: 0.377629
Shader10: Tlb_access: 3968 Tlb_hit: 1174 Tlb_miss: 2794 Tlb_hit_rate: 0.295867
Shader11: Tlb_access: 4016 Tlb_hit: 1028 Tlb_miss: 2988 Tlb_hit_rate: 0.255976
Shader12: Tlb_access: 4124 Tlb_hit: 876 Tlb_miss: 3248 Tlb_hit_rate: 0.212415
Shader13: Tlb_access: 4176 Tlb_hit: 1190 Tlb_miss: 2986 Tlb_hit_rate: 0.284962
Shader14: Tlb_access: 4056 Tlb_hit: 1058 Tlb_miss: 2998 Tlb_hit_rate: 0.260848
Shader15: Tlb_access: 3772 Tlb_hit: 1024 Tlb_miss: 2748 Tlb_hit_rate: 0.271474
Shader16: Tlb_access: 3888 Tlb_hit: 970 Tlb_miss: 2918 Tlb_hit_rate: 0.249486
Shader17: Tlb_access: 4000 Tlb_hit: 1130 Tlb_miss: 2870 Tlb_hit_rate: 0.282500
Shader18: Tlb_access: 3916 Tlb_hit: 960 Tlb_miss: 2956 Tlb_hit_rate: 0.245148
Shader19: Tlb_access: 3820 Tlb_hit: 1044 Tlb_miss: 2776 Tlb_hit_rate: 0.273298
Shader20: Tlb_access: 4068 Tlb_hit: 1178 Tlb_miss: 2890 Tlb_hit_rate: 0.289577
Shader21: Tlb_access: 3900 Tlb_hit: 962 Tlb_miss: 2938 Tlb_hit_rate: 0.246667
Shader22: Tlb_access: 3852 Tlb_hit: 930 Tlb_miss: 2922 Tlb_hit_rate: 0.241433
Shader23: Tlb_access: 3980 Tlb_hit: 1320 Tlb_miss: 2660 Tlb_hit_rate: 0.331658
Shader24: Tlb_access: 4384 Tlb_hit: 1054 Tlb_miss: 3330 Tlb_hit_rate: 0.240420
Shader25: Tlb_access: 4136 Tlb_hit: 1242 Tlb_miss: 2894 Tlb_hit_rate: 0.300290
Shader26: Tlb_access: 4024 Tlb_hit: 824 Tlb_miss: 3200 Tlb_hit_rate: 0.204771
Shader27: Tlb_access: 4120 Tlb_hit: 1104 Tlb_miss: 3016 Tlb_hit_rate: 0.267961
Tlb_tot_access: 112816 Tlb_tot_hit: 30516, Tlb_tot_miss: 82300, Tlb_tot_hit_rate: 0.270494
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 646 Tlb_invalidate: 255 Tlb_evict: 0 Tlb_page_evict: 255
Shader1: Tlb_validate: 616 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader2: Tlb_validate: 656 Tlb_invalidate: 256 Tlb_evict: 0 Tlb_page_evict: 256
Shader3: Tlb_validate: 670 Tlb_invalidate: 262 Tlb_evict: 0 Tlb_page_evict: 262
Shader4: Tlb_validate: 684 Tlb_invalidate: 271 Tlb_evict: 0 Tlb_page_evict: 271
Shader5: Tlb_validate: 652 Tlb_invalidate: 261 Tlb_evict: 0 Tlb_page_evict: 261
Shader6: Tlb_validate: 638 Tlb_invalidate: 253 Tlb_evict: 0 Tlb_page_evict: 253
Shader7: Tlb_validate: 666 Tlb_invalidate: 265 Tlb_evict: 0 Tlb_page_evict: 265
Shader8: Tlb_validate: 698 Tlb_invalidate: 277 Tlb_evict: 0 Tlb_page_evict: 277
Shader9: Tlb_validate: 574 Tlb_invalidate: 231 Tlb_evict: 0 Tlb_page_evict: 231
Shader10: Tlb_validate: 656 Tlb_invalidate: 259 Tlb_evict: 0 Tlb_page_evict: 259
Shader11: Tlb_validate: 652 Tlb_invalidate: 259 Tlb_evict: 0 Tlb_page_evict: 259
Shader12: Tlb_validate: 670 Tlb_invalidate: 265 Tlb_evict: 0 Tlb_page_evict: 265
Shader13: Tlb_validate: 602 Tlb_invalidate: 241 Tlb_evict: 0 Tlb_page_evict: 241
Shader14: Tlb_validate: 670 Tlb_invalidate: 265 Tlb_evict: 0 Tlb_page_evict: 265
Shader15: Tlb_validate: 712 Tlb_invalidate: 283 Tlb_evict: 0 Tlb_page_evict: 283
Shader16: Tlb_validate: 656 Tlb_invalidate: 259 Tlb_evict: 0 Tlb_page_evict: 259
Shader17: Tlb_validate: 740 Tlb_invalidate: 295 Tlb_evict: 0 Tlb_page_evict: 295
Shader18: Tlb_validate: 624 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader19: Tlb_validate: 592 Tlb_invalidate: 235 Tlb_evict: 0 Tlb_page_evict: 235
Shader20: Tlb_validate: 670 Tlb_invalidate: 265 Tlb_evict: 0 Tlb_page_evict: 265
Shader21: Tlb_validate: 666 Tlb_invalidate: 265 Tlb_evict: 0 Tlb_page_evict: 265
Shader22: Tlb_validate: 648 Tlb_invalidate: 259 Tlb_evict: 0 Tlb_page_evict: 259
Shader23: Tlb_validate: 616 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader24: Tlb_validate: 660 Tlb_invalidate: 261 Tlb_evict: 0 Tlb_page_evict: 261
Shader25: Tlb_validate: 688 Tlb_invalidate: 273 Tlb_evict: 0 Tlb_page_evict: 273
Shader26: Tlb_validate: 712 Tlb_invalidate: 283 Tlb_evict: 0 Tlb_page_evict: 283
Shader27: Tlb_validate: 684 Tlb_invalidate: 271 Tlb_evict: 0 Tlb_page_evict: 271
Tlb_tot_valiate: 18418 Tlb_invalidate: 7310, Tlb_tot_evict: 0, Tlb_tot_evict page: 7310
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2668 Page_hit: 1068 Page_miss: 1600 Page_hit_rate: 0.400300 Page_fault: 13 Page_pending: 1586
Shader1: Page_table_access:3046 Page_hit: 1281 Page_miss: 1765 Page_hit_rate: 0.420552 Page_fault: 1 Page_pending: 1764
Shader2: Page_table_access:3206 Page_hit: 1440 Page_miss: 1766 Page_hit_rate: 0.449158 Page_fault: 0 Page_pending: 1766
Shader3: Page_table_access:3200 Page_hit: 1262 Page_miss: 1938 Page_hit_rate: 0.394375 Page_fault: 7 Page_pending: 1931
Shader4: Page_table_access:2808 Page_hit: 1094 Page_miss: 1714 Page_hit_rate: 0.389601 Page_fault: 13 Page_pending: 1702
Shader5: Page_table_access:2706 Page_hit: 1142 Page_miss: 1564 Page_hit_rate: 0.422025 Page_fault: 0 Page_pending: 1564
Shader6: Page_table_access:2868 Page_hit: 1058 Page_miss: 1810 Page_hit_rate: 0.368898 Page_fault: 16 Page_pending: 1794
Shader7: Page_table_access:3094 Page_hit: 1108 Page_miss: 1986 Page_hit_rate: 0.358112 Page_fault: 6 Page_pending: 1980
Shader8: Page_table_access:2968 Page_hit: 1144 Page_miss: 1824 Page_hit_rate: 0.385445 Page_fault: 0 Page_pending: 1824
Shader9: Page_table_access:2604 Page_hit: 1076 Page_miss: 1528 Page_hit_rate: 0.413210 Page_fault: 1 Page_pending: 1526
Shader10: Page_table_access:2794 Page_hit: 1102 Page_miss: 1692 Page_hit_rate: 0.394417 Page_fault: 0 Page_pending: 1692
Shader11: Page_table_access:2988 Page_hit: 1154 Page_miss: 1834 Page_hit_rate: 0.386212 Page_fault: 0 Page_pending: 1834
Shader12: Page_table_access:3248 Page_hit: 1253 Page_miss: 1995 Page_hit_rate: 0.385776 Page_fault: 12 Page_pending: 1982
Shader13: Page_table_access:2986 Page_hit: 1330 Page_miss: 1656 Page_hit_rate: 0.445412 Page_fault: 7 Page_pending: 1648
Shader14: Page_table_access:2998 Page_hit: 1220 Page_miss: 1778 Page_hit_rate: 0.406938 Page_fault: 0 Page_pending: 1778
Shader15: Page_table_access:2748 Page_hit: 1134 Page_miss: 1614 Page_hit_rate: 0.412664 Page_fault: 0 Page_pending: 1614
Shader16: Page_table_access:2918 Page_hit: 1066 Page_miss: 1852 Page_hit_rate: 0.365319 Page_fault: 0 Page_pending: 1852
Shader17: Page_table_access:2870 Page_hit: 1212 Page_miss: 1658 Page_hit_rate: 0.422300 Page_fault: 0 Page_pending: 1658
Shader18: Page_table_access:2956 Page_hit: 1034 Page_miss: 1922 Page_hit_rate: 0.349797 Page_fault: 2 Page_pending: 1919
Shader19: Page_table_access:2776 Page_hit: 1162 Page_miss: 1614 Page_hit_rate: 0.418588 Page_fault: 0 Page_pending: 1614
Shader20: Page_table_access:2890 Page_hit: 1092 Page_miss: 1798 Page_hit_rate: 0.377855 Page_fault: 1 Page_pending: 1797
Shader21: Page_table_access:2938 Page_hit: 1124 Page_miss: 1814 Page_hit_rate: 0.382573 Page_fault: 4 Page_pending: 1810
Shader22: Page_table_access:2922 Page_hit: 1162 Page_miss: 1760 Page_hit_rate: 0.397673 Page_fault: 2 Page_pending: 1758
Shader23: Page_table_access:2660 Page_hit: 942 Page_miss: 1718 Page_hit_rate: 0.354135 Page_fault: 19 Page_pending: 1699
Shader24: Page_table_access:3330 Page_hit: 1084 Page_miss: 2246 Page_hit_rate: 0.325526 Page_fault: 25 Page_pending: 2222
Shader25: Page_table_access:2895 Page_hit: 1012 Page_miss: 1883 Page_hit_rate: 0.349568 Page_fault: 10 Page_pending: 1872
Shader26: Page_table_access:3200 Page_hit: 1418 Page_miss: 1782 Page_hit_rate: 0.443125 Page_fault: 1 Page_pending: 1782
Shader27: Page_table_access:3016 Page_hit: 1233 Page_miss: 1783 Page_hit_rate: 0.408820 Page_fault: 2 Page_pending: 1783
Page_talbe_tot_access: 82301 Page_tot_hit: 32407, Page_tot_miss 49894, Page_tot_hit_rate: 0.393762 Page_tot_fault: 142 Page_tot_pending: 49751
Total_memory_access_page_fault: 142, Average_latency: 299226.625000
========================================Page threshing statistics==============================
Page_validate: 768 Page_evict_diry: 18 Page_evict_not_diry: 51
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 4.004133
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 1.355020
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:   222150----T:   322209 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(67.561783)
F:   223850----T:   224536 	 St: 802bb000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   224536----T:   224879 	 St: 802c7000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   224879----T:   225159 	 St: 802cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   225159----T:   225937 	 St: 802cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   225937----T:   226197 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   226197----T:   227021 	 St: 804bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   227021----T:   227281 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   227281----T:   228105 	 St: 804cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   234121----T:   234381 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   234381----T:   235205 	 St: 803bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   235205----T:   235485 	 St: 803cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   235485----T:   236263 	 St: 803cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   236263----T:   236543 	 St: 802db000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   236543----T:   238065 	 St: 802dd000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(1.027684)
F:   238065----T:   238345 	 St: 804db000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   238345----T:   239867 	 St: 804dd000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(1.027684)
F:   245022----T:   245282 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   245282----T:   246851 	 St: 803dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(1.059419)
F:   247680----T:   247960 	 St: 802fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   247960----T:   250985 	 St: 802fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(2.042539)
F:   250985----T:   251245 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   251245----T:   254317 	 St: 804fc000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(2.074274)
F:   258795----T:   259075 	 St: 803fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   259075----T:   262100 	 St: 803fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(2.042539)
F:   270697----T:   270977 	 St: 8033b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   270977----T:   277013 	 St: 8033d000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(4.075624)
F:   277013----T:   277273 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   277273----T:   283356 	 St: 8053c000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(4.107360)
F:   288624----T:   288884 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   288884----T:   289144 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   289144----T:   289404 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   289404----T:   289664 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   289664----T:   289924 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   289924----T:   290184 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   290184----T:   290444 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   290444----T:   290704 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   290704----T:   290964 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   290964----T:   291224 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   291224----T:   291484 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   291484----T:   291744 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   291744----T:   292004 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   292004----T:   292264 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   292264----T:   292524 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   292524----T:   292784 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   292784----T:   293044 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   293044----T:   293304 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   293304----T:   293564 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   293564----T:   293824 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   293824----T:   294084 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   294084----T:   294344 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   294344----T:   294604 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   294604----T:   294864 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   294864----T:   295124 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   295124----T:   295384 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   295384----T:   295644 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   295644----T:   295904 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   295904----T:   296164 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   296164----T:   296424 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   296424----T:   296684 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   296684----T:   296944 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   296944----T:   297204 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   297204----T:   297464 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   297464----T:   297724 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   297724----T:   297984 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   297984----T:   298244 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   298244----T:   298504 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   298504----T:   298764 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   298764----T:   299024 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   299024----T:   299284 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   299284----T:   299544 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   299544----T:   299804 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   299804----T:   300064 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   300064----T:   300324 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   300324----T:   300584 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   300584----T:   300844 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   300844----T:   301104 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   301104----T:   301364 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   301364----T:   301624 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   301624----T:   301884 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   301884----T:   302144 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   302144----T:   302404 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   302404----T:   302664 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   302664----T:   302924 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   302924----T:   303184 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   303184----T:   303444 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   303444----T:   303704 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   303704----T:   303964 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   303964----T:   304224 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   304224----T:   304484 	 St: 8047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   304484----T:   304744 	 St: 80476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   304744----T:   305004 	 St: 80478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   305004----T:   305264 	 St: 80479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   305264----T:   305524 	 St: 8047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   305524----T:   305784 	 St: 8047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   305784----T:   306044 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   306044----T:   306304 	 St: 8047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   306304----T:   306564 	 St: 8047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   306564----T:   306824 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   306824----T:   307084 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   307084----T:   307344 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   307344----T:   307604 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   307604----T:   307864 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   307864----T:   308124 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   308124----T:   308384 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   308384----T:   308644 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   308644----T:   308904 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   308904----T:   309164 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   309164----T:   309424 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   309424----T:   309684 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   309684----T:   309944 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   309944----T:   310204 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   310204----T:   310464 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   310464----T:   310724 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   310724----T:   310984 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   310984----T:   311244 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   311244----T:   311504 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   311504----T:   311764 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   311764----T:   312024 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   312024----T:   312284 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   312284----T:   312544 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   312544----T:   312804 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   312804----T:   313064 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   313064----T:   313324 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   313324----T:   313584 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   313584----T:   313844 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   313687----T:   313947 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   313844----T:   314104 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   314104----T:   314364 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   314364----T:   314624 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   314624----T:   314884 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   314819----T:   315079 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   314884----T:   315144 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   315079----T:   315339 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   315144----T:   315404 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   315339----T:   315599 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   315404----T:   315664 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   315599----T:   315859 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   315664----T:   315924 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   315859----T:   316119 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   315924----T:   316184 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   316119----T:   316379 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   316184----T:   316444 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   316444----T:   316704 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   316704----T:   316964 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   316964----T:   317224 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   317087----T:   317347 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   317224----T:   317484 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   317347----T:   317607 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   317484----T:   317744 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   317607----T:   317867 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   317744----T:   318004 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   317867----T:   318127 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   318004----T:   318264 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   318127----T:   318387 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   318264----T:   318524 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   318387----T:   318647 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   318524----T:   318784 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   318647----T:   318907 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   318784----T:   319044 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   318907----T:   319167 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   319044----T:   319304 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   319167----T:   319427 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   319304----T:   319564 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   319427----T:   319687 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   319564----T:   319824 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   319687----T:   319947 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(0.175557)
F:   319824----T:   320084 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   320084----T:   320344 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   320344----T:   320604 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   320604----T:   320864 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   320864----T:   321124 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   321124----T:   321384 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   321384----T:   321644 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   321644----T:   321904 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   322209----T:   322469 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   322209----T:   323033 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   323293----T:   323553 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   323293----T:   324117 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   324377----T:   324637 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   324377----T:   325946 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:   326206----T:   326466 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   326206----T:   329278 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F:   329538----T:   329798 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   329538----T:   334774 	 St: 0 Sz: 446464 	 Sm: 0 	 T: device_sync(3.535449)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 100059(cycle), 67.561783(us)
Tot_kernel_exec_time_and_fault_time: 9563649(cycle), 6457.562012(us)
Tot_memcpy_h2d_time: 67711(cycle), 45.719784(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 67711(cycle), 45.719784(us)
Tot_devicesync_time: 12825(cycle), 8.659689(us)
Tot_writeback_time: 4680(cycle), 3.160027(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 17505(cycle), 11.819716(us)
GPGPU-Sim: *** exit detected ***
