/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [3:0] _05_;
  wire [9:0] _06_;
  reg [9:0] _07_;
  wire [2:0] _08_;
  wire [17:0] _09_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [18:0] celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [20:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_6z ? celloutsig_0_3z : celloutsig_0_1z[3];
  assign celloutsig_0_21z = celloutsig_0_6z ? celloutsig_0_7z : celloutsig_0_17z;
  assign celloutsig_0_52z = ~(celloutsig_0_2z & celloutsig_0_40z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z[1] & celloutsig_1_1z);
  assign celloutsig_1_12z = ~(celloutsig_1_0z & celloutsig_1_11z);
  assign celloutsig_1_14z = ~(celloutsig_1_5z & celloutsig_1_2z);
  assign celloutsig_0_26z = !(celloutsig_0_0z[0] ? celloutsig_0_4z : _04_);
  assign celloutsig_0_30z = !(celloutsig_0_0z[0] ? celloutsig_0_12z : celloutsig_0_17z);
  assign celloutsig_1_18z = ~(celloutsig_1_11z ^ celloutsig_1_9z[5]);
  assign celloutsig_0_20z = ~(celloutsig_0_18z ^ celloutsig_0_7z);
  reg [3:0] _20_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _20_ <= 4'h0;
    else _20_ <= celloutsig_0_19z[4:1];
  assign { _00_, _05_[2:0] } = _20_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 10'h000;
    else _07_ <= { _06_[9:5], _02_, _06_[3:0] };
  reg [2:0] _22_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _22_ <= 3'h0;
    else _22_ <= { celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_39z };
  assign { _03_, _08_[1], _01_ } = _22_;
  reg [15:0] _23_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _23_ <= 16'h0000;
    else _23_ <= { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z };
  assign { _09_[17:11], _04_, _09_[9:2] } = _23_;
  reg [9:0] _24_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 10'h000;
    else _24_ <= { celloutsig_0_0z[5:1], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_3z };
  assign { _06_[9:5], _02_, _06_[3:0] } = _24_;
  assign celloutsig_1_13z = celloutsig_1_4z[6:4] == { celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[173:169] === { in_data[132:129], celloutsig_1_0z };
  assign celloutsig_0_12z = _09_[14:11] === { in_data[56:55], celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_17z } === { _09_[9:7], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_1_8z = { in_data[130:118], celloutsig_1_1z, celloutsig_1_7z } >= { in_data[182:170], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_14z[5], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z } >= { celloutsig_0_14z[5:0], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_17z = { _09_[16:11], _04_, _09_[9], celloutsig_0_11z, celloutsig_0_2z } >= { _06_[8:5], _02_, _06_[3:0], celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[57:52] % { 1'h1, in_data[13:9] };
  assign celloutsig_0_1z = in_data[58:54] % { 1'h1, in_data[15:12] };
  assign celloutsig_0_6z = in_data[79:75] != celloutsig_0_1z;
  assign celloutsig_1_11z = { celloutsig_1_9z[7:6], celloutsig_1_8z, celloutsig_1_8z } != celloutsig_1_4z[7:4];
  assign celloutsig_0_10z = celloutsig_0_0z[4:0] != { in_data[48:47], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_22z = celloutsig_0_7z != _06_[2];
  assign celloutsig_1_7z = ~ celloutsig_1_6z[8:4];
  assign celloutsig_0_19z = ~ celloutsig_0_14z[6:1];
  assign celloutsig_0_42z = & { _07_[6:1], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_33z = | { celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_40z = | { celloutsig_0_25z[8:1], celloutsig_0_39z, celloutsig_0_39z };
  assign celloutsig_0_5z = | { celloutsig_0_0z[5:3], celloutsig_0_3z };
  assign celloutsig_0_67z = | { celloutsig_0_42z, celloutsig_0_30z, celloutsig_0_40z, celloutsig_0_30z };
  assign celloutsig_1_2z = | { in_data[99:98], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_0z[4] & celloutsig_0_1z[3];
  assign celloutsig_0_7z = celloutsig_0_5z & celloutsig_0_0z[3];
  assign celloutsig_0_63z = celloutsig_0_14z[2] & celloutsig_0_39z;
  assign celloutsig_0_3z = celloutsig_0_0z[1] & celloutsig_0_2z;
  assign celloutsig_0_28z = celloutsig_0_8z & _06_[6];
  assign celloutsig_1_0z = | in_data[180:164];
  assign celloutsig_1_10z = | { celloutsig_1_7z, celloutsig_1_6z[10:2], celloutsig_1_2z, in_data[180:164] };
  assign celloutsig_0_11z = | { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, in_data[56:48], celloutsig_0_0z };
  assign celloutsig_0_2z = | celloutsig_0_1z[4:1];
  assign celloutsig_0_66z = { celloutsig_0_25z[5:0], celloutsig_0_1z, celloutsig_0_52z, celloutsig_0_18z, celloutsig_0_63z, celloutsig_0_63z, celloutsig_0_40z, _03_, _08_[1], _01_ } <<< in_data[71:53];
  assign celloutsig_1_3z = in_data[149:146] <<< { in_data[176], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_4z[6:3], celloutsig_1_4z[3], celloutsig_1_4z[1], celloutsig_1_4z[3], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z[10:2], celloutsig_1_6z[2], celloutsig_1_6z[3], celloutsig_1_8z } <<< in_data[165:145];
  assign celloutsig_1_16z = in_data[132:121] <<< { celloutsig_1_6z[8:2], celloutsig_1_6z[2], celloutsig_1_6z[3], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_17z[2:0], celloutsig_1_17z } <<< { celloutsig_1_16z[9:2], celloutsig_1_8z };
  assign celloutsig_0_14z = { in_data[90:86], celloutsig_0_10z, celloutsig_0_4z } <<< { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_25z = { _09_[15:14], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_4z } <<< { celloutsig_0_1z[4:3], celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_1_17z = { celloutsig_1_9z[11], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_1z } >>> { celloutsig_1_3z[3], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_39z = ~((_05_[0] & celloutsig_0_33z) | celloutsig_0_18z);
  assign { celloutsig_1_4z[7:4], celloutsig_1_4z[1], celloutsig_1_4z[3] } = ~ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign { celloutsig_1_6z[3], celloutsig_1_6z[7:4], celloutsig_1_6z[2], celloutsig_1_6z[10:8] } = ~ { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, in_data[142:140] };
  assign _05_[3] = _00_;
  assign _06_[4] = _02_;
  assign { _08_[2], _08_[0] } = { _03_, _01_ };
  assign { _09_[10], _09_[0] } = { _04_, celloutsig_0_10z };
  assign { celloutsig_1_4z[2], celloutsig_1_4z[0] } = { celloutsig_1_4z[3], celloutsig_1_4z[3] };
  assign celloutsig_1_6z[1:0] = { celloutsig_1_6z[2], celloutsig_1_6z[3] };
  assign { out_data[128], out_data[104:96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
