module RCA (input clk,input [31:0] A, B, input Cin, output reg [32:0]);
begin
 
 
 generate
	for(i=0; i<N; i=i+1) 
		begin
			
		end
		
 
endmodule
