 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: T-2022.03-SP5
Date   : Thu Aug  8 17:22:28 2024
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_0.6V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: out3_reg/CP
              (internal path startpoint clocked by clk)
  Endpoint: out3 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  out3_reg/CP (DFFNRX1)                    0.00       0.00 r
  out3_reg/Q (DFFNRX1)                 20229500.00
                                                  20229500.00 f
  out3_reg/Q_bar (DFFNRX1)             8003600.00 28233100.00 r
  out3 (out)                               0.00   28233100.00 r
  data arrival time                               28233100.00

  clock clk (rise edge)                30000000.00
                                                  30000000.00
  clock network delay (ideal)              0.00   30000000.00
  output external delay                    0.00   30000000.00
  data required time                              30000000.00
  -----------------------------------------------------------
  data required time                              30000000.00
  data arrival time                               -28233100.00
  -----------------------------------------------------------
  slack (MET)                                     1766900.00


1
