`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 01/27/2016 10:23:47 AM
// Design Name: 
// Module Name: oled_top
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module oled_top(
    output sck, // spiçš„sckä¿¡å·
    //input mosi,
    output miso, // spiçš„misoä¿¡å·

    output reg reset_oled, // ï¼Ÿï¼Ÿï¼?
    input clk, // FPGAæ¿å­ä¸Šç”Ÿæˆçš„100MHzçš„æ—¶é’Ÿä¿¡å?
    output dc, // é«˜æ•°æ®ï¼Œä½å‘½ä»?
    output sck_reg // spi_masteræ¨¡å—ç”Ÿæˆçš?1MHzçš„æ—¶é’Ÿä¿¡å?
    );
    reg [31:0]reset_count;
    reg reset_n;
    initial begin
        reset_count=0;
        reset_n=0;
    end

    always@(posedge clk)
        if(reset_count>=30000)
            reset_count<=30000;
        else reset_count<=reset_count+1;
    
    always@(posedge clk)
        if(reset_count==10)
        begin
            reset_oled<=1;
            reset_n<=1;
        end
        else if(reset_count==10000)
        begin
            reset_oled<=0;
            reset_n<=0;
        end
        else if(reset_count==20000)
            reset_oled<=1;
        else if(reset_count==30000)
            reset_n<=1;
    
    reg spi_send; // spiå¯åŠ¨ä¿¡å·ï¼Œå¯ä»¥ä¸€ç›´ä¸ºé«˜ç”µå¹?
    reg [7:0]spi_data_out; // spiè¦ä¼ è¾“çš„æ•°æ®
    wire spi_send_done; // spiä¼ å®Œä¸?ä¸ªå­—èŠ‚ä¸ºé«?
    reg dc_in; // spi_masterçš„dc_in
    wire reset=!reset_n; // ä¸ºä»€ä¹ˆä¸æ˜¯reset_regã€‚ã?‚ã??
    
    // ä¸ä»…äº§ç”Ÿ1MHzçš„æ—¶é’Ÿï¼Œè¿˜å®ç°spiçš„misoèµ·å§‹ä¿¡å·ä¸ºspi_send
    spi_master spi_master 
    (
        .sck    (sck), // éå·¥ä½œçš„æ—¶å?™æ˜¯é«˜ç”µå¹³ï¼Œå·¥ä½œå†å˜1MHz
        .miso   (miso),
        .cs     (cs), // ç‰‡é??
        .rst    (1),
        .spi_send   (spi_send), // å¯åŠ¨ä¿¡å·
        .spi_data_out   (spi_data_out), // å¾…ä¼ æ•°æ®
        .spi_send_done  (spi_send_done), // ä¼ è¾“å®Œæˆ
        .clk    (clk), // 100MHz
        .dc_in  (dc_in), // 
        .dc_out (dc), // å½“csä¸ºä½æ—¶ä¸ºdc_in,è¦ä¸ç„¶ä¼ é€æŒ‡ä»?
        .sck_reg (sck_reg) // 1MHz clk é©¬ä¸åœè¹„å?
    ); // æ€ä¹ˆå°‘äº†ä¸ªmosiå•Šã?‚ã?‚ã??
    
    wire spi_send_init;
    wire [7:0]spi_data_init;
    wire dc_init;
    wire init_done;
    
    oled_init oled_init
    (
        .send_done  (spi_send_done), // from spi_master
        .spi_send   (spi_send_init),
        .spi_data   (spi_data_init),
        .clk        (sck_reg), // from spi_master
        .init_done  (init_done),
        .dc         (dc_init), 
        .reset      (reset) // !reset_n
    );
    
    wire spi_send_write;
    wire [7:0]spi_data_write;
    wire dc_write;
    wire write_done;
    reg [47:0]write_data;
    reg [7:0]set_pos_x,set_pos_y;
    reg write_start;
    
    oled_write_data oled_write_data(
        .send_done  (spi_send_done), // from spi_master
        .spi_send   (spi_send_write),
        .spi_data   (spi_data_write),
        .clk        (sck_reg), // from spi_master
        .dc         (dc_write),
        .write_start(write_start),
        .write_done (write_done),
        .write_data (write_data),
        .set_pos_x  (set_pos_x),
        .set_pos_y  (set_pos_y),
        .reset  (reset) // !reset_n
    );    
    
    wire spi_send_clear;
    wire [7:0]spi_data_clear;
    wire dc_clear;
    reg clear_start;
    wire clear_done;    

    oled_clear oled_clear
    (
        .send_done  (spi_send_done), // from spi_master
        .spi_send   (spi_send_clear),
        .spi_data   (spi_data_clear),
        .clk        (sck_reg), // from spi_master
        .dc         (dc_clear),
        .clear_start(clear_start),
        .clear_done (clear_done),
        .reset  (reset) // !reset_n
    );
    


    // æ•°æ®ï¼Œé«˜ä½æ˜¯å›¾åƒçš„å·¦è¾¹ï¼Œæ¯ä¸€ä¸ªå­—èŠ‚çš„æ¯”ç‰¹ä»ä¸‹å¾?ä¸Šç 
    localparam  X=48'h00_63_14_08_14_63,   // X
                I=48'h00_00_41_7F_41_00,   // I
                L=48'h00_7F_40_40_40_40,   // L
                N=48'h00_7F_04_08_10_7F,   // N
                H=48'h00_7F_08_08_08_7F,   // H
                E=48'h00_7F_49_49_49_49,   // E
                O=48'h00_3E_41_41_41_3E,   // O
                F=48'h00_7F_09_09_09_09,   // F
                P=48'h00_7F_09_09_09_06,   // P
                G=48'h00_3E_41_49_49_39,   // G
                A=48'h00_7C_0A_09_0A_7C;   // A
    
    reg [5:0]cur_st,nxt_st;
    initial begin 
        cur_st=0;
        nxt_st=0;
    end
    always@(posedge sck_reg)
        if(reset) 
            cur_st<=0;
        else 
            cur_st<=nxt_st;
    always@(*)
    begin
        nxt_st=cur_st;
        case(cur_st) // ä»?ä¹ˆä»€ä¹ˆdoneå°±æ˜¯çŠ¶æ?åˆ‡æ¢çš„ä¿¡å·
            0:if(init_done)     nxt_st=1;
            1:if(clear_done)    nxt_st=nxt_st+1;
            2:if(write_done)    nxt_st=nxt_st+1;
            3:if(write_done)    nxt_st=nxt_st+1;
            4:if(write_done)    nxt_st=nxt_st+1;
            5:if(write_done)    nxt_st=nxt_st+1;
            6:if(write_done)    nxt_st=nxt_st+1;
            7:if(write_done)    nxt_st=nxt_st+1;
            8:if(write_done)    nxt_st=nxt_st+1;
            9:if(write_done)    nxt_st=nxt_st+1;
            10:if(write_done)    nxt_st=nxt_st+1;
            11:nxt_st=11;
            default:nxt_st=0;
        endcase
    end
    
    /*always@(posedge clk)
        if(reset)         write_start<=0;
        else if(cur_st>0) write_start<=1;*/
     
    always@(*) begin
        if(reset) begin
            set_pos_x=0;
            set_pos_y=0;
            write_data=0;
            write_start=0;
        end
        else begin
            case(cur_st)
                2: begin
                    set_pos_x=30;
                    set_pos_y=3;
                    write_data=H;
                    write_start=1;
                end
                3: begin
                    set_pos_x=36;
                    set_pos_y=3;
                    write_data=E;
                end
                4: begin
                    set_pos_x=42;
                    set_pos_y=3;
                    write_data=L;
                end
                5: begin
                    set_pos_x=48;
                    set_pos_y=3;
                    write_data=L;
                end
                6: begin
                    set_pos_x=54;
                    set_pos_y=3;
                    write_data=O;
                end
                7: begin
                    set_pos_x=60;
                    set_pos_y=4;
                    write_data=F;
                end
				8: begin
                    set_pos_x=66;
                    set_pos_y=4;
                    write_data=P;
                end    
				9: begin
                    set_pos_x=72;
                    set_pos_y=4;
                    write_data=G;
                end    
				10: begin
                    set_pos_x=78;
                    set_pos_y=4;
                    write_data=A;
                end                                              
                default: begin
                    set_pos_x=90;
                    set_pos_y=3;
                    write_data=X;
                    write_start=0;
                end
            endcase
        end
    end

    // clear_start
    always@(*)
        if(reset) clear_start=0;
        else if(cur_st==1) clear_start=1;
        else clear_start=0;
    
    // dc_in
    always@(*)
        if(reset)   dc_in=0;
        else if(cur_st==0)  dc_in=dc_init;
        else if(cur_st==1)  dc_in=dc_clear;
        else if(cur_st==7 | cur_st==8 | cur_st==9 | cur_st==10 | cur_st==2 | cur_st==3 | cur_st==4 | cur_st==5 | cur_st==6 )  dc_in=dc_write;
        else if(cur_st==11)  dc_in=0;
        else dc_in=0;
    
    // spi_data_out
    always@(*)
        if(reset)   spi_data_out=0;
        else if(cur_st==0)  spi_data_out=spi_data_init;
        else if(cur_st==1)  spi_data_out=spi_data_clear;
        else if(cur_st==7 | cur_st==8 | cur_st==9 | cur_st==10 | cur_st==2 | cur_st==3 | cur_st==4 | cur_st==5 | cur_st==6)  spi_data_out=spi_data_write;
        else if(cur_st==11)  spi_data_out=0;
        else spi_data_out=write_data;
    
    // spi_send
    always@(*)
        if(reset) spi_send=0;
        else if(cur_st==0) spi_send=spi_send_init;
        else if(cur_st==1) spi_send=spi_send_clear;
        else if(cur_st==7 | cur_st==8 | cur_st==9 | cur_st==10 | cur_st==2 | cur_st==3 | cur_st==4 | cur_st==5 | cur_st==6) spi_send=spi_send_write;
        else if(cur_st==11) spi_send=0;
    
endmodule
    