/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Mar 14 11:46:11 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AIF_WB_SAT_ANA_U1_0_H__
#define BCHP_AIF_WB_SAT_ANA_U1_0_H__

/***************************************************************************
 *AIF_WB_SAT_ANA_U1_0 - 0 ANA WBADC Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0       0x000b1000 /* adc_cntl0 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1       0x000b1004 /* adc_cntl1 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2       0x000b1008 /* adc_cntl2 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3       0x000b100c /* adc_cntl3 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0   0x000b1010 /* dpm_cntl0 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0   0x000b1014 /* dpm_cntl1 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0 0x000b1018 /* dpm_pll_cntl0 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL1_IN0 0x000b101c /* dpm_pll_cntl1 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL2_IN0 0x000b1020 /* dpm_pll_cntl2 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0  0x000b1024 /* rffe_cntl0 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL1_IN0  0x000b1028 /* rffe_cntl1 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0 0x000b102c /* wbadc_cal_cntl */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0 0x000b1030 /* wbadc_sys_cntl */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0 0x000b103c /* wbadc_timing_cntl1 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0 0x000b1038 /* wbadc_timing_cntl */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0 0x000b1034 /* wbadc_top_cntl */
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0    0x000b1040 /* clk_ctrl_in0 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_PGA_GAIN_IN0    0x000b1044 /* pga_gain_in0 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_SW_SPARE0       0x000b1048 /* sw_spare0 */
#define BCHP_AIF_WB_SAT_ANA_U1_0_SW_SPARE1       0x000b104c /* sw_spare1 */

/***************************************************************************
 *ADC_CNTL0 - adc_cntl0
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Full_Scale_Control [31:30] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Full_Scale_Control_MASK 0xc0000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Full_Scale_Control_SHIFT 30
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Full_Scale_Control_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Reserved_adc_cntl0_29_24 [29:24] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Reserved_adc_cntl0_29_24_MASK 0x3f000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Reserved_adc_cntl0_29_24_SHIFT 24
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Reserved_adc_cntl0_29_24_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Digisum1_Output_Format_MSB_bit [23:23] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Digisum1_Output_Format_MSB_bit_MASK 0x00800000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Digisum1_Output_Format_MSB_bit_SHIFT 23
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Digisum1_Output_Format_MSB_bit_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Flash_input_timing_adjust_control [22:22] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Flash_input_timing_adjust_control_MASK 0x00400000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Flash_input_timing_adjust_control_SHIFT 22
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Flash_input_timing_adjust_control_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: MDAC3_input_timing_adjust_control [21:21] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC3_input_timing_adjust_control_MASK 0x00200000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC3_input_timing_adjust_control_SHIFT 21
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC3_input_timing_adjust_control_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: MDAC2_input_timing_adjust_control [20:20] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC2_input_timing_adjust_control_MASK 0x00100000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC2_input_timing_adjust_control_SHIFT 20
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC2_input_timing_adjust_control_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: MDAC1_input_timing_adjust_control [19:19] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC1_input_timing_adjust_control_MASK 0x00080000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC1_input_timing_adjust_control_SHIFT 19
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC1_input_timing_adjust_control_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Flash_input_sampling_edge_selection [18:18] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Flash_input_sampling_edge_selection_MASK 0x00040000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Flash_input_sampling_edge_selection_SHIFT 18
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Flash_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: MDAC3_input_sampling_edge_selection [17:17] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC3_input_sampling_edge_selection_MASK 0x00020000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC3_input_sampling_edge_selection_SHIFT 17
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC3_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: MDAC2_input_sampling_edge_selection [16:16] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC2_input_sampling_edge_selection_MASK 0x00010000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC2_input_sampling_edge_selection_SHIFT 16
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC2_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: MDAC1_input_sampling_edge_selection [15:15] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC1_input_sampling_edge_selection_MASK 0x00008000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC1_input_sampling_edge_selection_SHIFT 15
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_MDAC1_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Saturation_bypass [14:14] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Saturation_bypass_MASK  0x00004000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Saturation_bypass_SHIFT 14
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Saturation_bypass_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Digisum1_Output_Format_LSB_bit [13:13] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Digisum1_Output_Format_LSB_bit_MASK 0x00002000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Digisum1_Output_Format_LSB_bit_SHIFT 13
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Digisum1_Output_Format_LSB_bit_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Demux_enable [12:12] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Demux_enable_MASK       0x00001000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Demux_enable_SHIFT      12
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Demux_enable_DEFAULT    0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Invert_half_speed_output_clock_phase [11:11] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Invert_half_speed_output_clock_phase_MASK 0x00000800
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Invert_half_speed_output_clock_phase_SHIFT 11
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Invert_half_speed_output_clock_phase_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: LFSR_mode [10:10] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_LFSR_mode_MASK          0x00000400
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_LFSR_mode_SHIFT         10
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_LFSR_mode_DEFAULT       0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Reserved_adc_cntl0_9 [09:09] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Reserved_adc_cntl0_9_MASK 0x00000200
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Reserved_adc_cntl0_9_SHIFT 9
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Reserved_adc_cntl0_9_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Digisum_output_bit_width [08:08] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Digisum_output_bit_width_MASK 0x00000100
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Digisum_output_bit_width_SHIFT 8
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Digisum_output_bit_width_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Reserved_adc_cntl0_7_4 [07:04] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Reserved_adc_cntl0_7_4_MASK 0x000000f0
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Reserved_adc_cntl0_7_4_SHIFT 4
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Reserved_adc_cntl0_7_4_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Data_mask_control [03:02] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Data_mask_control_MASK  0x0000000c
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Data_mask_control_SHIFT 2
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Data_mask_control_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Output_data_format [01:01] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Output_data_format_MASK 0x00000002
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Output_data_format_SHIFT 1
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Output_data_format_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL0 :: Invert_full_speed_output_clock_phase [00:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Invert_full_speed_output_clock_phase_MASK 0x00000001
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Invert_full_speed_output_clock_phase_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL0_Invert_full_speed_output_clock_phase_DEFAULT 0x00000000

/***************************************************************************
 *ADC_CNTL1 - adc_cntl1
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: AMP_cm_cntl [31:30] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_AMP_cm_cntl_MASK        0xc0000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_AMP_cm_cntl_SHIFT       30
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_AMP_cm_cntl_DEFAULT     0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: Flash6_LP_AMP_Power [29:27] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Flash6_LP_AMP_Power_MASK 0x38000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Flash6_LP_AMP_Power_SHIFT 27
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Flash6_LP_AMP_Power_DEFAULT 0x00000003

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: Vcmi_Control [26:24] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Vcmi_Control_MASK       0x07000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Vcmi_Control_SHIFT      24
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Vcmi_Control_DEFAULT    0x00000003

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: MDAC2_AMP_Power [23:21] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_MDAC2_AMP_Power_MASK    0x00e00000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_MDAC2_AMP_Power_SHIFT   21
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_MDAC2_AMP_Power_DEFAULT 0x00000003

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: MDAC1_AMP_Power [20:18] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_MDAC1_AMP_Power_MASK    0x001c0000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_MDAC1_AMP_Power_SHIFT   18
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_MDAC1_AMP_Power_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: SHA_Power [17:15] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_SHA_Power_MASK          0x00038000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_SHA_Power_SHIFT         15
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_SHA_Power_DEFAULT       0x00000003

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: BUF_Power [14:12] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_BUF_Power_MASK          0x00007000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_BUF_Power_SHIFT         12
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_BUF_Power_DEFAULT       0x00000003

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: VCOM_Buffer_Power [11:10] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_VCOM_Buffer_Power_MASK  0x00000c00
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_VCOM_Buffer_Power_SHIFT 10
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_VCOM_Buffer_Power_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: REFGEN_refb_block [09:08] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_REFGEN_refb_block_MASK  0x00000300
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_REFGEN_refb_block_SHIFT 8
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_REFGEN_refb_block_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: REFGEN_reft_block [07:06] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_REFGEN_reft_block_MASK  0x000000c0
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_REFGEN_reft_block_SHIFT 6
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_REFGEN_reft_block_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: Iref_MDAC2_flash3 [05:04] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Iref_MDAC2_flash3_MASK  0x00000030
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Iref_MDAC2_flash3_SHIFT 4
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Iref_MDAC2_flash3_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: Iref_MDAC1_flash3 [03:02] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Iref_MDAC1_flash3_MASK  0x0000000c
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Iref_MDAC1_flash3_SHIFT 2
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Iref_MDAC1_flash3_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL1 :: Iref_for_RFFE [01:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Iref_for_RFFE_MASK      0x00000003
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Iref_for_RFFE_SHIFT     0
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL1_Iref_for_RFFE_DEFAULT   0x00000001

/***************************************************************************
 *ADC_CNTL2 - adc_cntl2
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: FLASH6_Tcntl [31:30] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_FLASH6_Tcntl_MASK       0xc0000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_FLASH6_Tcntl_SHIFT      30
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_FLASH6_Tcntl_DEFAULT    0x00000003

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: MDAC23_Tcntl [29:28] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_MDAC23_Tcntl_MASK       0x30000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_MDAC23_Tcntl_SHIFT      28
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_MDAC23_Tcntl_DEFAULT    0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: Vcom_ext_voltage [27:26] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Vcom_ext_voltage_MASK   0x0c000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Vcom_ext_voltage_SHIFT  26
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Vcom_ext_voltage_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: Dvdd15_common_control [25:24] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Dvdd15_common_control_MASK 0x03000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Dvdd15_common_control_SHIFT 24
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Dvdd15_common_control_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: LDO_DVDD15_DVSS_VOLTAGE [23:22] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_LDO_DVDD15_DVSS_VOLTAGE_MASK 0x00c00000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_LDO_DVDD15_DVSS_VOLTAGE_SHIFT 22
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_LDO_DVDD15_DVSS_VOLTAGE_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: Test_port_selection [21:19] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Test_port_selection_MASK 0x00380000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Test_port_selection_SHIFT 19
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Test_port_selection_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: Clock_level_shifter_bias_control [18:18] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Clock_level_shifter_bias_control_MASK 0x00040000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Clock_level_shifter_bias_control_SHIFT 18
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Clock_level_shifter_bias_control_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: MDAC1_Tcntl [17:16] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_MDAC1_Tcntl_MASK        0x00030000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_MDAC1_Tcntl_SHIFT       16
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_MDAC1_Tcntl_DEFAULT     0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: Non_overlap_timing_control [15:13] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Non_overlap_timing_control_MASK 0x0000e000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Non_overlap_timing_control_SHIFT 13
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Non_overlap_timing_control_DEFAULT 0x00000004

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: Increase_pcasc_voltage [12:11] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Increase_pcasc_voltage_MASK 0x00001800
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Increase_pcasc_voltage_SHIFT 11
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Increase_pcasc_voltage_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: Increase_cmi_voltage [10:09] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Increase_cmi_voltage_MASK 0x00000600
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Increase_cmi_voltage_SHIFT 9
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_Increase_cmi_voltage_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: LDO_DVDD_reference_current [08:06] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_LDO_DVDD_reference_current_MASK 0x000001c0
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_LDO_DVDD_reference_current_SHIFT 6
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_LDO_DVDD_reference_current_DEFAULT 0x00000003

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: AMP_BIAS_VCM_current [05:03] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_AMP_BIAS_VCM_current_MASK 0x00000038
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_AMP_BIAS_VCM_current_SHIFT 3
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_AMP_BIAS_VCM_current_DEFAULT 0x00000003

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL2 :: I_Ambias_Cmi [02:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_I_Ambias_Cmi_MASK       0x00000007
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_I_Ambias_Cmi_SHIFT      0
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL2_I_Ambias_Cmi_DEFAULT    0x00000003

/***************************************************************************
 *ADC_CNTL3 - adc_cntl3
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: Reserved_adc_cntl3_31_29 [31:29] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_Reserved_adc_cntl3_31_29_MASK 0xe0000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_Reserved_adc_cntl3_31_29_SHIFT 29
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_Reserved_adc_cntl3_31_29_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: MDAC1_PNGEN_resetb [28:28] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_MDAC1_PNGEN_resetb_MASK 0x10000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_MDAC1_PNGEN_resetb_SHIFT 28
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_MDAC1_PNGEN_resetb_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: MDAC2_PNGEN_resetb [27:27] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_MDAC2_PNGEN_resetb_MASK 0x08000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_MDAC2_PNGEN_resetb_SHIFT 27
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_MDAC2_PNGEN_resetb_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: Reserved_adc_cntl3_26 [26:26] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_Reserved_adc_cntl3_26_MASK 0x04000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_Reserved_adc_cntl3_26_SHIFT 26
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_Reserved_adc_cntl3_26_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: AMP_Pcmi_cntl [25:24] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_AMP_Pcmi_cntl_MASK      0x03000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_AMP_Pcmi_cntl_SHIFT     24
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_AMP_Pcmi_cntl_DEFAULT   0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: FLASH3_preamp_rst_sw_disable [23:23] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_FLASH3_preamp_rst_sw_disable_MASK 0x00800000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_FLASH3_preamp_rst_sw_disable_SHIFT 23
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_FLASH3_preamp_rst_sw_disable_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: CLKGEN_p0L_lead_cntl [22:21] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_CLKGEN_p0L_lead_cntl_MASK 0x00600000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_CLKGEN_p0L_lead_cntl_SHIFT 21
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_CLKGEN_p0L_lead_cntl_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: CLKGEN_p0_delay_cntl [20:19] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_CLKGEN_p0_delay_cntl_MASK 0x00180000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_CLKGEN_p0_delay_cntl_SHIFT 19
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_CLKGEN_p0_delay_cntl_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: BUF_Vds_cntl [18:17] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_BUF_Vds_cntl_MASK       0x00060000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_BUF_Vds_cntl_SHIFT      17
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_BUF_Vds_cntl_DEFAULT    0x00000002

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: D2C_Power [16:14] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_D2C_Power_MASK          0x0001c000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_D2C_Power_SHIFT         14
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_D2C_Power_DEFAULT       0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: Gain_Calibration_MDAC2_enable [13:13] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_Gain_Calibration_MDAC2_enable_MASK 0x00002000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_Gain_Calibration_MDAC2_enable_SHIFT 13
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_Gain_Calibration_MDAC2_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: Gain_Calibration_MDAC1_enable [12:12] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_Gain_Calibration_MDAC1_enable_MASK 0x00001000
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_Gain_Calibration_MDAC1_enable_SHIFT 12
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_Gain_Calibration_MDAC1_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: MDAC2_cal_overide_value [11:06] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_MDAC2_cal_overide_value_MASK 0x00000fc0
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_MDAC2_cal_overide_value_SHIFT 6
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_MDAC2_cal_overide_value_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: ADC_CNTL3 :: MDAC1_cal_overide_value [05:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_MDAC1_cal_overide_value_MASK 0x0000003f
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_MDAC1_cal_overide_value_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_ADC_CNTL3_MDAC1_cal_overide_value_DEFAULT 0x00000000

/***************************************************************************
 *DPM_CNTL0_IN0 - dpm_cntl0
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: DPM_CNTL0_IN0 :: i_ampl_cntl_shaper_27_0 [31:04] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_i_ampl_cntl_shaper_27_0_MASK 0xfffffff0
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_i_ampl_cntl_shaper_27_0_SHIFT 4
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_i_ampl_cntl_shaper_27_0_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_CNTL0_IN0 :: i_reset_shaper [03:03] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_i_reset_shaper_MASK 0x00000008
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_i_reset_shaper_SHIFT 3
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_i_reset_shaper_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_CNTL0_IN0 :: pd_shaper_0p5_1 [02:02] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_pd_shaper_0p5_1_MASK 0x00000004
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_pd_shaper_0p5_1_SHIFT 2
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_pd_shaper_0p5_1_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: DPM_CNTL0_IN0 :: pd_shaper_1_2 [01:01] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_pd_shaper_1_2_MASK  0x00000002
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_pd_shaper_1_2_SHIFT 1
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_pd_shaper_1_2_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: DPM_CNTL0_IN0 :: pd_shaper_2_4 [00:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_pd_shaper_2_4_MASK  0x00000001
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_pd_shaper_2_4_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL0_IN0_pd_shaper_2_4_DEFAULT 0x00000001

/***************************************************************************
 *DPM_CNTL1_IN0 - dpm_cntl1
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: DPM_CNTL1_IN0 :: Reserved_bit_31_17 [31:17] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0_Reserved_bit_31_17_MASK 0xfffe0000
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0_Reserved_bit_31_17_SHIFT 17
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0_Reserved_bit_31_17_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_CNTL1_IN0 :: i_pll_ctrl_39_32 [16:09] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0_i_pll_ctrl_39_32_MASK 0x0001fe00
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0_i_pll_ctrl_39_32_SHIFT 9
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0_i_pll_ctrl_39_32_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_CNTL1_IN0 :: spare_bit_8 [08:08] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0_spare_bit_8_MASK    0x00000100
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0_spare_bit_8_SHIFT   8
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0_spare_bit_8_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_CNTL1_IN0 :: i_ampl_cntl_shaper_35_28 [07:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0_i_ampl_cntl_shaper_35_28_MASK 0x000000ff
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0_i_ampl_cntl_shaper_35_28_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_CNTL1_IN0_i_ampl_cntl_shaper_35_28_DEFAULT 0x00000000

/***************************************************************************
 *DPM_PLL_CNTL0_IN0 - dpm_pll_cntl0
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL0_IN0 :: Reserved_bit31_28 [31:28] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_Reserved_bit31_28_MASK 0xf0000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_Reserved_bit31_28_SHIFT 28
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_Reserved_bit31_28_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL0_IN0 :: i_spare_4_0 [27:23] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_spare_4_0_MASK 0x0f800000
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_spare_4_0_SHIFT 23
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_spare_4_0_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL0_IN0 :: i_testout1 [22:22] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_testout1_MASK 0x00400000
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_testout1_SHIFT 22
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_testout1_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL0_IN0 :: i_test_pll_sel_3_0 [21:18] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_test_pll_sel_3_0_MASK 0x003c0000
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_test_pll_sel_3_0_SHIFT 18
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_test_pll_sel_3_0_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL0_IN0 :: i_test_pll_en [17:17] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_test_pll_en_MASK 0x00020000
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_test_pll_en_SHIFT 17
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_test_pll_en_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL0_IN0 :: i_p1div_3_0 [16:13] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_p1div_3_0_MASK 0x0001e000
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_p1div_3_0_SHIFT 13
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_p1div_3_0_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL0_IN0 :: i_ndiv_int_8_0 [12:04] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_ndiv_int_8_0_MASK 0x00001ff0
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_ndiv_int_8_0_SHIFT 4
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_ndiv_int_8_0_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL0_IN0 :: i_ndiv_mode_1_0 [03:02] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_ndiv_mode_1_0_MASK 0x0000000c
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_ndiv_mode_1_0_SHIFT 2
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_ndiv_mode_1_0_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL0_IN0 :: i_areset_pll [01:01] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_areset_pll_MASK 0x00000002
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_areset_pll_SHIFT 1
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_areset_pll_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL0_IN0 :: i_pwrdn_pll [00:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_pwrdn_pll_MASK 0x00000001
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_pwrdn_pll_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL0_IN0_i_pwrdn_pll_DEFAULT 0x00000001

/***************************************************************************
 *DPM_PLL_CNTL1_IN0 - dpm_pll_cntl1
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL1_IN0 :: i_clk_sel [31:31] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL1_IN0_i_clk_sel_MASK  0x80000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL1_IN0_i_clk_sel_SHIFT 31
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL1_IN0_i_clk_sel_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL1_IN0 :: i_pll_ctrl_30_0 [30:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL1_IN0_i_pll_ctrl_30_0_MASK 0x7fffffff
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL1_IN0_i_pll_ctrl_30_0_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL1_IN0_i_pll_ctrl_30_0_DEFAULT 0x00000000

/***************************************************************************
 *DPM_PLL_CNTL2_IN0 - dpm_pll_cntl2
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL2_IN0 :: Reserved_bit_31_24 [31:24] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL2_IN0_Reserved_bit_31_24_MASK 0xff000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL2_IN0_Reserved_bit_31_24_SHIFT 24
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL2_IN0_Reserved_bit_31_24_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: DPM_PLL_CNTL2_IN0 :: i_ndiv_frac_23_0 [23:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL2_IN0_i_ndiv_frac_23_0_MASK 0x00ffffff
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL2_IN0_i_ndiv_frac_23_0_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_DPM_PLL_CNTL2_IN0_i_ndiv_frac_23_0_DEFAULT 0x00000000

/***************************************************************************
 *RFFE_CNTL0_IN0 - rffe_cntl0
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: RFFE_CNTL0_IN0 :: Reserved_bit_31_7 [31:07] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0_Reserved_bit_31_7_MASK 0xffffff80
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0_Reserved_bit_31_7_SHIFT 7
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0_Reserved_bit_31_7_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: RFFE_CNTL0_IN0 :: i_bias_cntrl_p_2_0 [06:04] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0_i_bias_cntrl_p_2_0_MASK 0x00000070
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0_i_bias_cntrl_p_2_0_SHIFT 4
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0_i_bias_cntrl_p_2_0_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: RFFE_CNTL0_IN0 :: i_bias_cntrl_n_2_0 [03:01] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0_i_bias_cntrl_n_2_0_MASK 0x0000000e
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0_i_bias_cntrl_n_2_0_SHIFT 1
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0_i_bias_cntrl_n_2_0_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: RFFE_CNTL0_IN0 :: ADC_BUFFER_power_down [00:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0_ADC_BUFFER_power_down_MASK 0x00000001
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0_ADC_BUFFER_power_down_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL0_IN0_ADC_BUFFER_power_down_DEFAULT 0x00000001

/***************************************************************************
 *RFFE_CNTL1_IN0 - rffe_cntl1
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: RFFE_CNTL1_IN0 :: rffe_cntl1_0_31 [31:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL1_IN0_rffe_cntl1_0_31_MASK 0xffffffff
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL1_IN0_rffe_cntl1_0_31_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_RFFE_CNTL1_IN0_rffe_cntl1_0_31_DEFAULT 0x00000000

/***************************************************************************
 *WBADC_CAL_CNTL_IN0 - wbadc_cal_cntl
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: WBADC_CAL_CNTL_IN0 :: MDAC_EQU_ENABLE_ADC3 [31:31] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC_EQU_ENABLE_ADC3_MASK 0x80000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC_EQU_ENABLE_ADC3_SHIFT 31
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC_EQU_ENABLE_ADC3_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_CAL_CNTL_IN0 :: MDAC_EQU_ENABLE_ADC2 [30:30] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC_EQU_ENABLE_ADC2_MASK 0x40000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC_EQU_ENABLE_ADC2_SHIFT 30
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC_EQU_ENABLE_ADC2_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_CAL_CNTL_IN0 :: MDAC_EQU_ENABLE_ADC1 [29:29] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC_EQU_ENABLE_ADC1_MASK 0x20000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC_EQU_ENABLE_ADC1_SHIFT 29
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC_EQU_ENABLE_ADC1_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_CAL_CNTL_IN0 :: MDAC_EQU_ENABLE_ADC0 [28:28] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC_EQU_ENABLE_ADC0_MASK 0x10000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC_EQU_ENABLE_ADC0_SHIFT 28
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC_EQU_ENABLE_ADC0_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_CAL_CNTL_IN0 :: Reserved_wbadc_cal_cntl_27_20 [27:20] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_Reserved_wbadc_cal_cntl_27_20_MASK 0x0ff00000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_Reserved_wbadc_cal_cntl_27_20_SHIFT 20
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_Reserved_wbadc_cal_cntl_27_20_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_CAL_CNTL_IN0 :: BIAS_EXT_R_CNTL [19:16] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_BIAS_EXT_R_CNTL_MASK 0x000f0000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_BIAS_EXT_R_CNTL_SHIFT 16
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_BIAS_EXT_R_CNTL_DEFAULT 0x00000008

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_CAL_CNTL_IN0 :: SET_SHA_OUTPUT_TO_ZERO [15:15] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_SET_SHA_OUTPUT_TO_ZERO_MASK 0x00008000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_SET_SHA_OUTPUT_TO_ZERO_SHIFT 15
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_SET_SHA_OUTPUT_TO_ZERO_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_CAL_CNTL_IN0 :: Reserved_wbadc_cal_cntl_14_10 [14:10] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_Reserved_wbadc_cal_cntl_14_10_MASK 0x00007c00
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_Reserved_wbadc_cal_cntl_14_10_SHIFT 10
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_Reserved_wbadc_cal_cntl_14_10_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_CAL_CNTL_IN0 :: MDAC2_Amp_Zero_ena [09:09] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC2_Amp_Zero_ena_MASK 0x00000200
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC2_Amp_Zero_ena_SHIFT 9
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC2_Amp_Zero_ena_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_CAL_CNTL_IN0 :: MDAC2_EQU_CAL_CNTL [08:05] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC2_EQU_CAL_CNTL_MASK 0x000001e0
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC2_EQU_CAL_CNTL_SHIFT 5
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC2_EQU_CAL_CNTL_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_CAL_CNTL_IN0 :: MDAC1_Amp_Zero_ena [04:04] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC1_Amp_Zero_ena_MASK 0x00000010
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC1_Amp_Zero_ena_SHIFT 4
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC1_Amp_Zero_ena_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_CAL_CNTL_IN0 :: MDAC1_EQU_CAL_CNTL [03:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC1_EQU_CAL_CNTL_MASK 0x0000000f
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC1_EQU_CAL_CNTL_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_CAL_CNTL_IN0_MDAC1_EQU_CAL_CNTL_DEFAULT 0x00000000

/***************************************************************************
 *WBADC_SYS_CNTL_IN0 - wbadc_sys_cntl
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: Reserved_wbadc_sys_cntl_31 [31:31] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_Reserved_wbadc_sys_cntl_31_MASK 0x80000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_Reserved_wbadc_sys_cntl_31_SHIFT 31
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_Reserved_wbadc_sys_cntl_31_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: ADC3_Phase_Control [30:28] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC3_Phase_Control_MASK 0x70000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC3_Phase_Control_SHIFT 28
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC3_Phase_Control_DEFAULT 0x00000003

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: ADC2_Phase_Control [27:25] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC2_Phase_Control_MASK 0x0e000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC2_Phase_Control_SHIFT 25
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC2_Phase_Control_DEFAULT 0x00000002

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: ADC1_Phase_Control [24:22] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC1_Phase_Control_MASK 0x01c00000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC1_Phase_Control_SHIFT 22
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC1_Phase_Control_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: ADC0_Phase_Control [21:19] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC0_Phase_Control_MASK 0x00380000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC0_Phase_Control_SHIFT 19
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC0_Phase_Control_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: Resetb_digisum [18:18] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_Resetb_digisum_MASK 0x00040000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_Resetb_digisum_SHIFT 18
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_Resetb_digisum_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: Reserved_wbadc_sys_cntl_17_16 [17:16] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_Reserved_wbadc_sys_cntl_17_16_MASK 0x00030000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_Reserved_wbadc_sys_cntl_17_16_SHIFT 16
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_Reserved_wbadc_sys_cntl_17_16_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: ADC3_testport_enable [15:15] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC3_testport_enable_MASK 0x00008000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC3_testport_enable_SHIFT 15
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC3_testport_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: ADC2_testport_enable [14:14] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC2_testport_enable_MASK 0x00004000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC2_testport_enable_SHIFT 14
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC2_testport_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: ADC1_testport_enable [13:13] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC1_testport_enable_MASK 0x00002000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC1_testport_enable_SHIFT 13
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC1_testport_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: ADC0_testport_enable [12:12] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC0_testport_enable_MASK 0x00001000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC0_testport_enable_SHIFT 12
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC0_testport_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: WBADC_TestPort_Enable [11:11] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_WBADC_TestPort_Enable_MASK 0x00000800
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_WBADC_TestPort_Enable_SHIFT 11
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_WBADC_TestPort_Enable_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: WBADC_clock_gen_resetb [10:10] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_WBADC_clock_gen_resetb_MASK 0x00000400
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_WBADC_clock_gen_resetb_SHIFT 10
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_WBADC_clock_gen_resetb_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: Reserved_wbadc_sys_cntl_9_1 [09:01] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_Reserved_wbadc_sys_cntl_9_1_MASK 0x000003fe
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_Reserved_wbadc_sys_cntl_9_1_SHIFT 1
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_Reserved_wbadc_sys_cntl_9_1_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_SYS_CNTL_IN0 :: ADC_Power_Up [00:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC_Power_Up_MASK 0x00000001
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC_Power_Up_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_SYS_CNTL_IN0_ADC_Power_Up_DEFAULT 0x00000000

/***************************************************************************
 *WBADC_TIMING_CNTL1_IN0 - wbadc_timing_cntl1
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL1_IN0 :: ADC3_adelay_fine_latch [31:31] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_ADC3_adelay_fine_latch_MASK 0x80000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_ADC3_adelay_fine_latch_SHIFT 31
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_ADC3_adelay_fine_latch_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL1_IN0 :: wbadc_timing_cntl1_30_29 [30:29] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_wbadc_timing_cntl1_30_29_MASK 0x60000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_wbadc_timing_cntl1_30_29_SHIFT 29
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_wbadc_timing_cntl1_30_29_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL1_IN0 :: CLK_TIMING_CNTL_FINE_ADC3 [28:24] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_CLK_TIMING_CNTL_FINE_ADC3_MASK 0x1f000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_CLK_TIMING_CNTL_FINE_ADC3_SHIFT 24
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_CLK_TIMING_CNTL_FINE_ADC3_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL1_IN0 :: ADC2_adelay_fine_latch [23:23] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_ADC2_adelay_fine_latch_MASK 0x00800000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_ADC2_adelay_fine_latch_SHIFT 23
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_ADC2_adelay_fine_latch_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL1_IN0 :: wbadc_timing_cntl1_22_21 [22:21] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_wbadc_timing_cntl1_22_21_MASK 0x00600000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_wbadc_timing_cntl1_22_21_SHIFT 21
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_wbadc_timing_cntl1_22_21_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL1_IN0 :: CLK_TIMING_CNTL_FINE_ADC2 [20:16] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_CLK_TIMING_CNTL_FINE_ADC2_MASK 0x001f0000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_CLK_TIMING_CNTL_FINE_ADC2_SHIFT 16
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_CLK_TIMING_CNTL_FINE_ADC2_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL1_IN0 :: ADC1_adelay_fine_latch [15:15] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_ADC1_adelay_fine_latch_MASK 0x00008000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_ADC1_adelay_fine_latch_SHIFT 15
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_ADC1_adelay_fine_latch_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL1_IN0 :: wbadc_timing_cntl1_14_13 [14:13] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_wbadc_timing_cntl1_14_13_MASK 0x00006000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_wbadc_timing_cntl1_14_13_SHIFT 13
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_wbadc_timing_cntl1_14_13_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL1_IN0 :: CLK_TIMING_CNTL_FINE_ADC1 [12:08] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_CLK_TIMING_CNTL_FINE_ADC1_MASK 0x00001f00
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_CLK_TIMING_CNTL_FINE_ADC1_SHIFT 8
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_CLK_TIMING_CNTL_FINE_ADC1_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL1_IN0 :: ADC0_adelay_fine_latch [07:07] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_ADC0_adelay_fine_latch_MASK 0x00000080
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_ADC0_adelay_fine_latch_SHIFT 7
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_ADC0_adelay_fine_latch_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL1_IN0 :: wbadc_timing_cntl1_6_5 [06:05] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_wbadc_timing_cntl1_6_5_MASK 0x00000060
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_wbadc_timing_cntl1_6_5_SHIFT 5
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_wbadc_timing_cntl1_6_5_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL1_IN0 :: CLK_TIMING_CNTL_FINE_ADC0 [04:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_CLK_TIMING_CNTL_FINE_ADC0_MASK 0x0000001f
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_CLK_TIMING_CNTL_FINE_ADC0_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL1_IN0_CLK_TIMING_CNTL_FINE_ADC0_DEFAULT 0x00000000

/***************************************************************************
 *WBADC_TIMING_CNTL_IN0 - wbadc_timing_cntl
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL_IN0 :: ADC3_adelay_coarse_latch [31:31] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_ADC3_adelay_coarse_latch_MASK 0x80000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_ADC3_adelay_coarse_latch_SHIFT 31
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_ADC3_adelay_coarse_latch_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL_IN0 :: CLK_TIMING_CNTL_COARSE_ADC3 [30:24] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_CLK_TIMING_CNTL_COARSE_ADC3_MASK 0x7f000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_CLK_TIMING_CNTL_COARSE_ADC3_SHIFT 24
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_CLK_TIMING_CNTL_COARSE_ADC3_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL_IN0 :: ADC2_adelay_coarse_latch [23:23] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_ADC2_adelay_coarse_latch_MASK 0x00800000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_ADC2_adelay_coarse_latch_SHIFT 23
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_ADC2_adelay_coarse_latch_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL_IN0 :: CLK_TIMING_CNTL_COARSE_ADC2 [22:16] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_CLK_TIMING_CNTL_COARSE_ADC2_MASK 0x007f0000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_CLK_TIMING_CNTL_COARSE_ADC2_SHIFT 16
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_CLK_TIMING_CNTL_COARSE_ADC2_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL_IN0 :: ADC1_adelay_coarse_latch [15:15] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_ADC1_adelay_coarse_latch_MASK 0x00008000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_ADC1_adelay_coarse_latch_SHIFT 15
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_ADC1_adelay_coarse_latch_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL_IN0 :: CLK_TIMING_CNTL_COARSE_ADC1 [14:08] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_CLK_TIMING_CNTL_COARSE_ADC1_MASK 0x00007f00
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_CLK_TIMING_CNTL_COARSE_ADC1_SHIFT 8
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_CLK_TIMING_CNTL_COARSE_ADC1_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL_IN0 :: ADC0_adelay_coarse_latch [07:07] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_ADC0_adelay_coarse_latch_MASK 0x00000080
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_ADC0_adelay_coarse_latch_SHIFT 7
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_ADC0_adelay_coarse_latch_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TIMING_CNTL_IN0 :: CLK_TIMING_CNTL_COARSE_ADC0 [06:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_CLK_TIMING_CNTL_COARSE_ADC0_MASK 0x0000007f
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_CLK_TIMING_CNTL_COARSE_ADC0_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TIMING_CNTL_IN0_CLK_TIMING_CNTL_COARSE_ADC0_DEFAULT 0x00000000

/***************************************************************************
 *WBADC_TOP_CNTL_IN0 - wbadc_top_cntl
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: Reserved_wbadc_top_cntl_31_29 [31:29] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Reserved_wbadc_top_cntl_31_29_MASK 0xe0000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Reserved_wbadc_top_cntl_31_29_SHIFT 29
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Reserved_wbadc_top_cntl_31_29_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: Rterm_cntl [28:27] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Rterm_cntl_MASK 0x18000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Rterm_cntl_SHIFT 27
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Rterm_cntl_DEFAULT 0x00000003

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: Cal_Dac_Shuffling_Clock_Freq_Cntl [26:25] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_Shuffling_Clock_Freq_Cntl_MASK 0x06000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_Shuffling_Clock_Freq_Cntl_SHIFT 25
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_Shuffling_Clock_Freq_Cntl_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: Cal_Dac_LSB_Size_Cntl [24:22] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_LSB_Size_Cntl_MASK 0x01c00000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_LSB_Size_Cntl_SHIFT 22
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_LSB_Size_Cntl_DEFAULT 0x00000005

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: Cal_Dac_MSB_input [21:17] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_MSB_input_MASK 0x003e0000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_MSB_input_SHIFT 17
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_MSB_input_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: CAL_Dac_LSB_input [16:12] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_CAL_Dac_LSB_input_MASK 0x0001f000
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_CAL_Dac_LSB_input_SHIFT 12
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_CAL_Dac_LSB_input_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: Cal_Dac_shuffling_enable [11:11] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_shuffling_enable_MASK 0x00000800
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_shuffling_enable_SHIFT 11
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_shuffling_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: Cal_Dac_shuffle_clk_enable [10:10] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_shuffle_clk_enable_MASK 0x00000400
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_shuffle_clk_enable_SHIFT 10
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_Cal_Dac_shuffle_clk_enable_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: ADC3_Cal_dac_Power_Down [09:09] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_ADC3_Cal_dac_Power_Down_MASK 0x00000200
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_ADC3_Cal_dac_Power_Down_SHIFT 9
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_ADC3_Cal_dac_Power_Down_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: ADC2_Cal_dac_Power_Down [08:08] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_ADC2_Cal_dac_Power_Down_MASK 0x00000100
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_ADC2_Cal_dac_Power_Down_SHIFT 8
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_ADC2_Cal_dac_Power_Down_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: ADC1_Cal_dac_Power_Down [07:07] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_ADC1_Cal_dac_Power_Down_MASK 0x00000080
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_ADC1_Cal_dac_Power_Down_SHIFT 7
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_ADC1_Cal_dac_Power_Down_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: ADC0_Cal_dac_Power_Down [06:06] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_ADC0_Cal_dac_Power_Down_MASK 0x00000040
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_ADC0_Cal_dac_Power_Down_SHIFT 6
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_ADC0_Cal_dac_Power_Down_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: CLK_MUX_LDO_reserved_5 [05:05] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_CLK_MUX_LDO_reserved_5_MASK 0x00000020
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_CLK_MUX_LDO_reserved_5_SHIFT 5
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_CLK_MUX_LDO_reserved_5_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: CLK_Load_Control [04:02] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_CLK_Load_Control_MASK 0x0000001c
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_CLK_Load_Control_SHIFT 2
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_CLK_Load_Control_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: WBADC_TOP_CNTL_IN0 :: CLK_MUX_LDO_reserved_1_0 [01:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_CLK_MUX_LDO_reserved_1_0_MASK 0x00000003
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_CLK_MUX_LDO_reserved_1_0_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_WBADC_TOP_CNTL_IN0_CLK_MUX_LDO_reserved_1_0_DEFAULT 0x00000000

/***************************************************************************
 *CLK_CTRL_IN0 - clk_ctrl_in0
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: CLK_CTRL_IN0 :: reserved0 [31:09] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_reserved0_MASK       0xfffffe00
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_reserved0_SHIFT      9

/* AIF_WB_SAT_ANA_U1_0 :: CLK_CTRL_IN0 :: rstn_micro_clk [08:08] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_rstn_micro_clk_MASK  0x00000100
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_rstn_micro_clk_SHIFT 8
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_rstn_micro_clk_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: CLK_CTRL_IN0 :: reserved_for_eco1 [07:06] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_reserved_for_eco1_MASK 0x000000c0
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_reserved_for_eco1_SHIFT 6
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: CLK_CTRL_IN0 :: wbadc_clk_out_enable [05:05] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_out_enable_MASK 0x00000020
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_out_enable_SHIFT 5
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_out_enable_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: CLK_CTRL_IN0 :: wbadc_clk_misc_enable [04:04] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_misc_enable_MASK 0x00000010
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_misc_enable_SHIFT 4
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_misc_enable_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: CLK_CTRL_IN0 :: wbadc_clk_corr_enable [03:03] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_corr_enable_MASK 0x00000008
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_corr_enable_SHIFT 3
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_corr_enable_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: CLK_CTRL_IN0 :: wbadc_clk_lic_enable [02:02] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_lic_enable_MASK 0x00000004
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_lic_enable_SHIFT 2
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_lic_enable_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: CLK_CTRL_IN0 :: wbadc_clk_nr_enable [01:01] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_nr_enable_MASK 0x00000002
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_nr_enable_SHIFT 1
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_nr_enable_DEFAULT 0x00000001

/* AIF_WB_SAT_ANA_U1_0 :: CLK_CTRL_IN0 :: wbadc_clk_mdac_enable [00:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_mdac_enable_MASK 0x00000001
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_mdac_enable_SHIFT 0
#define BCHP_AIF_WB_SAT_ANA_U1_0_CLK_CTRL_IN0_wbadc_clk_mdac_enable_DEFAULT 0x00000001

/***************************************************************************
 *PGA_GAIN_IN0 - pga_gain_in0
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: PGA_GAIN_IN0 :: pga_gain_override [31:31] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_PGA_GAIN_IN0_pga_gain_override_MASK 0x80000000
#define BCHP_AIF_WB_SAT_ANA_U1_0_PGA_GAIN_IN0_pga_gain_override_SHIFT 31
#define BCHP_AIF_WB_SAT_ANA_U1_0_PGA_GAIN_IN0_pga_gain_override_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: PGA_GAIN_IN0 :: reserved_for_eco0 [30:07] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_PGA_GAIN_IN0_reserved_for_eco0_MASK 0x7fffff80
#define BCHP_AIF_WB_SAT_ANA_U1_0_PGA_GAIN_IN0_reserved_for_eco0_SHIFT 7
#define BCHP_AIF_WB_SAT_ANA_U1_0_PGA_GAIN_IN0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_SAT_ANA_U1_0 :: PGA_GAIN_IN0 :: pga_gain [06:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_PGA_GAIN_IN0_pga_gain_MASK        0x0000007f
#define BCHP_AIF_WB_SAT_ANA_U1_0_PGA_GAIN_IN0_pga_gain_SHIFT       0
#define BCHP_AIF_WB_SAT_ANA_U1_0_PGA_GAIN_IN0_pga_gain_DEFAULT     0x00000000

/***************************************************************************
 *SW_SPARE0 - sw_spare0
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: SW_SPARE0 :: sw_spare0 [31:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_SW_SPARE0_sw_spare0_MASK          0xffffffff
#define BCHP_AIF_WB_SAT_ANA_U1_0_SW_SPARE0_sw_spare0_SHIFT         0
#define BCHP_AIF_WB_SAT_ANA_U1_0_SW_SPARE0_sw_spare0_DEFAULT       0x00000000

/***************************************************************************
 *SW_SPARE1 - sw_spare1
 ***************************************************************************/
/* AIF_WB_SAT_ANA_U1_0 :: SW_SPARE1 :: sw_spare0 [31:00] */
#define BCHP_AIF_WB_SAT_ANA_U1_0_SW_SPARE1_sw_spare0_MASK          0xffffffff
#define BCHP_AIF_WB_SAT_ANA_U1_0_SW_SPARE1_sw_spare0_SHIFT         0
#define BCHP_AIF_WB_SAT_ANA_U1_0_SW_SPARE1_sw_spare0_DEFAULT       0x00000000

#endif /* #ifndef BCHP_AIF_WB_SAT_ANA_U1_0_H__ */

/* End of File */
