# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Cache.srcs/sources_1/new/Memory.vhd" \
"../../../../Cache.srcs/sources_1/new/Cache.vhd" \
"../../../../Cache.srcs/sim_1/new/Cache_tb.vhd" \

# Do not sort compile order
nosort
