--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml alu4.twx alu4.ncd -o alu4.twr alu4.pcf -ucf Q1.ucf

Design file:              alu4.ncd
Physical constraint file: alu4.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 821 paths analyzed, 161 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.113ns.
--------------------------------------------------------------------------------

Paths for end point res_2 (SLICE_X52Y57.G2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_0 (FF)
  Destination:          res_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.108ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.008 - 0.013)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_0 to res_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.YQ      Tcko                  0.652   b<1>
                                                       b_0
    SLICE_X52Y58.G2      net (fanout=14)       1.595   b<0>
    SLICE_X52Y58.Y       Tilo                  0.759   N46
                                                       dif1/sum1/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X55Y59.G2      net (fanout=3)        0.427   dif1/sum1/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X55Y59.Y       Tilo                  0.704   N14
                                                       dif1/sum3/Madd_AUX_7_addsub0001_xor<0>11
    SLICE_X54Y57.BX      net (fanout=4)        0.446   sub_res<3>
    SLICE_X54Y57.X       Tbxx                  0.806   N28
                                                       _old_res1_1<2>1_SW2
    SLICE_X52Y57.G2      net (fanout=1)        0.434   N28
    SLICE_X52Y57.CLK     Tgck                  1.285   res_2
                                                       Mmux__old_res1_2_42
                                                       Mmux__old_res1_2_2_f5_1
                                                       res_2
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (4.206ns logic, 2.902ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_1 (FF)
  Destination:          res_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.690ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.008 - 0.013)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_1 to res_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.XQ      Tcko                  0.592   b<1>
                                                       b_1
    SLICE_X52Y58.G3      net (fanout=13)       1.237   b<1>
    SLICE_X52Y58.Y       Tilo                  0.759   N46
                                                       dif1/sum1/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X55Y59.G2      net (fanout=3)        0.427   dif1/sum1/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X55Y59.Y       Tilo                  0.704   N14
                                                       dif1/sum3/Madd_AUX_7_addsub0001_xor<0>11
    SLICE_X54Y57.BX      net (fanout=4)        0.446   sub_res<3>
    SLICE_X54Y57.X       Tbxx                  0.806   N28
                                                       _old_res1_1<2>1_SW2
    SLICE_X52Y57.G2      net (fanout=1)        0.434   N28
    SLICE_X52Y57.CLK     Tgck                  1.285   res_2
                                                       Mmux__old_res1_2_42
                                                       Mmux__old_res1_2_2_f5_1
                                                       res_2
    -------------------------------------------------  ---------------------------
    Total                                      6.690ns (4.146ns logic, 2.544ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_1 (FF)
  Destination:          res_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.550ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.022 - 0.033)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: a_1 to res_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y52.XQ      Tcko                  0.591   a<1>
                                                       a_1
    SLICE_X52Y58.G1      net (fanout=12)       1.098   a<1>
    SLICE_X52Y58.Y       Tilo                  0.759   N46
                                                       dif1/sum1/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X55Y59.G2      net (fanout=3)        0.427   dif1/sum1/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X55Y59.Y       Tilo                  0.704   N14
                                                       dif1/sum3/Madd_AUX_7_addsub0001_xor<0>11
    SLICE_X54Y57.BX      net (fanout=4)        0.446   sub_res<3>
    SLICE_X54Y57.X       Tbxx                  0.806   N28
                                                       _old_res1_1<2>1_SW2
    SLICE_X52Y57.G2      net (fanout=1)        0.434   N28
    SLICE_X52Y57.CLK     Tgck                  1.285   res_2
                                                       Mmux__old_res1_2_42
                                                       Mmux__old_res1_2_2_f5_1
                                                       res_2
    -------------------------------------------------  ---------------------------
    Total                                      6.550ns (4.145ns logic, 2.405ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point res_1 (SLICE_X54Y56.G4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_0 (FF)
  Destination:          res_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.028ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_0 to res_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.YQ      Tcko                  0.652   b<1>
                                                       b_0
    SLICE_X52Y58.G2      net (fanout=14)       1.595   b<0>
    SLICE_X52Y58.Y       Tilo                  0.759   N46
                                                       dif1/sum1/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X55Y59.G2      net (fanout=3)        0.427   dif1/sum1/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X55Y59.Y       Tilo                  0.704   N14
                                                       dif1/sum3/Madd_AUX_7_addsub0001_xor<0>11
    SLICE_X55Y57.F2      net (fanout=4)        0.816   sub_res<3>
    SLICE_X55Y57.X       Tilo                  0.704   _old_res1_1<1>
                                                       _old_res1_1<1>1
    SLICE_X54Y56.G4      net (fanout=1)        0.086   _old_res1_1<1>
    SLICE_X54Y56.CLK     Tgck                  1.285   res_1
                                                       Mmux__old_res1_2_41
                                                       Mmux__old_res1_2_2_f5_0
                                                       res_1
    -------------------------------------------------  ---------------------------
    Total                                      7.028ns (4.104ns logic, 2.924ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b_1 (FF)
  Destination:          res_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.610ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: b_1 to res_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.XQ      Tcko                  0.592   b<1>
                                                       b_1
    SLICE_X52Y58.G3      net (fanout=13)       1.237   b<1>
    SLICE_X52Y58.Y       Tilo                  0.759   N46
                                                       dif1/sum1/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X55Y59.G2      net (fanout=3)        0.427   dif1/sum1/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X55Y59.Y       Tilo                  0.704   N14
                                                       dif1/sum3/Madd_AUX_7_addsub0001_xor<0>11
    SLICE_X55Y57.F2      net (fanout=4)        0.816   sub_res<3>
    SLICE_X55Y57.X       Tilo                  0.704   _old_res1_1<1>
                                                       _old_res1_1<1>1
    SLICE_X54Y56.G4      net (fanout=1)        0.086   _old_res1_1<1>
    SLICE_X54Y56.CLK     Tgck                  1.285   res_1
                                                       Mmux__old_res1_2_41
                                                       Mmux__old_res1_2_2_f5_0
                                                       res_1
    -------------------------------------------------  ---------------------------
    Total                                      6.610ns (4.044ns logic, 2.566ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_1 (FF)
  Destination:          res_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.008 - 0.013)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: a_1 to res_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y52.XQ      Tcko                  0.591   a<1>
                                                       a_1
    SLICE_X52Y58.G1      net (fanout=12)       1.098   a<1>
    SLICE_X52Y58.Y       Tilo                  0.759   N46
                                                       dif1/sum1/Madd_AUX_7_addsub0001_cy<0>11
    SLICE_X55Y59.G2      net (fanout=3)        0.427   dif1/sum1/Madd_AUX_7_addsub0001_cy<0>
    SLICE_X55Y59.Y       Tilo                  0.704   N14
                                                       dif1/sum3/Madd_AUX_7_addsub0001_xor<0>11
    SLICE_X55Y57.F2      net (fanout=4)        0.816   sub_res<3>
    SLICE_X55Y57.X       Tilo                  0.704   _old_res1_1<1>
                                                       _old_res1_1<1>1
    SLICE_X54Y56.G4      net (fanout=1)        0.086   _old_res1_1<1>
    SLICE_X54Y56.CLK     Tgck                  1.285   res_1
                                                       Mmux__old_res1_2_41
                                                       Mmux__old_res1_2_2_f5_0
                                                       res_1
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (4.043ns logic, 2.427ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point print_1/code_3 (SLICE_X54Y37.G1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               res_2 (FF)
  Destination:          print_1/code_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.013ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: res_2 to print_1/code_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.XQ      Tcko                  0.592   res_2
                                                       res_2
    SLICE_X53Y38.G2      net (fanout=8)        1.939   res_2
    SLICE_X53Y38.Y       Tilo                  0.704   print_1/code_mux0001<5>
                                                       print_1/code_mux0000<3>221
    SLICE_X55Y38.F3      net (fanout=5)        0.486   print_1/code_mux0001<1>_mand
    SLICE_X55Y38.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X55Y39.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X55Y39.Y       Tciny                 0.869   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_xor<3>
    SLICE_X54Y37.G1      net (fanout=1)        0.369   print_1/code_addsub0000<3>
    SLICE_X54Y37.CLK     Tgck                  0.892   print_1/code<3>
                                                       print_1/code_mux0000<2>1
                                                       print_1/code_3
    -------------------------------------------------  ---------------------------
    Total                                      7.013ns (4.219ns logic, 2.794ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               res_3 (FF)
  Destination:          print_1/code_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.915ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: res_3 to print_1/code_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y59.XQ      Tcko                  0.591   res_3
                                                       res_3
    SLICE_X53Y38.F3      net (fanout=9)        1.901   res_3
    SLICE_X53Y38.X       Tilo                  0.704   print_1/code_mux0001<5>
                                                       print_1/code_mux0001<5>1
    SLICE_X55Y38.F2      net (fanout=1)        0.427   print_1/code_mux0001<5>
    SLICE_X55Y38.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X55Y39.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X55Y39.Y       Tciny                 0.869   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_xor<3>
    SLICE_X54Y37.G1      net (fanout=1)        0.369   print_1/code_addsub0000<3>
    SLICE_X54Y37.CLK     Tgck                  0.892   print_1/code<3>
                                                       print_1/code_mux0000<2>1
                                                       print_1/code_3
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (4.218ns logic, 2.697ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               res_0 (FF)
  Destination:          print_1/code_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.821ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: res_0 to print_1/code_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y63.YQ      Tcko                  0.652   res_0
                                                       res_0
    SLICE_X53Y38.F2      net (fanout=3)        1.746   res_0
    SLICE_X53Y38.X       Tilo                  0.704   print_1/code_mux0001<5>
                                                       print_1/code_mux0001<5>1
    SLICE_X55Y38.F2      net (fanout=1)        0.427   print_1/code_mux0001<5>
    SLICE_X55Y38.COUT    Topcyf                1.162   print_1/code_addsub0000<0>
                                                       print_1/Maddsub_code_addsub0000_lut<0>
                                                       print_1/Maddsub_code_addsub0000_cy<0>
                                                       print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X55Y39.CIN     net (fanout=1)        0.000   print_1/Maddsub_code_addsub0000_cy<1>
    SLICE_X55Y39.Y       Tciny                 0.869   print_1/code_addsub0000<2>
                                                       print_1/Maddsub_code_addsub0000_cy<2>
                                                       print_1/Maddsub_code_addsub0000_xor<3>
    SLICE_X54Y37.G1      net (fanout=1)        0.369   print_1/code_addsub0000<3>
    SLICE_X54Y37.CLK     Tgck                  0.892   print_1/code<3>
                                                       print_1/code_mux0000<2>1
                                                       print_1/code_3
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (4.279ns logic, 2.542ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point print_1/Mshreg_e/SRL16E (SLICE_X54Y32.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.945ns (requirement - (clock path skew + uncertainty - data path))
  Source:               print_1/count_20 (FF)
  Destination:          print_1/Mshreg_e/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: print_1/count_20 to print_1/Mshreg_e/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y33.XQ      Tcko                  0.473   print_1/count<20>
                                                       print_1/count_20
    SLICE_X54Y32.BY      net (fanout=2)        0.599   print_1/count<20>
    SLICE_X54Y32.CLK     Tdh         (-Th)     0.127   print_1/e
                                                       print_1/Mshreg_e/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.346ns logic, 0.599ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point print_1/rw (SLICE_X66Y39.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               print_1/code_4 (FF)
  Destination:          print_1/rw (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.069 - 0.036)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: print_1/code_4 to print_1/rw
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y40.XQ      Tcko                  0.474   print_1/code<4>
                                                       print_1/code_4
    SLICE_X66Y39.BY      net (fanout=1)        0.646   print_1/code<4>
    SLICE_X66Y39.CLK     Tckdi       (-Th)    -0.152   print_1/rw
                                                       print_1/rw
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.626ns logic, 0.646ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point print_1/rs (SLICE_X65Y36.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               print_1/code_5 (FF)
  Destination:          print_1/rs (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.064 - 0.036)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: print_1/code_5 to print_1/rs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y41.YQ      Tcko                  0.522   print_1/code<5>
                                                       print_1/code_5
    SLICE_X65Y36.BY      net (fanout=1)        0.833   print_1/code<5>
    SLICE_X65Y36.CLK     Tckdi       (-Th)    -0.135   print_1/rs
                                                       print_1/rs
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (0.657ns logic, 0.833ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: print_1/code<0>/CLK
  Logical resource: print_1/code_0/CK
  Location pin: SLICE_X54Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: print_1/code<0>/CLK
  Logical resource: print_1/code_0/CK
  Location pin: SLICE_X54Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: print_1/code<0>/CLK
  Logical resource: print_1/code_0/CK
  Location pin: SLICE_X54Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.113|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 821 paths, 0 nets, and 378 connections

Design statistics:
   Minimum period:   7.113ns{1}   (Maximum frequency: 140.588MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 14 20:17:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 355 MB



