
AVRASM ver. 2.1.9  codedetect.asm Sat Mar 02 11:57:43 2024

codedetect.asm(991): Including file 'codedetect.vec'
codedetect.asm(992): Including file 'codedetect.inc'
codedetect.inc(2): warning: Register r4 already defined by the .DEF directive
codedetect.asm(992): 'codedetect.inc' included form here
codedetect.inc(3): warning: Register r6 already defined by the .DEF directive
codedetect.asm(992): 'codedetect.inc' included form here
codedetect.inc(4): warning: Register r8 already defined by the .DEF directive
codedetect.asm(992): 'codedetect.inc' included form here
codedetect.inc(9): warning: Register r11 already defined by the .DEF directive
codedetect.asm(992): 'codedetect.inc' included form here
codedetect.inc(10): warning: Register r10 already defined by the .DEF directive
codedetect.asm(992): 'codedetect.inc' included form here
codedetect.inc(11): warning: Register r13 already defined by the .DEF directive
codedetect.asm(992): 'codedetect.inc' included form here
                 
                 
                 ;CodeVisionAVR C Compiler V1.25.8 Standard
                 ;(C) Copyright 1998-2007 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega128
                 ;Program type           : Application
                 ;Clock frequency        : 7,372800 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External SRAM size     : 0
                 ;Data Stack size        : 1024 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : No
                 ;char is unsigned       : Yes
                 ;8 bit enums            : Yes
                 ;Word align FLASH struct: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega128
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	LDI  R23,BYTE4(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0
                 
                 	.INCLUDE "codedetect.vec"
                 
                 ;INTERRUPT VECTORS
000000 940c 005c 	JMP  __RESET
000002 940c 008f 	JMP  _ext_int3_isr
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 00b9 	JMP  _timer3_ovf_isr
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 	.INCLUDE "codedetect.inc"
                 
                 	.DEF _ugol1=R4
                 	.DEF _ugol2=R6
                 	.DEF _flag=R8
                 _3:
000046 0001      	.DB  0x1,0x0
                 _12:
000047 c080      	.DB  0x80,0xC0
                 	.DEF __lcd_x=R11
                 	.DEF __lcd_y=R10
                 	.DEF __lcd_maxx=R13
                 _tbl10_G3:
000048 2710
000049 03e8
00004a 0064
00004b 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00004c 0001      	.DB  0x1,0x0
                 _tbl16_G3:
00004d 1000
00004e 0100
00004f 0010
000050 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 _206:
000051 0000      	.DW  0x00
                 
                 __GLOBAL_INI_TBL:
000052 0002      	.DW  0x02
000053 0008      	.DW  0x08
000054 008c      	.DW  _3*2
                 
000055 0002      	.DW  0x02
000056 0500      	.DW  __base_y_G2
000057 008e      	.DW  _12*2
                 
000058 0002      	.DW  0x02
000059 0504      	.DW  _p_S56
00005a 00a2      	.DW  _206*2
                 
00005b 0000      	.DW  0
                 _0xD4:
                 
                 __RESET:
00005c 94f8      	CLI
00005d 27ee      	CLR  R30
00005e bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00005f e0f1      	LDI  R31,1
000060 bff5      	OUT  MCUCR,R31
000061 bfe5      	OUT  MCUCR,R30
000062 93e0 006c 	STS  XMCRB,R30
                 
                 ;DISABLE WATCHDOG
000064 e1f8      	LDI  R31,0x18
000065 bdf1      	OUT  WDTCR,R31
000066 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000067 e08d      	LDI  R24,13
000068 e0a2      	LDI  R26,2
000069 27bb      	CLR  R27
                 __CLEAR_REG:
00006a 93ed      	ST   X+,R30
00006b 958a      	DEC  R24
00006c f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00006d e080      	LDI  R24,LOW(0x1000)
00006e e190      	LDI  R25,HIGH(0x1000)
00006f e0a0      	LDI  R26,LOW(0x100)
000070 e0b1      	LDI  R27,HIGH(0x100)
                 __CLEAR_SRAM:
000071 93ed      	ST   X+,R30
000072 9701      	SBIW R24,1
000073 f7e9      	BRNE __CLEAR_SRAM
                 
000074 bf8b      	OUT  RAMPZ,R24
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000075 eae4      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000076 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000077 9185      	LPM  R24,Z+
000078 9195      	LPM  R25,Z+
000079 9700      	SBIW R24,0
00007a f061      	BREQ __GLOBAL_INI_END
00007b 91a5      	LPM  R26,Z+
00007c 91b5      	LPM  R27,Z+
00007d 9005      	LPM  R0,Z+
00007e 9015      	LPM  R1,Z+
00007f 01bf      	MOVW R22,R30
000080 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000081 9005      	LPM  R0,Z+
000082 920d      	ST   X+,R0
000083 9701      	SBIW R24,1
000084 f7e1      	BRNE __GLOBAL_INI_LOOP
000085 01fb      	MOVW R30,R22
000086 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
000087 efef      	LDI  R30,LOW(0x10FF)
000088 bfed      	OUT  SPL,R30
000089 e1e0      	LDI  R30,HIGH(0x10FF)
00008a bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00008b e0c0      	LDI  R28,LOW(0x500)
00008c e0d5      	LDI  R29,HIGH(0x500)
                 
00008d 940c 00df 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 ;       1 /*****************************************************
                 ;       2 This program was produced by the
                 ;       3 CodeWizardAVR V1.25.8 Standard
                 ;       4 Automatic Program Generator
                 ;       5 © Copyright 1998-2007 Pavel Haiduc, HP InfoTech s.r.l.
                 ;       6 http://www.hpinfotech.com
                 ;       7 
                 ;       8 Project :
                 ;       9 Version :
                 ;      10 Date    : 20.02.2024
                 ;      11 Author  : F4CG
                 ;      12 Company : F4CG
                 ;      13 Comments:
                 ;      14 
                 ;      15 
                 ;      16 Chip type           : ATmega128
                 ;      17 Program type        : Application
                 ;      18 Clock frequency     : 7,372800 MHz
                 ;      19 Memory model        : Small
                 ;      20 External SRAM size  : 0
                 ;      21 Data Stack size     : 1024
                 ;      22 *****************************************************/
                 ;      23 
                 ;      24 #include <mega128.h>
                 ;      25 	#ifndef __SLEEP_DEFINED__
                 	#ifndef __SLEEP_DEFINED__
                 ;      26 	#define __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 ;      27 	.EQU __se_bit=0x20
                 	.EQU __se_bit=0x20
                 ;      28 	.EQU __sm_mask=0x1C
                 	.EQU __sm_mask=0x1C
                 ;      29 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powerdown=0x10
                 ;      30 	.EQU __sm_powersave=0x18
                 	.EQU __sm_powersave=0x18
                 ;      31 	.EQU __sm_standby=0x14
                 	.EQU __sm_standby=0x14
                 ;      32 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_ext_standby=0x1C
                 ;      33 	.EQU __sm_adc_noise_red=0x08
                 	.EQU __sm_adc_noise_red=0x08
                 ;      34 	.SET power_ctrl_reg=mcucr
                 	.SET power_ctrl_reg=mcucr
                 ;      35 	#endif
                 	#endif
                 ;      36 #include <lcd.h>
                 ;      37 #include <delay.h>
                 ;      38 #include <stdio.h>
                 ;      39 
                 ;      40 
                 ;      41 
                 ;      42 #asm
                 ;      43 {
                 {
                 ;      44    .equ __lcd_port=0x1B ;PORTA
                    .equ __lcd_port=0x1B ;PORTA
                 ;      45         }
                         }
                 ;      46 #endasm
                 ;      47 #define BAUD 9600
                 ;      48 
                 ;      49 unsigned int ugol1,ugol2 =0;
                 ;      50 int flag = 1;
                 ;      51 
                 ;      52 // External Interrupt 0 service routine
                 ;      53 interrupt [EXT_INT0] void ext_int3_isr(void)
                 ;      54 {
                 
                 	.CSEG
                 _ext_int3_isr:
00008f 93ea      	ST   -Y,R30
000090 93fa      	ST   -Y,R31
000091 b7ef      	IN   R30,SREG
000092 93ea      	ST   -Y,R30
                 ;      55 
                 ;      56 
                 ;      57 
                 ;      58 
                 ;      59 if (PIND.1 == 1)
000093 9b81      	SBIS 0x10,1
000094 c011      	RJMP _0x4
                 ;      60 {
                 ;      61 
                 ;      62         if (flag == -1)
000095 efef      	LDI  R30,LOW(65535)
000096 efff      	LDI  R31,HIGH(65535)
000097 15e8      	CP   R30,R8
000098 05f9      	CPC  R31,R9
000099 f449      	BRNE _0x5
                 ;      63         {
                 ;      64         //lcd_clear();
                 ;      65         //lcd_putsf("<-");
                 ;      66         //printf(buffer, "%d", ugol);
                 ;      67         //lcd_puts(buffer);
                 ;      68         ugol2=0;
00009a 2466      	CLR  R6
00009b 2477      	CLR  R7
                 ;      69         TCNT1=0;
00009c e0e0      	LDI  R30,LOW(0)
00009d e0f0      	LDI  R31,HIGH(0)
00009e bdfd      	OUT  0x2C+1,R31
00009f bdec      	OUT  0x2C,R30
                 ;      70         flag = 1;
0000a0 e0e1      	LDI  R30,LOW(1)
0000a1 e0f0      	LDI  R31,HIGH(1)
0000a2 014f      	MOVW R8,R30
                 ;      71 
                 ;      72         }
                 ;      73                ugol1=TCNT1;
                 _0x5:
0000a3 b44c
0000a4 b45d      	__INWR 4,5,44
                 ;      74         }
                 ;      75 
                 ;      76 else
0000a5 c00e      	RJMP _0x6
                 _0x4:
                 ;      77 {
                 ;      78 
                 ;      79 
                 ;      80         if (flag == 1)
0000a6 e0e1      	LDI  R30,LOW(1)
0000a7 e0f0      	LDI  R31,HIGH(1)
0000a8 15e8      	CP   R30,R8
0000a9 05f9      	CPC  R31,R9
0000aa f439      	BRNE _0x7
                 ;      81         {
                 ;      82 
                 ;      83 
                 ;      84         //lcd_clear();
                 ;      85         //lcd_putsf("->");
                 ;      86 
                 ;      87         //sprintf(buffer, "%d", ugol);
                 ;      88         //lcd_puts(buffer);
                 ;      89 
                 ;      90         TCNT1=0;
0000ab e0e0      	LDI  R30,LOW(0)
0000ac e0f0      	LDI  R31,HIGH(0)
0000ad bdfd      	OUT  0x2C+1,R31
0000ae bdec      	OUT  0x2C,R30
                 ;      91         flag = -1;
0000af efef      	LDI  R30,LOW(65535)
0000b0 efff      	LDI  R31,HIGH(65535)
0000b1 014f      	MOVW R8,R30
                 ;      92         }
                 ;      93         ugol2=TCNT1;
                 _0x7:
0000b2 b46c
0000b3 b47d      	__INWR 6,7,44
                 ;      94 }
                 _0x6:
                 ;      95 
                 ;      96 }
0000b4 91e9      	LD   R30,Y+
0000b5 bfef      	OUT  SREG,R30
0000b6 91f9      	LD   R31,Y+
0000b7 91e9      	LD   R30,Y+
0000b8 9518      	RETI
                 ;      97 
                 ;      98 
                 ;      99 // Timer 3 overflow interrupt service routine
                 ;     100 interrupt [TIM3_OVF] void timer3_ovf_isr(void)
                 ;     101 {
                 _timer3_ovf_isr:
0000b9 920a      	ST   -Y,R0
0000ba 921a      	ST   -Y,R1
0000bb 92fa      	ST   -Y,R15
0000bc 936a      	ST   -Y,R22
0000bd 937a      	ST   -Y,R23
0000be 938a      	ST   -Y,R24
0000bf 939a      	ST   -Y,R25
0000c0 93aa      	ST   -Y,R26
0000c1 93ba      	ST   -Y,R27
0000c2 93ea      	ST   -Y,R30
0000c3 93fa      	ST   -Y,R31
0000c4 b7ef      	IN   R30,SREG
0000c5 93ea      	ST   -Y,R30
                 ;     102 
                 ;     103 
                 ;     104                 putchar(ugol1);
0000c6 924a      	ST   -Y,R4
0000c7 940e 01f5 	CALL _putchar
                 ;     105                 putchar(ugol2);
0000c9 926a      	ST   -Y,R6
0000ca 940e 01f5 	CALL _putchar
                 ;     106                 TCNT3L=0;
0000cc e0e0      	LDI  R30,LOW(0)
0000cd 93e0 0088 	STS  136,R30
                 ;     107                  TCNT3H=0;
0000cf 93e0 0089 	STS  137,R30
                 ;     108 
                 ;     109 
                 ;     110 }
0000d1 91e9      	LD   R30,Y+
0000d2 bfef      	OUT  SREG,R30
0000d3 91f9      	LD   R31,Y+
0000d4 91e9      	LD   R30,Y+
0000d5 91b9      	LD   R27,Y+
0000d6 91a9      	LD   R26,Y+
0000d7 9199      	LD   R25,Y+
0000d8 9189      	LD   R24,Y+
0000d9 9179      	LD   R23,Y+
0000da 9169      	LD   R22,Y+
0000db 90f9      	LD   R15,Y+
0000dc 9019      	LD   R1,Y+
0000dd 9009      	LD   R0,Y+
0000de 9518      	RETI
                 ;     111 void main(void)
                 ;     112 {
                 _main:
                 ;     113 
                 ;     114 // Declare your local variables here
                 ;     115 
                 ;     116 // Input/Output Ports initialization
                 ;     117 // Port A initialization
                 ;     118 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;     119 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;     120 PORTA=0x00;
0000df e0e0      	LDI  R30,LOW(0)
0000e0 bbeb      	OUT  0x1B,R30
                 ;     121 DDRA=0x00;
0000e1 bbea      	OUT  0x1A,R30
                 ;     122 
                 ;     123 // Port B initialization
                 ;     124 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;     125 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;     126 PORTB=0x00;
0000e2 bbe8      	OUT  0x18,R30
                 ;     127 DDRB=0x10;
0000e3 e1e0      	LDI  R30,LOW(16)
0000e4 bbe7      	OUT  0x17,R30
                 ;     128 
                 ;     129 // Port C initialization
                 ;     130 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;     131 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;     132 PORTC=0x00;
0000e5 e0e0      	LDI  R30,LOW(0)
0000e6 bbe5      	OUT  0x15,R30
                 ;     133 DDRC=0x00;
0000e7 bbe4      	OUT  0x14,R30
                 ;     134 
                 ;     135 // Port D initialization
                 ;     136 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;     137 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;     138 PORTD=0x00;
0000e8 bbe2      	OUT  0x12,R30
                 ;     139 DDRD=0x00;
0000e9 bbe1      	OUT  0x11,R30
                 ;     140 
                 ;     141 // Port E initialization
                 ;     142 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;     143 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;     144 PORTE=0x02;
0000ea e0e2      	LDI  R30,LOW(2)
0000eb b9e3      	OUT  0x3,R30
                 ;     145 DDRE=0x00;
0000ec e0e0      	LDI  R30,LOW(0)
0000ed b9e2      	OUT  0x2,R30
                 ;     146 
                 ;     147 // Port F initialization
                 ;     148 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;     149 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;     150 PORTF=0x00;
0000ee 93e0 0062 	STS  98,R30
                 ;     151 DDRF=0x00;
0000f0 93e0 0061 	STS  97,R30
                 ;     152 
                 ;     153 // Port G initialization
                 ;     154 // Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;     155 // State4=T State3=T State2=T State1=T State0=T
                 ;     156 PORTG=0x00;
0000f2 93e0 0065 	STS  101,R30
                 ;     157 DDRG=0x00;
0000f4 93e0 0064 	STS  100,R30
                 ;     158 
                 ;     159 
                 ;     160 // Timer/Counter 0 initialization
                 ;     161 // Clock source: System Clock
                 ;     162 // Clock value: 115,200 kHz
                 ;     163 // Mode: CTC top=OCR0
                 ;     164 // OC0 output: Disconnected
                 ;     165 ASSR=0x00;
0000f6 bfe0      	OUT  0x30,R30
                 ;     166 TCCR0=0x00;
0000f7 bfe3      	OUT  0x33,R30
                 ;     167 TCNT0=0x00;
0000f8 bfe2      	OUT  0x32,R30
                 ;     168 OCR0=0xFF;
0000f9 efef      	LDI  R30,LOW(255)
0000fa bfe1      	OUT  0x31,R30
                 ;     169 
                 ;     170 // Timer/Counter 1 initialization
                 ;     171 // Clock source: System Clock
                 ;     172 // Clock value: Timer 1 Stopped
                 ;     173 // Mode: Normal top=FFFFh
                 ;     174 // OC1A output: Discon.
                 ;     175 // OC1B output: Discon.
                 ;     176 // OC1C output: Discon.
                 ;     177 // Noise Canceler: Off
                 ;     178 // Input Capture on Falling Edge
                 ;     179 // Timer 1 Overflow Interrupt: Off
                 ;     180 // Input Capture Interrupt: Off
                 ;     181 // Compare A Match Interrupt: Off
                 ;     182 // Compare B Match Interrupt: Off
                 ;     183 // Compare C Match Interrupt: Off
                 ;     184 TCCR1A=0x0;
0000fb e0e0      	LDI  R30,LOW(0)
0000fc bdef      	OUT  0x2F,R30
                 ;     185 TCCR1B=0b00000111;//òàéìåð â ðåæèìå ñ÷å÷èêà ïî íàðàñòàþùåìó ôðîíòó ñî âõîäà T1
0000fd e0e7      	LDI  R30,LOW(7)
0000fe bdee      	OUT  0x2E,R30
                 ;     186 TCNT1H=0x00;
0000ff e0e0      	LDI  R30,LOW(0)
000100 bded      	OUT  0x2D,R30
                 ;     187 TCNT1L=0x00;
000101 bdec      	OUT  0x2C,R30
                 ;     188 ICR1H=0x00;
000102 bde7      	OUT  0x27,R30
                 ;     189 ICR1L=0x00;
000103 bde6      	OUT  0x26,R30
                 ;     190 OCR1AH=0x00;
000104 bdeb      	OUT  0x2B,R30
                 ;     191 OCR1AL=0x00;
000105 bdea      	OUT  0x2A,R30
                 ;     192 OCR1BH=0x00;
000106 bde9      	OUT  0x29,R30
                 ;     193 OCR1BL=0x00;
000107 bde8      	OUT  0x28,R30
                 ;     194 OCR1CH=0x00;
000108 93e0 0079 	STS  121,R30
                 ;     195 OCR1CL=0x00;
00010a 93e0 0078 	STS  120,R30
                 ;     196 
                 ;     197 
                 ;     198 // Timer/Counter 2 initialization
                 ;     199 // Clock source: System Clock
                 ;     200 // Clock value: 7372,800 kHz
                 ;     201 // Mode: CTC top=OCR2
                 ;     202 // OC2 output: Disconnected
                 ;     203 TCCR2=0x00;
00010c bde5      	OUT  0x25,R30
                 ;     204 TCNT2=0x00;
00010d bde4      	OUT  0x24,R30
                 ;     205 OCR2=0x00;
00010e bde3      	OUT  0x23,R30
                 ;     206 
                 ;     207 // Timer/Counter 3 initialization
                 ;     208 // Clock source: System Clock
                 ;     209 // Clock value: 921,600 kHz
                 ;     210 // Mode: Normal top=FFFFh
                 ;     211 // Noise Canceler: Off
                 ;     212 // Input Capture on Falling Edge
                 ;     213 // OC3A output: Discon.
                 ;     214 // OC3B output: Discon.
                 ;     215 // OC3C output: Discon.
                 ;     216 // Timer 3 Overflow Interrupt: On
                 ;     217 // Input Capture Interrupt: Off
                 ;     218 // Compare A Match Interrupt: Off
                 ;     219 // Compare B Match Interrupt: Off
                 ;     220 // Compare C Match Interrupt: Off
                 ;     221 TCCR3A=0x00;
00010f 93e0 008b 	STS  139,R30
                 ;     222 TCCR3B=0x01;
000111 e0e1      	LDI  R30,LOW(1)
000112 93e0 008a 	STS  138,R30
                 ;     223 TCNT3H=0x00;
000114 e0e0      	LDI  R30,LOW(0)
000115 93e0 0089 	STS  137,R30
                 ;     224 TCNT3L=0x00;
000117 93e0 0088 	STS  136,R30
                 ;     225 ICR3H=0x00;
000119 93e0 0081 	STS  129,R30
                 ;     226 ICR3L=0x00;
00011b 93e0 0080 	STS  128,R30
                 ;     227 OCR3AH=0x00;
00011d 93e0 0087 	STS  135,R30
                 ;     228 OCR3AL=0x00;
00011f 93e0 0086 	STS  134,R30
                 ;     229 OCR3BH=0x00;
000121 93e0 0085 	STS  133,R30
                 ;     230 OCR3BL=0x00;
000123 93e0 0084 	STS  132,R30
                 ;     231 OCR3CH=0x00;
000125 93e0 0083 	STS  131,R30
                 ;     232 OCR3CL=0x00;
000127 93e0 0082 	STS  130,R30
                 ;     233 
                 ;     234 // External Interrupt(s) initialization
                 ;     235 // INT0: On
                 ;     236 // INT0 Mode: Rising Edge
                 ;     237 // INT1: Off
                 ;     238 // INT2: Off
                 ;     239 // INT3: Off
                 ;     240 // INT4: Off
                 ;     241 // INT5: Off
                 ;     242 // INT6: Off
                 ;     243 // INT7: Off
                 ;     244 EICRA=0x03;
000129 e0e3      	LDI  R30,LOW(3)
00012a 93e0 006a 	STS  106,R30
                 ;     245 EICRB=0x00;
00012c e0e0      	LDI  R30,LOW(0)
00012d bfea      	OUT  0x3A,R30
                 ;     246 EIMSK=0x01;
00012e e0e1      	LDI  R30,LOW(1)
00012f bfe9      	OUT  0x39,R30
                 ;     247 EIFR=0x01;
000130 bfe8      	OUT  0x38,R30
                 ;     248 
                 ;     249 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ;     250 TIMSK=0x02;
000131 e0e2      	LDI  R30,LOW(2)
000132 bfe7      	OUT  0x37,R30
                 ;     251 ETIMSK=0x04;
000133 e0e4      	LDI  R30,LOW(4)
000134 93e0 007d 	STS  125,R30
                 ;     252 
                 ;     253 // Analog Comparator initialization
                 ;     254 // Analog Comparator: Off
                 ;     255 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ;     256 ACSR=0x80;
000136 e8e0      	LDI  R30,LOW(128)
000137 b9e8      	OUT  0x8,R30
                 ;     257 SFIOR=0x00;
000138 e0e0      	LDI  R30,LOW(0)
000139 bde0      	OUT  0x20,R30
                 ;     258 
                 ;     259 
                 ;     260 // USART0 initialization
                 ;     261 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ;     262 // USART0 Receiver: Off
                 ;     263 // USART0 Transmitter: On
                 ;     264 // USART0 Mode: Asynchronous
                 ;     265 // USART0 Baud Rate: 57600
                 ;     266 UCSR0A=0x00;
00013a b9eb      	OUT  0xB,R30
                 ;     267 UCSR0B=0x08;
00013b e0e8      	LDI  R30,LOW(8)
00013c b9ea      	OUT  0xA,R30
                 ;     268 UCSR0C=0x06;
00013d e0e6      	LDI  R30,LOW(6)
00013e 93e0 0095 	STS  149,R30
                 ;     269 UBRR0H=0x00;
000140 e0e0      	LDI  R30,LOW(0)
000141 93e0 0090 	STS  144,R30
                 ;     270 UBRR0L=0x07;
000143 e0e7      	LDI  R30,LOW(7)
000144 b9e9      	OUT  0x9,R30
                 ;     271 
                 ;     272 
                 ;     273 
                 ;     274 //LCD initialization
                 ;     275 lcd_init(16);
000145 e1e0      	LDI  R30,LOW(16)
000146 93ea      	ST   -Y,R30
000147 940e 01ba 	CALL _lcd_init
                 ;     276 
                 ;     277 
                 ;     278 // Global enable interrupts
                 ;     279 #asm("sei")
000149 9478      	sei
                 ;     280 
                 ;     281 while (1)
                 _0x8:
                 ;     282       {
                 ;     283 
                 ;     284 
                 ;     285 
                 ;     286       // Place your code here
                 ;     287 
                 ;     288       };
00014a cfff      	RJMP _0x8
                 ;     289 }
                 _0xB:
00014b cfff      	RJMP _0xB
                 
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 __base_y_G2:
000500           	.BYTE 0x4
                 
                 	.CSEG
                 __lcd_delay_G2:
00014c e0ff          ldi   r31,15
                 __lcd_delay0:
00014d 95fa          dec   r31
00014e f7f1          brne  __lcd_delay0
00014f 9508      	RET
                 __lcd_ready:
000150 b3aa          in    r26,__lcd_direction
000151 70af          andi  r26,0xf                 ;set as input
000152 bbaa          out   __lcd_direction,r26
000153 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
000154 98d8          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
000155 940e 014c 	CALL __lcd_delay_G2
000157 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
000158 940e 014c 	CALL __lcd_delay_G2
00015a b3a9          in    r26,__lcd_pin
00015b 98da          cbi   __lcd_port,__lcd_enable ;EN=0
00015c 940e 014c 	CALL __lcd_delay_G2
00015e 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
00015f 940e 014c 	CALL __lcd_delay_G2
000161 98da          cbi   __lcd_port,__lcd_enable ;EN=0
000162 fda7          sbrc  r26,__lcd_busy_flag
000163 cff1          rjmp  __lcd_busy
000164 9508      	RET
                 __lcd_write_nibble_G2:
000165 7fa0          andi  r26,0xf0
000166 2bab          or    r26,r27
000167 bbab          out   __lcd_port,r26          ;write
000168 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
000169 940e 014c 	CALL __lcd_delay_G2
00016b 98da          cbi   __lcd_port,__lcd_enable ;EN=0
00016c 940e 014c 	CALL __lcd_delay_G2
00016e 9508      	RET
                 __lcd_write_data:
00016f 98d9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
000170 b3aa          in    r26,__lcd_direction
000171 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output    
000172 bbaa          out   __lcd_direction,r26
000173 b3bb          in    r27,__lcd_port
000174 70bf          andi  r27,0xf
000175 81a8          ld    r26,y
000176 940e 0165 	CALL __lcd_write_nibble_G2
000178 81a8          ld    r26,y
000179 95a2          swap  r26
00017a 940e 0165 	CALL __lcd_write_nibble_G2
00017c 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
00017d 9621      	ADIW R28,1
00017e 9508      	RET
                 __lcd_read_nibble_G2:
00017f 9ada          sbi   __lcd_port,__lcd_enable ;EN=1
000180 940e 014c 	CALL __lcd_delay_G2
000182 b3e9          in    r30,__lcd_pin           ;read
000183 98da          cbi   __lcd_port,__lcd_enable ;EN=0
000184 940e 014c 	CALL __lcd_delay_G2
000186 7fe0          andi  r30,0xf0
000187 9508      	RET
                 _lcd_read_byte0_G2:
000188 940e 014c 	CALL __lcd_delay_G2
00018a 940e 017f 	CALL __lcd_read_nibble_G2
00018c 2fae          mov   r26,r30
00018d 940e 017f 	CALL __lcd_read_nibble_G2
00018f 98d9          cbi   __lcd_port,__lcd_rd     ;RD=0
000190 95e2          swap  r30
000191 2bea          or    r30,r26
000192 9508      	RET
                 _lcd_clear:
000193 940e 0150 	CALL __lcd_ready
000195 e0e2      	LDI  R30,LOW(2)
000196 93ea      	ST   -Y,R30
000197 940e 016f 	CALL __lcd_write_data
000199 940e 0150 	CALL __lcd_ready
00019b e0ec      	LDI  R30,LOW(12)
00019c 93ea      	ST   -Y,R30
00019d 940e 016f 	CALL __lcd_write_data
00019f 940e 0150 	CALL __lcd_ready
0001a1 e0e1      	LDI  R30,LOW(1)
0001a2 93ea      	ST   -Y,R30
0001a3 940e 016f 	CALL __lcd_write_data
0001a5 e0e0      	LDI  R30,LOW(0)
0001a6 2eae      	MOV  R10,R30
0001a7 2ebe      	MOV  R11,R30
0001a8 9508      	RET
                 __long_delay_G2:
0001a9 27aa          clr   r26
0001aa 27bb          clr   r27
                 __long_delay0:
0001ab 9711          sbiw  r26,1         ;2 cycles
0001ac f7f1          brne  __long_delay0 ;2 cycles
0001ad 9508      	RET
                 __lcd_init_write_G2:
0001ae 98d9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0001af b3aa          in    r26,__lcd_direction
0001b0 6fa7          ori   r26,0xf7                ;set as output
0001b1 bbaa          out   __lcd_direction,r26
0001b2 b3bb          in    r27,__lcd_port
0001b3 70bf          andi  r27,0xf
0001b4 81a8          ld    r26,y
0001b5 940e 0165 	CALL __lcd_write_nibble_G2
0001b7 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
0001b8 9621      	ADIW R28,1
0001b9 9508      	RET
                 _lcd_init:
0001ba 98da          cbi   __lcd_port,__lcd_enable ;EN=0
0001bb 98d8          cbi   __lcd_port,__lcd_rs     ;RS=0
0001bc 80d8      	LDD  R13,Y+0
0001bd 81e8      	LD   R30,Y
0001be 58e0      	SUBI R30,-LOW(128)
0001bf 93e0 0502 	__PUTB1MN __base_y_G2,2
0001c1 81e8      	LD   R30,Y
0001c2 54e0      	SUBI R30,-LOW(192)
0001c3 93e0 0503 	__PUTB1MN __base_y_G2,3
0001c5 940e 01fb 	CALL SUBOPT_0x0
0001c7 940e 01fb 	CALL SUBOPT_0x0
0001c9 940e 01fb 	CALL SUBOPT_0x0
0001cb 940e 01a9 	CALL __long_delay_G2
0001cd e2e0      	LDI  R30,LOW(32)
0001ce 93ea      	ST   -Y,R30
0001cf 940e 01ae 	CALL __lcd_init_write_G2
0001d1 940e 01a9 	CALL __long_delay_G2
0001d3 e2e8      	LDI  R30,LOW(40)
0001d4 940e 0201 	CALL SUBOPT_0x1
0001d6 e0e4      	LDI  R30,LOW(4)
0001d7 940e 0201 	CALL SUBOPT_0x1
0001d9 e8e5      	LDI  R30,LOW(133)
0001da 940e 0201 	CALL SUBOPT_0x1
0001dc b3aa          in    r26,__lcd_direction
0001dd 70af          andi  r26,0xf                 ;set as input
0001de bbaa          out   __lcd_direction,r26
0001df 9ad9          sbi   __lcd_port,__lcd_rd     ;RD=1
0001e0 940e 0188 	CALL _lcd_read_byte0_G2
0001e2 30e5      	CPI  R30,LOW(0x5)
0001e3 f011      	BREQ _0x14
0001e4 e0e0      	LDI  R30,LOW(0)
0001e5 c009      	RJMP _0xD3
                 _0x14:
0001e6 940e 0150 	CALL __lcd_ready
0001e8 e0e6      	LDI  R30,LOW(6)
0001e9 93ea      	ST   -Y,R30
0001ea 940e 016f 	CALL __lcd_write_data
0001ec 940e 0193 	CALL _lcd_clear
0001ee e0e1      	LDI  R30,LOW(1)
                 _0xD3:
0001ef 9621      	ADIW R28,1
0001f0 9508      	RET
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 _getchar:
0001f1 9b5f           sbis usr,rxc
0001f2 cffe           rjmp _getchar
0001f3 b1ec           in   r30,udr
0001f4 9508      	RET
                 _putchar:
0001f5 9b5d           sbis usr,udre
0001f6 cffe           rjmp _putchar
0001f7 81e8           ld   r30,y
0001f8 b9ec           out  udr,r30
0001f9 9621      	ADIW R28,1
0001fa 9508      	RET
                 
                 	.DSEG
                 _p_S56:
000504           	.BYTE 0x2
                 
                 	.CSEG
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x0:
0001fb 940e 01a9 	CALL __long_delay_G2
0001fd e3e0      	LDI  R30,LOW(48)
0001fe 93ea      	ST   -Y,R30
0001ff 940c 01ae 	JMP  __lcd_init_write_G2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1:
000201 93ea      	ST   -Y,R30
000202 940e 016f 	CALL __lcd_write_data
000204 940c 01a9 	JMP  __long_delay_G2
                 
                 __SAVELOCR6:
000206 935a      	ST   -Y,R21
                 __SAVELOCR5:
000207 934a      	ST   -Y,R20
                 __SAVELOCR4:
000208 933a      	ST   -Y,R19
                 __SAVELOCR3:
000209 932a      	ST   -Y,R18
                 __SAVELOCR2:
00020a 931a      	ST   -Y,R17
00020b 930a      	ST   -Y,R16
00020c 9508      	RET
                 
                 __LOADLOCR6:
00020d 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
00020e 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
00020f 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000210 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000211 8119      	LDD  R17,Y+1
000212 8108      	LD   R16,Y
000213 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128 register use summary:
r0 :   6 r1 :   3 r2 :   0 r3 :   0 r4 :   2 r5 :   1 r6 :   3 r7 :   2 
r8 :   4 r9 :   2 r10:   1 r11:   1 r12:   0 r13:   1 r14:   0 r15:   2 
r16:   2 r17:   2 r18:   2 r19:   2 r20:   2 r21:   2 r22:   4 r23:   2 
r24:  10 r25:   4 r26:  30 r27:  11 r28:   5 r29:   1 r30: 160 r31:  21 
x  :   3 y  :  59 z  :   7 
Registers used: 31 out of 35 (88.6%)

ATmega128 instruction use summary:
adc   :   0 add   :   0 adiw  :   4 and   :   0 andi  :   6 asr   :   0 
bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 
break :   0 breq  :   2 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 brne  :   7 brpl  :   0 
brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 call  :  38 cbi   :  10 cbr   :   0 clc   :   0 clh   :   0 
cli   :   1 cln   :   0 clr   :   6 cls   :   0 clt   :   0 clv   :   0 
clz   :   0 com   :   0 cp    :   2 cpc   :   2 cpi   :   1 cpse  :   0 
dec   :   2 elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 
icall :   0 ijmp  :   0 in    :  15 inc   :   0 jmp   :  38 ld    :  22 
ldd   :   6 ldi   :  63 lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 
mov   :   3 movw  :   5 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 
nop   :   0 or    :   2 ori   :   2 out   :  56 pop   :   0 push  :   0 
rcall :   0 ret   :  14 reti  :   2 rjmp  :   9 rol   :   0 ror   :   0 
sbc   :   0 sbci  :   0 sbi   :   8 sbic  :   0 sbis  :   3 sbiw  :   4 
sbr   :   0 sbrc  :   1 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 
sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 
sleep :   0 spm   :   0 st    :  34 std   :   0 sts   :  27 sub   :   0 
subi  :   2 swap  :   2 tst   :   0 wdr   :   0 
Instructions used: 35 out of 112 (31.3%)

ATmega128 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000428   1020     44   1064  131072   0.8%
[.dseg] 0x000100 0x000506      0      6      6    4096   0.1%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 6 warnings
