#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ce9d417b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ce9d417ca0 .scope module, "testbench" "testbench" 3 3;
 .timescale -10 -11;
P_000001ce9d40e1a0 .param/l "CLK_PERIOD" 0 3 5, +C4<00000000000000000000000011111010>;
v000001ce9d480b30_0 .var "arstn", 0 0;
v000001ce9d481170_0 .var "clk", 0 0;
v000001ce9d481670_0 .var "message", 7 0;
v000001ce9d4810d0_0 .net "tx", 0 0, L_000001ce9d423ab0;  1 drivers
v000001ce9d481530_0 .net "tx_busy", 0 0, L_000001ce9d4232d0;  1 drivers
v000001ce9d4812b0_0 .var "tx_ready", 0 0;
E_000001ce9d40eae0 .event anyedge, v000001ce9d4808b0_0;
S_000001ce9d420aa0 .scope module, "DUT0" "uart_tx" 3 22, 4 1 0, S_000001ce9d417ca0;
 .timescale -10 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "arstn";
    .port_info 2 /INPUT 1 "tx_ready";
    .port_info 3 /INPUT 8 "message";
    .port_info 4 /OUTPUT 1 "tx_busy";
    .port_info 5 /OUTPUT 1 "tx";
P_000001ce9d4063d0 .param/l "BITRATE" 0 4 3, +C4<00000000000011110100001001000000>;
P_000001ce9d406408 .param/l "BIT_PERIOD" 1 4 17, +C4<00000000000000000000000000101000>;
P_000001ce9d406440 .param/l "CLK_FREQUENCY" 0 4 2, +C4<00000010011000100101101000000000>;
P_000001ce9d406478 .param/l "W_MESSAGE" 0 4 5, +C4<00000000000000000000000000001000>;
P_000001ce9d4064b0 .param/l "W_PACKAGE" 0 4 4, +C4<00000000000000000000000000001010>;
L_000001ce9d423a40 .functor OR 1, v000001ce9d4812b0_0, L_000001ce9d4834c0, C4<0>, C4<0>;
L_000001ce9d4232d0 .functor OR 1, L_000001ce9d423a40, L_000001ce9d4837e0, C4<0>, C4<0>;
L_000001ce9d423ab0 .functor OR 1, L_000001ce9d483740, L_000001ce9d483600, C4<0>, C4<0>;
v000001ce9d546620_0 .net *"_ivl_0", 31 0, L_000001ce9d4840a0;  1 drivers
v000001ce9d546450_0 .net *"_ivl_10", 31 0, L_000001ce9d484460;  1 drivers
L_000001ce9d484938 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce9d414c80_0 .net *"_ivl_13", 25 0, L_000001ce9d484938;  1 drivers
L_000001ce9d484980 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce9d420c30_0 .net/2u *"_ivl_14", 31 0, L_000001ce9d484980;  1 drivers
v000001ce9d420cd0_0 .net *"_ivl_16", 0 0, L_000001ce9d4837e0;  1 drivers
v000001ce9d4809f0_0 .net *"_ivl_21", 0 0, L_000001ce9d483740;  1 drivers
v000001ce9d480c70_0 .net *"_ivl_23", 0 0, L_000001ce9d483600;  1 drivers
L_000001ce9d4848a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce9d4815d0_0 .net *"_ivl_3", 27 0, L_000001ce9d4848a8;  1 drivers
L_000001ce9d4848f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ce9d480f90_0 .net/2u *"_ivl_4", 31 0, L_000001ce9d4848f0;  1 drivers
v000001ce9d481710_0 .net *"_ivl_6", 0 0, L_000001ce9d4834c0;  1 drivers
v000001ce9d480ef0_0 .net *"_ivl_9", 0 0, L_000001ce9d423a40;  1 drivers
v000001ce9d4808b0_0 .net "arstn", 0 0, v000001ce9d480b30_0;  1 drivers
v000001ce9d481210_0 .var "bit_cnt", 3 0;
v000001ce9d4813f0_0 .var "bit_period_cnt", 5 0;
v000001ce9d480950_0 .net "clk", 0 0, v000001ce9d481170_0;  1 drivers
v000001ce9d480d10_0 .net "message", 7 0, v000001ce9d481670_0;  1 drivers
v000001ce9d4817b0_0 .net "tx", 0 0, L_000001ce9d423ab0;  alias, 1 drivers
v000001ce9d481030_0 .var "tx_buffer", 9 0;
v000001ce9d481490_0 .net "tx_busy", 0 0, L_000001ce9d4232d0;  alias, 1 drivers
v000001ce9d480a90_0 .net "tx_ready", 0 0, v000001ce9d4812b0_0;  1 drivers
E_000001ce9d40e7e0/0 .event negedge, v000001ce9d4808b0_0;
E_000001ce9d40e7e0/1 .event posedge, v000001ce9d480950_0;
E_000001ce9d40e7e0 .event/or E_000001ce9d40e7e0/0, E_000001ce9d40e7e0/1;
L_000001ce9d4840a0 .concat [ 4 28 0 0], v000001ce9d481210_0, L_000001ce9d4848a8;
L_000001ce9d4834c0 .cmp/ne 32, L_000001ce9d4840a0, L_000001ce9d4848f0;
L_000001ce9d484460 .concat [ 6 26 0 0], v000001ce9d4813f0_0, L_000001ce9d484938;
L_000001ce9d4837e0 .cmp/ne 32, L_000001ce9d484460, L_000001ce9d484980;
L_000001ce9d483740 .part/v v000001ce9d481030_0, v000001ce9d481210_0, 1;
L_000001ce9d483600 .reduce/nor L_000001ce9d4232d0;
S_000001ce9d420910 .scope module, "tx" "tx" 5 1;
 .timescale -10 -11;
    .port_info 0 /INPUT 1 "clk_fpga";
    .port_info 1 /INPUT 1 "clk_uart";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /OUTPUT 1 "flag";
o000001ce9d42e4b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ce9d480db0_0 .net "clk_fpga", 0 0, o000001ce9d42e4b8;  0 drivers
o000001ce9d42e4e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ce9d481350_0 .net "clk_uart", 0 0, o000001ce9d42e4e8;  0 drivers
v000001ce9d480bd0_0 .var/i "counter", 31 0;
o000001ce9d42e548 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ce9d480e50_0 .net "data", 7 0, o000001ce9d42e548;  0 drivers
v000001ce9d482a20_0 .var "data_out", 7 0;
v000001ce9d483ec0_0 .var "flag", 0 0;
v000001ce9d484320_0 .var/i "i", 31 0;
v000001ce9d4846e0_0 .var/i "j", 31 0;
v000001ce9d4836a0_0 .var "st", 0 0;
v000001ce9d4843c0_0 .var "start", 0 0;
v000001ce9d4841e0_0 .var "tx", 0 0;
E_000001ce9d40eaa0 .event posedge, v000001ce9d481350_0;
    .scope S_000001ce9d420aa0;
T_0 ;
    %wait E_000001ce9d40e7e0;
    %load/vec4 v000001ce9d4808b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v000001ce9d481030_0, 0, 10;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ce9d481210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ce9d480d10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001ce9d481030_0, 0, 10;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ce9d420aa0;
T_1 ;
    %wait E_000001ce9d40e7e0;
    %load/vec4 v000001ce9d4808b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ce9d4813f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ce9d4813f0_0;
    %pad/u 32;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ce9d4813f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001ce9d481490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001ce9d4813f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ce9d4813f0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ce9d420aa0;
T_2 ;
    %wait E_000001ce9d40e7e0;
    %load/vec4 v000001ce9d4808b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ce9d481210_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ce9d4813f0_0;
    %pad/u 32;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000001ce9d481210_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ce9d481210_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001ce9d481210_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ce9d481210_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ce9d417ca0;
T_3 ;
    %vpi_call/w 3 40 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ce9d417ca0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001ce9d417ca0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce9d481170_0, 0;
T_4.0 ;
    %delay 1250, 0;
    %load/vec4 v000001ce9d481170_0;
    %inv;
    %assign/vec4 v000001ce9d481170_0, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001ce9d417ca0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce9d480b30_0, 0;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ce9d480b30_0, 0;
    %end;
    .thread T_5;
    .scope S_000001ce9d417ca0;
T_6 ;
    %pushi/vec4 229, 0, 8;
    %assign/vec4 v000001ce9d481670_0, 0;
    %end;
    .thread T_6;
    .scope S_000001ce9d417ca0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce9d4812b0_0, 0;
T_7.0 ;
    %load/vec4 v000001ce9d480b30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_000001ce9d40eae0;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ce9d4812b0_0, 0;
    %pushi/vec4 8, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 26, 0, 8;
    %assign/vec4 v000001ce9d481670_0, 0;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce9d4812b0_0, 0;
    %pushi/vec4 214, 0, 8;
    %assign/vec4 v000001ce9d481670_0, 0;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ce9d4812b0_0, 0;
    %delay 625000, 0;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001ce9d420910;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce9d4846e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce9d4836a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce9d4841e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce9d480bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce9d484320_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce9d4843c0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001ce9d420910;
T_9 ;
    %wait E_000001ce9d40eaa0;
    %load/vec4 v000001ce9d4843c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001ce9d484320_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce9d484320_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v000001ce9d484320_0, 0, 32;
T_9.1 ;
    %load/vec4 v000001ce9d484320_0;
    %cmpi/s 1000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce9d4843c0_0, 0, 1;
T_9.2 ;
    %load/vec4 v000001ce9d4843c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v000001ce9d480bd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ce9d480bd0_0, 0;
    %load/vec4 v000001ce9d480bd0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001ce9d480bd0_0, 0;
T_9.6 ;
    %load/vec4 v000001ce9d480bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %jmp T_9.18;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce9d4841e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce9d483ec0_0, 0, 1;
    %jmp T_9.18;
T_9.9 ;
    %load/vec4 v000001ce9d482a20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001ce9d4841e0_0, 0, 1;
    %jmp T_9.18;
T_9.10 ;
    %load/vec4 v000001ce9d482a20_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000001ce9d4841e0_0, 0, 1;
    %jmp T_9.18;
T_9.11 ;
    %load/vec4 v000001ce9d482a20_0;
    %parti/s 1, 2, 3;
    %store/vec4 v000001ce9d4841e0_0, 0, 1;
    %jmp T_9.18;
T_9.12 ;
    %load/vec4 v000001ce9d482a20_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001ce9d4841e0_0, 0, 1;
    %jmp T_9.18;
T_9.13 ;
    %load/vec4 v000001ce9d482a20_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001ce9d4841e0_0, 0, 1;
    %jmp T_9.18;
T_9.14 ;
    %load/vec4 v000001ce9d482a20_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000001ce9d4841e0_0, 0, 1;
    %jmp T_9.18;
T_9.15 ;
    %load/vec4 v000001ce9d482a20_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001ce9d4841e0_0, 0, 1;
    %jmp T_9.18;
T_9.16 ;
    %load/vec4 v000001ce9d482a20_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001ce9d4841e0_0, 0, 1;
    %jmp T_9.18;
T_9.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce9d4841e0_0, 0, 1;
    %load/vec4 v000001ce9d480e50_0;
    %assign/vec4 v000001ce9d482a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce9d483ec0_0, 0, 1;
    %jmp T_9.18;
T_9.18 ;
    %pop/vec4 1;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    ".\testbench.sv";
    ".\uart_tx.sv";
    ".\tx.v";
