statist static time analysi kim brune digit electron electron design autom formal method convent static time analysi sta ha stock analysi algorithm design digit circuit year howev year increas variat semiconductor devic interconnect ha introduc number issu handl tradit determinist sta thi ha led consider statist static time analysi replac normal determinist time gate interconnect probabl distribut distribut possibl circuit outcom singl outcom whi sta popular fashion determinist sta popular good reason requir vector doe path time linear circuit size basic algorithm result conserv typic fairli simpl librari typic delay output slope function input slope output load easi extend increment oper optim limit convent sta sta veri success ha number limit easili handl withindi correl especi spatial correl includ mani corner handl possibl case signific random variat order conserv time pessimist result competit product chang address variou correl problem cppr common path pessim remov basic algorithm slower linear time nonincrement ssta attack limit directli ssta sensit find correl delay correl comput add statist distribut delay interestingli technic reason whi determist sta enhanc handl correl sensit vector senstiv valu ssta doe histor thi big burden add sta wherea wa clear wa ssta noon complain critic ssta thi altern propos method ssta main categori ssta algorithm pathbas blockbas method pathbas algorithm sum gate wire delay specif path statist calcul simpl path interest identifi prior analysi potenti path relev analyz path select import blockbas algorithm gener arriv time requir time node work forward backward clock element advantag complet path select biggest problem statist max min oper consid correl hard technic problem critic ssta number critic level ssta complex especi realist nongaussian distribut hard coupl optim flow algorithm hard data algorithm thi data timevari henc unreli serious custom fab restrict chang fab chang statist properti process benefit rel small compar enhanc determinist sta account sensit correl static time analysi refer orshanski keutzer gener probabilist framework worst case time analysi design autom confer proceed vol iss visweswariah ravindran kalafala walker sg narayan beec dk piaget venkateswaran hemmett jg firstord increment blockbas statist time analysi ieee transact computeraid design integr circuit system oct noel menezes good bad statist ispd