// Seed: 1415584464
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output wand id_2,
    output tri id_3,
    input tri id_4,
    input wire id_5,
    input wire id_6,
    input uwire id_7,
    input wire id_8,
    output tri id_9,
    input tri0 id_10,
    output tri id_11,
    output uwire id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri0 id_15,
    input wor id_16,
    output wire id_17,
    input wor id_18,
    output wor id_19
);
  wire id_21;
  assign id_19 = id_4;
  parameter id_22 = 1;
  assign id_17 = -1 | -1'b0 + 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd35,
    parameter id_8 = 32'd2
) (
    output wand id_0,
    input supply0 id_1,
    output wire id_2
    , _id_5,
    input tri1 id_3
);
  wire [-1 : id_5] id_6;
  logic id_7;
  ;
  wire _id_8;
  logic id_9;
  logic [-1  +  id_8 : 1] id_10;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_2,
      id_0,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_18 = 0;
endmodule
