<rss version="2.0">
  <channel>
    <title>GitHub Vhdl Languages Weekly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Weekly Trending of Vhdl Languages in GitHub</description>
    <pubDate>Mon, 07 Jul 2025 02:53:33 GMT</pubDate>
    <item>
      <title>open-logic/open-logic</title>
      <link>https://github.com/open-logic/open-logic</link>
      <description>Open Logic FPGA Standard Library</description>
      <guid>https://github.com/open-logic/open-logic</guid>
      <language>VHDL</language>
      <languageColor>#adb2cb</languageColor>
      <stars>667</stars>
      <forks>76</forks>
      <addStars>20</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/12606595?s=40&amp;v=4</avatar>
          <name>obruendl</name>
          <url>https://github.com/obruendl</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1317640?s=40&amp;v=4</avatar>
          <name>gckoeppel</name>
          <url>https://github.com/gckoeppel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3243291?s=40&amp;v=4</avatar>
          <name>LukiLeu</name>
          <url>https://github.com/LukiLeu</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/67621520?s=40&amp;v=4</avatar>
          <name>rbrglez</name>
          <url>https://github.com/rbrglez</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11442?s=40&amp;v=4</avatar>
          <name>nickg</name>
          <url>https://github.com/nickg</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chili-chips-ba/wireguard-fpga</title>
      <link>https://github.com/chili-chips-ba/wireguard-fpga</link>
      <description>Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!</description>
      <guid>https://github.com/chili-chips-ba/wireguard-fpga</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>103</stars>
      <forks>2</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5741611?s=40&amp;v=4</avatar>
          <name>eniokaljic</name>
          <url>https://github.com/eniokaljic</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/67533663?s=40&amp;v=4</avatar>
          <name>chili-chips-ba</name>
          <url>https://github.com/chili-chips-ba</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/21970031?s=40&amp;v=4</avatar>
          <name>wyvernSemi</name>
          <url>https://github.com/wyvernSemi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70281175?s=40&amp;v=4</avatar>
          <name>Juninho99</name>
          <url>https://github.com/Juninho99</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/113244867?s=40&amp;v=4</avatar>
          <name>kerimbavcic</name>
          <url>https://github.com/kerimbavcic</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>ghdl/ghdl</title>
      <link>https://github.com/ghdl/ghdl</link>
      <description>VHDL 2008/93/87 simulator</description>
      <guid>https://github.com/ghdl/ghdl</guid>
      <language>VHDL</language>
      <languageColor>#adb2cb</languageColor>
      <stars>2,584</stars>
      <forks>385</forks>
      <addStars>3</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13433645?s=40&amp;v=4</avatar>
          <name>tgingold</name>
          <url>https://github.com/tgingold</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/956109?s=40&amp;v=4</avatar>
          <name>Paebbels</name>
          <url>https://github.com/Paebbels</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38422348?s=40&amp;v=4</avatar>
          <name>umarcor</name>
          <url>https://github.com/umarcor</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/16334725?s=40&amp;v=4</avatar>
          <name>gingold-adacore</name>
          <url>https://github.com/gingold-adacore</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6628437?s=40&amp;v=4</avatar>
          <name>eine</name>
          <url>https://github.com/eine</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>EPFL-LAP/dynamatic</title>
      <link>https://github.com/EPFL-LAP/dynamatic</link>
      <description>DHLS (Dynamic High-Level Synthesis) compiler based on MLIR</description>
      <guid>https://github.com/EPFL-LAP/dynamatic</guid>
      <language>VHDL</language>
      <languageColor>#adb2cb</languageColor>
      <stars>120</stars>
      <forks>34</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11032120?s=40&amp;v=4</avatar>
          <name>lucas-rami</name>
          <url>https://github.com/lucas-rami</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8530218?s=40&amp;v=4</avatar>
          <name>shundroid</name>
          <url>https://github.com/shundroid</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48123265?s=40&amp;v=4</avatar>
          <name>Jiahui17</name>
          <url>https://github.com/Jiahui17</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/36476551?s=40&amp;v=4</avatar>
          <name>Carmine50</name>
          <url>https://github.com/Carmine50</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11596160?s=40&amp;v=4</avatar>
          <name>ebosnjak</name>
          <url>https://github.com/ebosnjak</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>OSVVM/OSVVM</title>
      <link>https://github.com/OSVVM/OSVVM</link>
      <description>OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...</description>
      <guid>https://github.com/OSVVM/OSVVM</guid>
      <language>VHDL</language>
      <languageColor>#adb2cb</languageColor>
      <stars>243</stars>
      <forks>69</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1906717?s=40&amp;v=4</avatar>
          <name>JimLewis</name>
          <url>https://github.com/JimLewis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48554337?s=40&amp;v=4</avatar>
          <name>klangthomas</name>
          <url>https://github.com/klangthomas</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/97618265?s=40&amp;v=4</avatar>
          <name>riedel-ferringer</name>
          <url>https://github.com/riedel-ferringer</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/4018223?s=40&amp;v=4</avatar>
          <name>kraigher</name>
          <url>https://github.com/kraigher</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11442?s=40&amp;v=4</avatar>
          <name>nickg</name>
          <url>https://github.com/nickg</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>stnolting/neorv32</title>
      <link>https://github.com/stnolting/neorv32</link>
      <description>üñ•Ô∏è A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.</description>
      <guid>https://github.com/stnolting/neorv32</guid>
      <language>VHDL</language>
      <languageColor>#adb2cb</languageColor>
      <stars>1,799</stars>
      <forks>271</forks>
      <addStars>5</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22944758?s=40&amp;v=4</avatar>
          <name>stnolting</name>
          <url>https://github.com/stnolting</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38422348?s=40&amp;v=4</avatar>
          <name>umarcor</name>
          <url>https://github.com/umarcor</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/29815957?s=40&amp;v=4</avatar>
          <name>akaeba</name>
          <url>https://github.com/akaeba</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9783727?s=40&amp;v=4</avatar>
          <name>LukasP46</name>
          <url>https://github.com/LukasP46</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6671137?s=40&amp;v=4</avatar>
          <name>zipotron</name>
          <url>https://github.com/zipotron</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>